<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.03.23.22:43:19"
 outputDirectory="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TRDB_D5M_PIXCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TRDB_D5M_PIXCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TRDB_D5M_PIXCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdram_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="50000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sdram_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="sdram_controller" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sdram_controller_addr"
       direction="output"
       role="addr"
       width="13" />
   <port name="sdram_controller_ba" direction="output" role="ba" width="2" />
   <port
       name="sdram_controller_cas_n"
       direction="output"
       role="cas_n"
       width="1" />
   <port name="sdram_controller_cke" direction="output" role="cke" width="1" />
   <port name="sdram_controller_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_controller_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_controller_dqm" direction="output" role="dqm" width="2" />
   <port
       name="sdram_controller_ras_n"
       direction="output"
       role="ras_n"
       width="1" />
   <port name="sdram_controller_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="trdb_d5m_cmos_sensor" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="trdb_d5m_cmos_sensor_frame_valid"
       direction="input"
       role="frame_valid"
       width="1" />
   <port
       name="trdb_d5m_cmos_sensor_line_valid"
       direction="input"
       role="line_valid"
       width="1" />
   <port
       name="trdb_d5m_cmos_sensor_data"
       direction="input"
       role="data"
       width="12" />
  </interface>
  <interface name="trdb_d5m_i2c" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="trdb_d5m_i2c_scl" direction="bidir" role="scl" width="1" />
   <port name="trdb_d5m_i2c_sda" direction="bidir" role="sda" width="1" />
  </interface>
  <interface name="trdb_d5m_pixclk" kind="clock" start="0">
   <property name="clockRate" value="10000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="trdb_d5m_pixclk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="trdb_d5m_xclkin" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="10000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="trdb_d5m_xclkin_clk" direction="output" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="system:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1616564567,AUTO_TRDB_D5M_PIXCLK_CLOCK_DOMAIN=-1,AUTO_TRDB_D5M_PIXCLK_CLOCK_RATE=-1,AUTO_TRDB_D5M_PIXCLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=4,AUTO_CLK_RESET_DOMAIN=4,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=134219808,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=28,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x8000800&apos; end=&apos;0x8001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.csr&apos; start=&apos;0x8001000&apos; end=&apos;0x8001020&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.descriptor_slave&apos; start=&apos;0x8001020&apos; end=&apos;0x8001030&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_cmos_sensor_input_0.avalon_slave&apos; start=&apos;0x8001030&apos; end=&apos;0x8001040&apos; type=&apos;cmos_sensor_input.avalon_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_i2c_0.avalon_slave&apos; start=&apos;0x8001040&apos; end=&apos;0x8001044&apos; type=&apos;i2c.avalon_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x8001080&apos; end=&apos;0x8001088&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=67108896,exceptionOffset=32,exceptionSlave=sdram_controller_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x8000800&apos; end=&apos;0x8001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=15,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=67108864,resetOffset=0,resetSlave=sdram_controller_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=134219808,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=28,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x8000800&apos; end=&apos;0x8001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.csr&apos; start=&apos;0x8001000&apos; end=&apos;0x8001020&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.descriptor_slave&apos; start=&apos;0x8001020&apos; end=&apos;0x8001030&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_cmos_sensor_input_0.avalon_slave&apos; start=&apos;0x8001030&apos; end=&apos;0x8001040&apos; type=&apos;cmos_sensor_input.avalon_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_i2c_0.avalon_slave&apos; start=&apos;0x8001040&apos; end=&apos;0x8001044&apos; type=&apos;i2c.avalon_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x8001080&apos; end=&apos;0x8001088&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=67108896,exceptionOffset=32,exceptionSlave=sdram_controller_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x8000800&apos; end=&apos;0x8001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=15,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=67108864,resetOffset=0,resetSlave=sdram_controller_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:))(altera_pll:18.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=false,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=3,c_cnt_hi_div1=3,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=15,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=3,c_cnt_lo_div1=3,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=15,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=false,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=7,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=5,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=6,gui_actual_divide_factor1=6,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=30,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=6,gui_actual_multiply_factor1=6,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=6,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=2,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=3,gui_operation_mode=direct,gui_output_clock_frequency0=50.0,gui_output_clock_frequency1=50.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=10.0,gui_output_clock_frequency3=10.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,C-Counter-2 Hi Divide,C-Counter-2 Low Divide,C-Counter-2 Coarse Phase Shift,C-Counter-2 VCO Phase Tap,C-Counter-2 Input Source,C-Counter-2 Bypass Enable,C-Counter-2 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=3,3,256,256,false,true,false,false,3,3,1,0,ph_mux_clk,false,false,3,3,5,7,ph_mux_clk,false,false,15,15,1,0,ph_mux_clk,false,false,2,30,2000,300.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=-3758,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=false,m_cnt_bypass_en=false,m_cnt_hi_div=3,m_cnt_lo_div=3,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=3,operation_mode=direct,output_clock_frequency0=50.000000 MHz,output_clock_frequency1=50.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=10.000000 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=-3750 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=2000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=30,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=300.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(altera_avalon_new_sdram_controller:18.1:TAC=4.5,TMRD=3,TRCD=15.0,TRFC=70.0,TRP=15.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=10,componentName=system_sdram_controller_0,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=7.8215,registerDataIn=true,rowWidth=13,size=67108864)(trdb_d5m:1.0:AUTO_CLK_SYS_CLOCK_DOMAIN=4,AUTO_CLK_SYS_CLOCK_RATE=50000000,AUTO_CLK_SYS_RESET_DOMAIN=4,AUTO_CLK_TRDB_D5M_PIXCLK_CLOCK_DOMAIN=6,AUTO_CLK_TRDB_D5M_PIXCLK_CLOCK_RATE=0,AUTO_CLK_TRDB_D5M_PIXCLK_RESET_DOMAIN=6,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1616564567,AUTO_MASTER_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MASTER_ADDRESS_WIDTH=AddressWidth = 27,AUTO_UNIQUE_ID=system_trdb_d5m_0(cmos_sensor_acquisition:15.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,CLK_IN_CLOCK_FREQUENCY=10000000,CLK_OUT_CLOCK_FREQUENCY=50000000,CMOS_SENSOR_INPUT_DEBAYER_ENABLE=true,CMOS_SENSOR_INPUT_DEVICE_FAMILY=Cyclone V,CMOS_SENSOR_INPUT_FIFO_DEPTH=32,CMOS_SENSOR_INPUT_MAX_HEIGHT=1944,CMOS_SENSOR_INPUT_MAX_WIDTH=2592,CMOS_SENSOR_INPUT_OUTPUT_WIDTH=16,CMOS_SENSOR_INPUT_PACKER_ENABLE=false,CMOS_SENSOR_INPUT_PIX_DEPTH=12,CMOS_SENSOR_INPUT_SAMPLE_EDGE=FALLING,DC_FIFO_DEPTH=16,DC_FIFO_WIDTH=32,MSGDMA_BURST_ENABLE=1,MSGDMA_DATA_FIFO_DEPTH=64,MSGDMA_DATA_WIDTH=32,MSGDMA_DESCRIPTOR_FIFO_DEPTH=8,MSGDMA_MAX_BURST_COUNT=16,MSGDMA_MAX_BYTE=8388608(clock_source:18.1:clockFrequency=10000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(cmos_sensor_input:15.1:DEBAYER_ENABLE=true,DEVICE_FAMILY=Cyclone V,FIFO_DEPTH=32,MAX_HEIGHT=1944,MAX_WIDTH=2592,OUTPUT_WIDTH=16,PACKER_ENABLE=false,PIX_DEPTH=12,SAMPLE_EDGE=FALLING)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=4,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=3)(altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=6,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=6,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=6,USE_AUTO_ADDRESS_WIDTH=1,USE_RESPONSE=0)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=8,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=16,MAX_BYTE=8388608,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=8,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=16,MAX_BYTE=8388608,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=32,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=24,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon:18.1:arbitrationPriority=1,baseAddress=0x0030,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0020,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:))(i2c:15.1:)(altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=7,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=7,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=7,USE_AUTO_ADDRESS_WIDTH=1,USE_RESPONSE=0)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(clock_source:18.1:clockFrequency=10000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0040,defaultConnection=false)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:))(avalon:18.1:arbitrationPriority=1,baseAddress=0x08001080,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x08000800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x08001000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x08000800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04000000,defaultConnection=false)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(interrupt:18.1:irqNumber=0)(interrupt:18.1:irqNumber=1)(interrupt:18.1:irqNumber=3)(interrupt:18.1:irqNumber=2)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="system"
   kind="system"
   version="1.0"
   name="system">
  <parameter name="AUTO_TRDB_D5M_PIXCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1616564567" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_TRDB_D5M_PIXCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TRDB_D5M_PIXCLK_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd"
       type="VHDL" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system_rst_controller.vhd"
       type="VHDL" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system_rst_controller_001.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_pll_0.qip"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_sdram_controller_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd"
       type="VHDL" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_constants.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_synchronizer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_sampler.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_debayer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_packer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_core.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_clkgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_interface.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m.qsys" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_acquisition/cmos_sensor_acquisition_hw.tcl" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_input/cmos_sensor_input_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/i2c/i2c_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="system">queue size: 0 starting:system "system"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>25</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>13</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_gen2_0.data_master and nios2_gen2_0_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_gen2_0.instruction_master and nios2_gen2_0_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces trdb_d5m_0.master and trdb_d5m_0_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart_0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_gen2_0_debug_mem_slave_translator.avalon_anti_slave_0 and nios2_gen2_0.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_controller_0_s1_translator.avalon_anti_slave_0 and sdram_controller_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces trdb_d5m_0_slave_translator.avalon_anti_slave_0 and trdb_d5m_0.slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>26</b> modules, <b>131</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>33</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>34</b> modules, <b>163</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>47</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>49</b> modules, <b>206</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>52</b> modules, <b>256</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>7</b> modules, <b>30</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>7</b> modules, <b>30</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>8</b> modules, <b>34</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_sync_transform"><![CDATA[After transform: <b>9</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>12</b> modules, <b>45</b> connections]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/system_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/system_nios2_gen2_0</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_pll</b> "<b>submodules/system_pll_0</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/system_sdram_controller_0</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>trdb_d5m</b> "<b>submodules/system_trdb_d5m_0</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/system_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 11 starting:altera_avalon_jtag_uart "submodules/system_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/mudit/AppData/Local/Temp/alt8710_7405631834761051428.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mudit/AppData/Local/Temp/alt8710_7405631834761051428.dir/0002_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 10 starting:altera_nios2_gen2 "submodules/system_nios2_gen2_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios2_gen2_0"><![CDATA["<b>nios2_gen2_0</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_nios2_gen2_0_cpu</b>"]]></message>
   <message level="Info" culprit="nios2_gen2_0"><![CDATA["<b>system</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_gen2_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 52 starting:altera_nios2_gen2_unit "submodules/system_nios2_gen2_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_nios2_gen2_0_cpu --dir=C:/Users/mudit/AppData/Local/Temp/alt8710_7405631834761051428.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/mudit/AppData/Local/Temp/alt8710_7405631834761051428.dir/0008_cpu_gen//system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:04 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:04 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:06 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:06 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:07 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_gen2_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 10 starting:altera_pll "submodules/system_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>system</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_avalon_new_sdram_controller "submodules/system_sdram_controller_0"</message>
   <message level="Info" culprit="sdram_controller_0">Starting RTL generation for module 'system_sdram_controller_0'</message>
   <message level="Info" culprit="sdram_controller_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_controller_0 --dir=C:/Users/mudit/AppData/Local/Temp/alt8710_7405631834761051428.dir/0004_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mudit/AppData/Local/Temp/alt8710_7405631834761051428.dir/0004_sdram_controller_0_gen//system_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram_controller_0">Done RTL generation for module 'system_sdram_controller_0'</message>
   <message level="Info" culprit="sdram_controller_0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram_controller_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 8 starting:trdb_d5m "submodules/system_trdb_d5m_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_0.m0 and mm_bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cmos_sensor_acquisition_0_avalon_slave_translator.avalon_anti_slave_0 and cmos_sensor_acquisition_0.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces i2c_0_avalon_slave_translator.avalon_anti_slave_0 and i2c_0.avalon_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>13</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>16</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>17</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>18</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>23</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>25</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>25</b> modules, <b>79</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>28</b> modules, <b>106</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug" culprit="trdb_d5m_0"><![CDATA["<b>trdb_d5m_0</b>" reuses <b>cmos_sensor_acquisition</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m_0"><![CDATA["<b>trdb_d5m_0</b>" reuses <b>i2c</b> "<b>submodules/i2c_interface</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m_0"><![CDATA["<b>trdb_d5m_0</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m_0"><![CDATA["<b>trdb_d5m_0</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m_0"><![CDATA["<b>trdb_d5m_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="trdb_d5m_0"><![CDATA["<b>system</b>" instantiated <b>trdb_d5m</b> "<b>trdb_d5m_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 51 starting:cmos_sensor_acquisition "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_0.m0 and mm_bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cmos_sensor_input_0_avalon_slave_translator.avalon_anti_slave_0 and cmos_sensor_input_0.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0_csr_translator.avalon_anti_slave_0 and msgdma_0.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0_descriptor_slave_translator.avalon_anti_slave_0 and msgdma_0.descriptor_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>22</b> modules, <b>76</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>23</b> modules, <b>80</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>30</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>32</b> modules, <b>100</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>34</b> modules, <b>110</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>34</b> modules, <b>111</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>38</b> modules, <b>149</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>7</b> modules, <b>20</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>7</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.data_format_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:2/0.029s/0.048s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>8</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>27</b> connections]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>cmos_sensor_input</b> "<b>submodules/cmos_sensor_input</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_msgdma</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>trdb_d5m_0</b>" instantiated <b>cmos_sensor_acquisition</b> "<b>cmos_sensor_acquisition_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 32 starting:cmos_sensor_input "submodules/cmos_sensor_input"</message>
   <message level="Info" culprit="cmos_sensor_input_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>cmos_sensor_input</b> "<b>cmos_sensor_input_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 31 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 57 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>trdb_d5m_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 29 starting:altera_msgdma "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="msgdma_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 36 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 35 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 30 starting:altera_mm_interconnect "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.018s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.011s/0.011s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>36</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 77 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 74 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 70 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 67 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 22 starting:altera_merlin_router "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 21 starting:altera_merlin_router "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 19 starting:altera_merlin_router "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 49 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 16 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 13 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 10 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 36 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_controller_0_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_controller_0_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 7 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 34 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 3 starting:altera_avalon_st_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 61 starting:altera_avalon_st_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 3 starting:data_format_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 2 starting:timing_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 56 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 58 starting:i2c "submodules/i2c_interface"</message>
   <message level="Info" culprit="i2c_0"><![CDATA["<b>trdb_d5m_0</b>" instantiated <b>i2c</b> "<b>i2c_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 57 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>trdb_d5m_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 56 starting:altera_mm_interconnect "submodules/system_trdb_d5m_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.012s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.012s/0.013s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>26</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>trdb_d5m_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 77 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 74 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 70 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 67 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 52 starting:altera_merlin_router "submodules/system_trdb_d5m_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 51 starting:altera_merlin_router "submodules/system_trdb_d5m_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 50 starting:altera_merlin_router "submodules/system_trdb_d5m_0_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 49 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 51 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_controller_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_controller_0_s1_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 47 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 46 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 44 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 42 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 36 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_controller_0_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_controller_0_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 34 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:altera_avalon_st_adapter "submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 56 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_mm_interconnect "submodules/system_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>46</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>46</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>46</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>46</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>46</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>46</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>46</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>46</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.036s/0.039s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.013s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.013s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>50</b> modules, <b>158</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 77 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 74 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 70 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 67 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 58 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 57 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 56 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 55 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 54 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 53 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 51 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_controller_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_controller_0_s1_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 50 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 49 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 48 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 47 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 46 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 45 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 41 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 39 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 37 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 36 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_controller_0_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_controller_0_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 34 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 33 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 37 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 58 starting:altera_irq_mapper "submodules/system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 57 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>system</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 56 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="system:.:jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="18.1"
   name="system_jtag_uart_0">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="50000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="jtag_uart_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 11 starting:altera_avalon_jtag_uart "submodules/system_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/mudit/AppData/Local/Temp/alt8710_7405631834761051428.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mudit/AppData/Local/Temp/alt8710_7405631834761051428.dir/0002_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=4,AUTO_CLK_RESET_DOMAIN=4,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=134219808,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=28,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x8000800&apos; end=&apos;0x8001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.csr&apos; start=&apos;0x8001000&apos; end=&apos;0x8001020&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.descriptor_slave&apos; start=&apos;0x8001020&apos; end=&apos;0x8001030&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_cmos_sensor_input_0.avalon_slave&apos; start=&apos;0x8001030&apos; end=&apos;0x8001040&apos; type=&apos;cmos_sensor_input.avalon_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_i2c_0.avalon_slave&apos; start=&apos;0x8001040&apos; end=&apos;0x8001044&apos; type=&apos;i2c.avalon_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x8001080&apos; end=&apos;0x8001088&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=67108896,exceptionOffset=32,exceptionSlave=sdram_controller_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x8000800&apos; end=&apos;0x8001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=15,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=67108864,resetOffset=0,resetSlave=sdram_controller_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=134219808,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=28,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x8000800&apos; end=&apos;0x8001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.csr&apos; start=&apos;0x8001000&apos; end=&apos;0x8001020&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.descriptor_slave&apos; start=&apos;0x8001020&apos; end=&apos;0x8001030&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_cmos_sensor_input_0.avalon_slave&apos; start=&apos;0x8001030&apos; end=&apos;0x8001040&apos; type=&apos;cmos_sensor_input.avalon_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_i2c_0.avalon_slave&apos; start=&apos;0x8001040&apos; end=&apos;0x8001044&apos; type=&apos;i2c.avalon_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x8001080&apos; end=&apos;0x8001088&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=67108896,exceptionOffset=32,exceptionSlave=sdram_controller_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x8000800&apos; end=&apos;0x8001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=15,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=67108864,resetOffset=0,resetSlave=sdram_controller_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="system:.:nios2_gen2_0"
   kind="altera_nios2_gen2"
   version="18.1"
   name="system_nios2_gen2_0">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="0" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Tiny" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="15" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="67108896" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x8000800&apos; end=&apos;0x8001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.csr&apos; start=&apos;0x8001000&apos; end=&apos;0x8001020&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.descriptor_slave&apos; start=&apos;0x8001020&apos; end=&apos;0x8001030&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_cmos_sensor_input_0.avalon_slave&apos; start=&apos;0x8001030&apos; end=&apos;0x8001040&apos; type=&apos;cmos_sensor_input.avalon_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_i2c_0.avalon_slave&apos; start=&apos;0x8001040&apos; end=&apos;0x8001044&apos; type=&apos;i2c.avalon_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x8001080&apos; end=&apos;0x8001088&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="sdram_controller_0.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="28" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="28" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="sdram_controller_0.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="no_mul" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="nios2_gen2_0.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="0" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="134219808" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="67108864" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="4" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x8000800&apos; end=&apos;0x8001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="medium_le_shift" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system" as="nios2_gen2_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 10 starting:altera_nios2_gen2 "submodules/system_nios2_gen2_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios2_gen2_0"><![CDATA["<b>nios2_gen2_0</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_nios2_gen2_0_cpu</b>"]]></message>
   <message level="Info" culprit="nios2_gen2_0"><![CDATA["<b>system</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_gen2_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 52 starting:altera_nios2_gen2_unit "submodules/system_nios2_gen2_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_nios2_gen2_0_cpu --dir=C:/Users/mudit/AppData/Local/Temp/alt8710_7405631834761051428.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/mudit/AppData/Local/Temp/alt8710_7405631834761051428.dir/0008_cpu_gen//system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:04 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:04 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:06 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:06 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:07 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_gen2_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pll:18.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=false,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=3,c_cnt_hi_div1=3,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=15,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=3,c_cnt_lo_div1=3,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=15,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=false,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=7,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=5,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=6,gui_actual_divide_factor1=6,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=30,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=6,gui_actual_multiply_factor1=6,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=6,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=2,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=3,gui_operation_mode=direct,gui_output_clock_frequency0=50.0,gui_output_clock_frequency1=50.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=10.0,gui_output_clock_frequency3=10.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,C-Counter-2 Hi Divide,C-Counter-2 Low Divide,C-Counter-2 Coarse Phase Shift,C-Counter-2 VCO Phase Tap,C-Counter-2 Input Source,C-Counter-2 Bypass Enable,C-Counter-2 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=3,3,256,256,false,true,false,false,3,3,1,0,ph_mux_clk,false,false,3,3,5,7,ph_mux_clk,false,false,15,15,1,0,ph_mux_clk,false,false,2,30,2000,300.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=-3758,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=false,m_cnt_bypass_en=false,m_cnt_hi_div=3,m_cnt_lo_div=3,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=3,operation_mode=direct,output_clock_frequency0=50.000000 MHz,output_clock_frequency1=50.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=10.000000 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=-3750 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=2000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=30,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=300.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz"
   instancePathKey="system:.:pll_0"
   kind="altera_pll"
   version="18.1"
   name="system_pll_0">
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter
     name="gui_pll_cascading_mode"
     value="Create an adjpllin signal to connect with an upstream PLL" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="pll_fbclk_mux_2" value="m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="glb" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="c_cnt_in_src9" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src5" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="c_cnt_in_src4" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="c_cnt_in_src1" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="c_cnt_in_src0" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="c_cnt_in_src3" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="c_cnt_in_src2" value="ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="2" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="pll_fractional_cout" value="32" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="5" />
  <parameter name="gui_actual_divide_factor8" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_divide_factor9" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_actual_divide_factor6" value="1" />
  <parameter name="gui_actual_divide_factor7" value="1" />
  <parameter name="gui_actual_divide_factor4" value="1" />
  <parameter name="gui_actual_divide_factor5" value="1" />
  <parameter name="gui_actual_divide_factor2" value="30" />
  <parameter name="gui_actual_divide_factor3" value="1" />
  <parameter name="gui_actual_divide_factor0" value="6" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_actual_divide_factor1" value="6" />
  <parameter name="gui_actual_frac_multiply_factor8" value="1" />
  <parameter name="gui_actual_frac_multiply_factor9" value="1" />
  <parameter name="gui_actual_frac_multiply_factor6" value="1" />
  <parameter name="gui_actual_frac_multiply_factor7" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_actual_frac_multiply_factor4" value="1" />
  <parameter name="gui_actual_frac_multiply_factor5" value="1" />
  <parameter name="gui_actual_frac_multiply_factor2" value="1" />
  <parameter name="gui_actual_frac_multiply_factor3" value="1" />
  <parameter name="gui_actual_frac_multiply_factor0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor1" value="1" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="3" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_use_locked" value="false" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="pll_type" value="General" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="pll_output_clk_frequency" value="300.0 MHz" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="-3758" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_number_of_clocks" value="3" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="50.0" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="pll_bwctrl" value="2000" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="none" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="10.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_output_clock_frequency1" value="50.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_output_clock_frequency2" value="10.0" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_actual_divide_factor10" value="1" />
  <parameter name="gui_actual_divide_factor16" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_actual_divide_factor15" value="1" />
  <parameter name="gui_actual_divide_factor17" value="1" />
  <parameter name="gui_actual_divide_factor12" value="1" />
  <parameter name="gui_actual_divide_factor11" value="1" />
  <parameter name="gui_actual_divide_factor14" value="1" />
  <parameter name="gui_actual_divide_factor13" value="1" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_actual_multiply_factor9" value="1" />
  <parameter name="gui_actual_multiply_factor6" value="1" />
  <parameter name="gui_actual_multiply_factor5" value="1" />
  <parameter name="gui_actual_multiply_factor8" value="1" />
  <parameter name="gui_actual_multiply_factor7" value="1" />
  <parameter name="gui_actual_multiply_factor2" value="6" />
  <parameter name="gui_actual_multiply_factor1" value="6" />
  <parameter name="gui_actual_multiply_factor4" value="1" />
  <parameter name="gui_actual_multiply_factor3" value="1" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="gui_actual_multiply_factor0" value="6" />
  <parameter name="reference_clock_frequency" value="50.0 MHz" />
  <parameter name="pll_m_cnt_in_src" value="ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="c_cnt_hi_div0" value="3" />
  <parameter name="c_cnt_hi_div1" value="3" />
  <parameter name="c_cnt_hi_div2" value="15" />
  <parameter name="c_cnt_hi_div3" value="1" />
  <parameter name="c_cnt_hi_div4" value="1" />
  <parameter name="m_cnt_hi_div" value="3" />
  <parameter name="c_cnt_hi_div5" value="1" />
  <parameter name="c_cnt_hi_div6" value="1" />
  <parameter name="c_cnt_hi_div7" value="1" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="1" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="7" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter
     name="gui_parameter_values"
     value="3,3,256,256,false,true,false,false,3,3,1,0,ph_mux_clk,false,false,3,3,5,7,ph_mux_clk,false,false,15,15,1,0,ph_mux_clk,false,false,2,30,2000,300.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_actual_multiply_factor10" value="1" />
  <parameter name="gui_actual_multiply_factor11" value="1" />
  <parameter name="c_cnt_in_src17" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor12" value="1" />
  <parameter name="c_cnt_in_src16" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor13" value="1" />
  <parameter name="c_cnt_in_src15" value="ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="false" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="c_cnt_in_src14" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src10" value="ph_mux_clk" />
  <parameter name="pll_vco_div" value="2" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="1" />
  <parameter name="c_cnt_lo_div8" value="1" />
  <parameter name="number_of_cascade_counters" value="0" />
  <parameter name="c_cnt_lo_div5" value="1" />
  <parameter name="c_cnt_lo_div6" value="1" />
  <parameter name="c_cnt_lo_div3" value="1" />
  <parameter name="c_cnt_lo_div4" value="1" />
  <parameter name="c_cnt_lo_div1" value="3" />
  <parameter name="c_cnt_lo_div2" value="15" />
  <parameter name="c_cnt_lo_div0" value="3" />
  <parameter name="gui_actual_frac_multiply_factor12" value="1" />
  <parameter name="gui_actual_frac_multiply_factor11" value="1" />
  <parameter name="gui_actual_frac_multiply_factor10" value="1" />
  <parameter name="pll_cp_current" value="30" />
  <parameter name="gui_actual_frac_multiply_factor16" value="1" />
  <parameter name="gui_actual_frac_multiply_factor15" value="1" />
  <parameter name="gui_actual_frac_multiply_factor14" value="1" />
  <parameter name="gui_actual_frac_multiply_factor13" value="1" />
  <parameter name="gui_actual_frac_multiply_factor17" value="1" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="phase_shift1" value="-3750 ps" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="number_of_clocks" value="3" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 MHz" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter
     name="gui_parameter_list"
     value="M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,C-Counter-2 Hi Divide,C-Counter-2 Low Divide,C-Counter-2 Coarse Phase Shift,C-Counter-2 VCO Phase Tap,C-Counter-2 Input Source,C-Counter-2 Bypass Enable,C-Counter-2 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_actual_multiply_factor14" value="1" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="gui_actual_multiply_factor15" value="1" />
  <parameter name="output_clock_frequency0" value="50.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="gui_actual_multiply_factor16" value="1" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="gui_actual_multiply_factor17" value="1" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="output_clock_frequency3" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="output_clock_frequency4" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="output_clock_frequency1" value="50.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="10.000000 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="c_cnt_bypass_en0" value="false" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="c_cnt_bypass_en2" value="false" />
  <parameter name="gui_reference_clock_frequency" value="50.0" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_pll_0.qip"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="pll_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 10 starting:altera_pll "submodules/system_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>system</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:18.1:TAC=4.5,TMRD=3,TRCD=15.0,TRFC=70.0,TRP=15.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=10,componentName=system_sdram_controller_0,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=7.8215,registerDataIn=true,rowWidth=13,size=67108864"
   instancePathKey="system:.:sdram_controller_0"
   kind="altera_avalon_new_sdram_controller"
   version="18.1"
   name="system_sdram_controller_0">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="7.8215" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="TRP" value="15.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName" value="system_sdram_controller_0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="dataWidth" value="16" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="67108864" />
  <parameter name="TAC" value="4.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="15.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="25" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_sdram_controller_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="sdram_controller_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_avalon_new_sdram_controller "submodules/system_sdram_controller_0"</message>
   <message level="Info" culprit="sdram_controller_0">Starting RTL generation for module 'system_sdram_controller_0'</message>
   <message level="Info" culprit="sdram_controller_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_controller_0 --dir=C:/Users/mudit/AppData/Local/Temp/alt8710_7405631834761051428.dir/0004_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mudit/AppData/Local/Temp/alt8710_7405631834761051428.dir/0004_sdram_controller_0_gen//system_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram_controller_0">Done RTL generation for module 'system_sdram_controller_0'</message>
   <message level="Info" culprit="sdram_controller_0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram_controller_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="trdb_d5m:1.0:AUTO_CLK_SYS_CLOCK_DOMAIN=4,AUTO_CLK_SYS_CLOCK_RATE=50000000,AUTO_CLK_SYS_RESET_DOMAIN=4,AUTO_CLK_TRDB_D5M_PIXCLK_CLOCK_DOMAIN=6,AUTO_CLK_TRDB_D5M_PIXCLK_CLOCK_RATE=0,AUTO_CLK_TRDB_D5M_PIXCLK_RESET_DOMAIN=6,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1616564567,AUTO_MASTER_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MASTER_ADDRESS_WIDTH=AddressWidth = 27,AUTO_UNIQUE_ID=system_trdb_d5m_0(cmos_sensor_acquisition:15.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,CLK_IN_CLOCK_FREQUENCY=10000000,CLK_OUT_CLOCK_FREQUENCY=50000000,CMOS_SENSOR_INPUT_DEBAYER_ENABLE=true,CMOS_SENSOR_INPUT_DEVICE_FAMILY=Cyclone V,CMOS_SENSOR_INPUT_FIFO_DEPTH=32,CMOS_SENSOR_INPUT_MAX_HEIGHT=1944,CMOS_SENSOR_INPUT_MAX_WIDTH=2592,CMOS_SENSOR_INPUT_OUTPUT_WIDTH=16,CMOS_SENSOR_INPUT_PACKER_ENABLE=false,CMOS_SENSOR_INPUT_PIX_DEPTH=12,CMOS_SENSOR_INPUT_SAMPLE_EDGE=FALLING,DC_FIFO_DEPTH=16,DC_FIFO_WIDTH=32,MSGDMA_BURST_ENABLE=1,MSGDMA_DATA_FIFO_DEPTH=64,MSGDMA_DATA_WIDTH=32,MSGDMA_DESCRIPTOR_FIFO_DEPTH=8,MSGDMA_MAX_BURST_COUNT=16,MSGDMA_MAX_BYTE=8388608(clock_source:18.1:clockFrequency=10000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(cmos_sensor_input:15.1:DEBAYER_ENABLE=true,DEVICE_FAMILY=Cyclone V,FIFO_DEPTH=32,MAX_HEIGHT=1944,MAX_WIDTH=2592,OUTPUT_WIDTH=16,PACKER_ENABLE=false,PIX_DEPTH=12,SAMPLE_EDGE=FALLING)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=4,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=3)(altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=6,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=6,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=6,USE_AUTO_ADDRESS_WIDTH=1,USE_RESPONSE=0)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=8,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=16,MAX_BYTE=8388608,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=8,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=16,MAX_BYTE=8388608,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=32,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=24,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon:18.1:arbitrationPriority=1,baseAddress=0x0030,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0020,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:))(i2c:15.1:)(altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=7,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=7,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=7,USE_AUTO_ADDRESS_WIDTH=1,USE_RESPONSE=0)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(clock_source:18.1:clockFrequency=10000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0040,defaultConnection=false)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="system:.:trdb_d5m_0"
   kind="trdb_d5m"
   version="1.0"
   name="system_trdb_d5m_0">
  <parameter name="AUTO_CLK_SYS_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CLK_TRDB_D5M_PIXCLK_RESET_DOMAIN" value="6" />
  <parameter name="AUTO_GENERATION_ID" value="1616564567" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter
     name="AUTO_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_UNIQUE_ID" value="system_trdb_d5m_0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_CLK_TRDB_D5M_PIXCLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_CLK_TRDB_D5M_PIXCLK_CLOCK_DOMAIN" value="6" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_CLK_SYS_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_CLK_SYS_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_MASTER_ADDRESS_WIDTH" value="AddressWidth = 27" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_constants.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_synchronizer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_sampler.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_debayer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_packer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_core.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_clkgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_interface.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_acquisition/cmos_sensor_acquisition_hw.tcl" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_input/cmos_sensor_input_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/i2c/i2c_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system" as="trdb_d5m_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 8 starting:trdb_d5m "submodules/system_trdb_d5m_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_0.m0 and mm_bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cmos_sensor_acquisition_0_avalon_slave_translator.avalon_anti_slave_0 and cmos_sensor_acquisition_0.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces i2c_0_avalon_slave_translator.avalon_anti_slave_0 and i2c_0.avalon_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>13</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>16</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>17</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>18</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>23</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>25</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>25</b> modules, <b>79</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>28</b> modules, <b>106</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug" culprit="trdb_d5m_0"><![CDATA["<b>trdb_d5m_0</b>" reuses <b>cmos_sensor_acquisition</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m_0"><![CDATA["<b>trdb_d5m_0</b>" reuses <b>i2c</b> "<b>submodules/i2c_interface</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m_0"><![CDATA["<b>trdb_d5m_0</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m_0"><![CDATA["<b>trdb_d5m_0</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m_0"><![CDATA["<b>trdb_d5m_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="trdb_d5m_0"><![CDATA["<b>system</b>" instantiated <b>trdb_d5m</b> "<b>trdb_d5m_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 51 starting:cmos_sensor_acquisition "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_0.m0 and mm_bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cmos_sensor_input_0_avalon_slave_translator.avalon_anti_slave_0 and cmos_sensor_input_0.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0_csr_translator.avalon_anti_slave_0 and msgdma_0.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0_descriptor_slave_translator.avalon_anti_slave_0 and msgdma_0.descriptor_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>22</b> modules, <b>76</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>23</b> modules, <b>80</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>30</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>32</b> modules, <b>100</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>34</b> modules, <b>110</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>34</b> modules, <b>111</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>38</b> modules, <b>149</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>7</b> modules, <b>20</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>7</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.data_format_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:2/0.029s/0.048s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>8</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>27</b> connections]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>cmos_sensor_input</b> "<b>submodules/cmos_sensor_input</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_msgdma</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>trdb_d5m_0</b>" instantiated <b>cmos_sensor_acquisition</b> "<b>cmos_sensor_acquisition_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 32 starting:cmos_sensor_input "submodules/cmos_sensor_input"</message>
   <message level="Info" culprit="cmos_sensor_input_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>cmos_sensor_input</b> "<b>cmos_sensor_input_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 31 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 57 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>trdb_d5m_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 29 starting:altera_msgdma "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="msgdma_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 36 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 35 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 30 starting:altera_mm_interconnect "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.018s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.011s/0.011s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>36</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 77 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 74 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 70 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 67 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 22 starting:altera_merlin_router "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 21 starting:altera_merlin_router "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 19 starting:altera_merlin_router "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 49 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 16 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 13 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 10 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 36 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_controller_0_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_controller_0_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 7 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 34 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 3 starting:altera_avalon_st_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 61 starting:altera_avalon_st_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 3 starting:data_format_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 2 starting:timing_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 56 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 58 starting:i2c "submodules/i2c_interface"</message>
   <message level="Info" culprit="i2c_0"><![CDATA["<b>trdb_d5m_0</b>" instantiated <b>i2c</b> "<b>i2c_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 57 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>trdb_d5m_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 56 starting:altera_mm_interconnect "submodules/system_trdb_d5m_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.012s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.012s/0.013s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>26</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>trdb_d5m_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 77 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 74 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 70 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 67 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 52 starting:altera_merlin_router "submodules/system_trdb_d5m_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 51 starting:altera_merlin_router "submodules/system_trdb_d5m_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 50 starting:altera_merlin_router "submodules/system_trdb_d5m_0_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 49 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 51 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_controller_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_controller_0_s1_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 47 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 46 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 44 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 42 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 36 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_controller_0_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_controller_0_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 34 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:altera_avalon_st_adapter "submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 56 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {nios2_gen2_0_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {SYNC_RESET} {0};add_instance {nios2_gen2_0_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {SYNC_RESET} {0};add_instance {trdb_d5m_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {trdb_d5m_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {trdb_d5m_0_master_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_READDATA} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_READ} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {SYNC_RESET} {0};add_instance {jtag_uart_0_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_0_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_controller_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_controller_0_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_controller_0_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_controller_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_controller_0_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {trdb_d5m_0_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {trdb_d5m_0_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {trdb_d5m_0_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {trdb_d5m_0_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {trdb_d5m_0_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_READ} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_0_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_QOS_H} {92};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_QOS_L} {92};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_SIDEBAND_H} {90};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_SIDEBAND_L} {90};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_SIDEBAND_H} {89};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_SIDEBAND_L} {89};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008001080&quot;
   end=&quot;0x00000000008001088&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000800&quot;
   end=&quot;0x00000000008001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;trdb_d5m_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008001000&quot;
   end=&quot;0x00000000008001080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ID} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_gen2_0_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_QOS_H} {92};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_QOS_L} {92};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {90};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {90};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {89};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {89};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000800&quot;
   end=&quot;0x00000000008001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {trdb_d5m_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_QOS_H} {92};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_QOS_L} {92};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_DATA_SIDEBAND_H} {90};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_DATA_SIDEBAND_L} {90};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_ADDR_SIDEBAND_H} {89};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_ADDR_SIDEBAND_L} {89};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {trdb_d5m_0_master_agent} {ST_DATA_W} {110};set_instance_parameter_value {trdb_d5m_0_master_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {trdb_d5m_0_master_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {trdb_d5m_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {trdb_d5m_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {trdb_d5m_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {trdb_d5m_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {trdb_d5m_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {trdb_d5m_0_master_agent} {ID} {2};set_instance_parameter_value {trdb_d5m_0_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {trdb_d5m_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {trdb_d5m_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {trdb_d5m_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {trdb_d5m_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_gen2_0_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ID} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_controller_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_controller_0_s1_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {sdram_controller_0_s1_agent} {ST_DATA_W} {92};set_instance_parameter_value {sdram_controller_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_0_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_controller_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_controller_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_controller_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_controller_0_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_controller_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sdram_controller_0_s1_agent} {ID} {2};set_instance_parameter_value {sdram_controller_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_controller_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_controller_0_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_controller_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {93};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_controller_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {trdb_d5m_0_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {trdb_d5m_0_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {trdb_d5m_0_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {trdb_d5m_0_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {trdb_d5m_0_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {trdb_d5m_0_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {trdb_d5m_0_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {trdb_d5m_0_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {trdb_d5m_0_slave_agent} {ID} {3};set_instance_parameter_value {trdb_d5m_0_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent} {ECC_ENABLE} {0};add_instance {trdb_d5m_0_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 1 3 0 };set_instance_parameter_value {router} {CHANNEL_ID} {0100 0010 1000 0001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x4000000 0x8000800 0x8001000 0x8001080 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 0x8001000 0x8001080 0x8001088 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {110};set_instance_parameter_value {router} {ST_CHANNEL_W} {4};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x4000000 0x8000800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000000 0x8001000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {110};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {2 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x4000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {110};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {110};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {110};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 2 };set_instance_parameter_value {router_005} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {49};set_instance_parameter_value {router_005} {PKT_ADDR_L} {18};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_005} {ST_DATA_W} {92};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {110};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {sdram_controller_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {70};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {69};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {ST_DATA_W} {92};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {65};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {sdram_controller_0_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {65};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {63};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {70};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {69};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_ST_DATA_W} {92};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {80};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {86};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {84};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {88};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {87};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_ST_DATA_W} {110};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_controller_0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {80};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {83};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {81};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {86};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {84};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {88};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {87};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_ST_DATA_W} {110};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {70};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {69};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {92};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios2_gen2_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {trdb_d5m_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {trdb_d5m_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {trdb_d5m_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {trdb_d5m_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {trdb_d5m_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_0_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_gen2_0_data_master_translator.avalon_universal_master_0} {nios2_gen2_0_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {nios2_gen2_0_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_gen2_0_data_master_agent.rp} {qsys_mm.response};add_connection {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0} {nios2_gen2_0_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {nios2_gen2_0_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_gen2_0_instruction_master_agent.rp} {qsys_mm.response};add_connection {trdb_d5m_0_master_translator.avalon_universal_master_0} {trdb_d5m_0_master_agent.av} {avalon};set_connection_parameter_value {trdb_d5m_0_master_translator.avalon_universal_master_0/trdb_d5m_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {trdb_d5m_0_master_translator.avalon_universal_master_0/trdb_d5m_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {trdb_d5m_0_master_translator.avalon_universal_master_0/trdb_d5m_0_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {trdb_d5m_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/trdb_d5m_0_master_agent.rp} {qsys_mm.response};add_connection {jtag_uart_0_avalon_jtag_slave_agent.m0} {jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rf_source} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_0_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_0_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_0_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_0_debug_mem_slave_agent.m0} {nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_gen2_0_debug_mem_slave_agent.rf_source} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.out} {nios2_gen2_0_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios2_gen2_0_debug_mem_slave_agent.rdata_fifo_src} {nios2_gen2_0_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {nios2_gen2_0_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/nios2_gen2_0_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {sdram_controller_0_s1_agent.m0} {sdram_controller_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_controller_0_s1_agent.m0/sdram_controller_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_controller_0_s1_agent.m0/sdram_controller_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_controller_0_s1_agent.m0/sdram_controller_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_controller_0_s1_agent.rf_source} {sdram_controller_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_controller_0_s1_agent_rsp_fifo.out} {sdram_controller_0_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_controller_0_s1_agent.rdata_fifo_src} {sdram_controller_0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_controller_0_s1_agent_rdata_fifo.out} {sdram_controller_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {trdb_d5m_0_slave_agent.m0} {trdb_d5m_0_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {trdb_d5m_0_slave_agent.m0/trdb_d5m_0_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {trdb_d5m_0_slave_agent.m0/trdb_d5m_0_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {trdb_d5m_0_slave_agent.m0/trdb_d5m_0_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {trdb_d5m_0_slave_agent.rf_source} {trdb_d5m_0_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {trdb_d5m_0_slave_agent_rsp_fifo.out} {trdb_d5m_0_slave_agent.rf_sink} {avalon_streaming};add_connection {trdb_d5m_0_slave_agent.rdata_fifo_src} {trdb_d5m_0_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {trdb_d5m_0_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/trdb_d5m_0_slave_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_0_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {nios2_gen2_0_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {trdb_d5m_0_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {trdb_d5m_0_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_0_avalon_jtag_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux.sink} {qsys_mm.response};add_connection {nios2_gen2_0_debug_mem_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_debug_mem_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {sdram_controller_0_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {sdram_controller_0_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {trdb_d5m_0_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {trdb_d5m_0_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {sdram_controller_0_s1_burst_adapter.source0} {sdram_controller_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_controller_0_s1_burst_adapter.source0/sdram_controller_0_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_002.sink2} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {router_005.src} {sdram_controller_0_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/sdram_controller_0_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_controller_0_s1_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {sdram_controller_0_s1_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cmd_mux_002.src} {sdram_controller_0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/sdram_controller_0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_controller_0_s1_cmd_width_adapter.src} {sdram_controller_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_controller_0_s1_cmd_width_adapter.src/sdram_controller_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_data_master_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {trdb_d5m_0_master_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {sdram_controller_0_s1_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {trdb_d5m_0_slave_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_data_master_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {trdb_d5m_0_master_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {sdram_controller_0_s1_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {sdram_controller_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {sdram_controller_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {trdb_d5m_0_slave_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {trdb_d5m_0_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {sdram_controller_0_s1_burst_adapter.cr0_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {sdram_controller_0_s1_rsp_width_adapter.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {sdram_controller_0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pll_0_outclk0_clock_bridge.out_clk} {nios2_gen2_0_data_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {trdb_d5m_0_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_0_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {trdb_d5m_0_slave_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {nios2_gen2_0_data_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {trdb_d5m_0_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_0_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_0_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_0_s1_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {trdb_d5m_0_slave_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {trdb_d5m_0_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_0_s1_burst_adapter.cr0} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_0_s1_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_0_s1_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {nios2_gen2_0_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {trdb_d5m_0_reset_reset_bridge.clk} {clock};add_interface {pll_0_outclk0} {clock} {slave};set_interface_property {pll_0_outclk0} {EXPORT_OF} {pll_0_outclk0_clock_bridge.in_clk};add_interface {nios2_gen2_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_gen2_0_reset_reset_bridge_in_reset} {EXPORT_OF} {nios2_gen2_0_reset_reset_bridge.in_reset};add_interface {trdb_d5m_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {trdb_d5m_0_reset_reset_bridge_in_reset} {EXPORT_OF} {trdb_d5m_0_reset_reset_bridge.in_reset};add_interface {nios2_gen2_0_data_master} {avalon} {slave};set_interface_property {nios2_gen2_0_data_master} {EXPORT_OF} {nios2_gen2_0_data_master_translator.avalon_anti_master_0};add_interface {nios2_gen2_0_instruction_master} {avalon} {slave};set_interface_property {nios2_gen2_0_instruction_master} {EXPORT_OF} {nios2_gen2_0_instruction_master_translator.avalon_anti_master_0};add_interface {trdb_d5m_0_master} {avalon} {slave};set_interface_property {trdb_d5m_0_master} {EXPORT_OF} {trdb_d5m_0_master_translator.avalon_anti_master_0};add_interface {jtag_uart_0_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_0_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {nios2_gen2_0_debug_mem_slave} {avalon} {master};set_interface_property {nios2_gen2_0_debug_mem_slave} {EXPORT_OF} {nios2_gen2_0_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {sdram_controller_0_s1} {avalon} {master};set_interface_property {sdram_controller_0_s1} {EXPORT_OF} {sdram_controller_0_s1_translator.avalon_anti_slave_0};add_interface {trdb_d5m_0_slave} {avalon} {master};set_interface_property {trdb_d5m_0_slave} {EXPORT_OF} {trdb_d5m_0_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.jtag_uart_0.avalon_jtag_slave} {0};set_module_assignment {interconnect_id.nios2_gen2_0.data_master} {0};set_module_assignment {interconnect_id.nios2_gen2_0.debug_mem_slave} {1};set_module_assignment {interconnect_id.nios2_gen2_0.instruction_master} {1};set_module_assignment {interconnect_id.sdram_controller_0.s1} {2};set_module_assignment {interconnect_id.trdb_d5m_0.master} {2};set_module_assignment {interconnect_id.trdb_d5m_0.slave} {3};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=28,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=28,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=5,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=7,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=7,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=4,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008001080&quot;
   end=&quot;0x00000000008001088&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000800&quot;
   end=&quot;0x00000000008001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;trdb_d5m_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008001000&quot;
   end=&quot;0x00000000008001080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=89,PKT_ADDR_SIDEBAND_L=89,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BURST_TYPE_H=88,PKT_BURST_TYPE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=90,PKT_DATA_SIDEBAND_L=90,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=92,PKT_QOS_L=92,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=4,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000800&quot;
   end=&quot;0x00000000008001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=89,PKT_ADDR_SIDEBAND_L=89,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BURST_TYPE_H=88,PKT_BURST_TYPE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=90,PKT_DATA_SIDEBAND_L=90,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=92,PKT_QOS_L=92,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=4,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=7,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=89,PKT_ADDR_SIDEBAND_L=89,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BURST_TYPE_H=88,PKT_BURST_TYPE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=90,PKT_DATA_SIDEBAND_L=90,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=92,PKT_QOS_L=92,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=4,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=78,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=91,PKT_ORI_BURST_SIZE_L=89,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_RESPONSE_STATUS_H=88,PKT_RESPONSE_STATUS_L=87,PKT_SRC_ID_H=76,PKT_SRC_ID_L=75,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=92,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=93,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=5,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=0100,0010,1000,0001,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,3,0,END_ADDRESS=0x8000000,0x8001000,0x8001080,0x8001088,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=2:0100:0x4000000:0x8000000:both:1:0:0:1,1:0010:0x8000800:0x8001000:both:1:0:0:1,3:1000:0x8001000:0x8001080:both:1:0:0:1,0:0001:0x8001080:0x8001088:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000000,0x8000800,0x8001000,0x8001080,ST_CHANNEL_W=4,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both,both,both)(altera_merlin_router:18.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,END_ADDRESS=0x8000000,0x8001000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:10:0x4000000:0x8000000:both:1:0:0:1,1:01:0x8000800:0x8001000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000000,0x8000800,ST_CHANNEL_W=4,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000000,ST_CHANNEL_W=4,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=4,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,2,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=78,PKT_DEST_ID_L=77,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=0:001:0x0:0x0:both:1:0:0:1,1:010:0x0:0x0:read:1:0:0:1,2:100:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=4,ST_DATA_W=92,TYPE_OF_TRANSACTION=both,read,write)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=65,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BURST_TYPE_H=70,PKT_BURST_TYPE_L=69,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=4,ST_DATA_W=92)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=4,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=4,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=4,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=4,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=65,IN_PKT_BURSTWRAP_L=63,IN_PKT_BURST_SIZE_H=68,IN_PKT_BURST_SIZE_L=66,IN_PKT_BURST_TYPE_H=70,IN_PKT_BURST_TYPE_L=69,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=62,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=91,IN_PKT_ORI_BURST_SIZE_L=89,IN_PKT_RESPONSE_STATUS_H=88,IN_PKT_RESPONSE_STATUS_L=87,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=92,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=86,OUT_PKT_BURST_SIZE_L=84,OUT_PKT_BURST_TYPE_H=88,OUT_PKT_BURST_TYPE_L=87,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=80,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=109,OUT_PKT_ORI_BURST_SIZE_L=107,OUT_PKT_RESPONSE_STATUS_H=106,OUT_PKT_RESPONSE_STATUS_L=105,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=110,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=4)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=83,IN_PKT_BURSTWRAP_L=81,IN_PKT_BURST_SIZE_H=86,IN_PKT_BURST_SIZE_L=84,IN_PKT_BURST_TYPE_H=88,IN_PKT_BURST_TYPE_L=87,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=80,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=109,IN_PKT_ORI_BURST_SIZE_L=107,IN_PKT_RESPONSE_STATUS_H=106,IN_PKT_RESPONSE_STATUS_L=105,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=110,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=68,OUT_PKT_BURST_SIZE_L=66,OUT_PKT_BURST_TYPE_H=70,OUT_PKT_BURST_TYPE_L=69,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=62,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=91,OUT_PKT_ORI_BURST_SIZE_L=89,OUT_PKT_RESPONSE_STATUS_H=88,OUT_PKT_RESPONSE_STATUS_L=87,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=92,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=4)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="system:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="system_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {nios2_gen2_0_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {SYNC_RESET} {0};add_instance {nios2_gen2_0_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {SYNC_RESET} {0};add_instance {trdb_d5m_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {trdb_d5m_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {trdb_d5m_0_master_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_READDATA} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_READ} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {trdb_d5m_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {trdb_d5m_0_master_translator} {SYNC_RESET} {0};add_instance {jtag_uart_0_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_0_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_controller_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_controller_0_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_controller_0_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_controller_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_controller_0_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_controller_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {trdb_d5m_0_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {trdb_d5m_0_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {trdb_d5m_0_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {trdb_d5m_0_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {trdb_d5m_0_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_READ} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {trdb_d5m_0_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_0_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_QOS_H} {92};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_QOS_L} {92};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_SIDEBAND_H} {90};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_SIDEBAND_L} {90};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_SIDEBAND_H} {89};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_SIDEBAND_L} {89};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008001080&quot;
   end=&quot;0x00000000008001088&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000800&quot;
   end=&quot;0x00000000008001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;trdb_d5m_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008001000&quot;
   end=&quot;0x00000000008001080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ID} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_gen2_0_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_QOS_H} {92};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_QOS_L} {92};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {90};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {90};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {89};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {89};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000800&quot;
   end=&quot;0x00000000008001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {trdb_d5m_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_QOS_H} {92};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_QOS_L} {92};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_DATA_SIDEBAND_H} {90};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_DATA_SIDEBAND_L} {90};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_ADDR_SIDEBAND_H} {89};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_ADDR_SIDEBAND_L} {89};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {trdb_d5m_0_master_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {trdb_d5m_0_master_agent} {ST_DATA_W} {110};set_instance_parameter_value {trdb_d5m_0_master_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {trdb_d5m_0_master_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {trdb_d5m_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {trdb_d5m_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {trdb_d5m_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {trdb_d5m_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {trdb_d5m_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {trdb_d5m_0_master_agent} {ID} {2};set_instance_parameter_value {trdb_d5m_0_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {trdb_d5m_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {trdb_d5m_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {trdb_d5m_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {trdb_d5m_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_gen2_0_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ID} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_controller_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {sdram_controller_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_controller_0_s1_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {sdram_controller_0_s1_agent} {ST_DATA_W} {92};set_instance_parameter_value {sdram_controller_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_0_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_controller_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_controller_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_controller_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_controller_0_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_controller_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sdram_controller_0_s1_agent} {ID} {2};set_instance_parameter_value {sdram_controller_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_controller_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_controller_0_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_controller_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {93};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_controller_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_controller_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_controller_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {trdb_d5m_0_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {trdb_d5m_0_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {trdb_d5m_0_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {trdb_d5m_0_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {trdb_d5m_0_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {trdb_d5m_0_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {trdb_d5m_0_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {trdb_d5m_0_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {trdb_d5m_0_slave_agent} {ID} {3};set_instance_parameter_value {trdb_d5m_0_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent} {ECC_ENABLE} {0};add_instance {trdb_d5m_0_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {trdb_d5m_0_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 1 3 0 };set_instance_parameter_value {router} {CHANNEL_ID} {0100 0010 1000 0001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x4000000 0x8000800 0x8001000 0x8001080 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 0x8001000 0x8001080 0x8001088 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {110};set_instance_parameter_value {router} {ST_CHANNEL_W} {4};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x4000000 0x8000800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000000 0x8001000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {110};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {2 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x4000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {110};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {110};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {110};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 2 };set_instance_parameter_value {router_005} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {49};set_instance_parameter_value {router_005} {PKT_ADDR_L} {18};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_005} {ST_DATA_W} {92};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {110};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {sdram_controller_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {70};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {69};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {ST_DATA_W} {92};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {65};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {sdram_controller_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {sdram_controller_0_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {65};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {63};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {70};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {69};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_ST_DATA_W} {92};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {80};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {86};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {84};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {88};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {87};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_ST_DATA_W} {110};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_controller_0_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_controller_0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {80};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {83};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {81};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {86};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {84};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {88};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {87};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_ST_DATA_W} {110};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {70};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {69};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {92};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_controller_0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios2_gen2_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {trdb_d5m_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {trdb_d5m_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {trdb_d5m_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {trdb_d5m_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {trdb_d5m_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_0_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_gen2_0_data_master_translator.avalon_universal_master_0} {nios2_gen2_0_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {nios2_gen2_0_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_gen2_0_data_master_agent.rp} {qsys_mm.response};add_connection {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0} {nios2_gen2_0_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {nios2_gen2_0_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_gen2_0_instruction_master_agent.rp} {qsys_mm.response};add_connection {trdb_d5m_0_master_translator.avalon_universal_master_0} {trdb_d5m_0_master_agent.av} {avalon};set_connection_parameter_value {trdb_d5m_0_master_translator.avalon_universal_master_0/trdb_d5m_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {trdb_d5m_0_master_translator.avalon_universal_master_0/trdb_d5m_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {trdb_d5m_0_master_translator.avalon_universal_master_0/trdb_d5m_0_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {trdb_d5m_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/trdb_d5m_0_master_agent.rp} {qsys_mm.response};add_connection {jtag_uart_0_avalon_jtag_slave_agent.m0} {jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rf_source} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_0_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_0_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_0_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_0_debug_mem_slave_agent.m0} {nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_gen2_0_debug_mem_slave_agent.rf_source} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.out} {nios2_gen2_0_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios2_gen2_0_debug_mem_slave_agent.rdata_fifo_src} {nios2_gen2_0_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {nios2_gen2_0_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/nios2_gen2_0_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {sdram_controller_0_s1_agent.m0} {sdram_controller_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_controller_0_s1_agent.m0/sdram_controller_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_controller_0_s1_agent.m0/sdram_controller_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_controller_0_s1_agent.m0/sdram_controller_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_controller_0_s1_agent.rf_source} {sdram_controller_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_controller_0_s1_agent_rsp_fifo.out} {sdram_controller_0_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_controller_0_s1_agent.rdata_fifo_src} {sdram_controller_0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_controller_0_s1_agent_rdata_fifo.out} {sdram_controller_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {trdb_d5m_0_slave_agent.m0} {trdb_d5m_0_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {trdb_d5m_0_slave_agent.m0/trdb_d5m_0_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {trdb_d5m_0_slave_agent.m0/trdb_d5m_0_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {trdb_d5m_0_slave_agent.m0/trdb_d5m_0_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {trdb_d5m_0_slave_agent.rf_source} {trdb_d5m_0_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {trdb_d5m_0_slave_agent_rsp_fifo.out} {trdb_d5m_0_slave_agent.rf_sink} {avalon_streaming};add_connection {trdb_d5m_0_slave_agent.rdata_fifo_src} {trdb_d5m_0_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {trdb_d5m_0_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/trdb_d5m_0_slave_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_0_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {nios2_gen2_0_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {trdb_d5m_0_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {trdb_d5m_0_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_0_avalon_jtag_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux.sink} {qsys_mm.response};add_connection {nios2_gen2_0_debug_mem_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_debug_mem_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {sdram_controller_0_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {sdram_controller_0_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {trdb_d5m_0_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {trdb_d5m_0_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {sdram_controller_0_s1_burst_adapter.source0} {sdram_controller_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_controller_0_s1_burst_adapter.source0/sdram_controller_0_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_002.sink2} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {router_005.src} {sdram_controller_0_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/sdram_controller_0_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_controller_0_s1_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {sdram_controller_0_s1_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cmd_mux_002.src} {sdram_controller_0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/sdram_controller_0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_controller_0_s1_cmd_width_adapter.src} {sdram_controller_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_controller_0_s1_cmd_width_adapter.src/sdram_controller_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_data_master_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {trdb_d5m_0_master_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {sdram_controller_0_s1_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {trdb_d5m_0_slave_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_data_master_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {trdb_d5m_0_master_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {sdram_controller_0_s1_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {sdram_controller_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {sdram_controller_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {trdb_d5m_0_slave_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {trdb_d5m_0_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {sdram_controller_0_s1_burst_adapter.cr0_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {sdram_controller_0_s1_rsp_width_adapter.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {sdram_controller_0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pll_0_outclk0_clock_bridge.out_clk} {nios2_gen2_0_data_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {trdb_d5m_0_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_0_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {trdb_d5m_0_slave_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {nios2_gen2_0_data_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {trdb_d5m_0_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_0_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_0_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_0_s1_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {trdb_d5m_0_slave_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {trdb_d5m_0_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_0_s1_burst_adapter.cr0} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_0_s1_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_0_s1_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {nios2_gen2_0_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {trdb_d5m_0_reset_reset_bridge.clk} {clock};add_interface {pll_0_outclk0} {clock} {slave};set_interface_property {pll_0_outclk0} {EXPORT_OF} {pll_0_outclk0_clock_bridge.in_clk};add_interface {nios2_gen2_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_gen2_0_reset_reset_bridge_in_reset} {EXPORT_OF} {nios2_gen2_0_reset_reset_bridge.in_reset};add_interface {trdb_d5m_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {trdb_d5m_0_reset_reset_bridge_in_reset} {EXPORT_OF} {trdb_d5m_0_reset_reset_bridge.in_reset};add_interface {nios2_gen2_0_data_master} {avalon} {slave};set_interface_property {nios2_gen2_0_data_master} {EXPORT_OF} {nios2_gen2_0_data_master_translator.avalon_anti_master_0};add_interface {nios2_gen2_0_instruction_master} {avalon} {slave};set_interface_property {nios2_gen2_0_instruction_master} {EXPORT_OF} {nios2_gen2_0_instruction_master_translator.avalon_anti_master_0};add_interface {trdb_d5m_0_master} {avalon} {slave};set_interface_property {trdb_d5m_0_master} {EXPORT_OF} {trdb_d5m_0_master_translator.avalon_anti_master_0};add_interface {jtag_uart_0_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_0_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {nios2_gen2_0_debug_mem_slave} {avalon} {master};set_interface_property {nios2_gen2_0_debug_mem_slave} {EXPORT_OF} {nios2_gen2_0_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {sdram_controller_0_s1} {avalon} {master};set_interface_property {sdram_controller_0_s1} {EXPORT_OF} {sdram_controller_0_s1_translator.avalon_anti_slave_0};add_interface {trdb_d5m_0_slave} {avalon} {master};set_interface_property {trdb_d5m_0_slave} {EXPORT_OF} {trdb_d5m_0_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.jtag_uart_0.avalon_jtag_slave} {0};set_module_assignment {interconnect_id.nios2_gen2_0.data_master} {0};set_module_assignment {interconnect_id.nios2_gen2_0.debug_mem_slave} {1};set_module_assignment {interconnect_id.nios2_gen2_0.instruction_master} {1};set_module_assignment {interconnect_id.sdram_controller_0.s1} {2};set_module_assignment {interconnect_id.trdb_d5m_0.master} {2};set_module_assignment {interconnect_id.trdb_d5m_0.slave} {3};" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_mm_interconnect "submodules/system_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>46</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>46</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>46</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>46</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>46</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>46</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>46</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>46</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.036s/0.039s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.013s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.013s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>50</b> modules, <b>158</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 77 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 74 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 70 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 67 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 58 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 57 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 56 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 55 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 54 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 53 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 51 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_controller_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_controller_0_s1_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 50 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 49 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 48 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 47 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 46 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 45 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 41 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 39 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 37 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 36 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_controller_0_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_controller_0_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 34 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 33 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 37 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:18.1:AUTO_DEVICE_FAMILY=Cyclone V,IRQ_MAP=0:0,1:1,2:3,3:2,NUM_RCVRS=4,SENDER_IRQ_WIDTH=32"
   instancePathKey="system:.:irq_mapper"
   kind="altera_irq_mapper"
   version="18.1"
   name="system_irq_mapper">
  <parameter name="NUM_RCVRS" value="4" />
  <parameter name="IRQ_MAP" value="0:0,1:1,2:3,3:2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="system">queue size: 58 starting:altera_irq_mapper "submodules/system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_clock_crosser:18.1:AUTO_RECEIVER_INTERRUPTS_USED=-1,IRQ_WIDTH=1"
   instancePathKey="system:.:irq_synchronizer"
   kind="altera_irq_clock_crosser"
   version="18.1"
   name="altera_irq_clock_crosser">
  <parameter name="IRQ_WIDTH" value="1" />
  <parameter name="AUTO_RECEIVER_INTERRUPTS_USED" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="irq_synchronizer" />
  <messages>
   <message level="Debug" culprit="system">queue size: 57 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>system</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="system:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system"
     as="rst_controller,rst_controller_001,rst_controller,rst_controller_001" />
  <instantiator instantiator="system_trdb_d5m_0" as="rst_controller" />
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0"
     as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 56 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=134219808,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=28,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x8000800&apos; end=&apos;0x8001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.csr&apos; start=&apos;0x8001000&apos; end=&apos;0x8001020&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.descriptor_slave&apos; start=&apos;0x8001020&apos; end=&apos;0x8001030&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_cmos_sensor_input_0.avalon_slave&apos; start=&apos;0x8001030&apos; end=&apos;0x8001040&apos; type=&apos;cmos_sensor_input.avalon_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_i2c_0.avalon_slave&apos; start=&apos;0x8001040&apos; end=&apos;0x8001044&apos; type=&apos;i2c.avalon_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x8001080&apos; end=&apos;0x8001088&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=67108896,exceptionOffset=32,exceptionSlave=sdram_controller_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x8000800&apos; end=&apos;0x8001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=15,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=67108864,resetOffset=0,resetSlave=sdram_controller_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="system:.:nios2_gen2_0:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="18.1"
   name="system_nios2_gen2_0_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="0" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Tiny" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="0" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="134219808" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="67108864" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="15" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="67108896" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x8000800&apos; end=&apos;0x8001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.csr&apos; start=&apos;0x8001000&apos; end=&apos;0x8001020&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.descriptor_slave&apos; start=&apos;0x8001020&apos; end=&apos;0x8001030&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_cmos_sensor_acquisition_0_cmos_sensor_input_0.avalon_slave&apos; start=&apos;0x8001030&apos; end=&apos;0x8001040&apos; type=&apos;cmos_sensor_input.avalon_slave&apos; /&gt;&lt;slave name=&apos;trdb_d5m_0_i2c_0.avalon_slave&apos; start=&apos;0x8001040&apos; end=&apos;0x8001044&apos; type=&apos;i2c.avalon_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x8001080&apos; end=&apos;0x8001088&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="sdram_controller_0.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="28" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="28" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="sdram_controller_0.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="no_mul" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram_controller_0.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x8000800&apos; end=&apos;0x8001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="nios2_gen2_0.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="medium_le_shift" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_nios2_gen2_0" as="cpu" />
  <messages>
   <message level="Debug" culprit="system">queue size: 52 starting:altera_nios2_gen2_unit "submodules/system_nios2_gen2_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_nios2_gen2_0_cpu --dir=C:/Users/mudit/AppData/Local/Temp/alt8710_7405631834761051428.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/mudit/AppData/Local/Temp/alt8710_7405631834761051428.dir/0008_cpu_gen//system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:04 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:04 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:05 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:06 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:06 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2021.03.23 22:43:07 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_gen2_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="cmos_sensor_acquisition:15.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,CLK_IN_CLOCK_FREQUENCY=10000000,CLK_OUT_CLOCK_FREQUENCY=50000000,CMOS_SENSOR_INPUT_DEBAYER_ENABLE=true,CMOS_SENSOR_INPUT_DEVICE_FAMILY=Cyclone V,CMOS_SENSOR_INPUT_FIFO_DEPTH=32,CMOS_SENSOR_INPUT_MAX_HEIGHT=1944,CMOS_SENSOR_INPUT_MAX_WIDTH=2592,CMOS_SENSOR_INPUT_OUTPUT_WIDTH=16,CMOS_SENSOR_INPUT_PACKER_ENABLE=false,CMOS_SENSOR_INPUT_PIX_DEPTH=12,CMOS_SENSOR_INPUT_SAMPLE_EDGE=FALLING,DC_FIFO_DEPTH=16,DC_FIFO_WIDTH=32,MSGDMA_BURST_ENABLE=1,MSGDMA_DATA_FIFO_DEPTH=64,MSGDMA_DATA_WIDTH=32,MSGDMA_DESCRIPTOR_FIFO_DEPTH=8,MSGDMA_MAX_BURST_COUNT=16,MSGDMA_MAX_BYTE=8388608(clock_source:18.1:clockFrequency=10000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(cmos_sensor_input:15.1:DEBAYER_ENABLE=true,DEVICE_FAMILY=Cyclone V,FIFO_DEPTH=32,MAX_HEIGHT=1944,MAX_WIDTH=2592,OUTPUT_WIDTH=16,PACKER_ENABLE=false,PIX_DEPTH=12,SAMPLE_EDGE=FALLING)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=4,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=3)(altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=6,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=6,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=6,USE_AUTO_ADDRESS_WIDTH=1,USE_RESPONSE=0)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=8,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=16,MAX_BYTE=8388608,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=8,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=16,MAX_BYTE=8388608,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=32,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=24,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon:18.1:arbitrationPriority=1,baseAddress=0x0030,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0020,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0"
   kind="cmos_sensor_acquisition"
   version="15.1"
   name="system_trdb_d5m_0_cmos_sensor_acquisition_0">
  <parameter name="CMOS_SENSOR_INPUT_DEBAYER_ENABLE" value="true" />
  <parameter name="MSGDMA_DESCRIPTOR_FIFO_DEPTH" value="8" />
  <parameter name="CLK_IN_CLOCK_FREQUENCY" value="10000000" />
  <parameter name="MSGDMA_DATA_FIFO_DEPTH" value="64" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CMOS_SENSOR_INPUT_MAX_WIDTH" value="2592" />
  <parameter name="MSGDMA_BURST_ENABLE" value="1" />
  <parameter name="DC_FIFO_DEPTH" value="16" />
  <parameter name="MSGDMA_MAX_BURST_COUNT" value="16" />
  <parameter name="CMOS_SENSOR_INPUT_OUTPUT_WIDTH" value="16" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="MSGDMA_DATA_WIDTH" value="32" />
  <parameter name="CLK_OUT_CLOCK_FREQUENCY" value="50000000" />
  <parameter name="CMOS_SENSOR_INPUT_PIX_DEPTH" value="12" />
  <parameter name="CMOS_SENSOR_INPUT_FIFO_DEPTH" value="32" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="CMOS_SENSOR_INPUT_SAMPLE_EDGE" value="FALLING" />
  <parameter name="CMOS_SENSOR_INPUT_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DC_FIFO_WIDTH" value="32" />
  <parameter name="CMOS_SENSOR_INPUT_PACKER_ENABLE" value="false" />
  <parameter name="MSGDMA_MAX_BYTE" value="8388608" />
  <parameter name="CMOS_SENSOR_INPUT_MAX_HEIGHT" value="1944" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_constants.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_synchronizer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_sampler.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_debayer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_packer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_acquisition/cmos_sensor_acquisition_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_input/cmos_sensor_input_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_trdb_d5m_0" as="cmos_sensor_acquisition_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 51 starting:cmos_sensor_acquisition "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_0.m0 and mm_bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cmos_sensor_input_0_avalon_slave_translator.avalon_anti_slave_0 and cmos_sensor_input_0.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0_csr_translator.avalon_anti_slave_0 and msgdma_0.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0_descriptor_slave_translator.avalon_anti_slave_0 and msgdma_0.descriptor_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>22</b> modules, <b>76</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>23</b> modules, <b>80</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>30</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>32</b> modules, <b>100</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>34</b> modules, <b>110</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>34</b> modules, <b>111</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>38</b> modules, <b>149</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>7</b> modules, <b>20</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>7</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.data_format_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:2/0.029s/0.048s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>8</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>27</b> connections]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>cmos_sensor_input</b> "<b>submodules/cmos_sensor_input</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_msgdma</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>trdb_d5m_0</b>" instantiated <b>cmos_sensor_acquisition</b> "<b>cmos_sensor_acquisition_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 32 starting:cmos_sensor_input "submodules/cmos_sensor_input"</message>
   <message level="Info" culprit="cmos_sensor_input_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>cmos_sensor_input</b> "<b>cmos_sensor_input_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 31 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 57 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>trdb_d5m_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 29 starting:altera_msgdma "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="msgdma_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 36 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 35 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 30 starting:altera_mm_interconnect "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.018s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.011s/0.011s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>36</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 77 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 74 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 70 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 67 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 22 starting:altera_merlin_router "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 21 starting:altera_merlin_router "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 19 starting:altera_merlin_router "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 49 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 16 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 13 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 10 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 36 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_controller_0_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_controller_0_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 7 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 34 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 3 starting:altera_avalon_st_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 61 starting:altera_avalon_st_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 3 starting:data_format_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 2 starting:timing_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 56 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="i2c:15.1:"
   instancePathKey="system:.:trdb_d5m_0:.:i2c_0"
   kind="i2c"
   version="15.1"
   name="i2c_interface">
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_core.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_clkgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_interface.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/i2c/i2c_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_trdb_d5m_0" as="i2c_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 58 starting:i2c "submodules/i2c_interface"</message>
   <message level="Info" culprit="i2c_0"><![CDATA["<b>trdb_d5m_0</b>" instantiated <b>i2c</b> "<b>i2c_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=7,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=7,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=7,USE_AUTO_ADDRESS_WIDTH=1,USE_RESPONSE=0"
   instancePathKey="system:.:trdb_d5m_0:.:mm_bridge_0"
   kind="altera_avalon_mm_bridge"
   version="18.1"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_trdb_d5m_0" as="mm_bridge_0" />
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0"
     as="mm_bridge_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 57 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>trdb_d5m_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {7};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {cmos_sensor_acquisition_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_ADDRESS_W} {7};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_DATA_W} {8};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_DATA_W} {8};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_ADDRESS_W} {7};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {76};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {74};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {73};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {72};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_H} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_L} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {58};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {58};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {57};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {56};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_H} {71};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_L} {68};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_H} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_L} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {55};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {48};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BEGIN_BURST} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_H} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_L} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {51};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {49};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_H} {42};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_POSTED} {44};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_READ} {46};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_H} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_L} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_H} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_L} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_DATA_W} {77};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;i2c_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000044&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {cmos_sensor_acquisition_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {76};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {74};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {73};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {72};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {55};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {53};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BEGIN_BURST} {60};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_PROTECTION_H} {67};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_PROTECTION_L} {65};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {52};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {52};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {51};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {49};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_ADDR_H} {42};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_POSTED} {44};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_READ} {46};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_SRC_ID_H} {62};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_SRC_ID_L} {62};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_DEST_ID_H} {63};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_DEST_ID_L} {63};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {ST_DATA_W} {77};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {ID} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {78};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {49};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {47};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {46};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {45};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {28};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {26};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_LOCK} {20};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BEGIN_BURST} {33};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_PROTECTION_H} {40};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_PROTECTION_L} {38};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {25};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {25};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {24};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {22};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_ADDR_H} {15};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {16};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_POSTED} {17};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_WRITE} {18};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_READ} {19};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_DATA_H} {7};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_SRC_ID_H} {35};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_SRC_ID_L} {35};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_DEST_ID_H} {36};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_DEST_ID_L} {36};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_0_avalon_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_agent} {ST_DATA_W} {50};set_instance_parameter_value {i2c_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {i2c_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {ID} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {i2c_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {51};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x40 };set_instance_parameter_value {router} {END_ADDRESS} {0x40 0x44 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {42};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {67};set_instance_parameter_value {router} {PKT_PROTECTION_L} {65};set_instance_parameter_value {router} {PKT_DEST_ID_H} {63};set_instance_parameter_value {router} {PKT_DEST_ID_L} {63};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {router} {PKT_TRANS_READ} {46};set_instance_parameter_value {router} {ST_DATA_W} {77};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {42};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {67};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {65};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {63};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {63};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {46};set_instance_parameter_value {router_001} {ST_DATA_W} {77};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {15};set_instance_parameter_value {router_002} {PKT_ADDR_L} {9};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {40};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {38};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {36};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {36};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {18};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {19};set_instance_parameter_value {router_002} {ST_DATA_W} {50};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_H} {63};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_L} {63};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_H} {62};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_L} {62};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_H} {51};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_L} {49};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_POSTED} {44};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_H} {64};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_L} {64};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_DATA_W} {77};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_limiter} {REORDER} {0};add_instance {i2c_0_avalon_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_ADDR_H} {15};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BEGIN_BURST} {33};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_H} {24};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_L} {22};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_H} {28};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_L} {26};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_H} {30};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_L} {29};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_H} {25};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_L} {25};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {16};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_TRANS_WRITE} {18};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_TRANS_READ} {19};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {ST_DATA_W} {50};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_BYTE_CNT_H} {22};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_BURSTWRAP_H} {25};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {77};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {77};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {77};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {77};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {77};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {77};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {i2c_0_avalon_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {15};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {24};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {22};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {16};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {18};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {25};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {25};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {28};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {26};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {46};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {45};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {21};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {30};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {29};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {47};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {49};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_ST_DATA_W} {50};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {42};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {51};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {49};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {55};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {53};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {73};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {72};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {48};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {57};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {56};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {74};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {76};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_ST_DATA_W} {77};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {i2c_0_avalon_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {42};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {51};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {49};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {45};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {52};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {52};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {55};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {53};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {73};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {72};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {48};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {57};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {56};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {74};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {76};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_ST_DATA_W} {77};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {15};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {24};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {22};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {16};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {28};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {26};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {46};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {45};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {21};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {30};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {29};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {47};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {49};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_ST_DATA_W} {50};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sysclk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sysclk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {sysclk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {mm_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent.m0} {cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent.m0/cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent.m0/cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent.m0/cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent.rf_source} {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo.out} {cmos_sensor_acquisition_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent.rdata_fifo_src} {cmos_sensor_acquisition_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {cmos_sensor_acquisition_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/cmos_sensor_acquisition_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {i2c_0_avalon_slave_agent.m0} {i2c_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_0_avalon_slave_agent.m0/i2c_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_0_avalon_slave_agent.m0/i2c_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_0_avalon_slave_agent.m0/i2c_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_0_avalon_slave_agent.rf_source} {i2c_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_0_avalon_slave_agent_rsp_fifo.out} {i2c_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {i2c_0_avalon_slave_agent.rdata_fifo_src} {i2c_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cmos_sensor_acquisition_0_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {i2c_0_avalon_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {i2c_0_avalon_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router.src} {mm_bridge_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_bridge_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.rsp_src} {mm_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.rsp_src/mm_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {i2c_0_avalon_slave_burst_adapter.source0} {i2c_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {i2c_0_avalon_slave_burst_adapter.source0/i2c_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {router_002.src} {i2c_0_avalon_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/i2c_0_avalon_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {i2c_0_avalon_slave_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {i2c_0_avalon_slave_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_mux_001.src} {i2c_0_avalon_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/i2c_0_avalon_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {i2c_0_avalon_slave_cmd_width_adapter.src} {i2c_0_avalon_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {i2c_0_avalon_slave_cmd_width_adapter.src/i2c_0_avalon_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmos_sensor_acquisition_0_avalon_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmos_sensor_acquisition_0_avalon_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_burst_adapter.cr0_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_cmd_width_adapter.clk_reset} {reset};add_connection {sysclk_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmos_sensor_acquisition_0_avalon_slave_translator.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_translator.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {mm_bridge_0_m0_agent.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmos_sensor_acquisition_0_avalon_slave_agent.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_agent.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {mm_bridge_0_m0_limiter.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_burst_adapter.cr0} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_rsp_width_adapter.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_cmd_width_adapter.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {mm_bridge_0_reset_reset_bridge.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge.clk} {clock};add_interface {sysclk_clk} {clock} {slave};set_interface_property {sysclk_clk} {EXPORT_OF} {sysclk_clk_clock_bridge.in_clk};add_interface {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge_in_reset} {EXPORT_OF} {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_0_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {cmos_sensor_acquisition_0_avalon_slave} {avalon} {master};set_interface_property {cmos_sensor_acquisition_0_avalon_slave} {EXPORT_OF} {cmos_sensor_acquisition_0_avalon_slave_translator.avalon_anti_slave_0};add_interface {i2c_0_avalon_slave} {avalon} {master};set_interface_property {i2c_0_avalon_slave} {EXPORT_OF} {i2c_0_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cmos_sensor_acquisition_0.avalon_slave} {0};set_module_assignment {interconnect_id.i2c_0.avalon_slave} {1};set_module_assignment {interconnect_id.mm_bridge_0.m0} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=7,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=7,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=4,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=7,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=7,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;i2c_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000044&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),PKT_ADDR_H=42,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=58,PKT_ADDR_SIDEBAND_L=58,PKT_BEGIN_BURST=60,PKT_BURSTWRAP_H=52,PKT_BURSTWRAP_L=52,PKT_BURST_SIZE_H=55,PKT_BURST_SIZE_L=53,PKT_BURST_TYPE_H=57,PKT_BURST_TYPE_L=56,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=51,PKT_BYTE_CNT_L=49,PKT_CACHE_H=71,PKT_CACHE_L=68,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=59,PKT_DATA_SIDEBAND_L=59,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_ORI_BURST_SIZE_H=76,PKT_ORI_BURST_SIZE_L=74,PKT_PROTECTION_H=67,PKT_PROTECTION_L=65,PKT_QOS_H=61,PKT_QOS_L=61,PKT_RESPONSE_STATUS_H=73,PKT_RESPONSE_STATUS_L=72,PKT_SRC_ID_H=62,PKT_SRC_ID_L=62,PKT_THREAD_ID_H=64,PKT_THREAD_ID_L=64,PKT_TRANS_COMPRESSED_READ=43,PKT_TRANS_EXCLUSIVE=48,PKT_TRANS_LOCK=47,PKT_TRANS_POSTED=44,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=77,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),PKT_ADDR_H=42,PKT_ADDR_L=36,PKT_BEGIN_BURST=60,PKT_BURSTWRAP_H=52,PKT_BURSTWRAP_L=52,PKT_BURST_SIZE_H=55,PKT_BURST_SIZE_L=53,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=51,PKT_BYTE_CNT_L=49,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_ORI_BURST_SIZE_H=76,PKT_ORI_BURST_SIZE_L=74,PKT_PROTECTION_H=67,PKT_PROTECTION_L=65,PKT_RESPONSE_STATUS_H=73,PKT_RESPONSE_STATUS_L=72,PKT_SRC_ID_H=62,PKT_SRC_ID_L=62,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=43,PKT_TRANS_LOCK=47,PKT_TRANS_POSTED=44,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=77,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=78,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=5,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=1,MERLIN_PACKET_FORMAT=ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0),PKT_ADDR_H=15,PKT_ADDR_L=9,PKT_BEGIN_BURST=33,PKT_BURSTWRAP_H=25,PKT_BURSTWRAP_L=25,PKT_BURST_SIZE_H=28,PKT_BURST_SIZE_L=26,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=24,PKT_BYTE_CNT_L=22,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DEST_ID_H=36,PKT_DEST_ID_L=36,PKT_ORI_BURST_SIZE_H=49,PKT_ORI_BURST_SIZE_L=47,PKT_PROTECTION_H=40,PKT_PROTECTION_L=38,PKT_RESPONSE_STATUS_H=46,PKT_RESPONSE_STATUS_L=45,PKT_SRC_ID_H=35,PKT_SRC_ID_L=35,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=16,PKT_TRANS_LOCK=20,PKT_TRANS_POSTED=17,PKT_TRANS_READ=19,PKT_TRANS_WRITE=18,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=50,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=51,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x40,0x44,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=42,PKT_ADDR_L=36,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_PROTECTION_H=67,PKT_PROTECTION_L=65,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x40:both:1:0:0:1,1:10:0x40:0x44:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40,ST_CHANNEL_W=2,ST_DATA_W=77,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=42,PKT_ADDR_L=36,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_PROTECTION_H=67,PKT_PROTECTION_L=65,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=77,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=15,PKT_ADDR_L=9,PKT_DEST_ID_H=36,PKT_DEST_ID_L=36,PKT_PROTECTION_H=40,PKT_PROTECTION_L=38,PKT_TRANS_READ=19,PKT_TRANS_WRITE=18,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=50,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=51,PKT_BYTE_CNT_L=49,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_SRC_ID_H=62,PKT_SRC_ID_L=62,PKT_THREAD_ID_H=64,PKT_THREAD_ID_L=64,PKT_TRANS_POSTED=44,PKT_TRANS_WRITE=45,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=77,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=25,OUT_BYTE_CNT_H=22,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=15,PKT_ADDR_L=9,PKT_BEGIN_BURST=33,PKT_BURSTWRAP_H=25,PKT_BURSTWRAP_L=25,PKT_BURST_SIZE_H=28,PKT_BURST_SIZE_L=26,PKT_BURST_TYPE_H=30,PKT_BURST_TYPE_L=29,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=24,PKT_BYTE_CNT_L=22,PKT_TRANS_COMPRESSED_READ=16,PKT_TRANS_READ=19,PKT_TRANS_WRITE=18,ST_CHANNEL_W=2,ST_DATA_W=50)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=77,VALID_WIDTH=2)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=47,ST_CHANNEL_W=2,ST_DATA_W=77,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=47,ST_CHANNEL_W=2,ST_DATA_W=77,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=77,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=77,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=47,ST_CHANNEL_W=2,ST_DATA_W=77,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0),IN_PKT_ADDR_H=15,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=25,IN_PKT_BURSTWRAP_L=25,IN_PKT_BURST_SIZE_H=28,IN_PKT_BURST_SIZE_L=26,IN_PKT_BURST_TYPE_H=30,IN_PKT_BURST_TYPE_L=29,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=24,IN_PKT_BYTE_CNT_L=22,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=49,IN_PKT_ORI_BURST_SIZE_L=47,IN_PKT_RESPONSE_STATUS_H=46,IN_PKT_RESPONSE_STATUS_L=45,IN_PKT_TRANS_COMPRESSED_READ=16,IN_PKT_TRANS_EXCLUSIVE=21,IN_PKT_TRANS_WRITE=18,IN_ST_DATA_W=50,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=42,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=55,OUT_PKT_BURST_SIZE_L=53,OUT_PKT_BURST_TYPE_H=57,OUT_PKT_BURST_TYPE_L=56,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=51,OUT_PKT_BYTE_CNT_L=49,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=76,OUT_PKT_ORI_BURST_SIZE_L=74,OUT_PKT_RESPONSE_STATUS_H=73,OUT_PKT_RESPONSE_STATUS_L=72,OUT_PKT_TRANS_COMPRESSED_READ=43,OUT_PKT_TRANS_EXCLUSIVE=48,OUT_ST_DATA_W=77,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=42,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=52,IN_PKT_BURSTWRAP_L=52,IN_PKT_BURST_SIZE_H=55,IN_PKT_BURST_SIZE_L=53,IN_PKT_BURST_TYPE_H=57,IN_PKT_BURST_TYPE_L=56,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=51,IN_PKT_BYTE_CNT_L=49,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=76,IN_PKT_ORI_BURST_SIZE_L=74,IN_PKT_RESPONSE_STATUS_H=73,IN_PKT_RESPONSE_STATUS_L=72,IN_PKT_TRANS_COMPRESSED_READ=43,IN_PKT_TRANS_EXCLUSIVE=48,IN_PKT_TRANS_WRITE=45,IN_ST_DATA_W=77,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=15,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=28,OUT_PKT_BURST_SIZE_L=26,OUT_PKT_BURST_TYPE_H=30,OUT_PKT_BURST_TYPE_L=29,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=24,OUT_PKT_BYTE_CNT_L=22,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=49,OUT_PKT_ORI_BURST_SIZE_L=47,OUT_PKT_RESPONSE_STATUS_H=46,OUT_PKT_RESPONSE_STATUS_L=45,OUT_PKT_TRANS_COMPRESSED_READ=16,OUT_PKT_TRANS_EXCLUSIVE=21,OUT_ST_DATA_W=50,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=2)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="system:.:trdb_d5m_0:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="system_trdb_d5m_0_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {7};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {cmos_sensor_acquisition_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_ADDRESS_W} {7};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_DATA_W} {8};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_DATA_W} {8};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_ADDRESS_W} {7};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {76};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {74};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {73};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {72};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_H} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_L} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {58};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {58};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {57};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {56};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_H} {71};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_L} {68};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_H} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_L} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {55};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {48};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BEGIN_BURST} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_H} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_L} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {51};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {49};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_H} {42};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_POSTED} {44};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_READ} {46};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_H} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_L} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_H} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_L} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_DATA_W} {77};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;i2c_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000044&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {cmos_sensor_acquisition_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {76};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {74};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {73};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {72};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {55};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {53};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BEGIN_BURST} {60};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_PROTECTION_H} {67};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_PROTECTION_L} {65};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {52};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {52};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {51};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {49};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_ADDR_H} {42};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_POSTED} {44};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_READ} {46};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_SRC_ID_H} {62};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_SRC_ID_L} {62};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_DEST_ID_H} {63};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_DEST_ID_L} {63};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {ST_DATA_W} {77};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {ID} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {78};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {49};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {47};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {46};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {45};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {28};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {26};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_LOCK} {20};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BEGIN_BURST} {33};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_PROTECTION_H} {40};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_PROTECTION_L} {38};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {25};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {25};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {24};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {22};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_ADDR_H} {15};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {16};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_POSTED} {17};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_WRITE} {18};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_READ} {19};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_DATA_H} {7};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_SRC_ID_H} {35};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_SRC_ID_L} {35};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_DEST_ID_H} {36};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_DEST_ID_L} {36};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_0_avalon_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_agent} {ST_DATA_W} {50};set_instance_parameter_value {i2c_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {i2c_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {ID} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {i2c_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {51};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x40 };set_instance_parameter_value {router} {END_ADDRESS} {0x40 0x44 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {42};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {67};set_instance_parameter_value {router} {PKT_PROTECTION_L} {65};set_instance_parameter_value {router} {PKT_DEST_ID_H} {63};set_instance_parameter_value {router} {PKT_DEST_ID_L} {63};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {router} {PKT_TRANS_READ} {46};set_instance_parameter_value {router} {ST_DATA_W} {77};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {42};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {67};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {65};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {63};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {63};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {46};set_instance_parameter_value {router_001} {ST_DATA_W} {77};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {15};set_instance_parameter_value {router_002} {PKT_ADDR_L} {9};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {40};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {38};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {36};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {36};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {18};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {19};set_instance_parameter_value {router_002} {ST_DATA_W} {50};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_H} {63};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_L} {63};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_H} {62};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_L} {62};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_H} {51};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_L} {49};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_POSTED} {44};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_H} {64};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_L} {64};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_DATA_W} {77};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_limiter} {REORDER} {0};add_instance {i2c_0_avalon_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_ADDR_H} {15};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BEGIN_BURST} {33};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_H} {24};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_L} {22};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_H} {28};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_L} {26};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_H} {30};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_L} {29};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_H} {25};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_L} {25};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {16};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_TRANS_WRITE} {18};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_TRANS_READ} {19};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {ST_DATA_W} {50};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_BYTE_CNT_H} {22};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_BURSTWRAP_H} {25};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {77};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {77};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {77};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {77};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {77};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {77};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {i2c_0_avalon_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {15};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {24};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {22};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {16};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {18};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {25};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {25};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {28};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {26};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {46};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {45};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {21};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {30};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {29};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {47};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {49};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_ST_DATA_W} {50};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {42};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {51};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {49};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {55};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {53};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {73};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {72};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {48};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {57};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {56};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {74};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {76};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_ST_DATA_W} {77};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {i2c_0_avalon_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {42};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {51};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {49};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {45};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {52};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {52};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {55};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {53};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {73};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {72};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {48};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {57};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {56};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {74};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {76};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_ST_DATA_W} {77};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {15};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {24};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {22};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {16};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {28};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {26};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {46};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {45};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {21};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {30};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {29};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {47};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {49};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_ST_DATA_W} {50};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sysclk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sysclk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {sysclk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {mm_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent.m0} {cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent.m0/cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent.m0/cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent.m0/cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent.rf_source} {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo.out} {cmos_sensor_acquisition_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent.rdata_fifo_src} {cmos_sensor_acquisition_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {cmos_sensor_acquisition_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/cmos_sensor_acquisition_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {i2c_0_avalon_slave_agent.m0} {i2c_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_0_avalon_slave_agent.m0/i2c_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_0_avalon_slave_agent.m0/i2c_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_0_avalon_slave_agent.m0/i2c_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_0_avalon_slave_agent.rf_source} {i2c_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_0_avalon_slave_agent_rsp_fifo.out} {i2c_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {i2c_0_avalon_slave_agent.rdata_fifo_src} {i2c_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cmos_sensor_acquisition_0_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {i2c_0_avalon_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {i2c_0_avalon_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router.src} {mm_bridge_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_bridge_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.rsp_src} {mm_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.rsp_src/mm_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {i2c_0_avalon_slave_burst_adapter.source0} {i2c_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {i2c_0_avalon_slave_burst_adapter.source0/i2c_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {router_002.src} {i2c_0_avalon_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/i2c_0_avalon_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {i2c_0_avalon_slave_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {i2c_0_avalon_slave_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_mux_001.src} {i2c_0_avalon_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/i2c_0_avalon_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {i2c_0_avalon_slave_cmd_width_adapter.src} {i2c_0_avalon_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {i2c_0_avalon_slave_cmd_width_adapter.src/i2c_0_avalon_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmos_sensor_acquisition_0_avalon_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmos_sensor_acquisition_0_avalon_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_burst_adapter.cr0_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_cmd_width_adapter.clk_reset} {reset};add_connection {sysclk_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmos_sensor_acquisition_0_avalon_slave_translator.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_translator.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {mm_bridge_0_m0_agent.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmos_sensor_acquisition_0_avalon_slave_agent.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_agent.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {mm_bridge_0_m0_limiter.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_burst_adapter.cr0} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_rsp_width_adapter.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_cmd_width_adapter.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {mm_bridge_0_reset_reset_bridge.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge.clk} {clock};add_interface {sysclk_clk} {clock} {slave};set_interface_property {sysclk_clk} {EXPORT_OF} {sysclk_clk_clock_bridge.in_clk};add_interface {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge_in_reset} {EXPORT_OF} {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_0_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {cmos_sensor_acquisition_0_avalon_slave} {avalon} {master};set_interface_property {cmos_sensor_acquisition_0_avalon_slave} {EXPORT_OF} {cmos_sensor_acquisition_0_avalon_slave_translator.avalon_anti_slave_0};add_interface {i2c_0_avalon_slave} {avalon} {master};set_interface_property {i2c_0_avalon_slave} {EXPORT_OF} {i2c_0_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cmos_sensor_acquisition_0.avalon_slave} {0};set_module_assignment {interconnect_id.i2c_0.avalon_slave} {1};set_module_assignment {interconnect_id.mm_bridge_0.m0} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_trdb_d5m_0" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 56 starting:altera_mm_interconnect "submodules/system_trdb_d5m_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.012s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.012s/0.013s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>26</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>trdb_d5m_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 77 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 74 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 70 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 67 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 52 starting:altera_merlin_router "submodules/system_trdb_d5m_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 51 starting:altera_merlin_router "submodules/system_trdb_d5m_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 50 starting:altera_merlin_router "submodules/system_trdb_d5m_0_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 49 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 51 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_controller_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_controller_0_s1_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 47 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 46 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 44 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 42 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 36 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_controller_0_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_controller_0_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 34 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:altera_avalon_st_adapter "submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=28,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="system:.:mm_interconnect_0:.:nios2_gen2_0_data_master_translator"
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="nios2_gen2_0_data_master_translator,nios2_gen2_0_instruction_master_translator,trdb_d5m_0_master_translator" />
  <instantiator
     instantiator="system_trdb_d5m_0_mm_interconnect_0"
     as="mm_bridge_0_m0_translator" />
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="mm_bridge_0_m0_translator" />
  <messages>
   <message level="Debug" culprit="system">queue size: 77 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="system:.:mm_interconnect_0:.:jtag_uart_0_avalon_jtag_slave_translator"
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_translator,nios2_gen2_0_debug_mem_slave_translator,sdram_controller_0_s1_translator,trdb_d5m_0_slave_translator" />
  <instantiator
     instantiator="system_trdb_d5m_0_mm_interconnect_0"
     as="cmos_sensor_acquisition_0_avalon_slave_translator,i2c_0_avalon_slave_translator" />
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="cmos_sensor_input_0_avalon_slave_translator,msgdma_0_csr_translator,msgdma_0_descriptor_slave_translator" />
  <messages>
   <message level="Debug" culprit="system">queue size: 74 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008001080&quot;
   end=&quot;0x00000000008001088&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000800&quot;
   end=&quot;0x00000000008001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;trdb_d5m_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008001000&quot;
   end=&quot;0x00000000008001080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=89,PKT_ADDR_SIDEBAND_L=89,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BURST_TYPE_H=88,PKT_BURST_TYPE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=90,PKT_DATA_SIDEBAND_L=90,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=92,PKT_QOS_L=92,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=4,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="system:.:mm_interconnect_0:.:nios2_gen2_0_data_master_agent"
   kind="altera_merlin_master_agent"
   version="18.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="nios2_gen2_0_data_master_agent,nios2_gen2_0_instruction_master_agent,trdb_d5m_0_master_agent" />
  <instantiator
     instantiator="system_trdb_d5m_0_mm_interconnect_0"
     as="mm_bridge_0_m0_agent" />
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="mm_bridge_0_m0_agent" />
  <messages>
   <message level="Debug" culprit="system">queue size: 70 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="system:.:mm_interconnect_0:.:jtag_uart_0_avalon_jtag_slave_agent"
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_agent,nios2_gen2_0_debug_mem_slave_agent,sdram_controller_0_s1_agent,trdb_d5m_0_slave_agent" />
  <instantiator
     instantiator="system_trdb_d5m_0_mm_interconnect_0"
     as="cmos_sensor_acquisition_0_avalon_slave_agent,i2c_0_avalon_slave_agent" />
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="cmos_sensor_input_0_avalon_slave_agent,msgdma_0_csr_agent,msgdma_0_descriptor_slave_agent" />
  <messages>
   <message level="Debug" culprit="system">queue size: 67 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="system:.:mm_interconnect_0:.:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,sdram_controller_0_s1_agent_rsp_fifo,sdram_controller_0_s1_agent_rdata_fifo,trdb_d5m_0_slave_agent_rsp_fifo" />
  <instantiator
     instantiator="system_trdb_d5m_0_mm_interconnect_0"
     as="cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo,i2c_0_avalon_slave_agent_rsp_fifo" />
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="cmos_sensor_input_0_avalon_slave_agent_rsp_fifo,cmos_sensor_input_0_avalon_slave_agent_rdata_fifo,msgdma_0_csr_agent_rsp_fifo,msgdma_0_descriptor_slave_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="system">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=0100,0010,1000,0001,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,3,0,END_ADDRESS=0x8000000,0x8001000,0x8001080,0x8001088,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=2:0100:0x4000000:0x8000000:both:1:0:0:1,1:0010:0x8000800:0x8001000:both:1:0:0:1,3:1000:0x8001000:0x8001080:both:1:0:0:1,0:0001:0x8001080:0x8001088:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000000,0x8000800,0x8001000,0x8001080,ST_CHANNEL_W=4,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both,both,both"
   instancePathKey="system:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="system_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x4000000,0x8000800,0x8001000,0x8001080" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:0100:0x4000000:0x8000000:both:1:0:0:1,1:0010:0x8000800:0x8001000:both:1:0:0:1,3:1000:0x8001000:0x8001080:both:1:0:0:1,0:0001:0x8001080:0x8001088:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="0100,0010,1000,0001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x8000000,0x8001000,0x8001080,0x8001088" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,1,3,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="system">queue size: 58 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,END_ADDRESS=0x8000000,0x8001000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:10:0x4000000:0x8000000:both:1:0:0:1,1:01:0x8000800:0x8001000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000000,0x8000800,ST_CHANNEL_W=4,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="system:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="system_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x4000000,0x8000800" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:10:0x4000000:0x8000000:both:1:0:0:1,1:01:0x8000800:0x8001000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x8000000,0x8001000" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 57 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000000,ST_CHANNEL_W=4,ST_DATA_W=110,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="18.1"
   name="system_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x4000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="2:1:0x4000000:0x8000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x8000000" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 56 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=110,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="18.1"
   name="system_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_003,router_006" />
  <messages>
   <message level="Debug" culprit="system">queue size: 55 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=4,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="system:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="18.1"
   name="system_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_004" />
  <messages>
   <message level="Debug" culprit="system">queue size: 54 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,2,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=78,PKT_DEST_ID_L=77,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=0:001:0x0:0x0:both:1:0:0:1,1:010:0x0:0x0:read:1:0:0:1,2:100:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=4,ST_DATA_W=92,TYPE_OF_TRANSACTION=both,read,write"
   instancePathKey="system:.:mm_interconnect_0:.:router_005"
   kind="altera_merlin_router"
   version="18.1"
   name="system_mm_interconnect_0_router_005">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:001:0x0:0x0:both:1:0:0:1,1:010:0x0:0x0:read:1:0:0:1,2:100:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="78" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="77" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="82" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="80" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_005" />
  <messages>
   <message level="Debug" culprit="system">queue size: 53 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=65,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BURST_TYPE_H=70,PKT_BURST_TYPE_L=69,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=4,ST_DATA_W=92"
   instancePathKey="system:.:mm_interconnect_0:.:sdram_controller_0_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="18.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="50" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="sdram_controller_0_s1_burst_adapter" />
  <instantiator
     instantiator="system_trdb_d5m_0_mm_interconnect_0"
     as="i2c_0_avalon_slave_burst_adapter" />
  <messages>
   <message level="Debug" culprit="system">queue size: 51 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_controller_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_controller_0_s1_burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=4,ST_DATA_W=110,VALID_WIDTH=1"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 50 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=4,ST_DATA_W=110,VALID_WIDTH=1"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="cmd_demux_001,rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 49 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=110,VALID_WIDTH=1"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_mm_interconnect_0_cmd_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="cmd_demux_002,rsp_demux,rsp_demux_003" />
  <messages>
   <message level="Debug" culprit="system">queue size: 48 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="cmd_mux,cmd_mux_003" />
  <messages>
   <message level="Debug" culprit="system">queue size: 47 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_mm_interconnect_0_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 46 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_mux_002"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_mm_interconnect_0_cmd_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="cmd_mux_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 45 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=4,ST_DATA_W=110,VALID_WIDTH=1"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_demux_002"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_mm_interconnect_0_rsp_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="rsp_demux_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 41 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 39 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 38 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=4,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_mux_002"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_mm_interconnect_0_rsp_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="rsp_mux_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 37 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=65,IN_PKT_BURSTWRAP_L=63,IN_PKT_BURST_SIZE_H=68,IN_PKT_BURST_SIZE_L=66,IN_PKT_BURST_TYPE_H=70,IN_PKT_BURST_TYPE_L=69,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=62,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=91,IN_PKT_ORI_BURST_SIZE_L=89,IN_PKT_RESPONSE_STATUS_H=88,IN_PKT_RESPONSE_STATUS_L=87,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=92,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=86,OUT_PKT_BURST_SIZE_L=84,OUT_PKT_BURST_TYPE_H=88,OUT_PKT_BURST_TYPE_L=87,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=80,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=109,OUT_PKT_ORI_BURST_SIZE_L=107,OUT_PKT_RESPONSE_STATUS_H=106,OUT_PKT_RESPONSE_STATUS_L=105,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=110,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=4"
   instancePathKey="system:.:mm_interconnect_0:.:sdram_controller_0_s1_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="18.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="109" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="107" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="91" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:81) byte_cnt(80:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="89" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="sdram_controller_0_s1_rsp_width_adapter,sdram_controller_0_s1_cmd_width_adapter" />
  <instantiator
     instantiator="system_trdb_d5m_0_mm_interconnect_0"
     as="i2c_0_avalon_slave_rsp_width_adapter,i2c_0_avalon_slave_cmd_width_adapter" />
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="msgdma_0_descriptor_slave_cmd_width_adapter,msgdma_0_descriptor_slave_rsp_width_adapter" />
  <messages>
   <message level="Debug" culprit="system">queue size: 36 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_controller_0_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_controller_0_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="system:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="system_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_003" />
  <instantiator
     instantiator="system_trdb_d5m_0_mm_interconnect_0"
     as="avalon_st_adapter" />
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 34 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="system:.:mm_interconnect_0:.:avalon_st_adapter_002"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="system_mm_interconnect_0_avalon_st_adapter_002">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_mm_interconnect_0" as="avalon_st_adapter_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 33 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 37 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="cmos_sensor_input:15.1:DEBAYER_ENABLE=true,DEVICE_FAMILY=Cyclone V,FIFO_DEPTH=32,MAX_HEIGHT=1944,MAX_WIDTH=2592,OUTPUT_WIDTH=16,PACKER_ENABLE=false,PIX_DEPTH=12,SAMPLE_EDGE=FALLING"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:cmos_sensor_input_0"
   kind="cmos_sensor_input"
   version="15.1"
   name="cmos_sensor_input">
  <parameter name="SAMPLE_EDGE" value="FALLING" />
  <parameter name="FIFO_DEPTH" value="32" />
  <parameter name="MAX_WIDTH" value="2592" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DEBAYER_ENABLE" value="true" />
  <parameter name="MAX_HEIGHT" value="1944" />
  <parameter name="PACKER_ENABLE" value="false" />
  <parameter name="PIX_DEPTH" value="12" />
  <parameter name="OUTPUT_WIDTH" value="16" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_constants.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_synchronizer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_sampler.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_debayer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_packer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_input/cmos_sensor_input_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0"
     as="cmos_sensor_input_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 32 starting:cmos_sensor_input "submodules/cmos_sensor_input"</message>
   <message level="Info" culprit="cmos_sensor_input_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>cmos_sensor_input</b> "<b>cmos_sensor_input_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=4,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=3"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:dc_fifo_0"
   kind="altera_avalon_dc_fifo"
   version="18.1"
   name="altera_avalon_dc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0"
     as="dc_fifo_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 31 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=8,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=16,MAX_BYTE=8388608,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=8,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=16,MAX_BYTE=8388608,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=32,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=24,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:msgdma_0"
   kind="altera_msgdma"
   version="18.1"
   name="system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="2" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="8388608" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DATA_FIFO_DEPTH" value="64" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="8" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_MM_READ_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="16" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_MAP" value="" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0"
     as="msgdma_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 29 starting:altera_msgdma "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="msgdma_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 36 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 35 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {cmos_sensor_input_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_0_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_H} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_L} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {58};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {57};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_H} {74};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_L} {71};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_H} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_L} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {47};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_H} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_L} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_DATA_W} {80};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;msgdma_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;msgdma_0_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {cmos_sensor_input_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_SRC_ID_H} {64};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_DEST_ID_L} {65};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {ST_DATA_W} {80};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {ID} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {81};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SRC_ID_H} {64};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DEST_ID_L} {65};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_0_csr_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {msgdma_0_csr_agent} {ST_DATA_W} {80};set_instance_parameter_value {msgdma_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_0_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_0_csr_agent} {ID} {1};set_instance_parameter_value {msgdma_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {81};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_0_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {187};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {185};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {184};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {183};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURST_SIZE_H} {164};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURST_SIZE_L} {162};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_LOCK} {154};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BEGIN_BURST} {169};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_PROTECTION_H} {178};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_PROTECTION_L} {176};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURSTWRAP_H} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURSTWRAP_L} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTE_CNT_H} {160};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTE_CNT_L} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ADDR_H} {149};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {150};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_POSTED} {151};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_WRITE} {152};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_READ} {153};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SRC_ID_H} {172};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SRC_ID_L} {171};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DEST_ID_H} {174};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DEST_ID_L} {173};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ST_DATA_W} {188};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ID} {2};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {msgdma_0_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {189};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 2 0 };set_instance_parameter_value {router} {CHANNEL_ID} {010 100 001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both write both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20 0x30 };set_instance_parameter_value {router} {END_ADDRESS} {0x20 0x30 0x40 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {41};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router} {PKT_DEST_ID_L} {65};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router} {PKT_TRANS_READ} {45};set_instance_parameter_value {router} {ST_DATA_W} {80};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {41};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {65};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {45};set_instance_parameter_value {router_001} {ST_DATA_W} {80};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {41};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {65};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {45};set_instance_parameter_value {router_002} {ST_DATA_W} {80};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {149};set_instance_parameter_value {router_003} {PKT_ADDR_L} {144};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {178};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {176};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {174};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {173};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {152};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {153};set_instance_parameter_value {router_003} {ST_DATA_W} {188};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_H} {66};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_L} {65};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_H} {64};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_L} {63};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_H} {67};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_L} {67};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_DATA_W} {80};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {mm_bridge_0_m0_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {80};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {80};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {80};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {80};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {80};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {80};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {80};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {80};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {msgdma_0_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {41};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {48};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {44};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {53};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {53};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {47};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {80};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {149};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {160};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {150};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {164};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {162};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {184};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {183};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {155};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {166};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {165};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {185};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {187};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {188};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {msgdma_0_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {149};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {160};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {150};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {152};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {164};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {162};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {184};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {183};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {155};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {166};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {165};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {185};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {187};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {188};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {41};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {48};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {47};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {80};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {80};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {80};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {80};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {80};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {mm_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {cmos_sensor_input_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cmos_sensor_input_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cmos_sensor_input_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cmos_sensor_input_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cmos_sensor_input_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_in_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_in_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {10000000};set_instance_parameter_value {clk_in_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {mm_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {cmos_sensor_input_0_avalon_slave_agent.m0} {cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cmos_sensor_input_0_avalon_slave_agent.m0/cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cmos_sensor_input_0_avalon_slave_agent.m0/cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cmos_sensor_input_0_avalon_slave_agent.m0/cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cmos_sensor_input_0_avalon_slave_agent.rf_source} {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo.out} {cmos_sensor_input_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {cmos_sensor_input_0_avalon_slave_agent.rdata_fifo_src} {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo.out} {cmos_sensor_input_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {cmos_sensor_input_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/cmos_sensor_input_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {msgdma_0_csr_agent.m0} {msgdma_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_0_csr_agent.rf_source} {msgdma_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_0_csr_agent_rsp_fifo.out} {msgdma_0_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_0_csr_agent.rdata_fifo_src} {msgdma_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {msgdma_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/msgdma_0_csr_agent.cp} {qsys_mm.command};add_connection {msgdma_0_descriptor_slave_agent.m0} {msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_0_descriptor_slave_agent.rf_source} {msgdma_0_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_0_descriptor_slave_agent_rsp_fifo.out} {msgdma_0_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {msgdma_0_descriptor_slave_agent.rdata_fifo_src} {msgdma_0_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {cmos_sensor_input_0_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cmos_sensor_input_0_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {msgdma_0_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {msgdma_0_descriptor_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router.src} {mm_bridge_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_bridge_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.rsp_src} {mm_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.rsp_src/mm_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {cmd_mux_002.src} {msgdma_0_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/msgdma_0_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {msgdma_0_descriptor_slave_cmd_width_adapter.src} {msgdma_0_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_cmd_width_adapter.src/msgdma_0_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {router_003.src} {msgdma_0_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/msgdma_0_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {msgdma_0_descriptor_slave_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_csr_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_csr_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmos_sensor_input_0_avalon_slave_translator.reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmos_sensor_input_0_avalon_slave_agent.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clk_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_csr_translator.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_translator.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_agent.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_csr_agent.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_agent.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_limiter.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {mm_bridge_0_reset_reset_bridge.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_avalon_slave_translator.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_avalon_slave_agent.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_reset_reset_bridge.clk} {clock};add_interface {clk_in_clk} {clock} {slave};set_interface_property {clk_in_clk} {EXPORT_OF} {clk_in_clk_clock_bridge.in_clk};add_interface {clk_out_clk} {clock} {slave};set_interface_property {clk_out_clk} {EXPORT_OF} {clk_out_clk_clock_bridge.in_clk};add_interface {cmos_sensor_input_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cmos_sensor_input_0_reset_reset_bridge_in_reset} {EXPORT_OF} {cmos_sensor_input_0_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_0_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {cmos_sensor_input_0_avalon_slave} {avalon} {master};set_interface_property {cmos_sensor_input_0_avalon_slave} {EXPORT_OF} {cmos_sensor_input_0_avalon_slave_translator.avalon_anti_slave_0};add_interface {msgdma_0_csr} {avalon} {master};set_interface_property {msgdma_0_csr} {EXPORT_OF} {msgdma_0_csr_translator.avalon_anti_slave_0};add_interface {msgdma_0_descriptor_slave} {avalon} {master};set_interface_property {msgdma_0_descriptor_slave} {EXPORT_OF} {msgdma_0_descriptor_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cmos_sensor_input_0.avalon_slave} {0};set_module_assignment {interconnect_id.mm_bridge_0.m0} {0};set_module_assignment {interconnect_id.msgdma_0.csr} {1};set_module_assignment {interconnect_id.msgdma_0.descriptor_slave} {2};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=10000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;msgdma_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;msgdma_0_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=59,PKT_ADDR_SIDEBAND_L=59,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BURST_TYPE_H=58,PKT_BURST_TYPE_L=57,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=48,PKT_CACHE_H=74,PKT_CACHE_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=60,PKT_DATA_SIDEBAND_L=60,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_ORI_BURST_SIZE_H=79,PKT_ORI_BURST_SIZE_L=77,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_QOS_H=62,PKT_QOS_L=62,PKT_RESPONSE_STATUS_H=76,PKT_RESPONSE_STATUS_L=75,PKT_SRC_ID_H=64,PKT_SRC_ID_L=63,PKT_THREAD_ID_H=67,PKT_THREAD_ID_L=67,PKT_TRANS_COMPRESSED_READ=42,PKT_TRANS_EXCLUSIVE=47,PKT_TRANS_LOCK=46,PKT_TRANS_POSTED=43,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=80,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=48,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_ORI_BURST_SIZE_H=79,PKT_ORI_BURST_SIZE_L=77,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_RESPONSE_STATUS_H=76,PKT_RESPONSE_STATUS_L=75,PKT_SRC_ID_H=64,PKT_SRC_ID_L=63,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=42,PKT_TRANS_LOCK=46,PKT_TRANS_POSTED=43,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=80,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=81,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=48,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_ORI_BURST_SIZE_H=79,PKT_ORI_BURST_SIZE_L=77,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_RESPONSE_STATUS_H=76,PKT_RESPONSE_STATUS_L=75,PKT_SRC_ID_H=64,PKT_SRC_ID_L=63,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=42,PKT_TRANS_LOCK=46,PKT_TRANS_POSTED=43,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=80,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=81,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0),PKT_ADDR_H=149,PKT_ADDR_L=144,PKT_BEGIN_BURST=169,PKT_BURSTWRAP_H=161,PKT_BURSTWRAP_L=161,PKT_BURST_SIZE_H=164,PKT_BURST_SIZE_L=162,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=160,PKT_BYTE_CNT_L=156,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=174,PKT_DEST_ID_L=173,PKT_ORI_BURST_SIZE_H=187,PKT_ORI_BURST_SIZE_L=185,PKT_PROTECTION_H=178,PKT_PROTECTION_L=176,PKT_RESPONSE_STATUS_H=184,PKT_RESPONSE_STATUS_L=183,PKT_SRC_ID_H=172,PKT_SRC_ID_L=171,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=150,PKT_TRANS_LOCK=154,PKT_TRANS_POSTED=151,PKT_TRANS_READ=153,PKT_TRANS_WRITE=152,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=188,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=189,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=010,100,001,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,0,END_ADDRESS=0x20,0x30,0x40,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=1:010:0x0:0x20:both:1:0:0:1,2:100:0x20:0x30:write:1:0:0:1,0:001:0x30:0x40:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x30,ST_CHANNEL_W=3,ST_DATA_W=80,TYPE_OF_TRANSACTION=both,write,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=80,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=80,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=149,PKT_ADDR_L=144,PKT_DEST_ID_H=174,PKT_DEST_ID_L=173,PKT_PROTECTION_H=178,PKT_PROTECTION_L=176,PKT_TRANS_READ=153,PKT_TRANS_WRITE=152,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=188,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=5,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=48,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_SRC_ID_H=64,PKT_SRC_ID_L=63,PKT_THREAD_ID_H=67,PKT_THREAD_ID_L=67,PKT_TRANS_POSTED=43,PKT_TRANS_WRITE=44,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=3,ST_DATA_W=80,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=3)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=80,VALID_WIDTH=3)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=46,ST_CHANNEL_W=3,ST_DATA_W=80,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=46,ST_CHANNEL_W=3,ST_DATA_W=80,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=46,ST_CHANNEL_W=3,ST_DATA_W=80,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=10000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=80,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=80,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=80,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=46,ST_CHANNEL_W=3,ST_DATA_W=80,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=41,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=53,IN_PKT_BURSTWRAP_L=53,IN_PKT_BURST_SIZE_H=56,IN_PKT_BURST_SIZE_L=54,IN_PKT_BURST_TYPE_H=58,IN_PKT_BURST_TYPE_L=57,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=52,IN_PKT_BYTE_CNT_L=48,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=79,IN_PKT_ORI_BURST_SIZE_L=77,IN_PKT_RESPONSE_STATUS_H=76,IN_PKT_RESPONSE_STATUS_L=75,IN_PKT_TRANS_COMPRESSED_READ=42,IN_PKT_TRANS_EXCLUSIVE=47,IN_PKT_TRANS_WRITE=44,IN_ST_DATA_W=80,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=149,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=164,OUT_PKT_BURST_SIZE_L=162,OUT_PKT_BURST_TYPE_H=166,OUT_PKT_BURST_TYPE_L=165,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=160,OUT_PKT_BYTE_CNT_L=156,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=187,OUT_PKT_ORI_BURST_SIZE_L=185,OUT_PKT_RESPONSE_STATUS_H=184,OUT_PKT_RESPONSE_STATUS_L=183,OUT_PKT_TRANS_COMPRESSED_READ=150,OUT_PKT_TRANS_EXCLUSIVE=155,OUT_ST_DATA_W=188,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=3)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=149,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=161,IN_PKT_BURSTWRAP_L=161,IN_PKT_BURST_SIZE_H=164,IN_PKT_BURST_SIZE_L=162,IN_PKT_BURST_TYPE_H=166,IN_PKT_BURST_TYPE_L=165,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=160,IN_PKT_BYTE_CNT_L=156,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=187,IN_PKT_ORI_BURST_SIZE_L=185,IN_PKT_RESPONSE_STATUS_H=184,IN_PKT_RESPONSE_STATUS_L=183,IN_PKT_TRANS_COMPRESSED_READ=150,IN_PKT_TRANS_EXCLUSIVE=155,IN_PKT_TRANS_WRITE=152,IN_ST_DATA_W=188,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=41,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=56,OUT_PKT_BURST_SIZE_L=54,OUT_PKT_BURST_TYPE_H=58,OUT_PKT_BURST_TYPE_L=57,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=52,OUT_PKT_BYTE_CNT_L=48,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=79,OUT_PKT_ORI_BURST_SIZE_L=77,OUT_PKT_RESPONSE_STATUS_H=76,OUT_PKT_RESPONSE_STATUS_L=75,OUT_PKT_TRANS_COMPRESSED_READ=42,OUT_PKT_TRANS_EXCLUSIVE=47,OUT_ST_DATA_W=80,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=3)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=10000000,BITS_PER_SYMBOL=80,CHANNEL_WIDTH=3,DATA_WIDTH=80,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=10000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=80,CHANNEL_WIDTH=3,DATA_WIDTH=80,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=10000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=10000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {cmos_sensor_input_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_0_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_H} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_L} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {58};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {57};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_H} {74};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_L} {71};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_H} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_L} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {47};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_H} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_L} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_DATA_W} {80};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;msgdma_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;msgdma_0_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {cmos_sensor_input_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_SRC_ID_H} {64};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_DEST_ID_L} {65};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {ST_DATA_W} {80};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {ID} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {81};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SRC_ID_H} {64};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DEST_ID_L} {65};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_0_csr_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {msgdma_0_csr_agent} {ST_DATA_W} {80};set_instance_parameter_value {msgdma_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_0_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_0_csr_agent} {ID} {1};set_instance_parameter_value {msgdma_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {81};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_0_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {187};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {185};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {184};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {183};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURST_SIZE_H} {164};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURST_SIZE_L} {162};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_LOCK} {154};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BEGIN_BURST} {169};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_PROTECTION_H} {178};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_PROTECTION_L} {176};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURSTWRAP_H} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURSTWRAP_L} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTE_CNT_H} {160};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTE_CNT_L} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ADDR_H} {149};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {150};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_POSTED} {151};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_WRITE} {152};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_READ} {153};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SRC_ID_H} {172};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SRC_ID_L} {171};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DEST_ID_H} {174};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DEST_ID_L} {173};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ST_DATA_W} {188};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ID} {2};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {msgdma_0_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {189};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 2 0 };set_instance_parameter_value {router} {CHANNEL_ID} {010 100 001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both write both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20 0x30 };set_instance_parameter_value {router} {END_ADDRESS} {0x20 0x30 0x40 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {41};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router} {PKT_DEST_ID_L} {65};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router} {PKT_TRANS_READ} {45};set_instance_parameter_value {router} {ST_DATA_W} {80};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {41};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {65};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {45};set_instance_parameter_value {router_001} {ST_DATA_W} {80};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {41};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {65};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {45};set_instance_parameter_value {router_002} {ST_DATA_W} {80};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {149};set_instance_parameter_value {router_003} {PKT_ADDR_L} {144};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {178};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {176};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {174};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {173};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {152};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {153};set_instance_parameter_value {router_003} {ST_DATA_W} {188};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_H} {66};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_L} {65};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_H} {64};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_L} {63};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_H} {67};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_L} {67};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_DATA_W} {80};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {mm_bridge_0_m0_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {80};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {80};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {80};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {80};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {80};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {80};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {80};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {80};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {msgdma_0_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {41};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {48};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {44};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {53};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {53};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {47};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {80};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {149};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {160};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {150};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {164};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {162};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {184};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {183};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {155};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {166};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {165};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {185};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {187};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {188};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {msgdma_0_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {149};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {160};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {150};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {152};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {164};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {162};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {184};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {183};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {155};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {166};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {165};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {185};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {187};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {188};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {41};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {48};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {47};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {80};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {80};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {80};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {80};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {80};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {mm_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {cmos_sensor_input_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cmos_sensor_input_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cmos_sensor_input_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cmos_sensor_input_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cmos_sensor_input_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_in_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_in_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {10000000};set_instance_parameter_value {clk_in_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {mm_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {cmos_sensor_input_0_avalon_slave_agent.m0} {cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cmos_sensor_input_0_avalon_slave_agent.m0/cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cmos_sensor_input_0_avalon_slave_agent.m0/cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cmos_sensor_input_0_avalon_slave_agent.m0/cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cmos_sensor_input_0_avalon_slave_agent.rf_source} {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo.out} {cmos_sensor_input_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {cmos_sensor_input_0_avalon_slave_agent.rdata_fifo_src} {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo.out} {cmos_sensor_input_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {cmos_sensor_input_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/cmos_sensor_input_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {msgdma_0_csr_agent.m0} {msgdma_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_0_csr_agent.rf_source} {msgdma_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_0_csr_agent_rsp_fifo.out} {msgdma_0_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_0_csr_agent.rdata_fifo_src} {msgdma_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {msgdma_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/msgdma_0_csr_agent.cp} {qsys_mm.command};add_connection {msgdma_0_descriptor_slave_agent.m0} {msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_0_descriptor_slave_agent.rf_source} {msgdma_0_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_0_descriptor_slave_agent_rsp_fifo.out} {msgdma_0_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {msgdma_0_descriptor_slave_agent.rdata_fifo_src} {msgdma_0_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {cmos_sensor_input_0_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cmos_sensor_input_0_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {msgdma_0_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {msgdma_0_descriptor_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router.src} {mm_bridge_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_bridge_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.rsp_src} {mm_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.rsp_src/mm_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {cmd_mux_002.src} {msgdma_0_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/msgdma_0_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {msgdma_0_descriptor_slave_cmd_width_adapter.src} {msgdma_0_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_cmd_width_adapter.src/msgdma_0_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {router_003.src} {msgdma_0_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/msgdma_0_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {msgdma_0_descriptor_slave_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_csr_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_csr_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmos_sensor_input_0_avalon_slave_translator.reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmos_sensor_input_0_avalon_slave_agent.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clk_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_csr_translator.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_translator.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_agent.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_csr_agent.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_agent.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_limiter.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {mm_bridge_0_reset_reset_bridge.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_avalon_slave_translator.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_avalon_slave_agent.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_reset_reset_bridge.clk} {clock};add_interface {clk_in_clk} {clock} {slave};set_interface_property {clk_in_clk} {EXPORT_OF} {clk_in_clk_clock_bridge.in_clk};add_interface {clk_out_clk} {clock} {slave};set_interface_property {clk_out_clk} {EXPORT_OF} {clk_out_clk_clock_bridge.in_clk};add_interface {cmos_sensor_input_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cmos_sensor_input_0_reset_reset_bridge_in_reset} {EXPORT_OF} {cmos_sensor_input_0_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_0_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {cmos_sensor_input_0_avalon_slave} {avalon} {master};set_interface_property {cmos_sensor_input_0_avalon_slave} {EXPORT_OF} {cmos_sensor_input_0_avalon_slave_translator.avalon_anti_slave_0};add_interface {msgdma_0_csr} {avalon} {master};set_interface_property {msgdma_0_csr} {EXPORT_OF} {msgdma_0_csr_translator.avalon_anti_slave_0};add_interface {msgdma_0_descriptor_slave} {avalon} {master};set_interface_property {msgdma_0_descriptor_slave} {EXPORT_OF} {msgdma_0_descriptor_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cmos_sensor_input_0.avalon_slave} {0};set_module_assignment {interconnect_id.mm_bridge_0.m0} {0};set_module_assignment {interconnect_id.msgdma_0.csr} {1};set_module_assignment {interconnect_id.msgdma_0.descriptor_slave} {2};" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0"
     as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 30 starting:altera_mm_interconnect "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.018s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.011s/0.011s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>36</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 77 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 74 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 70 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 67 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 22 starting:altera_merlin_router "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 21 starting:altera_merlin_router "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 19 starting:altera_merlin_router "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 49 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 16 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 13 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 10 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 36 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_controller_0_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_controller_0_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 7 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 34 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 3 starting:altera_avalon_st_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=16,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=1,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=32,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(data_format_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=2,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,outSymbolsPerBeat=4,outUseEmpty=false,outUseEmptyPort=NO)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=1,inSymbolsPerBeat=2,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(clock:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="16" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0"
     as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="system">queue size: 61 starting:altera_avalon_st_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 3 starting:data_format_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 2 starting:timing_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x40,0x44,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=42,PKT_ADDR_L=36,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_PROTECTION_H=67,PKT_PROTECTION_L=65,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x40:both:1:0:0:1,1:10:0x40:0x44:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40,ST_CHANNEL_W=2,ST_DATA_W=77,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="system:.:trdb_d5m_0:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="system_trdb_d5m_0_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="46" />
  <parameter name="START_ADDRESS" value="0x0,0x40" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x40:both:1:0:0:1,1:10:0x40:0x44:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="42" />
  <parameter name="PKT_DEST_ID_H" value="63" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="63" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="77" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="67" />
  <parameter name="END_ADDRESS" value="0x40,0x44" />
  <parameter name="PKT_PROTECTION_L" value="65" />
  <parameter name="PKT_TRANS_WRITE" value="45" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_trdb_d5m_0_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="system">queue size: 52 starting:altera_merlin_router "submodules/system_trdb_d5m_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=42,PKT_ADDR_L=36,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_PROTECTION_H=67,PKT_PROTECTION_L=65,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=77,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:trdb_d5m_0:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="system_trdb_d5m_0_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="46" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="42" />
  <parameter name="PKT_DEST_ID_H" value="63" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="63" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="77" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="67" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="65" />
  <parameter name="PKT_TRANS_WRITE" value="45" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_trdb_d5m_0_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 51 starting:altera_merlin_router "submodules/system_trdb_d5m_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=15,PKT_ADDR_L=9,PKT_DEST_ID_H=36,PKT_DEST_ID_L=36,PKT_PROTECTION_H=40,PKT_PROTECTION_L=38,PKT_TRANS_READ=19,PKT_TRANS_WRITE=18,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=50,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:trdb_d5m_0:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="18.1"
   name="system_trdb_d5m_0_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="19" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="15" />
  <parameter name="PKT_DEST_ID_H" value="36" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="36" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="50" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="40" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="38" />
  <parameter name="PKT_TRANS_WRITE" value="18" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_trdb_d5m_0_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 50 starting:altera_merlin_router "submodules/system_trdb_d5m_0_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=51,PKT_BYTE_CNT_L=49,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_SRC_ID_H=62,PKT_SRC_ID_L=62,PKT_THREAD_ID_H=64,PKT_THREAD_ID_L=64,PKT_TRANS_POSTED=44,PKT_TRANS_WRITE=45,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=77,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2"
   instancePathKey="system:.:trdb_d5m_0:.:mm_interconnect_0:.:mm_bridge_0_m0_limiter"
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_mm_interconnect_0"
     as="mm_bridge_0_m0_limiter" />
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="mm_bridge_0_m0_limiter" />
  <messages>
   <message level="Debug" culprit="system">queue size: 49 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=77,VALID_WIDTH=2"
   instancePathKey="system:.:trdb_d5m_0:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_trdb_d5m_0_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="77" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_trdb_d5m_0_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 47 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=47,ST_CHANNEL_W=2,ST_DATA_W=77,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:trdb_d5m_0:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_trdb_d5m_0_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="77" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="47" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 46 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=77,VALID_WIDTH=1"
   instancePathKey="system:.:trdb_d5m_0:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_trdb_d5m_0_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="77" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 44 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=47,ST_CHANNEL_W=2,ST_DATA_W=77,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:trdb_d5m_0:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_trdb_d5m_0_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="77" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="47" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_trdb_d5m_0_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 42 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=10,inChannelWidth=0,inDataWidth=10,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=10,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=10,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="system:.:trdb_d5m_0:.:mm_interconnect_0:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="10" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_trdb_d5m_0_mm_interconnect_0"
     as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 38 starting:altera_avalon_st_adapter "submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="system:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="system_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 38 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="system:.:mm_interconnect_0:.:avalon_st_adapter_002:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0_avalon_st_adapter_002"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 37 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=8,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=16,MAX_BYTE=8388608,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:msgdma_0:.:dispatcher_internal"
   kind="modular_sgdma_dispatcher"
   version="18.1"
   name="dispatcher">
  <parameter name="GUI_RESPONSE_PORT" value="2" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PREFETCHER_USE_CASE" value="0" />
  <parameter name="MODE" value="2" />
  <parameter name="DATA_FIFO_DEPTH" value="64" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="DESCRIPTOR_WIDTH" value="128" />
  <parameter name="DESCRIPTOR_INTERFACE" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="8" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="CSR_ADDRESS_WIDTH" value="3" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="DESCRIPTOR_BYTEENABLE_WIDTH" value="16" />
  <parameter name="MAX_BYTE" value="8388608" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="MAX_BURST_COUNT" value="16" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0"
     as="dispatcher_internal" />
  <messages>
   <message level="Debug" culprit="system">queue size: 36 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=32,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=24,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:msgdma_0:.:write_mstr_internal"
   kind="dma_write_master"
   version="18.1"
   name="write_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0"
     as="write_mstr_internal" />
  <messages>
   <message level="Debug" culprit="system">queue size: 35 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=010,100,001,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,0,END_ADDRESS=0x20,0x30,0x40,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=1:010:0x0:0x20:both:1:0:0:1,2:100:0x20:0x30:write:1:0:0:1,0:001:0x30:0x40:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x30,ST_CHANNEL_W=3,ST_DATA_W=80,TYPE_OF_TRANSACTION=both,write,both"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="45" />
  <parameter name="START_ADDRESS" value="0x0,0x20,0x30" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:010:0x0:0x20:both:1:0:0:1,2:100:0x20:0x30:write:1:0:0:1,0:001:0x30:0x40:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="41" />
  <parameter name="PKT_DEST_ID_H" value="66" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="65" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="010,100,001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,write,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="70" />
  <parameter name="END_ADDRESS" value="0x20,0x30,0x40" />
  <parameter name="PKT_PROTECTION_L" value="68" />
  <parameter name="PKT_TRANS_WRITE" value="44" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,2,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="router" />
  <messages>
   <message level="Debug" culprit="system">queue size: 22 starting:altera_merlin_router "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=80,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="45" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="41" />
  <parameter name="PKT_DEST_ID_H" value="66" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="65" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="70" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="68" />
  <parameter name="PKT_TRANS_WRITE" value="44" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="router_001,router_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 21 starting:altera_merlin_router "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=149,PKT_ADDR_L=144,PKT_DEST_ID_H=174,PKT_DEST_ID_L=173,PKT_PROTECTION_H=178,PKT_PROTECTION_L=176,PKT_TRANS_READ=153,PKT_TRANS_WRITE=152,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=188,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="18.1"
   name="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="153" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="149" />
  <parameter name="PKT_DEST_ID_H" value="174" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="173" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="188" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="178" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="176" />
  <parameter name="PKT_TRANS_WRITE" value="152" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="router_003" />
  <messages>
   <message level="Debug" culprit="system">queue size: 19 starting:altera_merlin_router "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=80,VALID_WIDTH=3"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=46,ST_CHANNEL_W=3,ST_DATA_W=80,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="46" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 16 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=10000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=80,VALID_WIDTH=1"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="10000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 13 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=80,VALID_WIDTH=1"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="rsp_demux_001,rsp_demux_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_demultiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=46,ST_CHANNEL_W=3,ST_DATA_W=80,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="46" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 10 starting:altera_merlin_multiplexer "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=10000000,BITS_PER_SYMBOL=80,CHANNEL_WIDTH=3,DATA_WIDTH=80,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="18.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="10000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="80" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="3" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="crosser,crosser_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 7 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=130,inChannelWidth=0,inDataWidth=130,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=130,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:avalon_st_adapter_002"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="130" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="130" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="avalon_st_adapter_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 3 starting:altera_avalon_st_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_format_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=2,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,outSymbolsPerBeat=4,outUseEmpty=false,outUseEmptyPort=NO"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:avalon_st_adapter:.:data_format_adapter_0"
   kind="data_format_adapter"
   version="18.1"
   name="system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="NO" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="2" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="4" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter"
     as="data_format_adapter_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 3 starting:data_format_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=1,inSymbolsPerBeat=2,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:avalon_st_adapter:.:timing_adapter_0"
   kind="timing_adapter"
   version="18.1"
   name="system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="2" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="1" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter"
     as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 2 starting:timing_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=10,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="system:.:trdb_d5m_0:.:mm_interconnect_0:.:avalon_st_adapter_001:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="system:.:trdb_d5m_0:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:avalon_st_adapter_002:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
