# Reading D:/ModelSim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do WS2812B_top_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work altera_ver {d:/fpga18/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:32:04 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work altera_ver d:/fpga18/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 12:32:04 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work lpm_ver {d:/fpga18/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:32:05 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work lpm_ver d:/fpga18/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 12:32:05 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work sgate_ver {d:/fpga18/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:32:06 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work sgate_ver d:/fpga18/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 12:32:06 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {d:/fpga18/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:32:06 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver d:/fpga18/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 12:32:07 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -sv -work altera_lnsim_ver {d:/fpga18/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:32:08 on Nov 05,2023
# vlog -reportprogress 300 -sv -work altera_lnsim_ver d:/fpga18/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 12:32:08 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {d:/fpga18/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:32:09 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver d:/fpga18/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_asmiblock
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_asmiblock
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 12:32:09 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wsj@LAPTOP-J6NPPLMI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying D:/ModelSim/win64/modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:32:10 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v 
# -- Compiling module snake_ctrl
# 
# Top level modules:
# 	snake_ctrl
# End time: 12:32:10 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/key_filter.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:32:10 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/key_filter.v 
# -- Compiling module key_filter
# 
# Top level modules:
# 	key_filter
# End time: 12:32:10 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:32:10 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v 
# -- Compiling module WS2812B_top
# 
# Top level modules:
# 	WS2812B_top
# End time: 12:32:10 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:32:10 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v 
# -- Compiling module HL_ctrl
# 
# Top level modules:
# 	HL_ctrl
# End time: 12:32:10 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:32:10 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v 
# -- Compiling module data_ctrl
# 
# Top level modules:
# 	data_ctrl
# End time: 12:32:10 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/START {D:/aa_HY/week_4/WS2812B/ip/START/start.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:32:10 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/START" D:/aa_HY/week_4/WS2812B/ip/START/start.v 
# -- Compiling module start
# 
# Top level modules:
# 	start
# End time: 12:32:10 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/win {D:/aa_HY/week_4/WS2812B/ip/win/win.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:32:10 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/win" D:/aa_HY/week_4/WS2812B/ip/win/win.v 
# -- Compiling module win
# 
# Top level modules:
# 	win
# End time: 12:32:10 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/lose {D:/aa_HY/week_4/WS2812B/ip/lose/lose.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:32:10 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/lose" D:/aa_HY/week_4/WS2812B/ip/lose/lose.v 
# -- Compiling module lose
# 
# Top level modules:
# 	lose
# End time: 12:32:10 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/model {D:/aa_HY/week_4/WS2812B/ip/model/model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:32:10 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/model" D:/aa_HY/week_4/WS2812B/ip/model/model.v 
# -- Compiling module model
# 
# Top level modules:
# 	model
# End time: 12:32:11 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/prj/../tb {D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:32:11 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/prj/../tb" D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v 
# -- Compiling module tb_WS2812B_top
# 
# Top level modules:
# 	tb_WS2812B_top
# End time: 12:32:11 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_WS2812B_top
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_WS2812B_top 
# Start time: 12:32:11 on Nov 05,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "snake_ctrl(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "data_ctrl(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "key_filter(fast)".
# Loading work.tb_WS2812B_top(fast)
# Loading work.WS2812B_top(fast)
# Loading work.data_ctrl(fast)
# Loading work.start(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.win(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.lose(fast)
# Loading altera_mf_ver.altsyncram(fast__2)
# Loading altera_mf_ver.altsyncram_body(fast__2)
# Loading work.model(fast)
# Loading altera_mf_ver.altsyncram(fast__3)
# Loading altera_mf_ver.altsyncram_body(fast__3)
# Loading work.snake_ctrl(fast)
# Loading work.HL_ctrl(fast)
# Loading work.key_filter(fast)
# ** Warning: (vsim-3015) D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v(314): [PCDPC] - Port size (8) does not match connection size (9) for port 'address'. The port definition is at: D:/aa_HY/week_4/WS2812B/ip/win/win.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_inst File: D:/aa_HY/week_4/WS2812B/ip/win/win.v
# 
# do D:/aa_HY/week_4/WS2812B/prj/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/sys_clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wsj  Hostname: LAPTOP-J6NPPLMI  ProcessID: 113096
#           Attempting to use alternate WLF file "./wlft23wi8n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft23wi8n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/sys_rst_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/key_in
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/data_pwm
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/RGB_data_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_done_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_24x64_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/reset_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/game_rsult
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/key_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/difficulty
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/en_snake
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/key_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/game_over
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/game_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_24x64_done_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_24x64_done_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/RGB_data_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/RGB_data_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/sys_clk
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/sys_rst_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_done_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/key_in
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/g_over
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/g_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/RGB_data
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/en_snake
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/address
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/address_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/start_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/model_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/q_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/start_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/model_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data_r3
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/high_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done_pos
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/a
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/add_cnt
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_addr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/add_cnt_addr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt_addr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/add_cnt_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/state_c
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/state_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/start2model
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/model2difficulty_one
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_one2difficulty_two
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_one2play
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_two2difficulty_thr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_two2play
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_thr2difficulty_one
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_thr2play
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/play2game_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/play2game_lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/game_win2start
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/game_lose2start
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/line_dis
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/max_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/reset_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt_8s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/sys_clk
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/sys_rst_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_done_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/difficulty
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/en_snake
# ** Error: (vish-4014) No objects found matching '/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/en_snake'.
# Executing ONERROR command at macro D:\aa_HY\week_4\WS2812B\prj\simulation\modelsim\wave.do line 88
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/key_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/game_over
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/game_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/RGB_data
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/IDLE2Rright
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Up
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Down
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Up
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Down
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Rright
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Left
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Rright
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Left
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Win2IDLE
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Lose2IDLE
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/right_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/left_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/up_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/down_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/state_c
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/state_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/cnt_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/char_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/char_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r3
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r4
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/apple_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_length
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/high_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/cnt_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/k
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done_pos
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/game_over_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_c
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/eat_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/cnt_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/add_cnt_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/end_cnt_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done_r2
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {4562203737 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {16315089 ns}
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_WS2812B_top(fast)
# Loading work.WS2812B_top(fast)
# Loading work.data_ctrl(fast)
# Loading work.start(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.win(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.lose(fast)
# Loading altera_mf_ver.altsyncram(fast__2)
# Loading altera_mf_ver.altsyncram_body(fast__2)
# Loading work.model(fast)
# Loading altera_mf_ver.altsyncram(fast__3)
# Loading altera_mf_ver.altsyncram_body(fast__3)
# Loading work.snake_ctrl(fast)
# Loading work.HL_ctrl(fast)
# Loading work.key_filter(fast)
# ** Warning: (vsim-3015) D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v(314): [PCDPC] - Port size (8) does not match connection size (9) for port 'address'. The port definition is at: D:/aa_HY/week_4/WS2812B/ip/win/win.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_inst File: D:/aa_HY/week_4/WS2812B/ip/win/win.v
run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../../doc/lose.mif" for reading.
# No such file or directory. (errno = ENOENT)    : d:/fpga18/quartus/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../../doc/lose.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../../doc/lose.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : d:/fpga18/quartus/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_inst/altsyncram_component/m_default/altsyncram_inst
do WS2812B_top_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work altera_ver {d:/fpga18/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:40:42 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work altera_ver d:/fpga18/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 12:40:42 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work lpm_ver {d:/fpga18/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:40:43 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work lpm_ver d:/fpga18/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 12:40:43 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work sgate_ver {d:/fpga18/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:40:43 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work sgate_ver d:/fpga18/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 12:40:43 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {d:/fpga18/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:40:44 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver d:/fpga18/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 12:40:45 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -sv -work altera_lnsim_ver {d:/fpga18/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:40:45 on Nov 05,2023
# vlog -reportprogress 300 -sv -work altera_lnsim_ver d:/fpga18/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 12:40:46 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {d:/fpga18/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:40:46 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver d:/fpga18/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_asmiblock
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_asmiblock
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 12:40:46 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wsj@LAPTOP-J6NPPLMI.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wsj@LAPTOP-J6NPPLMI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying D:/ModelSim/win64/modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:40:47 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v 
# -- Compiling module snake_ctrl
# 
# Top level modules:
# 	snake_ctrl
# End time: 12:40:47 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/key_filter.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:40:47 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/key_filter.v 
# -- Compiling module key_filter
# 
# Top level modules:
# 	key_filter
# End time: 12:40:47 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:40:47 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v 
# -- Compiling module WS2812B_top
# 
# Top level modules:
# 	WS2812B_top
# End time: 12:40:47 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:40:47 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v 
# -- Compiling module HL_ctrl
# 
# Top level modules:
# 	HL_ctrl
# End time: 12:40:47 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:40:47 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v 
# -- Compiling module data_ctrl
# 
# Top level modules:
# 	data_ctrl
# End time: 12:40:47 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/START {D:/aa_HY/week_4/WS2812B/ip/START/start.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:40:48 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/START" D:/aa_HY/week_4/WS2812B/ip/START/start.v 
# -- Compiling module start
# 
# Top level modules:
# 	start
# End time: 12:40:48 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/win {D:/aa_HY/week_4/WS2812B/ip/win/win.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:40:48 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/win" D:/aa_HY/week_4/WS2812B/ip/win/win.v 
# -- Compiling module win
# 
# Top level modules:
# 	win
# End time: 12:40:48 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/lose {D:/aa_HY/week_4/WS2812B/ip/lose/lose.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:40:48 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/lose" D:/aa_HY/week_4/WS2812B/ip/lose/lose.v 
# -- Compiling module lose
# 
# Top level modules:
# 	lose
# End time: 12:40:48 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/model {D:/aa_HY/week_4/WS2812B/ip/model/model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:40:48 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/model" D:/aa_HY/week_4/WS2812B/ip/model/model.v 
# -- Compiling module model
# 
# Top level modules:
# 	model
# End time: 12:40:48 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/prj/../tb {D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:40:48 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/prj/../tb" D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v 
# -- Compiling module tb_WS2812B_top
# 
# Top level modules:
# 	tb_WS2812B_top
# End time: 12:40:48 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_WS2812B_top
# End time: 12:40:50 on Nov 05,2023, Elapsed time: 0:08:39
# Errors: 3, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_WS2812B_top 
# Start time: 12:40:50 on Nov 05,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_WS2812B_top(fast)
# Loading work.WS2812B_top(fast)
# Loading work.data_ctrl(fast)
# Loading work.start(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.win(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.lose(fast)
# Loading altera_mf_ver.altsyncram(fast__2)
# Loading altera_mf_ver.altsyncram_body(fast__2)
# Loading work.model(fast)
# Loading altera_mf_ver.altsyncram(fast__3)
# Loading altera_mf_ver.altsyncram_body(fast__3)
# Loading work.snake_ctrl(fast)
# Loading work.HL_ctrl(fast)
# Loading work.key_filter(fast)
# ** Warning: (vsim-3015) D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v(314): [PCDPC] - Port size (8) does not match connection size (9) for port 'address'. The port definition is at: D:/aa_HY/week_4/WS2812B/ip/win/win.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_inst File: D:/aa_HY/week_4/WS2812B/ip/win/win.v
# 
# do D:/aa_HY/week_4/WS2812B/prj/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/sys_clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wsj  Hostname: LAPTOP-J6NPPLMI  ProcessID: 113096
#           Attempting to use alternate WLF file "./wlftw00qqk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw00qqk
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/sys_rst_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/key_in
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/data_pwm
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/RGB_data_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_done_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_24x64_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/reset_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/game_rsult
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/key_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/difficulty
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/en_snake
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/key_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/game_over
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/game_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_24x64_done_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_24x64_done_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/RGB_data_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/RGB_data_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/sys_clk
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/sys_rst_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_done_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/key_in
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/g_over
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/g_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/RGB_data
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/en_snake
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/address
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/address_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/start_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/model_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/q_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/start_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/model_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data_r3
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/high_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done_pos
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/a
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/add_cnt
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_addr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/add_cnt_addr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt_addr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/add_cnt_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/state_c
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/state_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/start2model
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/model2difficulty_one
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_one2difficulty_two
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_one2play
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_two2difficulty_thr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_two2play
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_thr2difficulty_one
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_thr2play
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/play2game_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/play2game_lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/game_win2start
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/game_lose2start
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/line_dis
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/max_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/reset_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt_8s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/sys_clk
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/sys_rst_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_done_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/difficulty
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/en_snake
# ** Error: (vish-4014) No objects found matching '/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/en_snake'.
# Executing ONERROR command at macro D:\aa_HY\week_4\WS2812B\prj\simulation\modelsim\wave.do line 88
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/key_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/game_over
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/game_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/RGB_data
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/IDLE2Rright
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Up
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Down
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Up
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Down
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Rright
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Left
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Rright
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Left
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Win2IDLE
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Lose2IDLE
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/right_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/left_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/up_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/down_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/state_c
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/state_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/cnt_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/char_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/char_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r3
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r4
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/apple_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_length
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/high_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/cnt_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/k
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done_pos
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/game_over_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_c
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/eat_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/cnt_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/add_cnt_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/end_cnt_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done_r2
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {4562203737 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {16315089 ns}
run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../../doc/lose.mif" for reading.
# No such file or directory. (errno = ENOENT)    : d:/fpga18/quartus/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../../doc/lose.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../../doc/lose.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : d:/fpga18/quartus/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_inst/altsyncram_component/m_default/altsyncram_inst
do WS2812B_top_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work altera_ver {d:/fpga18/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:02:50 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work altera_ver d:/fpga18/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 13:02:50 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work lpm_ver {d:/fpga18/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:02:51 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work lpm_ver d:/fpga18/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 13:02:51 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work sgate_ver {d:/fpga18/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:02:52 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work sgate_ver d:/fpga18/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 13:02:52 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {d:/fpga18/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:02:52 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver d:/fpga18/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 13:02:53 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -sv -work altera_lnsim_ver {d:/fpga18/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:02:54 on Nov 05,2023
# vlog -reportprogress 300 -sv -work altera_lnsim_ver d:/fpga18/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 13:02:54 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {d:/fpga18/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:02:55 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver d:/fpga18/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_asmiblock
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_asmiblock
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 13:02:55 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wsj@LAPTOP-J6NPPLMI.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wsj@LAPTOP-J6NPPLMI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying D:/ModelSim/win64/modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:02:55 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v 
# -- Compiling module snake_ctrl
# 
# Top level modules:
# 	snake_ctrl
# End time: 13:02:55 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/key_filter.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:02:56 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/key_filter.v 
# -- Compiling module key_filter
# 
# Top level modules:
# 	key_filter
# End time: 13:02:56 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:02:56 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v 
# -- Compiling module WS2812B_top
# 
# Top level modules:
# 	WS2812B_top
# End time: 13:02:56 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:02:56 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v 
# -- Compiling module HL_ctrl
# 
# Top level modules:
# 	HL_ctrl
# End time: 13:02:56 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:02:56 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v 
# -- Compiling module data_ctrl
# 
# Top level modules:
# 	data_ctrl
# End time: 13:02:56 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/START {D:/aa_HY/week_4/WS2812B/ip/START/start.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:02:56 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/START" D:/aa_HY/week_4/WS2812B/ip/START/start.v 
# -- Compiling module start
# 
# Top level modules:
# 	start
# End time: 13:02:56 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/win {D:/aa_HY/week_4/WS2812B/ip/win/win.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:02:56 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/win" D:/aa_HY/week_4/WS2812B/ip/win/win.v 
# -- Compiling module win
# 
# Top level modules:
# 	win
# End time: 13:02:56 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/lose {D:/aa_HY/week_4/WS2812B/ip/lose/lose.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:02:56 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/lose" D:/aa_HY/week_4/WS2812B/ip/lose/lose.v 
# -- Compiling module lose
# 
# Top level modules:
# 	lose
# End time: 13:02:56 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/model {D:/aa_HY/week_4/WS2812B/ip/model/model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:02:56 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/model" D:/aa_HY/week_4/WS2812B/ip/model/model.v 
# -- Compiling module model
# 
# Top level modules:
# 	model
# End time: 13:02:56 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/prj/../tb {D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:02:56 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/prj/../tb" D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v 
# -- Compiling module tb_WS2812B_top
# ** Error: (vlog-13069) D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v(46): near "end": syntax error, unexpected end.
# ** Error: D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v(49): Declarations not allowed in unnamed block.
# ** Error: D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v(50): Illegal declaration after the statement near line '33'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v(56): near "[": syntax error, unexpected '['.
# ** Error: D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v(56): (vlog-13205) Syntax error found in the scope following 'key_in'. Is there a missing '::'?
# End time: 13:02:56 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: D:/ModelSim/win64/vlog failed.
# Error in macro ./WS2812B_top_run_msim_rtl_verilog.do line 46
# D:/ModelSim/win64/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/prj/../tb {D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v}"
do WS2812B_top_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work altera_ver {d:/fpga18/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:13 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work altera_ver d:/fpga18/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 13:06:13 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work lpm_ver {d:/fpga18/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:14 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work lpm_ver d:/fpga18/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 13:06:14 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work sgate_ver {d:/fpga18/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:14 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work sgate_ver d:/fpga18/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 13:06:15 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {d:/fpga18/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:15 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver d:/fpga18/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 13:06:16 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -sv -work altera_lnsim_ver {d:/fpga18/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:16 on Nov 05,2023
# vlog -reportprogress 300 -sv -work altera_lnsim_ver d:/fpga18/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 13:06:17 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {d:/fpga18/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:17 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver d:/fpga18/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_asmiblock
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_asmiblock
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 13:06:17 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wsj@LAPTOP-J6NPPLMI.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wsj@LAPTOP-J6NPPLMI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying D:/ModelSim/win64/modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:18 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v 
# -- Compiling module snake_ctrl
# 
# Top level modules:
# 	snake_ctrl
# End time: 13:06:18 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/key_filter.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:18 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/key_filter.v 
# -- Compiling module key_filter
# 
# Top level modules:
# 	key_filter
# End time: 13:06:18 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:18 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v 
# -- Compiling module WS2812B_top
# 
# Top level modules:
# 	WS2812B_top
# End time: 13:06:18 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:18 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v 
# -- Compiling module HL_ctrl
# 
# Top level modules:
# 	HL_ctrl
# End time: 13:06:18 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:18 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v 
# -- Compiling module data_ctrl
# 
# Top level modules:
# 	data_ctrl
# End time: 13:06:18 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/START {D:/aa_HY/week_4/WS2812B/ip/START/start.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:19 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/START" D:/aa_HY/week_4/WS2812B/ip/START/start.v 
# -- Compiling module start
# 
# Top level modules:
# 	start
# End time: 13:06:19 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/win {D:/aa_HY/week_4/WS2812B/ip/win/win.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:19 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/win" D:/aa_HY/week_4/WS2812B/ip/win/win.v 
# -- Compiling module win
# 
# Top level modules:
# 	win
# End time: 13:06:19 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/lose {D:/aa_HY/week_4/WS2812B/ip/lose/lose.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:19 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/lose" D:/aa_HY/week_4/WS2812B/ip/lose/lose.v 
# -- Compiling module lose
# 
# Top level modules:
# 	lose
# End time: 13:06:19 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/model {D:/aa_HY/week_4/WS2812B/ip/model/model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:19 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/model" D:/aa_HY/week_4/WS2812B/ip/model/model.v 
# -- Compiling module model
# 
# Top level modules:
# 	model
# End time: 13:06:19 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/prj/../tb {D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:19 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/prj/../tb" D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v 
# -- Compiling module tb_WS2812B_top
# 
# Top level modules:
# 	tb_WS2812B_top
# End time: 13:06:19 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_WS2812B_top
# End time: 13:06:20 on Nov 05,2023, Elapsed time: 0:25:30
# Errors: 11, Warnings: 9
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_WS2812B_top 
# Start time: 13:06:20 on Nov 05,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_WS2812B_top(fast)
# Loading work.WS2812B_top(fast)
# Loading work.data_ctrl(fast)
# Loading work.start(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.win(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.lose(fast)
# Loading altera_mf_ver.altsyncram(fast__2)
# Loading altera_mf_ver.altsyncram_body(fast__2)
# Loading work.model(fast)
# Loading altera_mf_ver.altsyncram(fast__3)
# Loading altera_mf_ver.altsyncram_body(fast__3)
# Loading work.snake_ctrl(fast)
# Loading work.HL_ctrl(fast)
# Loading work.key_filter(fast)
# ** Warning: (vsim-3015) D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v(314): [PCDPC] - Port size (8) does not match connection size (9) for port 'address'. The port definition is at: D:/aa_HY/week_4/WS2812B/ip/win/win.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_inst File: D:/aa_HY/week_4/WS2812B/ip/win/win.v
# 
# do D:/aa_HY/week_4/WS2812B/prj/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/sys_clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wsj  Hostname: LAPTOP-J6NPPLMI  ProcessID: 113096
#           Attempting to use alternate WLF file "./wlft8js0hg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8js0hg
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/sys_rst_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/key_in
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/data_pwm
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/RGB_data_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_done_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_24x64_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/reset_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/game_rsult
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/key_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/difficulty
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/en_snake
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/key_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/game_over
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/game_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_24x64_done_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_24x64_done_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/RGB_data_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/RGB_data_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/sys_clk
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/sys_rst_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_done_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/key_in
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/g_over
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/g_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/RGB_data
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/en_snake
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/address
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/address_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/start_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/model_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/q_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/start_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/model_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data_r3
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/high_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done_pos
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/a
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/add_cnt
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_addr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/add_cnt_addr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt_addr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/add_cnt_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/state_c
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/state_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/start2model
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/model2difficulty_one
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_one2difficulty_two
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_one2play
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_two2difficulty_thr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_two2play
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_thr2difficulty_one
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_thr2play
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/play2game_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/play2game_lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/game_win2start
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/game_lose2start
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/line_dis
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/max_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/reset_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt_8s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/sys_clk
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/sys_rst_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_done_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/difficulty
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/en_snake
# ** Error: (vish-4014) No objects found matching '/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/en_snake'.
# Executing ONERROR command at macro D:\aa_HY\week_4\WS2812B\prj\simulation\modelsim\wave.do line 88
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/key_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/game_over
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/game_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/RGB_data
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/IDLE2Rright
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Up
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Down
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Up
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Down
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Rright
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Left
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Rright
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Left
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Win2IDLE
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Lose2IDLE
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/right_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/left_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/up_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/down_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/state_c
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/state_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/cnt_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/char_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/char_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r3
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r4
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/apple_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_length
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/high_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/cnt_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/k
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done_pos
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/game_over_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_c
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/eat_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/cnt_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/add_cnt_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/end_cnt_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done_r2
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {4562203737 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {16315089 ns}
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_WS2812B_top(fast)
# Loading work.WS2812B_top(fast)
# Loading work.data_ctrl(fast)
# Loading work.start(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.win(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.lose(fast)
# Loading altera_mf_ver.altsyncram(fast__2)
# Loading altera_mf_ver.altsyncram_body(fast__2)
# Loading work.model(fast)
# Loading altera_mf_ver.altsyncram(fast__3)
# Loading altera_mf_ver.altsyncram_body(fast__3)
# Loading work.snake_ctrl(fast)
# Loading work.HL_ctrl(fast)
# Loading work.key_filter(fast)
# ** Warning: (vsim-3015) D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v(314): [PCDPC] - Port size (8) does not match connection size (9) for port 'address'. The port definition is at: D:/aa_HY/week_4/WS2812B/ip/win/win.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_inst File: D:/aa_HY/week_4/WS2812B/ip/win/win.v
run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../../doc/lose.mif" for reading.
# No such file or directory. (errno = ENOENT)    : d:/fpga18/quartus/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../../doc/lose.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../../doc/lose.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : d:/fpga18/quartus/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_inst/altsyncram_component/m_default/altsyncram_inst
do WS2812B_top_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work altera_ver {d:/fpga18/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:27:17 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work altera_ver d:/fpga18/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 13:27:17 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work lpm_ver {d:/fpga18/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:27:18 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work lpm_ver d:/fpga18/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 13:27:18 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work sgate_ver {d:/fpga18/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:27:19 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work sgate_ver d:/fpga18/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 13:27:19 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {d:/fpga18/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:27:19 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver d:/fpga18/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 13:27:20 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -sv -work altera_lnsim_ver {d:/fpga18/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:27:20 on Nov 05,2023
# vlog -reportprogress 300 -sv -work altera_lnsim_ver d:/fpga18/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 13:27:21 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {d:/fpga18/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:27:21 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver d:/fpga18/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_asmiblock
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_asmiblock
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 13:27:22 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wsj@LAPTOP-J6NPPLMI.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wsj@LAPTOP-J6NPPLMI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying D:/ModelSim/win64/modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:27:22 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v 
# -- Compiling module snake_ctrl
# 
# Top level modules:
# 	snake_ctrl
# End time: 13:27:22 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/key_filter.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:27:22 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/key_filter.v 
# -- Compiling module key_filter
# 
# Top level modules:
# 	key_filter
# End time: 13:27:22 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:27:23 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v 
# -- Compiling module WS2812B_top
# 
# Top level modules:
# 	WS2812B_top
# End time: 13:27:23 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:27:23 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v 
# -- Compiling module HL_ctrl
# 
# Top level modules:
# 	HL_ctrl
# End time: 13:27:23 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:27:23 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v 
# -- Compiling module data_ctrl
# 
# Top level modules:
# 	data_ctrl
# End time: 13:27:23 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/START {D:/aa_HY/week_4/WS2812B/ip/START/start.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:27:23 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/START" D:/aa_HY/week_4/WS2812B/ip/START/start.v 
# -- Compiling module start
# 
# Top level modules:
# 	start
# End time: 13:27:23 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/win {D:/aa_HY/week_4/WS2812B/ip/win/win.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:27:23 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/win" D:/aa_HY/week_4/WS2812B/ip/win/win.v 
# -- Compiling module win
# 
# Top level modules:
# 	win
# End time: 13:27:23 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/lose {D:/aa_HY/week_4/WS2812B/ip/lose/lose.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:27:23 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/lose" D:/aa_HY/week_4/WS2812B/ip/lose/lose.v 
# -- Compiling module lose
# 
# Top level modules:
# 	lose
# End time: 13:27:23 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/model {D:/aa_HY/week_4/WS2812B/ip/model/model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:27:23 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/model" D:/aa_HY/week_4/WS2812B/ip/model/model.v 
# -- Compiling module model
# 
# Top level modules:
# 	model
# End time: 13:27:23 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/prj/../tb {D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:27:23 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/prj/../tb" D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v 
# -- Compiling module tb_WS2812B_top
# 
# Top level modules:
# 	tb_WS2812B_top
# End time: 13:27:23 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_WS2812B_top
# End time: 13:27:25 on Nov 05,2023, Elapsed time: 0:21:05
# Errors: 3, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_WS2812B_top 
# Start time: 13:27:25 on Nov 05,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_WS2812B_top(fast)
# Loading work.WS2812B_top(fast)
# Loading work.data_ctrl(fast)
# Loading work.start(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.win(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.lose(fast)
# Loading altera_mf_ver.altsyncram(fast__2)
# Loading altera_mf_ver.altsyncram_body(fast__2)
# Loading work.model(fast)
# Loading altera_mf_ver.altsyncram(fast__3)
# Loading altera_mf_ver.altsyncram_body(fast__3)
# Loading work.snake_ctrl(fast)
# Loading work.HL_ctrl(fast)
# Loading work.key_filter(fast)
# ** Warning: (vsim-3015) D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v(314): [PCDPC] - Port size (8) does not match connection size (9) for port 'address'. The port definition is at: D:/aa_HY/week_4/WS2812B/ip/win/win.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_inst File: D:/aa_HY/week_4/WS2812B/ip/win/win.v
# 
# do D:/aa_HY/week_4/WS2812B/prj/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/sys_clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wsj  Hostname: LAPTOP-J6NPPLMI  ProcessID: 113096
#           Attempting to use alternate WLF file "./wlftwfqw3i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwfqw3i
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/sys_rst_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/key_in
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/data_pwm
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/RGB_data_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_done_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_24x64_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/reset_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/game_rsult
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/key_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/difficulty
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/en_snake
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/key_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/game_over
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/game_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_24x64_done_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_24x64_done_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/RGB_data_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/RGB_data_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/sys_clk
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/sys_rst_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_done_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/key_in
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/g_over
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/g_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/RGB_data
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/en_snake
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/address
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/address_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/start_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/model_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/q_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/start_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/model_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data_r3
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/high_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done_pos
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/a
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/add_cnt
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_addr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/add_cnt_addr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt_addr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/add_cnt_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/state_c
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/state_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/start2model
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/model2difficulty_one
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_one2difficulty_two
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_one2play
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_two2difficulty_thr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_two2play
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_thr2difficulty_one
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_thr2play
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/play2game_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/play2game_lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/game_win2start
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/game_lose2start
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/line_dis
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/max_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/reset_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt_8s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/sys_clk
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/sys_rst_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_done_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/difficulty
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/en_snake
# ** Error: (vish-4014) No objects found matching '/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/en_snake'.
# Executing ONERROR command at macro D:\aa_HY\week_4\WS2812B\prj\simulation\modelsim\wave.do line 88
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/key_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/game_over
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/game_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/RGB_data
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/IDLE2Rright
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Up
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Down
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Up
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Down
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Rright
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Left
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Rright
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Left
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Win2IDLE
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Lose2IDLE
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/right_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/left_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/up_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/down_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/state_c
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/state_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/cnt_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/char_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/char_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r3
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r4
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/apple_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_length
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/high_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/cnt_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/k
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done_pos
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/game_over_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_c
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/eat_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/cnt_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/add_cnt_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/end_cnt_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done_r2
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {4562203737 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {16315089 ns}
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_WS2812B_top(fast)
# Loading work.WS2812B_top(fast)
# Loading work.data_ctrl(fast)
# Loading work.start(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.win(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.lose(fast)
# Loading altera_mf_ver.altsyncram(fast__2)
# Loading altera_mf_ver.altsyncram_body(fast__2)
# Loading work.model(fast)
# Loading altera_mf_ver.altsyncram(fast__3)
# Loading altera_mf_ver.altsyncram_body(fast__3)
# Loading work.snake_ctrl(fast)
# Loading work.HL_ctrl(fast)
# Loading work.key_filter(fast)
# ** Warning: (vsim-3015) D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v(314): [PCDPC] - Port size (8) does not match connection size (9) for port 'address'. The port definition is at: D:/aa_HY/week_4/WS2812B/ip/win/win.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_inst File: D:/aa_HY/week_4/WS2812B/ip/win/win.v
run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../../doc/lose.mif" for reading.
# No such file or directory. (errno = ENOENT)    : d:/fpga18/quartus/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../../doc/lose.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../../doc/lose.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : d:/fpga18/quartus/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_inst/altsyncram_component/m_default/altsyncram_inst
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_WS2812B_top(fast)
# Loading work.WS2812B_top(fast)
# Loading work.data_ctrl(fast)
# Loading work.start(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.win(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.lose(fast)
# Loading altera_mf_ver.altsyncram(fast__2)
# Loading altera_mf_ver.altsyncram_body(fast__2)
# Loading work.model(fast)
# Loading altera_mf_ver.altsyncram(fast__3)
# Loading altera_mf_ver.altsyncram_body(fast__3)
# Loading work.snake_ctrl(fast)
# Loading work.HL_ctrl(fast)
# Loading work.key_filter(fast)
# ** Warning: (vsim-3015) D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v(314): [PCDPC] - Port size (8) does not match connection size (9) for port 'address'. The port definition is at: D:/aa_HY/week_4/WS2812B/ip/win/win.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_inst File: D:/aa_HY/week_4/WS2812B/ip/win/win.v
run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../../doc/lose.mif" for reading.
# No such file or directory. (errno = ENOENT)    : d:/fpga18/quartus/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../../doc/lose.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../../doc/lose.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : d:/fpga18/quartus/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_inst/altsyncram_component/m_default/altsyncram_inst
run -all
run -continue
do WS2812B_top_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work altera_ver {d:/fpga18/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:01 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work altera_ver d:/fpga18/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 13:45:01 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work lpm_ver {d:/fpga18/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:02 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work lpm_ver d:/fpga18/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 13:45:02 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work sgate_ver {d:/fpga18/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:03 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work sgate_ver d:/fpga18/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 13:45:03 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {d:/fpga18/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:03 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver d:/fpga18/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 13:45:04 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -sv -work altera_lnsim_ver {d:/fpga18/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:04 on Nov 05,2023
# vlog -reportprogress 300 -sv -work altera_lnsim_ver d:/fpga18/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 13:45:05 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying D:/ModelSim/win64/modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {d:/fpga18/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:05 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver d:/fpga18/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_asmiblock
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_asmiblock
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 13:45:06 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wsj@LAPTOP-J6NPPLMI.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wsj@LAPTOP-J6NPPLMI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying D:/ModelSim/win64/modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:06 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v 
# -- Compiling module snake_ctrl
# 
# Top level modules:
# 	snake_ctrl
# End time: 13:45:06 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/key_filter.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:06 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/key_filter.v 
# -- Compiling module key_filter
# 
# Top level modules:
# 	key_filter
# End time: 13:45:06 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:06 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v 
# -- Compiling module WS2812B_top
# 
# Top level modules:
# 	WS2812B_top
# End time: 13:45:06 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:07 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v 
# -- Compiling module HL_ctrl
# 
# Top level modules:
# 	HL_ctrl
# End time: 13:45:07 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/rtl {D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:07 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/rtl" D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v 
# -- Compiling module data_ctrl
# 
# Top level modules:
# 	data_ctrl
# End time: 13:45:07 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/START {D:/aa_HY/week_4/WS2812B/ip/START/start.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:07 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/START" D:/aa_HY/week_4/WS2812B/ip/START/start.v 
# -- Compiling module start
# 
# Top level modules:
# 	start
# End time: 13:45:07 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/win {D:/aa_HY/week_4/WS2812B/ip/win/win.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:07 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/win" D:/aa_HY/week_4/WS2812B/ip/win/win.v 
# -- Compiling module win
# 
# Top level modules:
# 	win
# End time: 13:45:07 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/lose {D:/aa_HY/week_4/WS2812B/ip/lose/lose.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:07 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/lose" D:/aa_HY/week_4/WS2812B/ip/lose/lose.v 
# -- Compiling module lose
# 
# Top level modules:
# 	lose
# End time: 13:45:07 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/ip/model {D:/aa_HY/week_4/WS2812B/ip/model/model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:07 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/ip/model" D:/aa_HY/week_4/WS2812B/ip/model/model.v 
# -- Compiling module model
# 
# Top level modules:
# 	model
# End time: 13:45:07 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/aa_HY/week_4/WS2812B/prj/../tb {D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:07 on Nov 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/aa_HY/week_4/WS2812B/prj/../tb" D:/aa_HY/week_4/WS2812B/prj/../tb/tb_WS2812B_top.v 
# -- Compiling module tb_WS2812B_top
# 
# Top level modules:
# 	tb_WS2812B_top
# End time: 13:45:07 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_WS2812B_top
# End time: 13:45:09 on Nov 05,2023, Elapsed time: 0:17:44
# Errors: 3, Warnings: 11
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_WS2812B_top 
# Start time: 13:45:09 on Nov 05,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_WS2812B_top(fast)
# Loading work.WS2812B_top(fast)
# Loading work.data_ctrl(fast)
# Loading work.start(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.win(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.lose(fast)
# Loading altera_mf_ver.altsyncram(fast__2)
# Loading altera_mf_ver.altsyncram_body(fast__2)
# Loading work.model(fast)
# Loading altera_mf_ver.altsyncram(fast__3)
# Loading altera_mf_ver.altsyncram_body(fast__3)
# Loading work.snake_ctrl(fast)
# Loading work.HL_ctrl(fast)
# Loading work.key_filter(fast)
# ** Warning: (vsim-3015) D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v(314): [PCDPC] - Port size (8) does not match connection size (9) for port 'address'. The port definition is at: D:/aa_HY/week_4/WS2812B/ip/win/win.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_inst File: D:/aa_HY/week_4/WS2812B/ip/win/win.v
# 
# do D:/aa_HY/week_4/WS2812B/prj/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/sys_clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wsj  Hostname: LAPTOP-J6NPPLMI  ProcessID: 113096
#           Attempting to use alternate WLF file "./wlft9gnjfs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9gnjfs
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/sys_rst_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/key_in
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/data_pwm
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/RGB_data_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_done_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_24x64_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/reset_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/game_rsult
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/key_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/difficulty
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/en_snake
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/key_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/game_over
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/game_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_24x64_done_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/tx_24x64_done_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/RGB_data_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst} /tb_WS2812B_top/WS2812B_top_inst/RGB_data_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/sys_clk
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/sys_rst_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_done_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/key_in
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/g_over
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/g_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/RGB_data
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/en_snake
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/address
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/address_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/start_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/model_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_rden
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/q_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/start_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/model_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_q
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/data_r3
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/high_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done_pos
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/a
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/add_cnt
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_addr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/add_cnt_addr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt_addr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/cnt_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/add_cnt_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/state_c
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/state_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/start2model
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/model2difficulty_one
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_one2difficulty_two
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_one2play
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_two2difficulty_thr
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_two2play
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_thr2difficulty_one
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/difficulty_thr2play
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/play2game_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/play2game_lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/game_win2start
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/game_lose2start
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/line_dis
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/max_much
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/reset_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/end_cnt_8s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/tx_24x64_done_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/sys_clk
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/sys_rst_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_done_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/difficulty
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/en_snake
# ** Error: (vish-4014) No objects found matching '/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/en_snake'.
# Executing ONERROR command at macro D:\aa_HY\week_4\WS2812B\prj\simulation\modelsim\wave.do line 88
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/key_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/game_over
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/game_win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/RGB_data
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/IDLE2Rright
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Up
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Down
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Rright2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Up
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Down
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Left2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Rright
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Left
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Up2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Rright
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Left
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Win
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Down2Lose
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Win2IDLE
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Lose2IDLE
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/right_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/left_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/up_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/down_b
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/state_c
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/state_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/cnt_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/char_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/char_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r2
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r3
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_xy_r4
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/apple_xy
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_length
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/high_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/cnt_1s
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/k
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done_pos
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/game_over_r
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_flag
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_c
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/snake_n
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/eat_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/cnt_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/add_cnt_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/end_cnt_apple
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done_r1
# add wave -noupdate -expand -label sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/Group1 -group {Region: sim:/tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst} /tb_WS2812B_top/WS2812B_top_inst/snake_ctrl_inst/tx_24x64_done_r2
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {4562203737 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {16315089 ns}
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_WS2812B_top(fast)
# Loading work.WS2812B_top(fast)
# Loading work.data_ctrl(fast)
# Loading work.start(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.win(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.lose(fast)
# Loading altera_mf_ver.altsyncram(fast__2)
# Loading altera_mf_ver.altsyncram_body(fast__2)
# Loading work.model(fast)
# Loading altera_mf_ver.altsyncram(fast__3)
# Loading altera_mf_ver.altsyncram_body(fast__3)
# Loading work.snake_ctrl(fast)
# Loading work.HL_ctrl(fast)
# Loading work.key_filter(fast)
# ** Warning: (vsim-3015) D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v(314): [PCDPC] - Port size (8) does not match connection size (9) for port 'address'. The port definition is at: D:/aa_HY/week_4/WS2812B/ip/win/win.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_inst File: D:/aa_HY/week_4/WS2812B/ip/win/win.v
run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../../doc/lose.mif" for reading.
# No such file or directory. (errno = ENOENT)    : d:/fpga18/quartus/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../../doc/lose.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../../doc/lose.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : d:/fpga18/quartus/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_inst/altsyncram_component/m_default/altsyncram_inst
run -continue
add wave -position insertpoint sim:/tb_WS2812B_top/WS2812B_top_inst/key_filter_inst1/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_WS2812B_top(fast)
# Loading work.WS2812B_top(fast)
# Loading work.data_ctrl(fast)
# Loading work.start(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.win(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.lose(fast)
# Loading altera_mf_ver.altsyncram(fast__2)
# Loading altera_mf_ver.altsyncram_body(fast__2)
# Loading work.model(fast)
# Loading altera_mf_ver.altsyncram(fast__3)
# Loading altera_mf_ver.altsyncram_body(fast__3)
# Loading work.snake_ctrl(fast)
# Loading work.HL_ctrl(fast)
# Loading work.key_filter(fast)
# ** Warning: (vsim-3015) D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v(314): [PCDPC] - Port size (8) does not match connection size (9) for port 'address'. The port definition is at: D:/aa_HY/week_4/WS2812B/ip/win/win.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_inst File: D:/aa_HY/week_4/WS2812B/ip/win/win.v
run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../../doc/lose.mif" for reading.
# No such file or directory. (errno = ENOENT)    : d:/fpga18/quartus/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../../doc/lose.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../../doc/lose.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : d:/fpga18/quartus/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_inst/altsyncram_component/m_default/altsyncram_inst
add wave -position insertpoint sim:/tb_WS2812B_top/WS2812B_top_inst/HL_ctrl_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_WS2812B_top(fast)
# Loading work.WS2812B_top(fast)
# Loading work.data_ctrl(fast)
# Loading work.start(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.win(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.lose(fast)
# Loading altera_mf_ver.altsyncram(fast__2)
# Loading altera_mf_ver.altsyncram_body(fast__2)
# Loading work.model(fast)
# Loading altera_mf_ver.altsyncram(fast__3)
# Loading altera_mf_ver.altsyncram_body(fast__3)
# Loading work.snake_ctrl(fast)
# Loading work.HL_ctrl(fast)
# Loading work.key_filter(fast)
# ** Warning: (vsim-3015) D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v(314): [PCDPC] - Port size (8) does not match connection size (9) for port 'address'. The port definition is at: D:/aa_HY/week_4/WS2812B/ip/win/win.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/win_inst File: D:/aa_HY/week_4/WS2812B/ip/win/win.v
run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../../doc/lose.mif" for reading.
# No such file or directory. (errno = ENOENT)    : d:/fpga18/quartus/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../../doc/lose.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../../doc/lose.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : d:/fpga18/quartus/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_WS2812B_top/WS2812B_top_inst/data_ctrl_inst/lose_inst/altsyncram_component/m_default/altsyncram_inst
# End time: 14:42:12 on Nov 05,2023, Elapsed time: 0:57:03
# Errors: 3, Warnings: 12
