

================================================================
== Vitis HLS Report for 'krnl_lut_tanh38'
================================================================
* Date:           Mon May 24 12:51:29 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.085 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:119->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 23 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.15ns)   --->   "%conv1_i_i = fpext i32 %p_read_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 24 'fpext' 'conv1_i_i' <Predicate = true> <Delay = 3.15> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.15>
ST_2 : Operation 25 [1/2] (3.15ns)   --->   "%conv1_i_i = fpext i32 %p_read_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 25 'fpext' 'conv1_i_i' <Predicate = true> <Delay = 3.15> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.88>
ST_3 : Operation 26 [2/2] (4.88ns)   --->   "%tmp_59 = fcmp_oge  i64 %conv1_i_i, i64 2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 26 'dcmp' 'tmp_59' <Predicate = true> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [2/2] (4.19ns)   --->   "%tmp_60 = fcmp_olt  i32 %p_read_1, i32 3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 27 'fcmp' 'tmp_60' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [2/2] (4.19ns)   --->   "%tmp_61 = fcmp_oge  i32 %p_read_1, i32 3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 28 'fcmp' 'tmp_61' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln130 = bitcast i32 %p_read_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 29 'bitcast' 'bitcast_ln130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln130, i32 23, i32 30" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 30 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i32 %bitcast_ln130" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 31 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.31ns)   --->   "%icmp_ln130 = icmp_ne  i8 %tmp, i8 255" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 32 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (2.02ns)   --->   "%icmp_ln130_1 = icmp_eq  i23 %trunc_ln130, i23 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 33 'icmp' 'icmp_ln130_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.80ns)   --->   "%or_ln130 = or i1 %icmp_ln130_1, i1 %icmp_ln130" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 34 'or' 'or_ln130' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln130_1 = bitcast i64 %conv1_i_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 35 'bitcast' 'bitcast_ln130_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln130_1, i32 52, i32 62" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 36 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i64 %bitcast_ln130_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 37 'trunc' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.88ns)   --->   "%icmp_ln130_2 = icmp_ne  i11 %tmp_2, i11 2047" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 38 'icmp' 'icmp_ln130_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.20ns)   --->   "%icmp_ln130_3 = icmp_eq  i52 %trunc_ln130_1, i52 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 39 'icmp' 'icmp_ln130_3' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.80ns)   --->   "%or_ln130_1 = or i1 %icmp_ln130_3, i1 %icmp_ln130_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 40 'or' 'or_ln130_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/2] (4.88ns)   --->   "%tmp_59 = fcmp_oge  i64 %conv1_i_i, i64 2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 41 'dcmp' 'tmp_59' <Predicate = true> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln220)   --->   "%and_ln217_1 = and i1 %or_ln130_1, i1 %tmp_59" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 42 'and' 'and_ln217_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/2] (4.19ns)   --->   "%tmp_60 = fcmp_olt  i32 %p_read_1, i32 3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 43 'fcmp' 'tmp_60' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln220)   --->   "%and_ln217_2 = and i1 %or_ln130, i1 %tmp_60" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 44 'and' 'and_ln217_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln220)   --->   "%and_ln217 = and i1 %and_ln217_1, i1 %and_ln217_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 45 'and' 'and_ln217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/2] (4.19ns)   --->   "%tmp_61 = fcmp_oge  i32 %p_read_1, i32 3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 46 'fcmp' 'tmp_61' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.80ns)   --->   "%and_ln220 = and i1 %or_ln130, i1 %tmp_61" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 47 'and' 'and_ln220' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln220 = or i1 %and_ln220, i1 %and_ln217" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 48 'or' 'or_ln220' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.88>
ST_5 : Operation 49 [2/2] (4.19ns)   --->   "%tmp_51 = fcmp_oge  i32 %p_read_1, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 49 'fcmp' 'tmp_51' <Predicate = (!or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [2/2] (4.88ns)   --->   "%tmp_52 = fcmp_olt  i64 %conv1_i_i, i64 2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 50 'dcmp' 'tmp_52' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/2] (4.88ns)   --->   "%tmp_53 = fcmp_oge  i64 %conv1_i_i, i64 2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 51 'dcmp' 'tmp_53' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/2] (4.88ns)   --->   "%tmp_54 = fcmp_olt  i64 %conv1_i_i, i64 2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 52 'dcmp' 'tmp_54' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.48>
ST_6 : Operation 53 [1/2] (4.19ns)   --->   "%tmp_51 = fcmp_oge  i32 %p_read_1, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 53 'fcmp' 'tmp_51' <Predicate = (!or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%and_ln205_1 = and i1 %or_ln130, i1 %tmp_51" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 54 'and' 'and_ln205_1' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/2] (4.88ns)   --->   "%tmp_52 = fcmp_olt  i64 %conv1_i_i, i64 2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 55 'dcmp' 'tmp_52' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%and_ln205_2 = and i1 %or_ln130_1, i1 %tmp_52" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 56 'and' 'and_ln205_2' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%and_ln205 = and i1 %and_ln205_1, i1 %and_ln205_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 57 'and' 'and_ln205' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/2] (4.88ns)   --->   "%tmp_53 = fcmp_oge  i64 %conv1_i_i, i64 2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 58 'dcmp' 'tmp_53' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln208)   --->   "%and_ln208_1 = and i1 %or_ln130_1, i1 %tmp_53" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 59 'and' 'and_ln208_1' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/2] (4.88ns)   --->   "%tmp_54 = fcmp_olt  i64 %conv1_i_i, i64 2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 60 'dcmp' 'tmp_54' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln208 = and i1 %and_ln208_1, i1 %tmp_54" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 61 'and' 'and_ln208' <Predicate = (!or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln208 = or i1 %and_ln208, i1 %and_ln205" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 62 'or' 'or_ln208' <Predicate = (!or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.88>
ST_7 : Operation 63 [2/2] (4.88ns)   --->   "%tmp_39 = fcmp_oge  i64 %conv1_i_i, i64 0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 63 'dcmp' 'tmp_39' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [2/2] (4.19ns)   --->   "%tmp_40 = fcmp_olt  i32 %p_read_1, i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 64 'fcmp' 'tmp_40' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [2/2] (4.19ns)   --->   "%tmp_41 = fcmp_oge  i32 %p_read_1, i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 65 'fcmp' 'tmp_41' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [2/2] (4.88ns)   --->   "%tmp_42 = fcmp_olt  i64 %conv1_i_i, i64 1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 66 'dcmp' 'tmp_42' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.48>
ST_8 : Operation 67 [1/2] (4.88ns)   --->   "%tmp_39 = fcmp_oge  i64 %conv1_i_i, i64 0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 67 'dcmp' 'tmp_39' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln190)   --->   "%and_ln187_1 = and i1 %or_ln130_1, i1 %tmp_39" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 68 'and' 'and_ln187_1' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/2] (4.19ns)   --->   "%tmp_40 = fcmp_olt  i32 %p_read_1, i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 69 'fcmp' 'tmp_40' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln190)   --->   "%and_ln187_2 = and i1 %or_ln130, i1 %tmp_40" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 70 'and' 'and_ln187_2' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln190)   --->   "%and_ln187 = and i1 %and_ln187_1, i1 %and_ln187_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 71 'and' 'and_ln187' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/2] (4.19ns)   --->   "%tmp_41 = fcmp_oge  i32 %p_read_1, i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 72 'fcmp' 'tmp_41' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln190)   --->   "%and_ln190_1 = and i1 %or_ln130, i1 %tmp_41" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 73 'and' 'and_ln190_1' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/2] (4.88ns)   --->   "%tmp_42 = fcmp_olt  i64 %conv1_i_i, i64 1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 74 'dcmp' 'tmp_42' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln190)   --->   "%and_ln190_2 = and i1 %or_ln130_1, i1 %tmp_42" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 75 'and' 'and_ln190_2' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln190 = and i1 %and_ln190_1, i1 %and_ln190_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 76 'and' 'and_ln190' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln190 = or i1 %and_ln190, i1 %and_ln187" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 77 'or' 'or_ln190' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.88>
ST_9 : Operation 78 [2/2] (4.19ns)   --->   "%tmp_31 = fcmp_oge  i32 %p_read_1, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 78 'fcmp' 'tmp_31' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [2/2] (4.88ns)   --->   "%tmp_32 = fcmp_olt  i64 %conv1_i_i, i64 0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 79 'dcmp' 'tmp_32' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [2/2] (4.88ns)   --->   "%tmp_33 = fcmp_oge  i64 %conv1_i_i, i64 0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 80 'dcmp' 'tmp_33' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [2/2] (4.88ns)   --->   "%tmp_34 = fcmp_olt  i64 %conv1_i_i, i64 0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 81 'dcmp' 'tmp_34' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.48>
ST_10 : Operation 82 [1/2] (4.19ns)   --->   "%tmp_31 = fcmp_oge  i32 %p_read_1, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 82 'fcmp' 'tmp_31' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln178)   --->   "%and_ln175_1 = and i1 %or_ln130, i1 %tmp_31" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 83 'and' 'and_ln175_1' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/2] (4.88ns)   --->   "%tmp_32 = fcmp_olt  i64 %conv1_i_i, i64 0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 84 'dcmp' 'tmp_32' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln178)   --->   "%and_ln175_2 = and i1 %or_ln130_1, i1 %tmp_32" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 85 'and' 'and_ln175_2' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln178)   --->   "%and_ln175 = and i1 %and_ln175_1, i1 %and_ln175_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 86 'and' 'and_ln175' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/2] (4.88ns)   --->   "%tmp_33 = fcmp_oge  i64 %conv1_i_i, i64 0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 87 'dcmp' 'tmp_33' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln178)   --->   "%and_ln178_1 = and i1 %or_ln130_1, i1 %tmp_33" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 88 'and' 'and_ln178_1' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/2] (4.88ns)   --->   "%tmp_34 = fcmp_olt  i64 %conv1_i_i, i64 0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 89 'dcmp' 'tmp_34' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln178 = and i1 %and_ln178_1, i1 %tmp_34" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 90 'and' 'and_ln178' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln178 = or i1 %and_ln178, i1 %and_ln175" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 91 'or' 'or_ln178' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.88>
ST_11 : Operation 92 [2/2] (4.88ns)   --->   "%tmp_19 = fcmp_oge  i64 %conv1_i_i, i64 -1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 92 'dcmp' 'tmp_19' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [2/2] (4.19ns)   --->   "%tmp_20 = fcmp_olt  i32 %p_read_1, i32 -1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 93 'fcmp' 'tmp_20' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [2/2] (4.19ns)   --->   "%tmp_21 = fcmp_oge  i32 %p_read_1, i32 -1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 94 'fcmp' 'tmp_21' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [2/2] (4.88ns)   --->   "%tmp_22 = fcmp_olt  i64 %conv1_i_i, i64 -0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 95 'dcmp' 'tmp_22' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.48>
ST_12 : Operation 96 [1/2] (4.88ns)   --->   "%tmp_19 = fcmp_oge  i64 %conv1_i_i, i64 -1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 96 'dcmp' 'tmp_19' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln160)   --->   "%and_ln157_1 = and i1 %or_ln130_1, i1 %tmp_19" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 97 'and' 'and_ln157_1' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 98 [1/2] (4.19ns)   --->   "%tmp_20 = fcmp_olt  i32 %p_read_1, i32 -1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 98 'fcmp' 'tmp_20' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln160)   --->   "%and_ln157_2 = and i1 %or_ln130, i1 %tmp_20" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 99 'and' 'and_ln157_2' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln160)   --->   "%and_ln157 = and i1 %and_ln157_1, i1 %and_ln157_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 100 'and' 'and_ln157' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/2] (4.19ns)   --->   "%tmp_21 = fcmp_oge  i32 %p_read_1, i32 -1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 101 'fcmp' 'tmp_21' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln160)   --->   "%and_ln160_1 = and i1 %or_ln130, i1 %tmp_21" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 102 'and' 'and_ln160_1' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/2] (4.88ns)   --->   "%tmp_22 = fcmp_olt  i64 %conv1_i_i, i64 -0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 103 'dcmp' 'tmp_22' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln160)   --->   "%and_ln160_2 = and i1 %or_ln130_1, i1 %tmp_22" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 104 'and' 'and_ln160_2' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln160 = and i1 %and_ln160_1, i1 %and_ln160_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 105 'and' 'and_ln160' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln160 = or i1 %and_ln160, i1 %and_ln157" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 106 'or' 'or_ln160' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.88>
ST_13 : Operation 107 [2/2] (4.19ns)   --->   "%tmp_11 = fcmp_oge  i32 %p_read_1, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 107 'fcmp' 'tmp_11' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [2/2] (4.88ns)   --->   "%tmp_12 = fcmp_olt  i64 %conv1_i_i, i64 -1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 108 'dcmp' 'tmp_12' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [2/2] (4.88ns)   --->   "%tmp_13 = fcmp_oge  i64 %conv1_i_i, i64 -1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 109 'dcmp' 'tmp_13' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [2/2] (4.88ns)   --->   "%tmp_14 = fcmp_olt  i64 %conv1_i_i, i64 -1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 110 'dcmp' 'tmp_14' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.48>
ST_14 : Operation 111 [1/2] (4.19ns)   --->   "%tmp_11 = fcmp_oge  i32 %p_read_1, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 111 'fcmp' 'tmp_11' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%and_ln145_1 = and i1 %or_ln130, i1 %tmp_11" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 112 'and' 'and_ln145_1' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/2] (4.88ns)   --->   "%tmp_12 = fcmp_olt  i64 %conv1_i_i, i64 -1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 113 'dcmp' 'tmp_12' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%and_ln145_2 = and i1 %or_ln130_1, i1 %tmp_12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 114 'and' 'and_ln145_2' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%and_ln145 = and i1 %and_ln145_1, i1 %and_ln145_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 115 'and' 'and_ln145' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/2] (4.88ns)   --->   "%tmp_13 = fcmp_oge  i64 %conv1_i_i, i64 -1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 116 'dcmp' 'tmp_13' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln148)   --->   "%and_ln148_1 = and i1 %or_ln130_1, i1 %tmp_13" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 117 'and' 'and_ln148_1' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/2] (4.88ns)   --->   "%tmp_14 = fcmp_olt  i64 %conv1_i_i, i64 -1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 118 'dcmp' 'tmp_14' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln148 = and i1 %and_ln148_1, i1 %tmp_14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 119 'and' 'and_ln148' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln148 = or i1 %and_ln148, i1 %and_ln145" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 120 'or' 'or_ln148' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.88>
ST_15 : Operation 121 [2/2] (4.88ns)   --->   "%tmp_5 = fcmp_oge  i64 %conv1_i_i, i64 -2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 121 'dcmp' 'tmp_5' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [2/2] (4.88ns)   --->   "%tmp_7 = fcmp_olt  i64 %conv1_i_i, i64 -2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 122 'dcmp' 'tmp_7' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [2/2] (4.88ns)   --->   "%tmp_9 = fcmp_oge  i64 %conv1_i_i, i64 -2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 123 'dcmp' 'tmp_9' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [2/2] (4.88ns)   --->   "%tmp_s = fcmp_olt  i64 %conv1_i_i, i64 -2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 124 'dcmp' 'tmp_s' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.48>
ST_16 : Operation 125 [1/2] (4.88ns)   --->   "%tmp_5 = fcmp_oge  i64 %conv1_i_i, i64 -2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 125 'dcmp' 'tmp_5' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln136)   --->   "%and_ln133_1 = and i1 %or_ln130_1, i1 %tmp_5" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 126 'and' 'and_ln133_1' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/2] (4.88ns)   --->   "%tmp_7 = fcmp_olt  i64 %conv1_i_i, i64 -2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 127 'dcmp' 'tmp_7' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln136)   --->   "%and_ln133 = and i1 %and_ln133_1, i1 %tmp_7" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 128 'and' 'and_ln133' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/2] (4.88ns)   --->   "%tmp_9 = fcmp_oge  i64 %conv1_i_i, i64 -2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 129 'dcmp' 'tmp_9' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln136)   --->   "%and_ln136_1 = and i1 %or_ln130_1, i1 %tmp_9" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 130 'and' 'and_ln136_1' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/2] (4.88ns)   --->   "%tmp_s = fcmp_olt  i64 %conv1_i_i, i64 -2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 131 'dcmp' 'tmp_s' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln136 = and i1 %and_ln136_1, i1 %tmp_s" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 132 'and' 'and_ln136' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln136 = or i1 %and_ln136, i1 %and_ln133" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 133 'or' 'or_ln136' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.88>
ST_17 : Operation 134 [2/2] (4.19ns)   --->   "%tmp_1 = fcmp_oge  i32 %p_read_1, i32 -3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 134 'fcmp' 'tmp_1' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 135 [2/2] (4.88ns)   --->   "%tmp_3 = fcmp_olt  i64 %conv1_i_i, i64 -2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 135 'dcmp' 'tmp_3' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [2/2] (4.88ns)   --->   "%tmp_4 = fcmp_oge  i64 %conv1_i_i, i64 -2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 136 'dcmp' 'tmp_4' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [2/2] (4.88ns)   --->   "%tmp_6 = fcmp_olt  i64 %conv1_i_i, i64 -2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 137 'dcmp' 'tmp_6' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [2/2] (4.88ns)   --->   "%tmp_8 = fcmp_oge  i64 %conv1_i_i, i64 -2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 138 'dcmp' 'tmp_8' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 139 [2/2] (4.19ns)   --->   "%tmp_10 = fcmp_olt  i32 %p_read_1, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 139 'fcmp' 'tmp_10' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [2/2] (4.88ns)   --->   "%tmp_15 = fcmp_oge  i64 %conv1_i_i, i64 -1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 140 'dcmp' 'tmp_15' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [2/2] (4.88ns)   --->   "%tmp_16 = fcmp_olt  i64 %conv1_i_i, i64 -1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 141 'dcmp' 'tmp_16' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [2/2] (4.88ns)   --->   "%tmp_17 = fcmp_oge  i64 %conv1_i_i, i64 -1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 142 'dcmp' 'tmp_17' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [2/2] (4.88ns)   --->   "%tmp_18 = fcmp_olt  i64 %conv1_i_i, i64 -1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 143 'dcmp' 'tmp_18' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [2/2] (4.88ns)   --->   "%tmp_23 = fcmp_oge  i64 %conv1_i_i, i64 -0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 144 'dcmp' 'tmp_23' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [2/2] (4.88ns)   --->   "%tmp_24 = fcmp_olt  i64 %conv1_i_i, i64 -0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 145 'dcmp' 'tmp_24' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 146 [2/2] (4.88ns)   --->   "%tmp_25 = fcmp_oge  i64 %conv1_i_i, i64 -0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 146 'dcmp' 'tmp_25' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [2/2] (4.88ns)   --->   "%tmp_26 = fcmp_olt  i64 %conv1_i_i, i64 -0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 147 'dcmp' 'tmp_26' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [2/2] (4.88ns)   --->   "%tmp_27 = fcmp_oge  i64 %conv1_i_i, i64 -0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 148 'dcmp' 'tmp_27' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [2/2] (4.88ns)   --->   "%tmp_28 = fcmp_olt  i64 %conv1_i_i, i64 -0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 149 'dcmp' 'tmp_28' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [2/2] (4.88ns)   --->   "%tmp_29 = fcmp_oge  i64 %conv1_i_i, i64 -0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 150 'dcmp' 'tmp_29' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [2/2] (4.19ns)   --->   "%tmp_30 = fcmp_olt  i32 %p_read_1, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 151 'fcmp' 'tmp_30' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [2/2] (4.88ns)   --->   "%tmp_35 = fcmp_oge  i64 %conv1_i_i, i64 0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 152 'dcmp' 'tmp_35' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [2/2] (4.88ns)   --->   "%tmp_36 = fcmp_olt  i64 %conv1_i_i, i64 0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 153 'dcmp' 'tmp_36' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [2/2] (4.88ns)   --->   "%tmp_37 = fcmp_oge  i64 %conv1_i_i, i64 0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 154 'dcmp' 'tmp_37' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [2/2] (4.88ns)   --->   "%tmp_38 = fcmp_olt  i64 %conv1_i_i, i64 0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 155 'dcmp' 'tmp_38' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [2/2] (4.88ns)   --->   "%tmp_43 = fcmp_oge  i64 %conv1_i_i, i64 1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 156 'dcmp' 'tmp_43' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [2/2] (4.88ns)   --->   "%tmp_44 = fcmp_olt  i64 %conv1_i_i, i64 1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 157 'dcmp' 'tmp_44' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [2/2] (4.88ns)   --->   "%tmp_45 = fcmp_oge  i64 %conv1_i_i, i64 1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 158 'dcmp' 'tmp_45' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [2/2] (4.88ns)   --->   "%tmp_46 = fcmp_olt  i64 %conv1_i_i, i64 1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 159 'dcmp' 'tmp_46' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [2/2] (4.88ns)   --->   "%tmp_47 = fcmp_oge  i64 %conv1_i_i, i64 1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 160 'dcmp' 'tmp_47' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [2/2] (4.88ns)   --->   "%tmp_48 = fcmp_olt  i64 %conv1_i_i, i64 1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 161 'dcmp' 'tmp_48' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [2/2] (4.88ns)   --->   "%tmp_49 = fcmp_oge  i64 %conv1_i_i, i64 1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 162 'dcmp' 'tmp_49' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [2/2] (4.19ns)   --->   "%tmp_50 = fcmp_olt  i32 %p_read_1, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 163 'fcmp' 'tmp_50' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [2/2] (4.88ns)   --->   "%tmp_55 = fcmp_oge  i64 %conv1_i_i, i64 2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 164 'dcmp' 'tmp_55' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 165 [2/2] (4.88ns)   --->   "%tmp_56 = fcmp_olt  i64 %conv1_i_i, i64 2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 165 'dcmp' 'tmp_56' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [2/2] (4.88ns)   --->   "%tmp_57 = fcmp_oge  i64 %conv1_i_i, i64 2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 166 'dcmp' 'tmp_57' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [2/2] (4.88ns)   --->   "%tmp_58 = fcmp_olt  i64 %conv1_i_i, i64 2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 167 'dcmp' 'tmp_58' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.49>
ST_18 : Operation 168 [1/2] (4.19ns)   --->   "%tmp_1 = fcmp_oge  i32 %p_read_1, i32 -3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 168 'fcmp' 'tmp_1' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node lut_i_1)   --->   "%and_ln130 = and i1 %or_ln130, i1 %tmp_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 169 'and' 'and_ln130' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [1/2] (4.88ns)   --->   "%tmp_3 = fcmp_olt  i64 %conv1_i_i, i64 -2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 170 'dcmp' 'tmp_3' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node lut_i_1)   --->   "%and_ln130_1 = and i1 %or_ln130_1, i1 %tmp_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 171 'and' 'and_ln130_1' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node lut_i_1)   --->   "%lut_i = and i1 %and_ln130, i1 %and_ln130_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 172 'and' 'lut_i' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node lut_i_1)   --->   "%zext_ln120 = zext i1 %lut_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:120->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 173 'zext' 'zext_ln120' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node lut_i_1)   --->   "%select_ln136 = select i1 %and_ln136, i2 3, i2 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 174 'select' 'select_ln136' <Predicate = (or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (0.81ns) (out node of the LUT)   --->   "%lut_i_1 = select i1 %or_ln136, i2 %select_ln136, i2 %zext_ln120" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 175 'select' 'lut_i_1' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node lut_i_2)   --->   "%zext_ln120_1 = zext i2 %lut_i_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:120->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 176 'zext' 'zext_ln120_1' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00>
ST_18 : Operation 177 [1/2] (4.88ns)   --->   "%tmp_4 = fcmp_oge  i64 %conv1_i_i, i64 -2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 177 'dcmp' 'tmp_4' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node lut_i_2)   --->   "%and_ln139_1 = and i1 %or_ln130_1, i1 %tmp_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 178 'and' 'and_ln139_1' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [1/2] (4.88ns)   --->   "%tmp_6 = fcmp_olt  i64 %conv1_i_i, i64 -2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 179 'dcmp' 'tmp_6' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node lut_i_2)   --->   "%and_ln139 = and i1 %and_ln139_1, i1 %tmp_6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 180 'and' 'and_ln139' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/2] (4.88ns)   --->   "%tmp_8 = fcmp_oge  i64 %conv1_i_i, i64 -2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 181 'dcmp' 'tmp_8' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln142)   --->   "%and_ln142_1 = and i1 %or_ln130_1, i1 %tmp_8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 182 'and' 'and_ln142_1' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/2] (4.19ns)   --->   "%tmp_10 = fcmp_olt  i32 %p_read_1, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 183 'fcmp' 'tmp_10' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln142)   --->   "%and_ln142_2 = and i1 %or_ln130, i1 %tmp_10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 184 'and' 'and_ln142_2' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln142 = and i1 %and_ln142_1, i1 %and_ln142_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 185 'and' 'and_ln142' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node lut_i_2)   --->   "%select_ln142 = select i1 %and_ln142, i3 5, i3 4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 186 'select' 'select_ln142' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node lut_i_2)   --->   "%or_ln142 = or i1 %and_ln142, i1 %and_ln139" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 187 'or' 'or_ln142' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.80ns) (out node of the LUT)   --->   "%lut_i_2 = select i1 %or_ln142, i3 %select_ln142, i3 %zext_ln120_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 188 'select' 'lut_i_2' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 189 [1/2] (4.88ns)   --->   "%tmp_15 = fcmp_oge  i64 %conv1_i_i, i64 -1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 189 'dcmp' 'tmp_15' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/2] (4.88ns)   --->   "%tmp_16 = fcmp_olt  i64 %conv1_i_i, i64 -1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 190 'dcmp' 'tmp_16' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/2] (4.88ns)   --->   "%tmp_17 = fcmp_oge  i64 %conv1_i_i, i64 -1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 191 'dcmp' 'tmp_17' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%and_ln154_1 = and i1 %or_ln130_1, i1 %tmp_17" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 192 'and' 'and_ln154_1' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/2] (4.88ns)   --->   "%tmp_18 = fcmp_olt  i64 %conv1_i_i, i64 -1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 193 'dcmp' 'tmp_18' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln154 = and i1 %and_ln154_1, i1 %tmp_18" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 194 'and' 'and_ln154' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/2] (4.88ns)   --->   "%tmp_23 = fcmp_oge  i64 %conv1_i_i, i64 -0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 195 'dcmp' 'tmp_23' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/2] (4.88ns)   --->   "%tmp_24 = fcmp_olt  i64 %conv1_i_i, i64 -0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 196 'dcmp' 'tmp_24' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/2] (4.88ns)   --->   "%tmp_25 = fcmp_oge  i64 %conv1_i_i, i64 -0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 197 'dcmp' 'tmp_25' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln166)   --->   "%and_ln166_1 = and i1 %or_ln130_1, i1 %tmp_25" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 198 'and' 'and_ln166_1' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [1/2] (4.88ns)   --->   "%tmp_26 = fcmp_olt  i64 %conv1_i_i, i64 -0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 199 'dcmp' 'tmp_26' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln166 = and i1 %and_ln166_1, i1 %tmp_26" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 200 'and' 'and_ln166' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/2] (4.88ns)   --->   "%tmp_27 = fcmp_oge  i64 %conv1_i_i, i64 -0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 201 'dcmp' 'tmp_27' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [1/2] (4.88ns)   --->   "%tmp_28 = fcmp_olt  i64 %conv1_i_i, i64 -0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 202 'dcmp' 'tmp_28' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [1/2] (4.88ns)   --->   "%tmp_29 = fcmp_oge  i64 %conv1_i_i, i64 -0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 203 'dcmp' 'tmp_29' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln172)   --->   "%and_ln172_1 = and i1 %or_ln130_1, i1 %tmp_29" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 204 'and' 'and_ln172_1' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/2] (4.19ns)   --->   "%tmp_30 = fcmp_olt  i32 %p_read_1, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 205 'fcmp' 'tmp_30' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln172)   --->   "%and_ln172_2 = and i1 %or_ln130, i1 %tmp_30" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 206 'and' 'and_ln172_2' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln172 = and i1 %and_ln172_1, i1 %and_ln172_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 207 'and' 'and_ln172' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [1/2] (4.88ns)   --->   "%tmp_35 = fcmp_oge  i64 %conv1_i_i, i64 0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 208 'dcmp' 'tmp_35' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/2] (4.88ns)   --->   "%tmp_36 = fcmp_olt  i64 %conv1_i_i, i64 0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 209 'dcmp' 'tmp_36' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [1/2] (4.88ns)   --->   "%tmp_37 = fcmp_oge  i64 %conv1_i_i, i64 0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 210 'dcmp' 'tmp_37' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln184)   --->   "%and_ln184_1 = and i1 %or_ln130_1, i1 %tmp_37" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 211 'and' 'and_ln184_1' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/2] (4.88ns)   --->   "%tmp_38 = fcmp_olt  i64 %conv1_i_i, i64 0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 212 'dcmp' 'tmp_38' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln184 = and i1 %and_ln184_1, i1 %tmp_38" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 213 'and' 'and_ln184' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [1/2] (4.88ns)   --->   "%tmp_43 = fcmp_oge  i64 %conv1_i_i, i64 1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 214 'dcmp' 'tmp_43' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [1/2] (4.88ns)   --->   "%tmp_44 = fcmp_olt  i64 %conv1_i_i, i64 1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 215 'dcmp' 'tmp_44' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [1/2] (4.88ns)   --->   "%tmp_45 = fcmp_oge  i64 %conv1_i_i, i64 1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 216 'dcmp' 'tmp_45' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln196)   --->   "%and_ln196_1 = and i1 %or_ln130_1, i1 %tmp_45" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 217 'and' 'and_ln196_1' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/2] (4.88ns)   --->   "%tmp_46 = fcmp_olt  i64 %conv1_i_i, i64 1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 218 'dcmp' 'tmp_46' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 219 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln196 = and i1 %and_ln196_1, i1 %tmp_46" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 219 'and' 'and_ln196' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 220 [1/2] (4.88ns)   --->   "%tmp_47 = fcmp_oge  i64 %conv1_i_i, i64 1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 220 'dcmp' 'tmp_47' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 221 [1/2] (4.88ns)   --->   "%tmp_48 = fcmp_olt  i64 %conv1_i_i, i64 1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 221 'dcmp' 'tmp_48' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/2] (4.88ns)   --->   "%tmp_49 = fcmp_oge  i64 %conv1_i_i, i64 1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 222 'dcmp' 'tmp_49' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln202)   --->   "%and_ln202_1 = and i1 %or_ln130_1, i1 %tmp_49" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 223 'and' 'and_ln202_1' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [1/2] (4.19ns)   --->   "%tmp_50 = fcmp_olt  i32 %p_read_1, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 224 'fcmp' 'tmp_50' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln202)   --->   "%and_ln202_2 = and i1 %or_ln130, i1 %tmp_50" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 225 'and' 'and_ln202_2' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 226 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln202 = and i1 %and_ln202_1, i1 %and_ln202_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 226 'and' 'and_ln202' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 227 [1/2] (4.88ns)   --->   "%tmp_55 = fcmp_oge  i64 %conv1_i_i, i64 2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 227 'dcmp' 'tmp_55' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 228 [1/2] (4.88ns)   --->   "%tmp_56 = fcmp_olt  i64 %conv1_i_i, i64 2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 228 'dcmp' 'tmp_56' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [1/2] (4.88ns)   --->   "%tmp_57 = fcmp_oge  i64 %conv1_i_i, i64 2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 229 'dcmp' 'tmp_57' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln214)   --->   "%and_ln214_1 = and i1 %or_ln130_1, i1 %tmp_57" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 230 'and' 'and_ln214_1' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 231 [1/2] (4.88ns)   --->   "%tmp_58 = fcmp_olt  i64 %conv1_i_i, i64 2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 231 'dcmp' 'tmp_58' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214 = and i1 %and_ln214_1, i1 %tmp_58" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 232 'and' 'and_ln214' <Predicate = (!or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.08>
ST_19 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node lut_i_3)   --->   "%select_ln148 = select i1 %and_ln148, i3 7, i3 6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 233 'select' 'select_ln148' <Predicate = (or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 234 [1/1] (0.81ns) (out node of the LUT)   --->   "%lut_i_3 = select i1 %or_ln148, i3 %select_ln148, i3 %lut_i_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 234 'select' 'lut_i_3' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node lut_i_4)   --->   "%zext_ln120_2 = zext i3 %lut_i_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:120->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 235 'zext' 'zext_ln120_2' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node lut_i_4)   --->   "%and_ln151_1 = and i1 %or_ln130_1, i1 %tmp_15" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 236 'and' 'and_ln151_1' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node lut_i_4)   --->   "%and_ln151 = and i1 %and_ln151_1, i1 %tmp_16" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 237 'and' 'and_ln151' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node lut_i_4)   --->   "%select_ln154 = select i1 %and_ln154, i4 9, i4 8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 238 'select' 'select_ln154' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node lut_i_4)   --->   "%or_ln154 = or i1 %and_ln154, i1 %and_ln151" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 239 'or' 'or_ln154' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 240 [1/1] (0.83ns) (out node of the LUT)   --->   "%lut_i_4 = select i1 %or_ln154, i4 %select_ln154, i4 %zext_ln120_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 240 'select' 'lut_i_4' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node lut_i_5)   --->   "%select_ln160 = select i1 %and_ln160, i4 11, i4 10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 241 'select' 'select_ln160' <Predicate = (or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 242 [1/1] (0.83ns) (out node of the LUT)   --->   "%lut_i_5 = select i1 %or_ln160, i4 %select_ln160, i4 %lut_i_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 242 'select' 'lut_i_5' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node lut_i_6)   --->   "%and_ln163_1 = and i1 %or_ln130_1, i1 %tmp_23" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 243 'and' 'and_ln163_1' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node lut_i_6)   --->   "%and_ln163 = and i1 %and_ln163_1, i1 %tmp_24" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 244 'and' 'and_ln163' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node lut_i_6)   --->   "%select_ln166 = select i1 %and_ln166, i4 13, i4 12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 245 'select' 'select_ln166' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node lut_i_6)   --->   "%or_ln166 = or i1 %and_ln166, i1 %and_ln163" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 246 'or' 'or_ln166' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 247 [1/1] (0.83ns) (out node of the LUT)   --->   "%lut_i_6 = select i1 %or_ln166, i4 %select_ln166, i4 %lut_i_5" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 247 'select' 'lut_i_6' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node lut_i_7)   --->   "%and_ln169_1 = and i1 %or_ln130_1, i1 %tmp_27" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 248 'and' 'and_ln169_1' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node lut_i_7)   --->   "%and_ln169 = and i1 %and_ln169_1, i1 %tmp_28" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 249 'and' 'and_ln169' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node lut_i_7)   --->   "%select_ln172 = select i1 %and_ln172, i4 15, i4 14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 250 'select' 'select_ln172' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node lut_i_7)   --->   "%or_ln172 = or i1 %and_ln172, i1 %and_ln169" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 251 'or' 'or_ln172' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 252 [1/1] (0.83ns) (out node of the LUT)   --->   "%lut_i_7 = select i1 %or_ln172, i4 %select_ln172, i4 %lut_i_6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 252 'select' 'lut_i_7' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node lut_i_8)   --->   "%zext_ln120_3 = zext i4 %lut_i_7" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:120->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 253 'zext' 'zext_ln120_3' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00>
ST_19 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node lut_i_8)   --->   "%select_ln178 = select i1 %and_ln178, i5 17, i5 16" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 254 'select' 'select_ln178' <Predicate = (or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 255 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_8 = select i1 %or_ln178, i5 %select_ln178, i5 %zext_ln120_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 255 'select' 'lut_i_8' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node lut_i_9)   --->   "%and_ln181_1 = and i1 %or_ln130_1, i1 %tmp_35" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 256 'and' 'and_ln181_1' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node lut_i_9)   --->   "%and_ln181 = and i1 %and_ln181_1, i1 %tmp_36" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 257 'and' 'and_ln181' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node lut_i_9)   --->   "%select_ln184 = select i1 %and_ln184, i5 19, i5 18" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 258 'select' 'select_ln184' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node lut_i_9)   --->   "%or_ln184 = or i1 %and_ln184, i1 %and_ln181" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 259 'or' 'or_ln184' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 260 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_9 = select i1 %or_ln184, i5 %select_ln184, i5 %lut_i_8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 260 'select' 'lut_i_9' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node lut_i_10)   --->   "%select_ln190 = select i1 %and_ln190, i5 21, i5 20" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 261 'select' 'select_ln190' <Predicate = (or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 262 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_10 = select i1 %or_ln190, i5 %select_ln190, i5 %lut_i_9" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 262 'select' 'lut_i_10' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.88>
ST_20 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node lut_i_11)   --->   "%and_ln193_1 = and i1 %or_ln130_1, i1 %tmp_43" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 263 'and' 'and_ln193_1' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node lut_i_11)   --->   "%and_ln193 = and i1 %and_ln193_1, i1 %tmp_44" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 264 'and' 'and_ln193' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node lut_i_11)   --->   "%select_ln196 = select i1 %and_ln196, i5 23, i5 22" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 265 'select' 'select_ln196' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node lut_i_11)   --->   "%or_ln196 = or i1 %and_ln196, i1 %and_ln193" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 266 'or' 'or_ln196' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_11 = select i1 %or_ln196, i5 %select_ln196, i5 %lut_i_10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 267 'select' 'lut_i_11' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node lut_i_12)   --->   "%and_ln199_1 = and i1 %or_ln130_1, i1 %tmp_47" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 268 'and' 'and_ln199_1' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node lut_i_12)   --->   "%and_ln199 = and i1 %and_ln199_1, i1 %tmp_48" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 269 'and' 'and_ln199' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node lut_i_12)   --->   "%select_ln202 = select i1 %and_ln202, i5 25, i5 24" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 270 'select' 'select_ln202' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node lut_i_12)   --->   "%or_ln202 = or i1 %and_ln202, i1 %and_ln199" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 271 'or' 'or_ln202' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_12 = select i1 %or_ln202, i5 %select_ln202, i5 %lut_i_11" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 272 'select' 'lut_i_12' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node lut_i_13)   --->   "%select_ln208 = select i1 %and_ln208, i5 27, i5 26" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 273 'select' 'select_ln208' <Predicate = (or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_13 = select i1 %or_ln208, i5 %select_ln208, i5 %lut_i_12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 274 'select' 'lut_i_13' <Predicate = (!or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node lut_i_14)   --->   "%and_ln211_1 = and i1 %or_ln130_1, i1 %tmp_55" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 275 'and' 'and_ln211_1' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node lut_i_14)   --->   "%and_ln211 = and i1 %and_ln211_1, i1 %tmp_56" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 276 'and' 'and_ln211' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node lut_i_14)   --->   "%select_ln214 = select i1 %and_ln214, i5 29, i5 28" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 277 'select' 'select_ln214' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node lut_i_14)   --->   "%or_ln214 = or i1 %and_ln214, i1 %and_ln211" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 278 'or' 'or_ln214' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_14 = select i1 %or_ln214, i5 %select_ln214, i5 %lut_i_13" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 279 'select' 'lut_i_14' <Predicate = (!or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node lut_i_15)   --->   "%select_ln220 = select i1 %and_ln220, i5 31, i5 30" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 280 'select' 'select_ln220' <Predicate = (or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_15 = select i1 %or_ln220, i5 %select_ln220, i5 %lut_i_14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 281 'select' 'lut_i_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.77>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln120_4 = zext i5 %lut_i_15" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:120->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 282 'zext' 'zext_ln120_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%tanh_lut_addr = getelementptr i32 %tanh_lut, i32 0, i32 %zext_ln120_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:223->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 283 'getelementptr' 'tanh_lut_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 284 [2/2] (2.77ns)   --->   "%tanh_lut_load = load i5 %tanh_lut_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:223->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 284 'load' 'tanh_lut_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 22 <SV = 21> <Delay = 6.17>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ti_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 286 [1/2] (2.77ns)   --->   "%tanh_lut_load = load i5 %tanh_lut_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:223->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 286 'load' 'tanh_lut_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_22 : Operation 287 [1/1] (3.40ns)   --->   "%write_ln223 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %c_ti_out, i32 %tanh_lut_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:223->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 287 'write' 'write_ln223' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 288 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_ti_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tanh_lut]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1          (read         ) [ 00111111111111111110000]
conv1_i_i         (fpext        ) [ 00011111111111111110000]
bitcast_ln130     (bitcast      ) [ 00000000000000000000000]
tmp               (partselect   ) [ 00000000000000000000000]
trunc_ln130       (trunc        ) [ 00000000000000000000000]
icmp_ln130        (icmp         ) [ 00000000000000000000000]
icmp_ln130_1      (icmp         ) [ 00000000000000000000000]
or_ln130          (or           ) [ 00000111111111111110000]
bitcast_ln130_1   (bitcast      ) [ 00000000000000000000000]
tmp_2             (partselect   ) [ 00000000000000000000000]
trunc_ln130_1     (trunc        ) [ 00000000000000000000000]
icmp_ln130_2      (icmp         ) [ 00000000000000000000000]
icmp_ln130_3      (icmp         ) [ 00000000000000000000000]
or_ln130_1        (or           ) [ 00000111111111111111100]
tmp_59            (dcmp         ) [ 00000000000000000000000]
and_ln217_1       (and          ) [ 00000000000000000000000]
tmp_60            (fcmp         ) [ 00000000000000000000000]
and_ln217_2       (and          ) [ 00000000000000000000000]
and_ln217         (and          ) [ 00000000000000000000000]
tmp_61            (fcmp         ) [ 00000000000000000000000]
and_ln220         (and          ) [ 00000111111111111111100]
or_ln220          (or           ) [ 00000111111111111111100]
tmp_51            (fcmp         ) [ 00000000000000000000000]
and_ln205_1       (and          ) [ 00000000000000000000000]
tmp_52            (dcmp         ) [ 00000000000000000000000]
and_ln205_2       (and          ) [ 00000000000000000000000]
and_ln205         (and          ) [ 00000000000000000000000]
tmp_53            (dcmp         ) [ 00000000000000000000000]
and_ln208_1       (and          ) [ 00000000000000000000000]
tmp_54            (dcmp         ) [ 00000000000000000000000]
and_ln208         (and          ) [ 00000001111111111111100]
or_ln208          (or           ) [ 00000001111111111111100]
tmp_39            (dcmp         ) [ 00000000000000000000000]
and_ln187_1       (and          ) [ 00000000000000000000000]
tmp_40            (fcmp         ) [ 00000000000000000000000]
and_ln187_2       (and          ) [ 00000000000000000000000]
and_ln187         (and          ) [ 00000000000000000000000]
tmp_41            (fcmp         ) [ 00000000000000000000000]
and_ln190_1       (and          ) [ 00000000000000000000000]
tmp_42            (dcmp         ) [ 00000000000000000000000]
and_ln190_2       (and          ) [ 00000000000000000000000]
and_ln190         (and          ) [ 00000000011111111111000]
or_ln190          (or           ) [ 00000000011111111111000]
tmp_31            (fcmp         ) [ 00000000000000000000000]
and_ln175_1       (and          ) [ 00000000000000000000000]
tmp_32            (dcmp         ) [ 00000000000000000000000]
and_ln175_2       (and          ) [ 00000000000000000000000]
and_ln175         (and          ) [ 00000000000000000000000]
tmp_33            (dcmp         ) [ 00000000000000000000000]
and_ln178_1       (and          ) [ 00000000000000000000000]
tmp_34            (dcmp         ) [ 00000000000000000000000]
and_ln178         (and          ) [ 00000000000111111111000]
or_ln178          (or           ) [ 00000000000111111111000]
tmp_19            (dcmp         ) [ 00000000000000000000000]
and_ln157_1       (and          ) [ 00000000000000000000000]
tmp_20            (fcmp         ) [ 00000000000000000000000]
and_ln157_2       (and          ) [ 00000000000000000000000]
and_ln157         (and          ) [ 00000000000000000000000]
tmp_21            (fcmp         ) [ 00000000000000000000000]
and_ln160_1       (and          ) [ 00000000000000000000000]
tmp_22            (dcmp         ) [ 00000000000000000000000]
and_ln160_2       (and          ) [ 00000000000000000000000]
and_ln160         (and          ) [ 00000000000001111111000]
or_ln160          (or           ) [ 00000000000001111111000]
tmp_11            (fcmp         ) [ 00000000000000000000000]
and_ln145_1       (and          ) [ 00000000000000000000000]
tmp_12            (dcmp         ) [ 00000000000000000000000]
and_ln145_2       (and          ) [ 00000000000000000000000]
and_ln145         (and          ) [ 00000000000000000000000]
tmp_13            (dcmp         ) [ 00000000000000000000000]
and_ln148_1       (and          ) [ 00000000000000000000000]
tmp_14            (dcmp         ) [ 00000000000000000000000]
and_ln148         (and          ) [ 00000000000000011111000]
or_ln148          (or           ) [ 00000000000000011111000]
tmp_5             (dcmp         ) [ 00000000000000000000000]
and_ln133_1       (and          ) [ 00000000000000000000000]
tmp_7             (dcmp         ) [ 00000000000000000000000]
and_ln133         (and          ) [ 00000000000000000000000]
tmp_9             (dcmp         ) [ 00000000000000000000000]
and_ln136_1       (and          ) [ 00000000000000000000000]
tmp_s             (dcmp         ) [ 00000000000000000000000]
and_ln136         (and          ) [ 00000000000000000110000]
or_ln136          (or           ) [ 00000000000000000110000]
tmp_1             (fcmp         ) [ 00000000000000000000000]
and_ln130         (and          ) [ 00000000000000000000000]
tmp_3             (dcmp         ) [ 00000000000000000000000]
and_ln130_1       (and          ) [ 00000000000000000000000]
lut_i             (and          ) [ 00000000000000000000000]
zext_ln120        (zext         ) [ 00000000000000000000000]
select_ln136      (select       ) [ 00000000000000000000000]
lut_i_1           (select       ) [ 00000000000000000000000]
zext_ln120_1      (zext         ) [ 00000000000000000000000]
tmp_4             (dcmp         ) [ 00000000000000000000000]
and_ln139_1       (and          ) [ 00000000000000000000000]
tmp_6             (dcmp         ) [ 00000000000000000000000]
and_ln139         (and          ) [ 00000000000000000000000]
tmp_8             (dcmp         ) [ 00000000000000000000000]
and_ln142_1       (and          ) [ 00000000000000000000000]
tmp_10            (fcmp         ) [ 00000000000000000000000]
and_ln142_2       (and          ) [ 00000000000000000000000]
and_ln142         (and          ) [ 00000000000000000000000]
select_ln142      (select       ) [ 00000000000000000000000]
or_ln142          (or           ) [ 00000000000000000000000]
lut_i_2           (select       ) [ 00000000000000000001000]
tmp_15            (dcmp         ) [ 00000000000000000001000]
tmp_16            (dcmp         ) [ 00000000000000000001000]
tmp_17            (dcmp         ) [ 00000000000000000000000]
and_ln154_1       (and          ) [ 00000000000000000000000]
tmp_18            (dcmp         ) [ 00000000000000000000000]
and_ln154         (and          ) [ 00000000000000000001000]
tmp_23            (dcmp         ) [ 00000000000000000001000]
tmp_24            (dcmp         ) [ 00000000000000000001000]
tmp_25            (dcmp         ) [ 00000000000000000000000]
and_ln166_1       (and          ) [ 00000000000000000000000]
tmp_26            (dcmp         ) [ 00000000000000000000000]
and_ln166         (and          ) [ 00000000000000000001000]
tmp_27            (dcmp         ) [ 00000000000000000001000]
tmp_28            (dcmp         ) [ 00000000000000000001000]
tmp_29            (dcmp         ) [ 00000000000000000000000]
and_ln172_1       (and          ) [ 00000000000000000000000]
tmp_30            (fcmp         ) [ 00000000000000000000000]
and_ln172_2       (and          ) [ 00000000000000000000000]
and_ln172         (and          ) [ 00000000000000000001000]
tmp_35            (dcmp         ) [ 00000000000000000001000]
tmp_36            (dcmp         ) [ 00000000000000000001000]
tmp_37            (dcmp         ) [ 00000000000000000000000]
and_ln184_1       (and          ) [ 00000000000000000000000]
tmp_38            (dcmp         ) [ 00000000000000000000000]
and_ln184         (and          ) [ 00000000000000000001000]
tmp_43            (dcmp         ) [ 00000000000000000001100]
tmp_44            (dcmp         ) [ 00000000000000000001100]
tmp_45            (dcmp         ) [ 00000000000000000000000]
and_ln196_1       (and          ) [ 00000000000000000000000]
tmp_46            (dcmp         ) [ 00000000000000000000000]
and_ln196         (and          ) [ 00000000000000000001100]
tmp_47            (dcmp         ) [ 00000000000000000001100]
tmp_48            (dcmp         ) [ 00000000000000000001100]
tmp_49            (dcmp         ) [ 00000000000000000000000]
and_ln202_1       (and          ) [ 00000000000000000000000]
tmp_50            (fcmp         ) [ 00000000000000000000000]
and_ln202_2       (and          ) [ 00000000000000000000000]
and_ln202         (and          ) [ 00000000000000000001100]
tmp_55            (dcmp         ) [ 00000000000000000001100]
tmp_56            (dcmp         ) [ 00000000000000000001100]
tmp_57            (dcmp         ) [ 00000000000000000000000]
and_ln214_1       (and          ) [ 00000000000000000000000]
tmp_58            (dcmp         ) [ 00000000000000000000000]
and_ln214         (and          ) [ 00000000000000000001100]
select_ln148      (select       ) [ 00000000000000000000000]
lut_i_3           (select       ) [ 00000000000000000000000]
zext_ln120_2      (zext         ) [ 00000000000000000000000]
and_ln151_1       (and          ) [ 00000000000000000000000]
and_ln151         (and          ) [ 00000000000000000000000]
select_ln154      (select       ) [ 00000000000000000000000]
or_ln154          (or           ) [ 00000000000000000000000]
lut_i_4           (select       ) [ 00000000000000000000000]
select_ln160      (select       ) [ 00000000000000000000000]
lut_i_5           (select       ) [ 00000000000000000000000]
and_ln163_1       (and          ) [ 00000000000000000000000]
and_ln163         (and          ) [ 00000000000000000000000]
select_ln166      (select       ) [ 00000000000000000000000]
or_ln166          (or           ) [ 00000000000000000000000]
lut_i_6           (select       ) [ 00000000000000000000000]
and_ln169_1       (and          ) [ 00000000000000000000000]
and_ln169         (and          ) [ 00000000000000000000000]
select_ln172      (select       ) [ 00000000000000000000000]
or_ln172          (or           ) [ 00000000000000000000000]
lut_i_7           (select       ) [ 00000000000000000000000]
zext_ln120_3      (zext         ) [ 00000000000000000000000]
select_ln178      (select       ) [ 00000000000000000000000]
lut_i_8           (select       ) [ 00000000000000000000000]
and_ln181_1       (and          ) [ 00000000000000000000000]
and_ln181         (and          ) [ 00000000000000000000000]
select_ln184      (select       ) [ 00000000000000000000000]
or_ln184          (or           ) [ 00000000000000000000000]
lut_i_9           (select       ) [ 00000000000000000000000]
select_ln190      (select       ) [ 00000000000000000000000]
lut_i_10          (select       ) [ 00000000000000000000100]
and_ln193_1       (and          ) [ 00000000000000000000000]
and_ln193         (and          ) [ 00000000000000000000000]
select_ln196      (select       ) [ 00000000000000000000000]
or_ln196          (or           ) [ 00000000000000000000000]
lut_i_11          (select       ) [ 00000000000000000000000]
and_ln199_1       (and          ) [ 00000000000000000000000]
and_ln199         (and          ) [ 00000000000000000000000]
select_ln202      (select       ) [ 00000000000000000000000]
or_ln202          (or           ) [ 00000000000000000000000]
lut_i_12          (select       ) [ 00000000000000000000000]
select_ln208      (select       ) [ 00000000000000000000000]
lut_i_13          (select       ) [ 00000000000000000000000]
and_ln211_1       (and          ) [ 00000000000000000000000]
and_ln211         (and          ) [ 00000000000000000000000]
select_ln214      (select       ) [ 00000000000000000000000]
or_ln214          (or           ) [ 00000000000000000000000]
lut_i_14          (select       ) [ 00000000000000000000000]
select_ln220      (select       ) [ 00000000000000000000000]
lut_i_15          (select       ) [ 00000000000000000000010]
zext_ln120_4      (zext         ) [ 00000000000000000000000]
tanh_lut_addr     (getelementptr) [ 00000000000000000000001]
specinterface_ln0 (specinterface) [ 00000000000000000000000]
tanh_lut_load     (load         ) [ 00000000000000000000000]
write_ln223       (write        ) [ 00000000000000000000000]
ret_ln0           (ret          ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_ti_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_ti_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tanh_lut">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tanh_lut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="p_read_1_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln223_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln223/22 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tanh_lut_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tanh_lut_addr/21 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tanh_lut_load/21 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv1_i_i/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_60/3 tmp_51/5 tmp_40/7 tmp_31/9 tmp_20/11 tmp_11/13 tmp_1/17 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_61/3 tmp_41/7 tmp_21/11 tmp_10/17 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="16"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_30/17 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="16"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_50/17 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_59/3 tmp_52/5 tmp_39/7 tmp_32/9 tmp_19/11 tmp_12/13 tmp_5/15 tmp_3/17 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="3"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_53/5 tmp_42/7 tmp_33/9 tmp_22/11 tmp_13/13 tmp_7/15 tmp_4/17 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="3"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_54/5 tmp_34/9 tmp_14/13 tmp_9/15 tmp_6/17 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="13"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_s/15 tmp_8/17 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="15"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_15/17 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="15"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_16/17 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="15"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_17/17 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="15"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_18/17 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="15"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_23/17 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="15"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_24/17 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="15"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_25/17 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="15"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_26/17 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="15"/>
<pin id="303" dir="0" index="1" bw="64" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_27/17 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="15"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_28/17 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="15"/>
<pin id="313" dir="0" index="1" bw="64" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_29/17 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="15"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_35/17 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="15"/>
<pin id="323" dir="0" index="1" bw="64" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_36/17 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="15"/>
<pin id="328" dir="0" index="1" bw="64" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_37/17 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="15"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_38/17 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="15"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_43/17 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="15"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_44/17 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="15"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_45/17 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="15"/>
<pin id="353" dir="0" index="1" bw="64" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_46/17 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="15"/>
<pin id="358" dir="0" index="1" bw="64" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_47/17 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="15"/>
<pin id="363" dir="0" index="1" bw="64" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_48/17 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="15"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_49/17 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="15"/>
<pin id="373" dir="0" index="1" bw="64" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_55/17 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="15"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_56/17 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="15"/>
<pin id="383" dir="0" index="1" bw="64" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_57/17 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="15"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_58/17 "/>
</bind>
</comp>

<comp id="391" class="1004" name="bitcast_ln130_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="3"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln130/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="0"/>
<pin id="398" dir="0" index="3" bw="6" slack="0"/>
<pin id="399" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln130_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln130_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln130_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="23" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130_1/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="or_ln130_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln130/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="bitcast_ln130_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="2"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln130_1/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="0"/>
<pin id="432" dir="0" index="2" bw="7" slack="0"/>
<pin id="433" dir="0" index="3" bw="7" slack="0"/>
<pin id="434" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln130_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="0"/>
<pin id="441" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130_1/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln130_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="11" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130_2/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln130_3_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="52" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130_3/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="or_ln130_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln130_1/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="and_ln217_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln217_1/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="and_ln217_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln217_2/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="and_ln217_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln217/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="and_ln220_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln220/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="or_ln220_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln220/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="and_ln205_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="2"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln205_1/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="and_ln205_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="2"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln205_2/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="and_ln205_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln205/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="and_ln208_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="2"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln208_1/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="and_ln208_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln208/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="or_ln208_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="and_ln187_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="4"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln187_1/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="and_ln187_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="4"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln187_2/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="and_ln187_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln187/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="and_ln190_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="4"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln190_1/8 "/>
</bind>
</comp>

<comp id="545" class="1004" name="and_ln190_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="4"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln190_2/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="and_ln190_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln190/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="or_ln190_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln190/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="and_ln175_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="6"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln175_1/10 "/>
</bind>
</comp>

<comp id="567" class="1004" name="and_ln175_2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="6"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln175_2/10 "/>
</bind>
</comp>

<comp id="572" class="1004" name="and_ln175_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln175/10 "/>
</bind>
</comp>

<comp id="578" class="1004" name="and_ln178_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="6"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln178_1/10 "/>
</bind>
</comp>

<comp id="583" class="1004" name="and_ln178_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln178/10 "/>
</bind>
</comp>

<comp id="589" class="1004" name="or_ln178_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln178/10 "/>
</bind>
</comp>

<comp id="595" class="1004" name="and_ln157_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="8"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln157_1/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="and_ln157_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="8"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln157_2/12 "/>
</bind>
</comp>

<comp id="605" class="1004" name="and_ln157_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln157/12 "/>
</bind>
</comp>

<comp id="611" class="1004" name="and_ln160_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="8"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160_1/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="and_ln160_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="8"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160_2/12 "/>
</bind>
</comp>

<comp id="621" class="1004" name="and_ln160_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/12 "/>
</bind>
</comp>

<comp id="627" class="1004" name="or_ln160_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/12 "/>
</bind>
</comp>

<comp id="633" class="1004" name="and_ln145_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="10"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln145_1/14 "/>
</bind>
</comp>

<comp id="638" class="1004" name="and_ln145_2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="10"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln145_2/14 "/>
</bind>
</comp>

<comp id="643" class="1004" name="and_ln145_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln145/14 "/>
</bind>
</comp>

<comp id="649" class="1004" name="and_ln148_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="10"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln148_1/14 "/>
</bind>
</comp>

<comp id="654" class="1004" name="and_ln148_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln148/14 "/>
</bind>
</comp>

<comp id="660" class="1004" name="or_ln148_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148/14 "/>
</bind>
</comp>

<comp id="666" class="1004" name="and_ln133_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="12"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln133_1/16 "/>
</bind>
</comp>

<comp id="671" class="1004" name="and_ln133_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln133/16 "/>
</bind>
</comp>

<comp id="677" class="1004" name="and_ln136_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="12"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_1/16 "/>
</bind>
</comp>

<comp id="682" class="1004" name="and_ln136_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136/16 "/>
</bind>
</comp>

<comp id="688" class="1004" name="or_ln136_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136/16 "/>
</bind>
</comp>

<comp id="694" class="1004" name="and_ln130_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="14"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln130/18 "/>
</bind>
</comp>

<comp id="699" class="1004" name="and_ln130_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="14"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln130_1/18 "/>
</bind>
</comp>

<comp id="704" class="1004" name="lut_i_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="lut_i/18 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln120_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/18 "/>
</bind>
</comp>

<comp id="714" class="1004" name="select_ln136_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="2"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="0" index="2" bw="2" slack="0"/>
<pin id="718" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136/18 "/>
</bind>
</comp>

<comp id="721" class="1004" name="lut_i_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="2"/>
<pin id="723" dir="0" index="1" bw="2" slack="0"/>
<pin id="724" dir="0" index="2" bw="1" slack="0"/>
<pin id="725" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_1/18 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln120_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="2" slack="0"/>
<pin id="730" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_1/18 "/>
</bind>
</comp>

<comp id="732" class="1004" name="and_ln139_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="14"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln139_1/18 "/>
</bind>
</comp>

<comp id="737" class="1004" name="and_ln139_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln139/18 "/>
</bind>
</comp>

<comp id="743" class="1004" name="and_ln142_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="14"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln142_1/18 "/>
</bind>
</comp>

<comp id="748" class="1004" name="and_ln142_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="14"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln142_2/18 "/>
</bind>
</comp>

<comp id="753" class="1004" name="and_ln142_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln142/18 "/>
</bind>
</comp>

<comp id="759" class="1004" name="select_ln142_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="3" slack="0"/>
<pin id="762" dir="0" index="2" bw="3" slack="0"/>
<pin id="763" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln142/18 "/>
</bind>
</comp>

<comp id="767" class="1004" name="or_ln142_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln142/18 "/>
</bind>
</comp>

<comp id="773" class="1004" name="lut_i_2_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="3" slack="0"/>
<pin id="776" dir="0" index="2" bw="2" slack="0"/>
<pin id="777" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_2/18 "/>
</bind>
</comp>

<comp id="781" class="1004" name="and_ln154_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="14"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln154_1/18 "/>
</bind>
</comp>

<comp id="786" class="1004" name="and_ln154_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln154/18 "/>
</bind>
</comp>

<comp id="792" class="1004" name="and_ln166_1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="14"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln166_1/18 "/>
</bind>
</comp>

<comp id="797" class="1004" name="and_ln166_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln166/18 "/>
</bind>
</comp>

<comp id="803" class="1004" name="and_ln172_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="14"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln172_1/18 "/>
</bind>
</comp>

<comp id="808" class="1004" name="and_ln172_2_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="14"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln172_2/18 "/>
</bind>
</comp>

<comp id="813" class="1004" name="and_ln172_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln172/18 "/>
</bind>
</comp>

<comp id="819" class="1004" name="and_ln184_1_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="14"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_1/18 "/>
</bind>
</comp>

<comp id="824" class="1004" name="and_ln184_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184/18 "/>
</bind>
</comp>

<comp id="830" class="1004" name="and_ln196_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="14"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln196_1/18 "/>
</bind>
</comp>

<comp id="835" class="1004" name="and_ln196_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln196/18 "/>
</bind>
</comp>

<comp id="841" class="1004" name="and_ln202_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="14"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln202_1/18 "/>
</bind>
</comp>

<comp id="846" class="1004" name="and_ln202_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="14"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln202_2/18 "/>
</bind>
</comp>

<comp id="851" class="1004" name="and_ln202_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln202/18 "/>
</bind>
</comp>

<comp id="857" class="1004" name="and_ln214_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="14"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln214_1/18 "/>
</bind>
</comp>

<comp id="862" class="1004" name="and_ln214_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln214/18 "/>
</bind>
</comp>

<comp id="868" class="1004" name="select_ln148_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="5"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="0" index="2" bw="2" slack="0"/>
<pin id="872" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148/19 "/>
</bind>
</comp>

<comp id="875" class="1004" name="lut_i_3_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="5"/>
<pin id="877" dir="0" index="1" bw="2" slack="0"/>
<pin id="878" dir="0" index="2" bw="3" slack="1"/>
<pin id="879" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_3/19 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln120_2_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="3" slack="0"/>
<pin id="883" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_2/19 "/>
</bind>
</comp>

<comp id="885" class="1004" name="and_ln151_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="15"/>
<pin id="887" dir="0" index="1" bw="1" slack="1"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln151_1/19 "/>
</bind>
</comp>

<comp id="889" class="1004" name="and_ln151_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="1" slack="1"/>
<pin id="892" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln151/19 "/>
</bind>
</comp>

<comp id="894" class="1004" name="select_ln154_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="0" index="1" bw="4" slack="0"/>
<pin id="897" dir="0" index="2" bw="4" slack="0"/>
<pin id="898" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154/19 "/>
</bind>
</comp>

<comp id="901" class="1004" name="or_ln154_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="1"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln154/19 "/>
</bind>
</comp>

<comp id="906" class="1004" name="lut_i_4_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="4" slack="0"/>
<pin id="909" dir="0" index="2" bw="3" slack="0"/>
<pin id="910" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_4/19 "/>
</bind>
</comp>

<comp id="914" class="1004" name="select_ln160_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="7"/>
<pin id="916" dir="0" index="1" bw="4" slack="0"/>
<pin id="917" dir="0" index="2" bw="4" slack="0"/>
<pin id="918" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln160/19 "/>
</bind>
</comp>

<comp id="921" class="1004" name="lut_i_5_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="7"/>
<pin id="923" dir="0" index="1" bw="4" slack="0"/>
<pin id="924" dir="0" index="2" bw="4" slack="0"/>
<pin id="925" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_5/19 "/>
</bind>
</comp>

<comp id="928" class="1004" name="and_ln163_1_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="15"/>
<pin id="930" dir="0" index="1" bw="1" slack="1"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln163_1/19 "/>
</bind>
</comp>

<comp id="932" class="1004" name="and_ln163_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="1"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln163/19 "/>
</bind>
</comp>

<comp id="937" class="1004" name="select_ln166_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="0" index="1" bw="3" slack="0"/>
<pin id="940" dir="0" index="2" bw="3" slack="0"/>
<pin id="941" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln166/19 "/>
</bind>
</comp>

<comp id="944" class="1004" name="or_ln166_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="1"/>
<pin id="946" dir="0" index="1" bw="1" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln166/19 "/>
</bind>
</comp>

<comp id="949" class="1004" name="lut_i_6_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="3" slack="0"/>
<pin id="952" dir="0" index="2" bw="4" slack="0"/>
<pin id="953" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_6/19 "/>
</bind>
</comp>

<comp id="957" class="1004" name="and_ln169_1_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="15"/>
<pin id="959" dir="0" index="1" bw="1" slack="1"/>
<pin id="960" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln169_1/19 "/>
</bind>
</comp>

<comp id="961" class="1004" name="and_ln169_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="1"/>
<pin id="964" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln169/19 "/>
</bind>
</comp>

<comp id="966" class="1004" name="select_ln172_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="1"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="0" index="2" bw="2" slack="0"/>
<pin id="970" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln172/19 "/>
</bind>
</comp>

<comp id="973" class="1004" name="or_ln172_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="1"/>
<pin id="975" dir="0" index="1" bw="1" slack="0"/>
<pin id="976" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln172/19 "/>
</bind>
</comp>

<comp id="978" class="1004" name="lut_i_7_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="0"/>
<pin id="980" dir="0" index="1" bw="2" slack="0"/>
<pin id="981" dir="0" index="2" bw="4" slack="0"/>
<pin id="982" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_7/19 "/>
</bind>
</comp>

<comp id="986" class="1004" name="zext_ln120_3_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="4" slack="0"/>
<pin id="988" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_3/19 "/>
</bind>
</comp>

<comp id="990" class="1004" name="select_ln178_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="9"/>
<pin id="992" dir="0" index="1" bw="5" slack="0"/>
<pin id="993" dir="0" index="2" bw="5" slack="0"/>
<pin id="994" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln178/19 "/>
</bind>
</comp>

<comp id="997" class="1004" name="lut_i_8_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="9"/>
<pin id="999" dir="0" index="1" bw="5" slack="0"/>
<pin id="1000" dir="0" index="2" bw="4" slack="0"/>
<pin id="1001" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_8/19 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="and_ln181_1_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="15"/>
<pin id="1006" dir="0" index="1" bw="1" slack="1"/>
<pin id="1007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln181_1/19 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="and_ln181_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="1"/>
<pin id="1011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln181/19 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="select_ln184_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="1"/>
<pin id="1015" dir="0" index="1" bw="5" slack="0"/>
<pin id="1016" dir="0" index="2" bw="5" slack="0"/>
<pin id="1017" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln184/19 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="or_ln184_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln184/19 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="lut_i_9_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="5" slack="0"/>
<pin id="1028" dir="0" index="2" bw="5" slack="0"/>
<pin id="1029" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_9/19 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="select_ln190_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="11"/>
<pin id="1035" dir="0" index="1" bw="5" slack="0"/>
<pin id="1036" dir="0" index="2" bw="5" slack="0"/>
<pin id="1037" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln190/19 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="lut_i_10_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="11"/>
<pin id="1042" dir="0" index="1" bw="5" slack="0"/>
<pin id="1043" dir="0" index="2" bw="5" slack="0"/>
<pin id="1044" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_10/19 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="and_ln193_1_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="16"/>
<pin id="1049" dir="0" index="1" bw="1" slack="2"/>
<pin id="1050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln193_1/20 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="and_ln193_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="1" slack="2"/>
<pin id="1054" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln193/20 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="select_ln196_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="2"/>
<pin id="1058" dir="0" index="1" bw="5" slack="0"/>
<pin id="1059" dir="0" index="2" bw="5" slack="0"/>
<pin id="1060" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196/20 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="or_ln196_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="2"/>
<pin id="1065" dir="0" index="1" bw="1" slack="0"/>
<pin id="1066" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln196/20 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="lut_i_11_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="5" slack="0"/>
<pin id="1071" dir="0" index="2" bw="5" slack="1"/>
<pin id="1072" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_11/20 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="and_ln199_1_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="16"/>
<pin id="1077" dir="0" index="1" bw="1" slack="2"/>
<pin id="1078" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln199_1/20 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="and_ln199_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="0"/>
<pin id="1081" dir="0" index="1" bw="1" slack="2"/>
<pin id="1082" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln199/20 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="select_ln202_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="2"/>
<pin id="1086" dir="0" index="1" bw="4" slack="0"/>
<pin id="1087" dir="0" index="2" bw="4" slack="0"/>
<pin id="1088" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln202/20 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="or_ln202_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="2"/>
<pin id="1093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202/20 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="lut_i_12_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="4" slack="0"/>
<pin id="1099" dir="0" index="2" bw="5" slack="0"/>
<pin id="1100" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_12/20 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="select_ln208_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="14"/>
<pin id="1106" dir="0" index="1" bw="4" slack="0"/>
<pin id="1107" dir="0" index="2" bw="4" slack="0"/>
<pin id="1108" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208/20 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="lut_i_13_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="14"/>
<pin id="1113" dir="0" index="1" bw="4" slack="0"/>
<pin id="1114" dir="0" index="2" bw="5" slack="0"/>
<pin id="1115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_13/20 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="and_ln211_1_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="16"/>
<pin id="1120" dir="0" index="1" bw="1" slack="2"/>
<pin id="1121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln211_1/20 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="and_ln211_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="0"/>
<pin id="1124" dir="0" index="1" bw="1" slack="2"/>
<pin id="1125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln211/20 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="select_ln214_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="2"/>
<pin id="1129" dir="0" index="1" bw="3" slack="0"/>
<pin id="1130" dir="0" index="2" bw="3" slack="0"/>
<pin id="1131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214/20 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="or_ln214_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="2"/>
<pin id="1136" dir="0" index="1" bw="1" slack="0"/>
<pin id="1137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214/20 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="lut_i_14_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="0"/>
<pin id="1141" dir="0" index="1" bw="3" slack="0"/>
<pin id="1142" dir="0" index="2" bw="5" slack="0"/>
<pin id="1143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_14/20 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="select_ln220_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="16"/>
<pin id="1149" dir="0" index="1" bw="1" slack="0"/>
<pin id="1150" dir="0" index="2" bw="2" slack="0"/>
<pin id="1151" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln220/20 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="lut_i_15_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="16"/>
<pin id="1156" dir="0" index="1" bw="2" slack="0"/>
<pin id="1157" dir="0" index="2" bw="5" slack="0"/>
<pin id="1158" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i_15/20 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="zext_ln120_4_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="5" slack="1"/>
<pin id="1163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_4/21 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="p_read_1_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="32" slack="1"/>
<pin id="1167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="conv1_i_i_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="64" slack="1"/>
<pin id="1177" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1_i_i "/>
</bind>
</comp>

<comp id="1210" class="1005" name="or_ln130_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="2"/>
<pin id="1212" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln130 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="or_ln130_1_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="2"/>
<pin id="1227" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln130_1 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="and_ln220_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="16"/>
<pin id="1260" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="and_ln220 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="or_ln220_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="1"/>
<pin id="1265" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="or_ln220 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="and_ln208_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="14"/>
<pin id="1270" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="and_ln208 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="or_ln208_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="1"/>
<pin id="1275" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="or_ln208 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="and_ln190_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="11"/>
<pin id="1280" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="and_ln190 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="or_ln190_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="1" slack="1"/>
<pin id="1285" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="or_ln190 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="and_ln178_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="9"/>
<pin id="1290" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="and_ln178 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="or_ln178_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="1"/>
<pin id="1295" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="or_ln178 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="and_ln160_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="1" slack="7"/>
<pin id="1300" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="and_ln160 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="or_ln160_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="1"/>
<pin id="1305" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="or_ln160 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="and_ln148_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="5"/>
<pin id="1310" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="and_ln148 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="or_ln148_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="1"/>
<pin id="1315" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln148 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="and_ln136_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="2"/>
<pin id="1320" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln136 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="or_ln136_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="1"/>
<pin id="1325" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln136 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="lut_i_2_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="3" slack="1"/>
<pin id="1330" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lut_i_2 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="tmp_15_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="1" slack="1"/>
<pin id="1335" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="tmp_16_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="1"/>
<pin id="1340" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="and_ln154_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln154 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="tmp_23_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="1" slack="1"/>
<pin id="1351" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="tmp_24_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="1" slack="1"/>
<pin id="1356" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="and_ln166_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="1"/>
<pin id="1361" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln166 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="tmp_27_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="1" slack="1"/>
<pin id="1367" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="tmp_28_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="1"/>
<pin id="1372" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="and_ln172_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="1"/>
<pin id="1377" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln172 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="tmp_35_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="1"/>
<pin id="1383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="tmp_36_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="1"/>
<pin id="1388" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="and_ln184_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="1"/>
<pin id="1393" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln184 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="tmp_43_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="1" slack="2"/>
<pin id="1399" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="tmp_44_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="1" slack="2"/>
<pin id="1404" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="and_ln196_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="2"/>
<pin id="1409" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln196 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="tmp_47_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="1" slack="2"/>
<pin id="1415" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="tmp_48_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="2"/>
<pin id="1420" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="and_ln202_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="2"/>
<pin id="1425" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln202 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="tmp_55_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="2"/>
<pin id="1431" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="tmp_56_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="1" slack="2"/>
<pin id="1436" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="and_ln214_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="1" slack="2"/>
<pin id="1441" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln214 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="lut_i_10_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="5" slack="1"/>
<pin id="1447" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lut_i_10 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="lut_i_15_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="5" slack="1"/>
<pin id="1452" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lut_i_15 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="tanh_lut_addr_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="5" slack="1"/>
<pin id="1457" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tanh_lut_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="168"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="162" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="150" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="184" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="190"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="164" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="209"><net_src comp="52" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="210"><net_src comp="52" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="212"><net_src comp="68" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="8" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="241"><net_src comp="42" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="243"><net_src comp="46" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="246"><net_src comp="54" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="248"><net_src comp="58" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="249"><net_src comp="60" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="250"><net_src comp="62" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="251"><net_src comp="64" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="252"><net_src comp="64" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="257"><net_src comp="66" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="259"><net_src comp="70" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="260"><net_src comp="70" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="72" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="72" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="74" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="74" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="76" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="76" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="78" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="78" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="48" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="80" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="80" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="42" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="82" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="82" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="84" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="84" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="86" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="86" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="36" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="88" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="88" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="8" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="400"><net_src comp="12" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="14" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="16" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="407"><net_src comp="391" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="394" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="18" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="404" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="20" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="408" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="435"><net_src comp="22" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="24" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="26" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="442"><net_src comp="426" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="429" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="28" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="439" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="30" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="443" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="224" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="420" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="195" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="461" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="467" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="420" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="200" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="473" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="195" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="224" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="491" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="230" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="507" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="235" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="501" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="224" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="195" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="524" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="529" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="200" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="230" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="540" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="545" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="534" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="195" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="224" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="562" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="567" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="230" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="578" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="235" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="572" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="224" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="195" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="595" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="200" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="230" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="611" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="616" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="605" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="195" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="224" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="633" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="638" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="230" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="235" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="643" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="224" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="666" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="230" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="235" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="677" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="253" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="671" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="195" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="224" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="694" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="699" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="704" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="90" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="720"><net_src comp="92" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="726"><net_src comp="714" pin="3"/><net_sink comp="721" pin=1"/></net>

<net id="727"><net_src comp="710" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="731"><net_src comp="721" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="230" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="732" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="235" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="253" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="200" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="743" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="748" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="764"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="94" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="96" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="771"><net_src comp="753" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="737" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="778"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="759" pin="3"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="728" pin="1"/><net_sink comp="773" pin=2"/></net>

<net id="785"><net_src comp="271" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="781" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="276" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="291" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="801"><net_src comp="792" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="296" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="311" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="812"><net_src comp="214" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="803" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="808" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="326" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="819" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="331" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="346" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="839"><net_src comp="830" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="351" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="366" pin="2"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="219" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="855"><net_src comp="841" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="846" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="381" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="866"><net_src comp="857" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="386" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="873"><net_src comp="98" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="874"><net_src comp="100" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="880"><net_src comp="868" pin="3"/><net_sink comp="875" pin=1"/></net>

<net id="884"><net_src comp="875" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="893"><net_src comp="885" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="899"><net_src comp="102" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="900"><net_src comp="104" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="905"><net_src comp="889" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="901" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="894" pin="3"/><net_sink comp="906" pin=1"/></net>

<net id="913"><net_src comp="881" pin="1"/><net_sink comp="906" pin=2"/></net>

<net id="919"><net_src comp="106" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="920"><net_src comp="108" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="926"><net_src comp="914" pin="3"/><net_sink comp="921" pin=1"/></net>

<net id="927"><net_src comp="906" pin="3"/><net_sink comp="921" pin=2"/></net>

<net id="936"><net_src comp="928" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="942"><net_src comp="110" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="943"><net_src comp="112" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="948"><net_src comp="932" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="944" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="937" pin="3"/><net_sink comp="949" pin=1"/></net>

<net id="956"><net_src comp="921" pin="3"/><net_sink comp="949" pin=2"/></net>

<net id="965"><net_src comp="957" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="971"><net_src comp="114" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="972"><net_src comp="116" pin="0"/><net_sink comp="966" pin=2"/></net>

<net id="977"><net_src comp="961" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="973" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="984"><net_src comp="966" pin="3"/><net_sink comp="978" pin=1"/></net>

<net id="985"><net_src comp="949" pin="3"/><net_sink comp="978" pin=2"/></net>

<net id="989"><net_src comp="978" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="995"><net_src comp="118" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="996"><net_src comp="120" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="1002"><net_src comp="990" pin="3"/><net_sink comp="997" pin=1"/></net>

<net id="1003"><net_src comp="986" pin="1"/><net_sink comp="997" pin=2"/></net>

<net id="1012"><net_src comp="1004" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1018"><net_src comp="122" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1019"><net_src comp="124" pin="0"/><net_sink comp="1013" pin=2"/></net>

<net id="1024"><net_src comp="1008" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="1020" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1031"><net_src comp="1013" pin="3"/><net_sink comp="1025" pin=1"/></net>

<net id="1032"><net_src comp="997" pin="3"/><net_sink comp="1025" pin=2"/></net>

<net id="1038"><net_src comp="126" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1039"><net_src comp="128" pin="0"/><net_sink comp="1033" pin=2"/></net>

<net id="1045"><net_src comp="1033" pin="3"/><net_sink comp="1040" pin=1"/></net>

<net id="1046"><net_src comp="1025" pin="3"/><net_sink comp="1040" pin=2"/></net>

<net id="1055"><net_src comp="1047" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1061"><net_src comp="130" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1062"><net_src comp="132" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1067"><net_src comp="1051" pin="2"/><net_sink comp="1063" pin=1"/></net>

<net id="1073"><net_src comp="1063" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="1056" pin="3"/><net_sink comp="1068" pin=1"/></net>

<net id="1083"><net_src comp="1075" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1089"><net_src comp="134" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1090"><net_src comp="136" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1095"><net_src comp="1079" pin="2"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="1091" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="1084" pin="3"/><net_sink comp="1096" pin=1"/></net>

<net id="1103"><net_src comp="1068" pin="3"/><net_sink comp="1096" pin=2"/></net>

<net id="1109"><net_src comp="138" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1110"><net_src comp="140" pin="0"/><net_sink comp="1104" pin=2"/></net>

<net id="1116"><net_src comp="1104" pin="3"/><net_sink comp="1111" pin=1"/></net>

<net id="1117"><net_src comp="1096" pin="3"/><net_sink comp="1111" pin=2"/></net>

<net id="1126"><net_src comp="1118" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1132"><net_src comp="142" pin="0"/><net_sink comp="1127" pin=1"/></net>

<net id="1133"><net_src comp="144" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1138"><net_src comp="1122" pin="2"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="1134" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1145"><net_src comp="1127" pin="3"/><net_sink comp="1139" pin=1"/></net>

<net id="1146"><net_src comp="1111" pin="3"/><net_sink comp="1139" pin=2"/></net>

<net id="1152"><net_src comp="146" pin="0"/><net_sink comp="1147" pin=1"/></net>

<net id="1153"><net_src comp="148" pin="0"/><net_sink comp="1147" pin=2"/></net>

<net id="1159"><net_src comp="1147" pin="3"/><net_sink comp="1154" pin=1"/></net>

<net id="1160"><net_src comp="1139" pin="3"/><net_sink comp="1154" pin=2"/></net>

<net id="1164"><net_src comp="1161" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="1168"><net_src comp="164" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1171"><net_src comp="1165" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1172"><net_src comp="1165" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1173"><net_src comp="1165" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="1174"><net_src comp="1165" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1178"><net_src comp="191" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1181"><net_src comp="1175" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1182"><net_src comp="1175" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1183"><net_src comp="1175" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1184"><net_src comp="1175" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1185"><net_src comp="1175" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1186"><net_src comp="1175" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1187"><net_src comp="1175" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1188"><net_src comp="1175" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1189"><net_src comp="1175" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1190"><net_src comp="1175" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1191"><net_src comp="1175" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1192"><net_src comp="1175" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1193"><net_src comp="1175" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1194"><net_src comp="1175" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1195"><net_src comp="1175" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1196"><net_src comp="1175" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1197"><net_src comp="1175" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1198"><net_src comp="1175" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1199"><net_src comp="1175" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1200"><net_src comp="1175" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1201"><net_src comp="1175" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1202"><net_src comp="1175" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1203"><net_src comp="1175" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1204"><net_src comp="1175" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1205"><net_src comp="1175" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1206"><net_src comp="1175" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1207"><net_src comp="1175" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1208"><net_src comp="1175" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1209"><net_src comp="1175" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1213"><net_src comp="420" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1216"><net_src comp="1210" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1217"><net_src comp="1210" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1218"><net_src comp="1210" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1219"><net_src comp="1210" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1220"><net_src comp="1210" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1221"><net_src comp="1210" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1222"><net_src comp="1210" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1223"><net_src comp="1210" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1224"><net_src comp="1210" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1228"><net_src comp="455" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1230"><net_src comp="1225" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="1231"><net_src comp="1225" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1232"><net_src comp="1225" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1233"><net_src comp="1225" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="1234"><net_src comp="1225" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1235"><net_src comp="1225" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1236"><net_src comp="1225" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1237"><net_src comp="1225" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1238"><net_src comp="1225" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1239"><net_src comp="1225" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1240"><net_src comp="1225" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1241"><net_src comp="1225" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1242"><net_src comp="1225" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1243"><net_src comp="1225" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1244"><net_src comp="1225" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1245"><net_src comp="1225" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1246"><net_src comp="1225" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1247"><net_src comp="1225" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1248"><net_src comp="1225" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1249"><net_src comp="1225" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1250"><net_src comp="1225" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1251"><net_src comp="1225" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1252"><net_src comp="1225" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1253"><net_src comp="1225" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1254"><net_src comp="1225" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1255"><net_src comp="1225" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1256"><net_src comp="1225" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1257"><net_src comp="1225" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1261"><net_src comp="479" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1266"><net_src comp="485" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1271"><net_src comp="512" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1276"><net_src comp="518" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1281"><net_src comp="550" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1286"><net_src comp="556" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1291"><net_src comp="583" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1296"><net_src comp="589" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1301"><net_src comp="621" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1306"><net_src comp="627" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1311"><net_src comp="654" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1316"><net_src comp="660" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1321"><net_src comp="682" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1326"><net_src comp="688" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1331"><net_src comp="773" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="875" pin=2"/></net>

<net id="1336"><net_src comp="261" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1341"><net_src comp="266" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1346"><net_src comp="786" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1352"><net_src comp="281" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1357"><net_src comp="286" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1362"><net_src comp="797" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1368"><net_src comp="301" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1373"><net_src comp="306" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1378"><net_src comp="813" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1380"><net_src comp="1375" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1384"><net_src comp="316" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1389"><net_src comp="321" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1394"><net_src comp="824" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1396"><net_src comp="1391" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1400"><net_src comp="336" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1405"><net_src comp="341" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1410"><net_src comp="835" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1412"><net_src comp="1407" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1416"><net_src comp="356" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1421"><net_src comp="361" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1426"><net_src comp="851" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1428"><net_src comp="1423" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1432"><net_src comp="371" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="1118" pin=1"/></net>

<net id="1437"><net_src comp="376" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1442"><net_src comp="862" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1444"><net_src comp="1439" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1448"><net_src comp="1040" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="1068" pin=2"/></net>

<net id="1453"><net_src comp="1154" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1458"><net_src comp="177" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="184" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_ti_out | {22 }
 - Input state : 
	Port: krnl_lut_tanh38 : p_read | {1 }
	Port: krnl_lut_tanh38 : tanh_lut | {21 22 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		tmp : 1
		trunc_ln130 : 1
		icmp_ln130 : 2
		icmp_ln130_1 : 2
		or_ln130 : 3
		tmp_2 : 1
		trunc_ln130_1 : 1
		icmp_ln130_2 : 2
		icmp_ln130_3 : 2
		or_ln130_1 : 3
		and_ln217_1 : 3
		and_ln217_2 : 3
		and_ln217 : 3
		and_ln220 : 3
		or_ln220 : 3
	State 5
	State 6
		and_ln205_1 : 1
		and_ln205_2 : 1
		and_ln205 : 1
		and_ln208_1 : 1
		and_ln208 : 1
		or_ln208 : 1
	State 7
	State 8
		and_ln187_1 : 1
		and_ln187_2 : 1
		and_ln187 : 1
		and_ln190_1 : 1
		and_ln190_2 : 1
		and_ln190 : 1
		or_ln190 : 1
	State 9
	State 10
		and_ln175_1 : 1
		and_ln175_2 : 1
		and_ln175 : 1
		and_ln178_1 : 1
		and_ln178 : 1
		or_ln178 : 1
	State 11
	State 12
		and_ln157_1 : 1
		and_ln157_2 : 1
		and_ln157 : 1
		and_ln160_1 : 1
		and_ln160_2 : 1
		and_ln160 : 1
		or_ln160 : 1
	State 13
	State 14
		and_ln145_1 : 1
		and_ln145_2 : 1
		and_ln145 : 1
		and_ln148_1 : 1
		and_ln148 : 1
		or_ln148 : 1
	State 15
	State 16
		and_ln133_1 : 1
		and_ln133 : 1
		and_ln136_1 : 1
		and_ln136 : 1
		or_ln136 : 1
	State 17
	State 18
		and_ln130 : 1
		and_ln130_1 : 1
		lut_i : 1
		zext_ln120 : 1
		lut_i_1 : 2
		zext_ln120_1 : 3
		and_ln139_1 : 1
		and_ln139 : 1
		and_ln142_1 : 1
		and_ln142_2 : 1
		and_ln142 : 1
		select_ln142 : 1
		or_ln142 : 1
		lut_i_2 : 4
		and_ln154_1 : 1
		and_ln154 : 1
		and_ln166_1 : 1
		and_ln166 : 1
		and_ln172_1 : 1
		and_ln172_2 : 1
		and_ln172 : 1
		and_ln184_1 : 1
		and_ln184 : 1
		and_ln196_1 : 1
		and_ln196 : 1
		and_ln202_1 : 1
		and_ln202_2 : 1
		and_ln202 : 1
		and_ln214_1 : 1
		and_ln214 : 1
	State 19
		lut_i_3 : 1
		zext_ln120_2 : 2
		lut_i_5 : 1
		lut_i_6 : 2
		lut_i_7 : 3
		zext_ln120_3 : 4
		lut_i_8 : 5
		lut_i_9 : 6
		lut_i_10 : 7
	State 20
		lut_i_12 : 1
		lut_i_13 : 2
		lut_i_14 : 3
		lut_i_15 : 4
	State 21
		tanh_lut_addr : 1
		tanh_lut_load : 2
	State 22
		write_ln223 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    select_ln136_fu_714   |    0    |    2    |
|          |      lut_i_1_fu_721      |    0    |    2    |
|          |    select_ln142_fu_759   |    0    |    3    |
|          |      lut_i_2_fu_773      |    0    |    3    |
|          |    select_ln148_fu_868   |    0    |    2    |
|          |      lut_i_3_fu_875      |    0    |    3    |
|          |    select_ln154_fu_894   |    0    |    4    |
|          |      lut_i_4_fu_906      |    0    |    4    |
|          |    select_ln160_fu_914   |    0    |    4    |
|          |      lut_i_5_fu_921      |    0    |    4    |
|          |    select_ln166_fu_937   |    0    |    3    |
|          |      lut_i_6_fu_949      |    0    |    4    |
|          |    select_ln172_fu_966   |    0    |    2    |
|          |      lut_i_7_fu_978      |    0    |    4    |
|  select  |    select_ln178_fu_990   |    0    |    5    |
|          |      lut_i_8_fu_997      |    0    |    5    |
|          |   select_ln184_fu_1013   |    0    |    5    |
|          |      lut_i_9_fu_1025     |    0    |    5    |
|          |   select_ln190_fu_1033   |    0    |    5    |
|          |     lut_i_10_fu_1040     |    0    |    5    |
|          |   select_ln196_fu_1056   |    0    |    5    |
|          |     lut_i_11_fu_1068     |    0    |    5    |
|          |   select_ln202_fu_1084   |    0    |    4    |
|          |     lut_i_12_fu_1096     |    0    |    5    |
|          |   select_ln208_fu_1104   |    0    |    4    |
|          |     lut_i_13_fu_1111     |    0    |    5    |
|          |   select_ln214_fu_1127   |    0    |    3    |
|          |     lut_i_14_fu_1139     |    0    |    5    |
|          |   select_ln220_fu_1147   |    0    |    2    |
|          |     lut_i_15_fu_1154     |    0    |    5    |
|----------|--------------------------|---------|---------|
|          |    and_ln217_1_fu_461    |    0    |    1    |
|          |    and_ln217_2_fu_467    |    0    |    1    |
|          |     and_ln217_fu_473     |    0    |    1    |
|          |     and_ln220_fu_479     |    0    |    1    |
|          |    and_ln205_1_fu_491    |    0    |    1    |
|          |    and_ln205_2_fu_496    |    0    |    1    |
|          |     and_ln205_fu_501     |    0    |    1    |
|          |    and_ln208_1_fu_507    |    0    |    1    |
|          |     and_ln208_fu_512     |    0    |    1    |
|          |    and_ln187_1_fu_524    |    0    |    1    |
|          |    and_ln187_2_fu_529    |    0    |    1    |
|          |     and_ln187_fu_534     |    0    |    1    |
|          |    and_ln190_1_fu_540    |    0    |    1    |
|          |    and_ln190_2_fu_545    |    0    |    1    |
|          |     and_ln190_fu_550     |    0    |    1    |
|          |    and_ln175_1_fu_562    |    0    |    1    |
|          |    and_ln175_2_fu_567    |    0    |    1    |
|          |     and_ln175_fu_572     |    0    |    1    |
|          |    and_ln178_1_fu_578    |    0    |    1    |
|          |     and_ln178_fu_583     |    0    |    1    |
|          |    and_ln157_1_fu_595    |    0    |    1    |
|          |    and_ln157_2_fu_600    |    0    |    1    |
|          |     and_ln157_fu_605     |    0    |    1    |
|          |    and_ln160_1_fu_611    |    0    |    1    |
|          |    and_ln160_2_fu_616    |    0    |    1    |
|          |     and_ln160_fu_621     |    0    |    1    |
|          |    and_ln145_1_fu_633    |    0    |    1    |
|          |    and_ln145_2_fu_638    |    0    |    1    |
|          |     and_ln145_fu_643     |    0    |    1    |
|          |    and_ln148_1_fu_649    |    0    |    1    |
|          |     and_ln148_fu_654     |    0    |    1    |
|          |    and_ln133_1_fu_666    |    0    |    1    |
|          |     and_ln133_fu_671     |    0    |    1    |
|          |    and_ln136_1_fu_677    |    0    |    1    |
|          |     and_ln136_fu_682     |    0    |    1    |
|          |     and_ln130_fu_694     |    0    |    1    |
|    and   |    and_ln130_1_fu_699    |    0    |    1    |
|          |       lut_i_fu_704       |    0    |    1    |
|          |    and_ln139_1_fu_732    |    0    |    1    |
|          |     and_ln139_fu_737     |    0    |    1    |
|          |    and_ln142_1_fu_743    |    0    |    1    |
|          |    and_ln142_2_fu_748    |    0    |    1    |
|          |     and_ln142_fu_753     |    0    |    1    |
|          |    and_ln154_1_fu_781    |    0    |    1    |
|          |     and_ln154_fu_786     |    0    |    1    |
|          |    and_ln166_1_fu_792    |    0    |    1    |
|          |     and_ln166_fu_797     |    0    |    1    |
|          |    and_ln172_1_fu_803    |    0    |    1    |
|          |    and_ln172_2_fu_808    |    0    |    1    |
|          |     and_ln172_fu_813     |    0    |    1    |
|          |    and_ln184_1_fu_819    |    0    |    1    |
|          |     and_ln184_fu_824     |    0    |    1    |
|          |    and_ln196_1_fu_830    |    0    |    1    |
|          |     and_ln196_fu_835     |    0    |    1    |
|          |    and_ln202_1_fu_841    |    0    |    1    |
|          |    and_ln202_2_fu_846    |    0    |    1    |
|          |     and_ln202_fu_851     |    0    |    1    |
|          |    and_ln214_1_fu_857    |    0    |    1    |
|          |     and_ln214_fu_862     |    0    |    1    |
|          |    and_ln151_1_fu_885    |    0    |    1    |
|          |     and_ln151_fu_889     |    0    |    1    |
|          |    and_ln163_1_fu_928    |    0    |    1    |
|          |     and_ln163_fu_932     |    0    |    1    |
|          |    and_ln169_1_fu_957    |    0    |    1    |
|          |     and_ln169_fu_961     |    0    |    1    |
|          |    and_ln181_1_fu_1004   |    0    |    1    |
|          |     and_ln181_fu_1008    |    0    |    1    |
|          |    and_ln193_1_fu_1047   |    0    |    1    |
|          |     and_ln193_fu_1051    |    0    |    1    |
|          |    and_ln199_1_fu_1075   |    0    |    1    |
|          |     and_ln199_fu_1079    |    0    |    1    |
|          |    and_ln211_1_fu_1118   |    0    |    1    |
|          |     and_ln211_fu_1122    |    0    |    1    |
|----------|--------------------------|---------|---------|
|          |     icmp_ln130_fu_408    |    0    |    4    |
|   icmp   |    icmp_ln130_1_fu_414   |    0    |    8    |
|          |    icmp_ln130_2_fu_443   |    0    |    5    |
|          |    icmp_ln130_3_fu_449   |    0    |    18   |
|----------|--------------------------|---------|---------|
|          |      or_ln130_fu_420     |    0    |    1    |
|          |     or_ln130_1_fu_455    |    0    |    1    |
|          |      or_ln220_fu_485     |    0    |    1    |
|          |      or_ln208_fu_518     |    0    |    1    |
|          |      or_ln190_fu_556     |    0    |    1    |
|          |      or_ln178_fu_589     |    0    |    1    |
|          |      or_ln160_fu_627     |    0    |    1    |
|          |      or_ln148_fu_660     |    0    |    1    |
|    or    |      or_ln136_fu_688     |    0    |    1    |
|          |      or_ln142_fu_767     |    0    |    1    |
|          |      or_ln154_fu_901     |    0    |    1    |
|          |      or_ln166_fu_944     |    0    |    1    |
|          |      or_ln172_fu_973     |    0    |    1    |
|          |     or_ln184_fu_1020     |    0    |    1    |
|          |     or_ln196_fu_1063     |    0    |    1    |
|          |     or_ln202_fu_1091     |    0    |    1    |
|          |     or_ln214_fu_1134     |    0    |    1    |
|----------|--------------------------|---------|---------|
|   read   |   p_read_1_read_fu_164   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln223_write_fu_170 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   fpext  |        grp_fu_191        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        grp_fu_195        |    0    |    0    |
|   fcmp   |        grp_fu_200        |    0    |    0    |
|          |        grp_fu_214        |    0    |    0    |
|          |        grp_fu_219        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        grp_fu_224        |    0    |    0    |
|          |        grp_fu_230        |    0    |    0    |
|          |        grp_fu_235        |    0    |    0    |
|          |        grp_fu_253        |    0    |    0    |
|          |        grp_fu_261        |    0    |    0    |
|          |        grp_fu_266        |    0    |    0    |
|          |        grp_fu_271        |    0    |    0    |
|          |        grp_fu_276        |    0    |    0    |
|          |        grp_fu_281        |    0    |    0    |
|          |        grp_fu_286        |    0    |    0    |
|          |        grp_fu_291        |    0    |    0    |
|          |        grp_fu_296        |    0    |    0    |
|          |        grp_fu_301        |    0    |    0    |
|          |        grp_fu_306        |    0    |    0    |
|   dcmp   |        grp_fu_311        |    0    |    0    |
|          |        grp_fu_316        |    0    |    0    |
|          |        grp_fu_321        |    0    |    0    |
|          |        grp_fu_326        |    0    |    0    |
|          |        grp_fu_331        |    0    |    0    |
|          |        grp_fu_336        |    0    |    0    |
|          |        grp_fu_341        |    0    |    0    |
|          |        grp_fu_346        |    0    |    0    |
|          |        grp_fu_351        |    0    |    0    |
|          |        grp_fu_356        |    0    |    0    |
|          |        grp_fu_361        |    0    |    0    |
|          |        grp_fu_366        |    0    |    0    |
|          |        grp_fu_371        |    0    |    0    |
|          |        grp_fu_376        |    0    |    0    |
|          |        grp_fu_381        |    0    |    0    |
|          |        grp_fu_386        |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|        tmp_fu_394        |    0    |    0    |
|          |       tmp_2_fu_429       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln130_fu_404    |    0    |    0    |
|          |   trunc_ln130_1_fu_439   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln120_fu_710    |    0    |    0    |
|          |    zext_ln120_1_fu_728   |    0    |    0    |
|   zext   |    zext_ln120_2_fu_881   |    0    |    0    |
|          |    zext_ln120_3_fu_986   |    0    |    0    |
|          |   zext_ln120_4_fu_1161   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   242   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  and_ln136_reg_1318  |    1   |
|  and_ln148_reg_1308  |    1   |
|  and_ln154_reg_1343  |    1   |
|  and_ln160_reg_1298  |    1   |
|  and_ln166_reg_1359  |    1   |
|  and_ln172_reg_1375  |    1   |
|  and_ln178_reg_1288  |    1   |
|  and_ln184_reg_1391  |    1   |
|  and_ln190_reg_1278  |    1   |
|  and_ln196_reg_1407  |    1   |
|  and_ln202_reg_1423  |    1   |
|  and_ln208_reg_1268  |    1   |
|  and_ln214_reg_1439  |    1   |
|  and_ln220_reg_1258  |    1   |
|  conv1_i_i_reg_1175  |   64   |
|   lut_i_10_reg_1445  |    5   |
|   lut_i_15_reg_1450  |    5   |
|   lut_i_2_reg_1328   |    3   |
|  or_ln130_1_reg_1225 |    1   |
|   or_ln130_reg_1210  |    1   |
|   or_ln136_reg_1323  |    1   |
|   or_ln148_reg_1313  |    1   |
|   or_ln160_reg_1303  |    1   |
|   or_ln178_reg_1293  |    1   |
|   or_ln190_reg_1283  |    1   |
|   or_ln208_reg_1273  |    1   |
|   or_ln220_reg_1263  |    1   |
|   p_read_1_reg_1165  |   32   |
|tanh_lut_addr_reg_1455|    5   |
|    tmp_15_reg_1333   |    1   |
|    tmp_16_reg_1338   |    1   |
|    tmp_23_reg_1349   |    1   |
|    tmp_24_reg_1354   |    1   |
|    tmp_27_reg_1365   |    1   |
|    tmp_28_reg_1370   |    1   |
|    tmp_35_reg_1381   |    1   |
|    tmp_36_reg_1386   |    1   |
|    tmp_43_reg_1397   |    1   |
|    tmp_44_reg_1402   |    1   |
|    tmp_47_reg_1413   |    1   |
|    tmp_48_reg_1418   |    1   |
|    tmp_55_reg_1429   |    1   |
|    tmp_56_reg_1434   |    1   |
+----------------------+--------+
|         Total        |   151  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_184 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_191    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_195    |  p1  |   7  |  32  |   224  ||    13   |
|     grp_fu_200    |  p1  |   4  |  32  |   128  ||    9    |
|     grp_fu_224    |  p1  |   7  |  64  |   448  ||    13   |
|     grp_fu_230    |  p1  |   7  |  64  |   448  ||    13   |
|     grp_fu_235    |  p1  |   5  |  64  |   320  ||    9    |
|     grp_fu_253    |  p1  |   2  |  64  |   128  |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1770  || 10.9254 ||    75   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   242  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   75   |
|  Register |    -   |   151  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   151  |   317  |
+-----------+--------+--------+--------+
