\hypertarget{structPwm}{}\section{Pwm Struct Reference}
\label{structPwm}\index{Pwm@{Pwm}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structPwm_af44b7c080ed575114213168f370af1fe}\label{structPwm_af44b7c080ed575114213168f370af1fe}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_af44b7c080ed575114213168f370af1fe}{P\+W\+M\+\_\+\+C\+LK}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x00) P\+WM Clock Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_af98a5a75cda31546c3f10d98e40b1df2}\label{structPwm_af98a5a75cda31546c3f10d98e40b1df2}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_af98a5a75cda31546c3f10d98e40b1df2}{P\+W\+M\+\_\+\+E\+NA}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x04) P\+WM Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_aa5fa0570cb3649d0b6e68e13ea72858a}\label{structPwm_aa5fa0570cb3649d0b6e68e13ea72858a}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_aa5fa0570cb3649d0b6e68e13ea72858a}{P\+W\+M\+\_\+\+D\+IS}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x08) P\+WM Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a698461997ab5f9b9b0a768cd6f35727a}\label{structPwm_a698461997ab5f9b9b0a768cd6f35727a}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a698461997ab5f9b9b0a768cd6f35727a}{P\+W\+M\+\_\+\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x0C) P\+WM Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a9f7dadba0c48b75b8ae3009d4eed86b2}\label{structPwm_a9f7dadba0c48b75b8ae3009d4eed86b2}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a9f7dadba0c48b75b8ae3009d4eed86b2}{P\+W\+M\+\_\+\+I\+E\+R1}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x10) P\+WM Interrupt Enable Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_ad62fa8b62132f43ecad377a1a2b4e9e3}\label{structPwm_ad62fa8b62132f43ecad377a1a2b4e9e3}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_ad62fa8b62132f43ecad377a1a2b4e9e3}{P\+W\+M\+\_\+\+I\+D\+R1}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x14) P\+WM Interrupt Disable Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a2c3b2b816a7371aa969783b0581a07f1}\label{structPwm_a2c3b2b816a7371aa969783b0581a07f1}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a2c3b2b816a7371aa969783b0581a07f1}{P\+W\+M\+\_\+\+I\+M\+R1}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x18) P\+WM Interrupt Mask Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_ad51a82155083c0a472e38ec35ead027b}\label{structPwm_ad51a82155083c0a472e38ec35ead027b}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPwm_ad51a82155083c0a472e38ec35ead027b}{P\+W\+M\+\_\+\+I\+S\+R1}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x1C) P\+WM Interrupt Status Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a4af7499a8a8c38dc36a90f07838c235c}\label{structPwm_a4af7499a8a8c38dc36a90f07838c235c}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a4af7499a8a8c38dc36a90f07838c235c}{P\+W\+M\+\_\+\+S\+CM}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x20) P\+WM Sync Channels Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_aad190db63b9c3c51d3a40856f3925aeb}\label{structPwm_aad190db63b9c3c51d3a40856f3925aeb}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_aad190db63b9c3c51d3a40856f3925aeb}{P\+W\+M\+\_\+\+D\+M\+AR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x24) P\+WM D\+MA Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a531917d3f450f7ad0d55e8a2106906fe}\label{structPwm_a531917d3f450f7ad0d55e8a2106906fe}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a531917d3f450f7ad0d55e8a2106906fe}{P\+W\+M\+\_\+\+S\+C\+UC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x28) P\+WM Sync Channels Update Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_af45588bc983b3bd8b68feae558217f4f}\label{structPwm_af45588bc983b3bd8b68feae558217f4f}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_af45588bc983b3bd8b68feae558217f4f}{P\+W\+M\+\_\+\+S\+C\+UP}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x2C) P\+WM Sync Channels Update Period Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a7f5c3823fd1fd2427eefee31fd075e8e}\label{structPwm_a7f5c3823fd1fd2427eefee31fd075e8e}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a7f5c3823fd1fd2427eefee31fd075e8e}{P\+W\+M\+\_\+\+S\+C\+U\+P\+U\+PD}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x30) P\+WM Sync Channels Update Period Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_aa42f42c91e02a16ceae07e1ffd29b006}\label{structPwm_aa42f42c91e02a16ceae07e1ffd29b006}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_aa42f42c91e02a16ceae07e1ffd29b006}{P\+W\+M\+\_\+\+I\+E\+R2}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x34) P\+WM Interrupt Enable Register 2 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a64e5d011d5618d2a047b9e70dafe8a2a}\label{structPwm_a64e5d011d5618d2a047b9e70dafe8a2a}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a64e5d011d5618d2a047b9e70dafe8a2a}{P\+W\+M\+\_\+\+I\+D\+R2}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x38) P\+WM Interrupt Disable Register 2 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a385a537ddc9c6c395d83d95c1a06ef19}\label{structPwm_a385a537ddc9c6c395d83d95c1a06ef19}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a385a537ddc9c6c395d83d95c1a06ef19}{P\+W\+M\+\_\+\+I\+M\+R2}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x3C) P\+WM Interrupt Mask Register 2 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a815d3fa2563b0e4d6e9d0da560689263}\label{structPwm_a815d3fa2563b0e4d6e9d0da560689263}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a815d3fa2563b0e4d6e9d0da560689263}{P\+W\+M\+\_\+\+I\+S\+R2}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x40) P\+WM Interrupt Status Register 2 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_ab49467577b36a316a1785624f658b983}\label{structPwm_ab49467577b36a316a1785624f658b983}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_ab49467577b36a316a1785624f658b983}{P\+W\+M\+\_\+\+O\+OV}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x44) P\+WM Output Override Value Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_ae849226c0b45aa1e7a4b6353970f7cc0}\label{structPwm_ae849226c0b45aa1e7a4b6353970f7cc0}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_ae849226c0b45aa1e7a4b6353970f7cc0}{P\+W\+M\+\_\+\+OS}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x48) P\+WM Output Selection Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_aaaeaaa05fb609641fb915fadcc3dc440}\label{structPwm_aaaeaaa05fb609641fb915fadcc3dc440}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_aaaeaaa05fb609641fb915fadcc3dc440}{P\+W\+M\+\_\+\+O\+SS}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x4C) P\+WM Output Selection Set Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_afe7ebaa1b564156e7c974cc8743bf6b0}\label{structPwm_afe7ebaa1b564156e7c974cc8743bf6b0}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_afe7ebaa1b564156e7c974cc8743bf6b0}{P\+W\+M\+\_\+\+O\+SC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x50) P\+WM Output Selection Clear Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a7aa925947ae2f13035028966882c7887}\label{structPwm_a7aa925947ae2f13035028966882c7887}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a7aa925947ae2f13035028966882c7887}{P\+W\+M\+\_\+\+O\+S\+S\+U\+PD}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x54) P\+WM Output Selection Set Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a43a2bcdf60ea492aa45213f1e86df095}\label{structPwm_a43a2bcdf60ea492aa45213f1e86df095}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a43a2bcdf60ea492aa45213f1e86df095}{P\+W\+M\+\_\+\+O\+S\+C\+U\+PD}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x58) P\+WM Output Selection Clear Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a00025ddbc45edc6db0c57987237d2851}\label{structPwm_a00025ddbc45edc6db0c57987237d2851}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a00025ddbc45edc6db0c57987237d2851}{P\+W\+M\+\_\+\+F\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x5C) P\+WM Fault Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a4f928b7c529e928cd4ff9607f79cd5fd}\label{structPwm_a4f928b7c529e928cd4ff9607f79cd5fd}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a4f928b7c529e928cd4ff9607f79cd5fd}{P\+W\+M\+\_\+\+F\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x60) P\+WM Fault Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_acbca535e1afb2eea771be902a805d603}\label{structPwm_acbca535e1afb2eea771be902a805d603}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_acbca535e1afb2eea771be902a805d603}{P\+W\+M\+\_\+\+F\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x64) P\+WM Fault Clear Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a4ed48cde0dfe14386ba64aeedcfe7b1b}\label{structPwm_a4ed48cde0dfe14386ba64aeedcfe7b1b}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a4ed48cde0dfe14386ba64aeedcfe7b1b}{P\+W\+M\+\_\+\+F\+P\+V1}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x68) P\+WM Fault Protection Value Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a89a77674da2327301735f8890839b60f}\label{structPwm_a89a77674da2327301735f8890839b60f}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a89a77674da2327301735f8890839b60f}{P\+W\+M\+\_\+\+F\+PE}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x6C) P\+WM Fault Protection Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_aa3b00e2354f768d5aaed42bcecd668b3}\label{structPwm_aa3b00e2354f768d5aaed42bcecd668b3}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}3\mbox{]}
\item 
\mbox{\Hypertarget{structPwm_acd8cc40caf90f10d23ba33008e2b4872}\label{structPwm_acd8cc40caf90f10d23ba33008e2b4872}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_acd8cc40caf90f10d23ba33008e2b4872}{P\+W\+M\+\_\+\+E\+L\+MR}} \mbox{[}2\mbox{]}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x7C) P\+WM Event Line 0 Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_af139c633f6769f7c5bcb4a729ab79fb3}\label{structPwm_af139c633f6769f7c5bcb4a729ab79fb3}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved2} \mbox{[}7\mbox{]}
\item 
\mbox{\Hypertarget{structPwm_a7999c9cc2034e2cd8082c307bc02e070}\label{structPwm_a7999c9cc2034e2cd8082c307bc02e070}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a7999c9cc2034e2cd8082c307bc02e070}{P\+W\+M\+\_\+\+S\+S\+PR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x\+A0) P\+WM Spread Spectrum Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a9eaa5140cd0ab84ba47f03090834f23c}\label{structPwm_a9eaa5140cd0ab84ba47f03090834f23c}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a9eaa5140cd0ab84ba47f03090834f23c}{P\+W\+M\+\_\+\+S\+S\+P\+UP}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x\+A4) P\+WM Spread Spectrum Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_ae8d93426dbdd33bc72ced1ca1ebd72d4}\label{structPwm_ae8d93426dbdd33bc72ced1ca1ebd72d4}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved3} \mbox{[}2\mbox{]}
\item 
\mbox{\Hypertarget{structPwm_adc82466754e7003ffc6f0017aaef1b41}\label{structPwm_adc82466754e7003ffc6f0017aaef1b41}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_adc82466754e7003ffc6f0017aaef1b41}{P\+W\+M\+\_\+\+S\+M\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x\+B0) P\+WM Stepper Motor Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a1877338cb13e50f642858bb899733975}\label{structPwm_a1877338cb13e50f642858bb899733975}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved4} \mbox{[}3\mbox{]}
\item 
\mbox{\Hypertarget{structPwm_a1b068d9100376c38d9ea70c401a94f6b}\label{structPwm_a1b068d9100376c38d9ea70c401a94f6b}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a1b068d9100376c38d9ea70c401a94f6b}{P\+W\+M\+\_\+\+F\+P\+V2}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x\+C0) P\+WM Fault Protection Value 2 Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_ae2a601b4211659261603f0b3556d6e0e}\label{structPwm_ae2a601b4211659261603f0b3556d6e0e}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved5} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{structPwm_a442b89c8b56e3742c6a060979443c6c6}\label{structPwm_a442b89c8b56e3742c6a060979443c6c6}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a442b89c8b56e3742c6a060979443c6c6}{P\+W\+M\+\_\+\+W\+P\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x\+E4) P\+WM Write Protection Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_ab7152d66306ca3dd7a8847787c220efa}\label{structPwm_ab7152d66306ca3dd7a8847787c220efa}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPwm_ab7152d66306ca3dd7a8847787c220efa}{P\+W\+M\+\_\+\+W\+P\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x\+E8) P\+WM Write Protection Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a5876905d1ee0bb06e373eeb3fb9bf34c}\label{structPwm_a5876905d1ee0bb06e373eeb3fb9bf34c}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved6} \mbox{[}17\mbox{]}
\item 
\mbox{\Hypertarget{structPwm_a5570287157f5084b4d13cfaf3f26edaa}\label{structPwm_a5570287157f5084b4d13cfaf3f26edaa}} 
\mbox{\hyperlink{structPwmCmp}{Pwm\+Cmp}} \mbox{\hyperlink{structPwm_a5570287157f5084b4d13cfaf3f26edaa}{P\+W\+M\+\_\+\+C\+MP}} \mbox{[}\mbox{\hyperlink{group__SAMV71__PWM_gace381626974919cd4b1106113a792dd5}{P\+W\+M\+C\+M\+P\+\_\+\+N\+U\+M\+B\+ER}}\mbox{]}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x130) 0 .. 7 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a39a7fd704476ca5019509faf487cb0d3}\label{structPwm_a39a7fd704476ca5019509faf487cb0d3}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved7} \mbox{[}20\mbox{]}
\item 
\mbox{\Hypertarget{structPwm_afb3c758a801d888de5d24e8b4ccf12cc}\label{structPwm_afb3c758a801d888de5d24e8b4ccf12cc}} 
\mbox{\hyperlink{structPwmCh__num}{Pwm\+Ch\+\_\+num}} \mbox{\hyperlink{structPwm_afb3c758a801d888de5d24e8b4ccf12cc}{P\+W\+M\+\_\+\+C\+H\+\_\+\+N\+UM}} \mbox{[}\mbox{\hyperlink{group__SAMS70__PWM_gaac490ccca2dabf7952b692754e13ef7a}{P\+W\+M\+C\+H\+\_\+\+N\+U\+M\+\_\+\+N\+U\+M\+B\+ER}}\mbox{]}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x200) ch\+\_\+num = 0 .. 3 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_ac74bd2cd158e9c486844e9fff3a406ad}\label{structPwm_ac74bd2cd158e9c486844e9fff3a406ad}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved8} \mbox{[}96\mbox{]}
\item 
\mbox{\Hypertarget{structPwm_a953079455e6417e6a2fd560524363563}\label{structPwm_a953079455e6417e6a2fd560524363563}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a953079455e6417e6a2fd560524363563}{P\+W\+M\+\_\+\+C\+M\+U\+P\+D0}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x400) P\+WM Channel Mode Update Register (ch\+\_\+num = 0) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_af1b0760ab0ec60f31f5f0eeb490ccfb4}\label{structPwm_af1b0760ab0ec60f31f5f0eeb490ccfb4}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved9} \mbox{[}7\mbox{]}
\item 
\mbox{\Hypertarget{structPwm_a4988962d16500530519049802c5daf34}\label{structPwm_a4988962d16500530519049802c5daf34}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a4988962d16500530519049802c5daf34}{P\+W\+M\+\_\+\+C\+M\+U\+P\+D1}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x420) P\+WM Channel Mode Update Register (ch\+\_\+num = 1) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a3dbddd165d3262114572d5ebb877e4c6}\label{structPwm_a3dbddd165d3262114572d5ebb877e4c6}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved10} \mbox{[}2\mbox{]}
\item 
\mbox{\Hypertarget{structPwm_aa79825783f70ac69e200029c7858b309}\label{structPwm_aa79825783f70ac69e200029c7858b309}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_aa79825783f70ac69e200029c7858b309}{P\+W\+M\+\_\+\+E\+T\+R\+G1}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x42C) P\+WM External Trigger Register (trg\+\_\+num = 1) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a6daf0d3cf7806f04cf6fdfdf1068b79e}\label{structPwm_a6daf0d3cf7806f04cf6fdfdf1068b79e}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a6daf0d3cf7806f04cf6fdfdf1068b79e}{P\+W\+M\+\_\+\+L\+E\+B\+R1}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x430) P\+WM Leading-\/\+Edge Blanking Register (trg\+\_\+num = 1) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a3388eb86191d53a04071ec30ffe16faf}\label{structPwm_a3388eb86191d53a04071ec30ffe16faf}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved11} \mbox{[}3\mbox{]}
\item 
\mbox{\Hypertarget{structPwm_a44305cae6a0e803334e9a34ad5238555}\label{structPwm_a44305cae6a0e803334e9a34ad5238555}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a44305cae6a0e803334e9a34ad5238555}{P\+W\+M\+\_\+\+C\+M\+U\+P\+D2}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x440) P\+WM Channel Mode Update Register (ch\+\_\+num = 2) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_ab764ec36d04c0ebb08a86054274b9c20}\label{structPwm_ab764ec36d04c0ebb08a86054274b9c20}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved12} \mbox{[}2\mbox{]}
\item 
\mbox{\Hypertarget{structPwm_a5099c5bd5bee102dbd4a1f883bc58dd8}\label{structPwm_a5099c5bd5bee102dbd4a1f883bc58dd8}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a5099c5bd5bee102dbd4a1f883bc58dd8}{P\+W\+M\+\_\+\+E\+T\+R\+G2}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x44C) P\+WM External Trigger Register (trg\+\_\+num = 2) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a659974ffb8eeb2512077e7e464866af3}\label{structPwm_a659974ffb8eeb2512077e7e464866af3}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a659974ffb8eeb2512077e7e464866af3}{P\+W\+M\+\_\+\+L\+E\+B\+R2}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x450) P\+WM Leading-\/\+Edge Blanking Register (trg\+\_\+num = 2) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a0c356cce300c3750711850ad8a6bf041}\label{structPwm_a0c356cce300c3750711850ad8a6bf041}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved13} \mbox{[}3\mbox{]}
\item 
\mbox{\Hypertarget{structPwm_a90782f05debeb04617fbf7f0c38ed6ba}\label{structPwm_a90782f05debeb04617fbf7f0c38ed6ba}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a90782f05debeb04617fbf7f0c38ed6ba}{P\+W\+M\+\_\+\+C\+M\+U\+P\+D3}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x460) P\+WM Channel Mode Update Register (ch\+\_\+num = 3) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a1fc1f26f77e1e97a23a016ca37f52ae4}\label{structPwm_a1fc1f26f77e1e97a23a016ca37f52ae4}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a1fc1f26f77e1e97a23a016ca37f52ae4}{P\+W\+M\+\_\+\+C\+M\+P\+V0}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x130) P\+WM Comparison 0 Value Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a9f5ce2f411f4a54b3deb7638e65c3ade}\label{structPwm_a9f5ce2f411f4a54b3deb7638e65c3ade}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a9f5ce2f411f4a54b3deb7638e65c3ade}{P\+W\+M\+\_\+\+C\+M\+P\+V\+U\+P\+D0}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x134) P\+WM Comparison 0 Value Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a71825aef4114b4cbe43830703fc1214e}\label{structPwm_a71825aef4114b4cbe43830703fc1214e}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a71825aef4114b4cbe43830703fc1214e}{P\+W\+M\+\_\+\+C\+M\+P\+M0}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x138) P\+WM Comparison 0 Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a33c05f01bf39705b236837cb4c755b10}\label{structPwm_a33c05f01bf39705b236837cb4c755b10}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a33c05f01bf39705b236837cb4c755b10}{P\+W\+M\+\_\+\+C\+M\+P\+M\+U\+P\+D0}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x13C) P\+WM Comparison 0 Mode Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a275ae0a19a7738b381b256bf74965d00}\label{structPwm_a275ae0a19a7738b381b256bf74965d00}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a275ae0a19a7738b381b256bf74965d00}{P\+W\+M\+\_\+\+C\+M\+P\+V1}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x140) P\+WM Comparison 1 Value Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a7a22a51b88cd7c08a7a4ec358f15935d}\label{structPwm_a7a22a51b88cd7c08a7a4ec358f15935d}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a7a22a51b88cd7c08a7a4ec358f15935d}{P\+W\+M\+\_\+\+C\+M\+P\+V\+U\+P\+D1}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x144) P\+WM Comparison 1 Value Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a4d3202730a4f6d538c86c48890a3f090}\label{structPwm_a4d3202730a4f6d538c86c48890a3f090}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a4d3202730a4f6d538c86c48890a3f090}{P\+W\+M\+\_\+\+C\+M\+P\+M1}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x148) P\+WM Comparison 1 Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a09a9b9c76b079762bb4f31d5cc2d21ac}\label{structPwm_a09a9b9c76b079762bb4f31d5cc2d21ac}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a09a9b9c76b079762bb4f31d5cc2d21ac}{P\+W\+M\+\_\+\+C\+M\+P\+M\+U\+P\+D1}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x14C) P\+WM Comparison 1 Mode Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a62c796eee6ffeddfe9db1116f1f8628c}\label{structPwm_a62c796eee6ffeddfe9db1116f1f8628c}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a62c796eee6ffeddfe9db1116f1f8628c}{P\+W\+M\+\_\+\+C\+M\+P\+V2}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x150) P\+WM Comparison 2 Value Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_ae6366058a6fd65aeae1a2bfd9d971c06}\label{structPwm_ae6366058a6fd65aeae1a2bfd9d971c06}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_ae6366058a6fd65aeae1a2bfd9d971c06}{P\+W\+M\+\_\+\+C\+M\+P\+V\+U\+P\+D2}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x154) P\+WM Comparison 2 Value Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_afe3a2e7f7191b802a3854e79027ce4fc}\label{structPwm_afe3a2e7f7191b802a3854e79027ce4fc}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_afe3a2e7f7191b802a3854e79027ce4fc}{P\+W\+M\+\_\+\+C\+M\+P\+M2}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x158) P\+WM Comparison 2 Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_aaaf922282f4f056784aeb442ece99851}\label{structPwm_aaaf922282f4f056784aeb442ece99851}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_aaaf922282f4f056784aeb442ece99851}{P\+W\+M\+\_\+\+C\+M\+P\+M\+U\+P\+D2}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x15C) P\+WM Comparison 2 Mode Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_af460355d7324b67527271d6cca59cd94}\label{structPwm_af460355d7324b67527271d6cca59cd94}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_af460355d7324b67527271d6cca59cd94}{P\+W\+M\+\_\+\+C\+M\+P\+V3}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x160) P\+WM Comparison 3 Value Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a7df0446ba9416fee482a1678d5248275}\label{structPwm_a7df0446ba9416fee482a1678d5248275}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a7df0446ba9416fee482a1678d5248275}{P\+W\+M\+\_\+\+C\+M\+P\+V\+U\+P\+D3}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x164) P\+WM Comparison 3 Value Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a798064b3dc17d2252b2e60e82bc04231}\label{structPwm_a798064b3dc17d2252b2e60e82bc04231}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a798064b3dc17d2252b2e60e82bc04231}{P\+W\+M\+\_\+\+C\+M\+P\+M3}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x168) P\+WM Comparison 3 Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a61d530184678d63a84812ef950ed3f46}\label{structPwm_a61d530184678d63a84812ef950ed3f46}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a61d530184678d63a84812ef950ed3f46}{P\+W\+M\+\_\+\+C\+M\+P\+M\+U\+P\+D3}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x16C) P\+WM Comparison 3 Mode Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a414a2c00bf277e079bd5c9d5dbddda15}\label{structPwm_a414a2c00bf277e079bd5c9d5dbddda15}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a414a2c00bf277e079bd5c9d5dbddda15}{P\+W\+M\+\_\+\+C\+M\+P\+V4}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x170) P\+WM Comparison 4 Value Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a9e259f1becc6dfd7c7696f1438e3e4fb}\label{structPwm_a9e259f1becc6dfd7c7696f1438e3e4fb}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a9e259f1becc6dfd7c7696f1438e3e4fb}{P\+W\+M\+\_\+\+C\+M\+P\+V\+U\+P\+D4}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x174) P\+WM Comparison 4 Value Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_ae10da66bd6d902c4da99670f507302cc}\label{structPwm_ae10da66bd6d902c4da99670f507302cc}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_ae10da66bd6d902c4da99670f507302cc}{P\+W\+M\+\_\+\+C\+M\+P\+M4}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x178) P\+WM Comparison 4 Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a8d3ac8e0ca521e57093b35159a551867}\label{structPwm_a8d3ac8e0ca521e57093b35159a551867}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a8d3ac8e0ca521e57093b35159a551867}{P\+W\+M\+\_\+\+C\+M\+P\+M\+U\+P\+D4}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x17C) P\+WM Comparison 4 Mode Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a98177d560ce0701c72542572a8d0149f}\label{structPwm_a98177d560ce0701c72542572a8d0149f}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a98177d560ce0701c72542572a8d0149f}{P\+W\+M\+\_\+\+C\+M\+P\+V5}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x180) P\+WM Comparison 5 Value Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_afad6367d624b793ef5103edeafd38d43}\label{structPwm_afad6367d624b793ef5103edeafd38d43}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_afad6367d624b793ef5103edeafd38d43}{P\+W\+M\+\_\+\+C\+M\+P\+V\+U\+P\+D5}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x184) P\+WM Comparison 5 Value Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_abf5833cc7229cd2b49a9cd344f94cb20}\label{structPwm_abf5833cc7229cd2b49a9cd344f94cb20}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_abf5833cc7229cd2b49a9cd344f94cb20}{P\+W\+M\+\_\+\+C\+M\+P\+M5}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x188) P\+WM Comparison 5 Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_af8d1005700908f5e8e9bbb5eba95e984}\label{structPwm_af8d1005700908f5e8e9bbb5eba95e984}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_af8d1005700908f5e8e9bbb5eba95e984}{P\+W\+M\+\_\+\+C\+M\+P\+M\+U\+P\+D5}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x18C) P\+WM Comparison 5 Mode Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_ad234b6219682f64d35ed36911637b685}\label{structPwm_ad234b6219682f64d35ed36911637b685}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_ad234b6219682f64d35ed36911637b685}{P\+W\+M\+\_\+\+C\+M\+P\+V6}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x190) P\+WM Comparison 6 Value Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a653ef86e17380a11d23c3882d86ee5e3}\label{structPwm_a653ef86e17380a11d23c3882d86ee5e3}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a653ef86e17380a11d23c3882d86ee5e3}{P\+W\+M\+\_\+\+C\+M\+P\+V\+U\+P\+D6}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x194) P\+WM Comparison 6 Value Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a0020604e8251cb59140ad101b0cc12cd}\label{structPwm_a0020604e8251cb59140ad101b0cc12cd}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a0020604e8251cb59140ad101b0cc12cd}{P\+W\+M\+\_\+\+C\+M\+P\+M6}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x198) P\+WM Comparison 6 Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a6f62386d26d623e2c14736219d974e13}\label{structPwm_a6f62386d26d623e2c14736219d974e13}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a6f62386d26d623e2c14736219d974e13}{P\+W\+M\+\_\+\+C\+M\+P\+M\+U\+P\+D6}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x19C) P\+WM Comparison 6 Mode Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a5e0d56fe48d8eccc3e221b4ac45aeb4b}\label{structPwm_a5e0d56fe48d8eccc3e221b4ac45aeb4b}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a5e0d56fe48d8eccc3e221b4ac45aeb4b}{P\+W\+M\+\_\+\+C\+M\+P\+V7}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x1\+A0) P\+WM Comparison 7 Value Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_aac47dfec146ec3ffc1c8a6fb3426ce9a}\label{structPwm_aac47dfec146ec3ffc1c8a6fb3426ce9a}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_aac47dfec146ec3ffc1c8a6fb3426ce9a}{P\+W\+M\+\_\+\+C\+M\+P\+V\+U\+P\+D7}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x1\+A4) P\+WM Comparison 7 Value Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a218c85fe7eb2597df747e2094d9b1eb3}\label{structPwm_a218c85fe7eb2597df747e2094d9b1eb3}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a218c85fe7eb2597df747e2094d9b1eb3}{P\+W\+M\+\_\+\+C\+M\+P\+M7}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x1\+A8) P\+WM Comparison 7 Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a3a9aaac8fb2adec09d13c71f178a8f1c}\label{structPwm_a3a9aaac8fb2adec09d13c71f178a8f1c}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a3a9aaac8fb2adec09d13c71f178a8f1c}{P\+W\+M\+\_\+\+C\+M\+P\+M\+U\+P\+D7}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x1\+AC) P\+WM Comparison 7 Mode Update Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_a741f910ff2831e2a681790690bd3d4bf}\label{structPwm_a741f910ff2831e2a681790690bd3d4bf}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structPwm_a741f910ff2831e2a681790690bd3d4bf}{P\+W\+M\+\_\+\+V\+E\+R\+S\+I\+ON}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structPwm}{Pwm}} Offset\+: 0x\+FC) Version Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structPwm_af47082703620098927c27bd59f5490d3}\label{structPwm_af47082703620098927c27bd59f5490d3}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved14} \mbox{[}3\mbox{]}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+pwm.\+h\end{DoxyCompactItemize}
