# compile vhdl design source files
vhdl xil_defaultlib  "../../../assignment4.srcs/sources_1/new/task1.vhd"

# Do not sort compile order
nosort
