SerialICE: Starting LUA script
SerialICE: LUA script initialized.
0000.0001    I...    [0000:0000]   SerialICE: Mainboard Lenovo X60 connected.
0000.0001    I...    [0000:0000]   SerialICE: Using script mainboard/lenovo_x60.lua.
0000.0001    I...    [0000:0000]   Resource: [0002] IO [0000-ffff] = IO
0000.0001    I...    [0000:0000]   Resource: [0003] MEM [0000-ffffffff] = MEM
0000.0001    I...    [0000:0000]   Resource: [0004] CPU MSR CPU MSR
0000.0001    I...    [0000:0000]   Resource: [0005] CPUID CPUID
0000.0001    I...    [0000:0000]   Resource: [0006] MEM [e0000-fffff] = ROM_LO
0000.0001    I...    [0000:0000]   Resource: [0007] MEM [ffc00000-ffffffff] = ROM_HI
0000.0001    I...    [0000:0000]   Resource: [0008] MEM [fee00000-fee0ffff] = LAPIC
0000.0001    I...    [0000:0000]   Resource: [0009] MEM [fec00000-fec0ffff] = IOAPIC
0000.0001    I...    [0000:0000]   Resource: [000a] IO [0cf8-0cff] = PCI
0000.0001    I...    [0000:0000]   Resource: [000b] IO [0000-001f] = i8237 A
0000.0001    I...    [0000:0000]   Resource: [000c] IO [0080-009f] = i8237 B
0000.0001    I...    [0000:0000]   Resource: [000d] IO [00c0-00df] = i8237 C
0000.0001    I...    [0000:0000]   Resource: [000e] IO [0020-003f] = i8259 A
0000.0001    I...    [0000:0000]   Resource: [000f] IO [00a0-00bf] = i8259 B
0000.0001    I...    [0000:0000]   Resource: [0010] IO [04d0-04d1] = i8259 C
0000.0001    I...    [0000:0000]   Resource: [0011] IO [0060-0064] = i8042
0000.0001    I...    [0000:0000]   Resource: [0012] IO [0040-0043] = i8254 A
0000.0001    I...    [0000:0000]   Resource: [0013] IO [0050-0053] = i8254 B
0000.0001    I...    [0000:0000]   Resource: [0014] IO [0cf9-0cf9] = Reset
0000.0001    I...    [0000:0000]   Resource: [0015] IO [0070-0077] = NVram
0000.0001    I...    [0000:0000]   Resource: [0016] IO [03c0-03df] = VGA
0000.0001    I...    [0000:0000]   Resource: [0017] IO [0080-0080] = POST
0000.0001    I...    [0000:0000]   Resource: [0018] IO [002e-002f] = PnP
0000.0001    I...    [0000:0000]   Resource: [0019] IO [004e-004f] = PnP
0000.0001    I...    [0000:0000]   Resource: [001a] IO [03f8-03ff] = COM1
0000.0001    I...    [0000:0000]   Resource: [000b] IO [0000-001f] = i8237 A
0000.0001    I...    [0000:0000]   Resource: [000c] IO [0080-009f] = i8237 B
0000.0001    I...    [0000:0000]   Resource: [000d] IO [00c0-00df] = i8237 C
0000.0001    I...    [0000:0000]   Resource: [000e] IO [0020-003f] = i8259 A
0000.0001    I...    [0000:0000]   Resource: [000f] IO [00a0-00bf] = i8259 B
0000.0001    I...    [0000:0000]   Resource: [0010] IO [04d0-04d1] = i8259 C
0000.0001    I...    [0000:0000]   Resource: [0011] IO [0060-0064] = i8042
0000.0001    I...    [0000:0000]   Resource: [0012] IO [0040-0043] = i8254 A
0000.0001    I...    [0000:0000]   Resource: [0013] IO [0050-0053] = i8254 B
0000.0001    I...    [0000:0000]   Resource: [0014] IO [0cf9-0cf9] = Reset
0000.0001    I...    [0000:0000]   Resource: [0015] IO [0070-0077] = NVram
0000.0001    I...    [0000:0000]   Resource: [0016] IO [03c0-03df] = VGA
0000.0001    I...    [0000:0000]   Resource: [0017] IO [0080-0080] = POST
0000.0001    I...    [0000:0000]   Resource: [001b] MEM [fed40000-fed40fff] = ICH7 TPM
0000.0001    I...    [0000:0000]   Resource: [001c] PCI 0:1f.0 [0f0]
0000.0001    I...    [0000:0000]   Resource: [001d] PCI 0:1f.3 [020]
0000.0001    I...    [0000:0000]   Resource: [001e] PCI 0:1f.0 [040]
0000.0001    I...    [0000:0000]   Resource: [001f] PCI 0:1f.0 [048]
0000.0001    I...    [0000:0000]   Resource: [0020] PCI 0:1f.0 [080]
0000.0001    I...    [0000:0000]   Resource: [0021] PCI 0:1f.0 [082]
0000.0001    I...    [0000:0000]   Resource: [0022] PCI 0:1f.0 [084]
0000.0001    I...    [0000:0000]   Resource: [0023] PCI 0:1f.0 [088]
0000.0001    I...    [0000:0000]   Resource: [0024] PCI 0:1f.0 [08c]
0000.0001    I...    [0000:0000]   Resource: [0025] PCI 0:1f.0 [090]
0000.0001    I...    [0000:0000]   Resource: [000a] IO [0cf8-0cff] = PCI
0000.0001    I...    [0000:0000]   Resource: [0008] MEM [fee00000-fee0ffff] = LAPIC
0000.0001    I...    [0000:0000]   Resource: [0009] MEM [fec00000-fec0ffff] = IOAPIC
0000.0001    I...    [0000:0000]   Resource: [0026] CPU MSR Microcode Update
0000.0001    I...    [0000:0000]   Resource: [0027] CPUID Multiprocessor Count
0000.0001    I...    [0000:0000]   Resource: [0028] PCI 0:00.0 [040]
0000.0001    I...    [0000:0000]   Resource: [0029] PCI 0:00.0 [048]
0000.0001    I...    [0000:0000]   Resource: [002a] PCI 0:00.0 [068]
0000.0001    I...    [0000:0000]   Resource: [002b] PCI 0:00.0 [060]
0000.0001    I...    [0000:0000]   Resource: [002c] MEM [ffde0000-ffde1fff] = CAR
0000.0001    I...    [0000:0000]   Resource: [002d] IO [0000-ffff] = X61
0000.0001    I...    [0000:0000]   Resource: [002e] MEM [0000-ffff] = X61
0010.0011    RH.U    [f000:ccc0]   CPU MSR: [00000010] <= 00000000.00000000
0013.0015    I...    [f000:ccc0]   Resource: [002f] MEM [fed1c000-fed1ffff] = RCBA
0013.0015    .H..    [f000:ccc0]   PCI: 0:1f.0 [0f0] <= fed1c001
002a.002b    .H..    [f000:cce0]   RCBA: [00003410] => 04
002a.002c    .H..    [f000:cce0]   RCBA: [00003410] <= 00
002e.0030    .H..    [f000:cce0]   PCI: 0:1e.0 [01c] <= 0010
0031.0033    .H..    [f000:cce0]   PCI: 0:1e.0 [004] => 00
0031.0034    .H..    [f000:cce0]   PCI: 0:1e.0 [004] <= 01
0035.0037    I...    [f000:cce0]   Resource: [0030] IO [1000-105f] = ACPI
0035.0037    I...    [f000:cce0]   Resource: [0031] IO [1060-107f] = TCO
0035.0037    .H..    [f000:cce0]   PCI: 0:1f.0 [040] <= 1000
0038.003a    .H..    [f000:cce0]   PCI: 0:1f.0 [044] => 00
0038.003b    .H..    [f000:cce0]   PCI: 0:1f.0 [044] <= 80
003d.003e    RH.F    [f000:cbc5]   Multiprocessor Count: eax: 00000001; ecx: 00000002 => 000006fb.00010800.0000e3bd.bfebfbff
0041.0042    RH.U    [f000:cbe0]   CPU MSR: [000002ff] <= 00000000.00000000
0041.0044    RH.U    [f000:cbe0]   CPU MSR: [00000250] <= 00000000.00000000
0041.0046    RH.U    [f000:cbe0]   CPU MSR: [00000258] <= 00000000.00000000
0041.0048    RH.U    [f000:cbe0]   CPU MSR: [00000259] <= 00000000.00000000
0041.004a    RH.U    [f000:cbe0]   CPU MSR: [00000268] <= 00000000.00000000
0041.004c    RH.U    [f000:cbe0]   CPU MSR: [00000269] <= 00000000.00000000
0041.004e    RH.U    [f000:cbe0]   CPU MSR: [0000026a] <= 00000000.00000000
0041.0050    RH.U    [f000:cbe0]   CPU MSR: [0000026b] <= 00000000.00000000
0041.0052    RH.U    [f000:cbe0]   CPU MSR: [0000026c] <= 00000000.00000000
0041.0054    RH.U    [f000:cbe0]   CPU MSR: [0000026d] <= 00000000.00000000
0041.0056    RH.U    [f000:cbe0]   CPU MSR: [0000026e] <= 00000000.00000000
0041.0058    RH.U    [f000:cbe0]   CPU MSR: [0000026f] <= 00000000.00000000
0041.005a    RH.U    [f000:cbe0]   CPU MSR: [00000200] <= 00000000.00000000
0041.005c    RH.U    [f000:cbe0]   CPU MSR: [00000201] <= 00000000.00000000
0041.005e    RH.U    [f000:cbe0]   CPU MSR: [00000202] <= 00000000.00000000
0041.0060    RH.U    [f000:cbe0]   CPU MSR: [00000203] <= 00000000.00000000
0041.0062    RH.U    [f000:cbe0]   CPU MSR: [00000204] <= 00000000.00000000
0041.0064    RH.U    [f000:cbe0]   CPU MSR: [00000205] <= 00000000.00000000
0041.0066    RH.U    [f000:cbe0]   CPU MSR: [00000206] <= 00000000.00000000
0041.0068    RH.U    [f000:cbe0]   CPU MSR: [00000207] <= 00000000.00000000
0041.006a    RH.U    [f000:cbe0]   CPU MSR: [00000208] <= 00000000.00000000
0041.006c    RH.U    [f000:cbe0]   CPU MSR: [00000209] <= 00000000.00000000
0041.006e    RH.U    [f000:cbe0]   CPU MSR: [0000020a] <= 00000000.00000000
0041.0070    RH.U    [f000:cbe0]   CPU MSR: [0000020b] <= 00000000.00000000
0041.0072    RH.U    [f000:cbe0]   CPU MSR: [0000020c] <= 00000000.00000000
0041.0074    RH.U    [f000:cbe0]   CPU MSR: [0000020d] <= 00000000.00000000
0041.007b    RH.U    [f000:cbfb]   CPU MSR: [0000026c] <= 05050505.05050505
0041.007c    RH.U    [f000:cc03]   CPU MSR: [0000026d] <= 05050505.05050505
0041.007d    RH.U    [f000:cc0b]   CPU MSR: [0000026e] <= 05050505.05050505
0041.007e    RH.U    [f000:cc13]   CPU MSR: [0000026f] <= 05050505.05050505
0041.0081    RH.U    [f000:cc24]   CPU MSR: [000002ff] <= 00000000.00000c00
0093.0095    .H..    [f000:cd36]   PCI: 0:1f.3 [040] => 00
0093.0096    .H..    [f000:cd36]   PCI: 0:1f.3 [040] <= 08
0097.0099    .H..    [f000:cd36]   PCI: 0:1f.0 [080] => 1f0d0210
0097.009a    ...D    [f000:cd36]   PCI: 0:1f.0 [080] <= 1f0d0210
009b.009d    I...    [f000:cd36]   Resource: [0032] IO [1600-167f] = LPC
009b.009d    .H..    [f000:cd36]   PCI: 0:1f.0 [084] <= 007c1601
009e.00a0    I...    [f000:cd36]   Resource: [0033] IO [15e0-15ef] = LPC
009e.00a0    .H..    [f000:cd36]   PCI: 0:1f.0 [088] <= 000c15e1
00a1.00a3    ...D    [f000:cd36]   PCI: 0:1f.0 [08c] <= 001c1681
00a4.00a6    I...    [f000:cd36]   Resource: [0034] IO [1180-11bf] = GPIO
00a4.00a6    .H..    [f000:cd36]   PCI: 0:1f.0 [048] <= 1180
00a7.00a9    .H..    [f000:cd36]   PCI: 0:1f.0 [04c] => 0000
00a7.00aa    .H..    [f000:cd36]   PCI: 0:1f.0 [04c] <= 0010
00ab.00ac    .H..    [f000:cd36]   GPIO: [0038] => 0783
00ab.00ae    .H..    [f000:cde3]   GPIO: [0000] <= f97e43fe
00ab.00af    .H..    [f000:cde3]   GPIO: [0004] <= c1ee69ff
00ab.00b0    .H..    [f000:cde3]   GPIO: [002c] <= c00001c4
00ab.00b1    .H..    [f000:cde3]   GPIO: [000c] <= 22fe9000
00ab.00b2    .H..    [f000:cde3]   GPIO: [0030] <= 00010ef6
00ab.00b3    .H..    [f000:cde3]   GPIO: [0034] <= 005501f0
00ab.00b4    .H..    [f000:cde3]   GPIO: [0038] <= 00aa0203
00b7.00b8    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.00b9    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.00ba    .H..    [f000:e8f8]   LPC: [004e] <= 29
00b7.00bb    .H..    [f000:e8f8]   LPC: [004f] => b0
00b7.00be    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.00bf    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.00c0    .H..    [f000:e902]   LPC: [004e] <= 29
00b7.00c1    .H..    [f000:e902]   LPC: [004f] <= b0
00b7.00c3    .H..    [f000:e90c]   LPC: [004e] <= 20
00b7.00c4    .H..    [f000:e90c]   LPC: [004f] => f4
00b7.00c5    .H..    [f000:e911]   LPC: [004e] <= 29
00b7.00c6    .H..    [f000:e911]   LPC: [004f] => b0
00b7.00c8    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.00c9    .H..    [f000:e918]   LPC: [004f] => f4
00b7.00ca    .H..    [f000:e91d]   LPC: [004e] <= 07
00b7.00cb    .H..    [f000:e91d]   LPC: [004f] <= 07
00b7.00ce    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.00cf    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.00d0    .H..    [f000:e902]   LPC: [004e] <= 60
00b7.00d1    .H..    [f000:e902]   LPC: [004f] <= 16
00b7.00d3    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.00d4    .H..    [f000:e918]   LPC: [004f] => f4
00b7.00d5    .H..    [f000:e91d]   LPC: [004e] <= 61
00b7.00d6    .H..    [f000:e91d]   LPC: [004f] <= 80
00b7.00d8    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.00d9    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.00da    .H..    [f000:e902]   LPC: [004e] <= 30
00b7.00db    .H..    [f000:e902]   LPC: [004f] <= 01
00b7.00de    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.00df    .H..    [f000:e918]   LPC: [004f] => f4
00b7.00e0    .H..    [f000:e91d]   LPC: [004e] <= f0
00b7.00e1    .H..    [f000:e91d]   LPC: [004f] <= 00
00b7.00e3    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.00e4    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.00e5    .H..    [f000:e902]   LPC: [004e] <= f1
00b7.00e6    .H..    [f000:e902]   LPC: [004f] <= 03
00b7.00e7    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.00e8    .H..    [f000:e918]   LPC: [004f] => f4
00b7.00e9    .H..    [f000:e91d]   LPC: [004e] <= f0
00b7.00ea    .H..    [f000:e91d]   LPC: [004f] <= 01
00b7.00eb    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.00ec    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.00ed    .H..    [f000:e902]   LPC: [004e] <= f1
00b7.00ee    .H..    [f000:e902]   LPC: [004f] <= 03
00b7.00ef    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.00f0    .H..    [f000:e918]   LPC: [004f] => f4
00b7.00f1    .H..    [f000:e91d]   LPC: [004e] <= f0
00b7.00f2    .H..    [f000:e91d]   LPC: [004f] <= 02
00b7.00f3    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.00f4    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.00f5    .H..    [f000:e902]   LPC: [004e] <= f1
00b7.00f6    .H..    [f000:e902]   LPC: [004f] <= 03
00b7.00f7    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.00f8    .H..    [f000:e918]   LPC: [004f] => f4
00b7.00f9    .H..    [f000:e91d]   LPC: [004e] <= f0
00b7.00fa    .H..    [f000:e91d]   LPC: [004f] <= 03
00b7.00fb    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.00fc    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.00fd    .H..    [f000:e902]   LPC: [004e] <= f1
00b7.00fe    .H..    [f000:e902]   LPC: [004f] <= 03
00b7.00ff    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.0100    .H..    [f000:e918]   LPC: [004f] => f4
00b7.0101    .H..    [f000:e91d]   LPC: [004e] <= f0
00b7.0102    .H..    [f000:e91d]   LPC: [004f] <= 04
00b7.0103    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.0104    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.0105    .H..    [f000:e902]   LPC: [004e] <= f1
00b7.0106    .H..    [f000:e902]   LPC: [004f] <= 04
00b7.0107    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.0108    .H..    [f000:e918]   LPC: [004f] => f4
00b7.0109    .H..    [f000:e91d]   LPC: [004e] <= f0
00b7.010a    .H..    [f000:e91d]   LPC: [004f] <= 20
00b7.010b    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.010c    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.010d    .H..    [f000:e902]   LPC: [004e] <= f1
00b7.010e    .H..    [f000:e902]   LPC: [004f] <= 04
00b7.010f    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.0110    .H..    [f000:e918]   LPC: [004f] => f4
00b7.0111    .H..    [f000:e91d]   LPC: [004e] <= f0
00b7.0112    .H..    [f000:e91d]   LPC: [004f] <= 21
00b7.0113    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.0114    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.0115    .H..    [f000:e902]   LPC: [004e] <= f1
00b7.0116    .H..    [f000:e902]   LPC: [004f] <= 04
00b7.0117    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.0118    .H..    [f000:e918]   LPC: [004f] => f4
00b7.0119    .H..    [f000:e91d]   LPC: [004e] <= f0
00b7.011a    .H..    [f000:e91d]   LPC: [004f] <= 23
00b7.011b    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.011c    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.011d    .H..    [f000:e902]   LPC: [004e] <= f1
00b7.011e    .H..    [f000:e902]   LPC: [004f] <= 04
0121.0122    .H..    [f000:ce96]   ACPI: [0004] => 1c00
0124.0125    RH.U    [f000:cea2]   IO:  inb 1680 => ff
0128.0129    .H..    [f000:e918]   LPC: [004e] <= 20
0128.012a    .H..    [f000:e918]   LPC: [004f] => f4
0128.012b    .H..    [f000:e91d]   LPC: [004e] <= 07
0128.012c    .H..    [f000:e91d]   LPC: [004f] <= 19
0128.012f    .H..    [f000:e8e0]   LPC: [004e] <= 20
0128.0130    .H..    [f000:e8e0]   LPC: [004f] => f4
0128.0131    .H..    [f000:e902]   LPC: [004e] <= 60
0128.0132    .H..    [f000:e902]   LPC: [004f] <= 16
0128.0134    .H..    [f000:e918]   LPC: [004e] <= 20
0128.0135    .H..    [f000:e918]   LPC: [004f] => f4
0128.0136    .H..    [f000:e91d]   LPC: [004e] <= 61
0128.0137    .H..    [f000:e91d]   LPC: [004f] <= 4c
0128.0139    .H..    [f000:e8e0]   LPC: [004e] <= 20
0128.013a    .H..    [f000:e8e0]   LPC: [004f] => f4
0128.013b    .H..    [f000:e902]   LPC: [004e] <= 30
0128.013c    .H..    [f000:e902]   LPC: [004f] <= 01
0128.013f    .H..    [f000:cee0]   LPC: [004c] <= 07
0128.0140    .H..    [f000:cee0]   LPC: [004c] => 8f
0142.0143    RH.U    [f000:ceee]   IO:  inb 1680 => ff
0145.0148    .H..    [f000:cf0e]   PnP: 2e:  [20] => ea
0145.014e    .H..    [f000:e968]   PnP: 2e:  [20] => ea
0145.0150    .H..    [f000:e980]   PnP: 2e:  [29] => 1e
0145.0154    .H..    [f000:e968]   PnP: 2e:  [20] => ea
0145.0156    .H..    [f000:e98a]   PnP: 2e:  [29] <= 1e
0145.015a    .H..    [f000:e994]   PnP: 2e:  [20] => ea
0145.015c    .H..    [f000:e999]   PnP: 2e:  [29] => 1e
0145.0160    .H..    [f000:e9a0]   PnP: 2e:  [20] => ea
0145.0165    .H..    [f000:e968]   PnP: 2e:  [20] => ea
0145.016a    .H..    [f000:e9a0]   PnP: 2e:  [20] => ea
0145.016f    .H..    [f000:e968]   PnP: 2e:  [20] => ea
0145.0172    I...    [f000:e98a]   Resource: [0035] IO [0378-0378] = PnP 2e:01
0145.0171    .H..    [f000:e98a]   PnP: 2e:01  enabled
017a.017b    .H..    [f000:ecab]   POST: *** 80 ***
0182.0183    RH.U    [f000:ea5d]   IO: outb 00ed <= ff
018a.018c    .H..    [f000:e2fe]   PCI: 0:00.0 [008] => 06000003
0192.0193    RH.U    [f000:e282]   IO: outb 00ed <= 90
0194.0195    .H..    [f000:e282]   PCI: 0:00.0 [090] => 00
019a.019b    RH.U    [f000:e2a3]   IO: outb 00ed <= 90
019c.019d    .H..    [f000:e2a3]   PCI: 0:00.0 [090] <= 00
01a0.01a1    RH.U    [f000:e2cc]   IO: outb 00ed <= 78
01a2.01a3    .H..    [f000:e2cc]   PCI: 0:00.0 [079] => 00
01a6.01a7    RH.U    [f000:e2d4]   IO: outb 00ed <= 78
01a8.01a9    .H..    [f000:e2d4]   PCI: 0:00.0 [079] <= 10
01ac.01ad    RH.U    [f000:e282]   IO: outb 00ed <= 78
01ae.01af    .H..    [f000:e282]   PCI: 0:00.0 [078] => 00
01b2.01b3    RH.U    [f000:e2a3]   IO: outb 00ed <= 78
01b4.01b5    .H..    [f000:e2a3]   PCI: 0:00.0 [078] <= 01
01bc.01bd    .H..    [f000:ec91]   POST: *** 81 ***
01c2.01c3    .H..    [f000:d59f]   RCBA: [00003410] => 0400
01c2.01c6    .H..    [f000:d5b7]   RCBA: [00003024] => 2000
01ce.01cf    RH.U    [f000:e2c2]   IO: outb 00ed <= 20
01d0.01d1    .H..    [f000:e2c2]   PCI: 0:1f.3 [020] => 01
01d4.01d5    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
01d6.01d7    .H..    [f000:e2d4]   PCI: 0:1f.3 [020] <= 00
01da.01db    RH.U    [f000:e282]   IO: outb 00ed <= 20
01dc.01dd    .H..    [f000:e282]   PCI: 0:1f.3 [021] => 00
01e0.01e1    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
01e0.01e2    I...    [f000:e2a3]   Resource: [0036] IO [1100-111f] = i801-smbus
01e2.01e3    .H..    [f000:e2a3]   PCI: 0:1f.3 [021] <= 11
01e6.01e7    RH.U    [f000:e2eb]   IO: outb 00ed <= 04
01e8.01e9    .H..    [f000:e2eb]   PCI: 0:1f.3 [004] => 00
01ec.01ed    RH.U    [f000:e2d4]   IO: outb 00ed <= 04
01ee.01ef    .H..    [f000:e2d4]   PCI: 0:1f.3 [004] <= 01
01f2.01f3    RH.U    [f000:e282]   IO: outb 00ed <= 40
01f4.01f5    .H..    [f000:e282]   PCI: 0:1f.3 [040] => 00
01f8.01f9    RH.U    [f000:e2a3]   IO: outb 00ed <= 40
01fa.01fb    .H..    [f000:e2a3]   PCI: 0:1f.3 [040] <= 01
01ff.0201    .H..    [f000:e1fe]   PCI: 0:1e.0 [004] => 0001
01ff.0202    .H..    [f000:e1fe]   PCI: 0:1e.0 [004] <= 0005
0208.0209    RH.U    [f000:e2cc]   IO: outb 00ed <= d8
020a.020b    .H..    [f000:e2cc]   PCI: 0:1f.0 [0d9] => ff
020e.020f    RH.U    [f000:e2d4]   IO: outb 00ed <= d8
0210.0211    .H..    [f000:e2d4]   PCI: 0:1f.0 [0d9] <= ff
0214.0215    RH.U    [f000:e282]   IO: outb 00ed <= 40
0216.0217    .H..    [f000:e282]   PCI: 0:1f.0 [041] => 10
021a.021b    RH.U    [f000:e2a3]   IO: outb 00ed <= 40
021c.021d    .H..    [f000:e2a3]   PCI: 0:1f.0 [041] <= 10
0220.0221    RH.U    [f000:e2eb]   IO: outb 00ed <= 44
0222.0223    .H..    [f000:e2eb]   PCI: 0:1f.0 [044] => 80
0226.0227    RH.U    [f000:e2d4]   IO: outb 00ed <= 44
0228.0229    .H..    [f000:e2d4]   PCI: 0:1f.0 [044] <= 80
022c.022d    RH.U    [f000:e282]   IO: outb 00ed <= 64
022e.022f    .H..    [f000:e282]   PCI: 0:1f.0 [064] => d0
0232.0233    RH.U    [f000:e2a3]   IO: outb 00ed <= 64
0234.0235    .H..    [f000:e2a3]   PCI: 0:1f.0 [064] <= d0
0238.0239    RH.U    [f000:e2eb]   IO: outb 00ed <= 80
023a.023b    .H..    [f000:e2eb]   PCI: 0:1f.0 [080] => 10
023e.023f    RH.U    [f000:e2d4]   IO: outb 00ed <= 80
0240.0241    ...D    [f000:e2d4]   PCI: 0:1f.0 [080] <= 10
0244.0245    RH.U    [f000:e282]   IO: outb 00ed <= 80
0246.0247    .H..    [f000:e282]   PCI: 0:1f.0 [082] => 0d
024a.024b    RH.U    [f000:e2a3]   IO: outb 00ed <= 80
024c.024d    ...D    [f000:e2a3]   PCI: 0:1f.0 [082] <= 0d
0250.0251    RH.U    [f000:e2eb]   IO: outb 00ed <= 80
0252.0253    .H..    [f000:e2eb]   PCI: 0:1f.0 [083] => 1f
0256.0257    RH.U    [f000:e2d4]   IO: outb 00ed <= 80
0258.0259    .H..    [f000:e2d4]   PCI: 0:1f.0 [083] <= 1f
025f.0261    I...    [f000:d1e0]   Resource: [002f] MEM [fed1c000-fed1ffff] = RCBA
025f.0261    .H..    [f000:d1e0]   PCI: 0:1f.0 [0f0] <= fed1c001
026a.026b    .H..    [f000:d204]   RCBA: [00000088] => 0000
026a.026c    .H..    [f000:d204]   RCBA: [00000088] <= 9000
026a.026d    .H..    [f000:d20a]   RCBA: [0000008a] => 0000
026a.026e    .H..    [f000:d20a]   RCBA: [0000008a] <= 0010
026a.026f    .H..    [f000:d20a]   RCBA: [000001fc] => 0000
026a.0270    .H..    [f000:d20a]   RCBA: [000001fc] <= 060b
026a.0271    .H..    [f000:d20a]   RCBA: [000001f4] => 0000
026a.0272    .H..    [f000:d20a]   RCBA: [000001f4] <= 0040
026a.0273    .H..    [f000:d20a]   RCBA: [000001f6] => 0000
026a.0274    .H..    [f000:d20a]   RCBA: [000001f6] <= 8600
026a.0275    .H..    [f000:d20a]   RCBA: [00000220] => 0000
026a.0276    .H..    [f000:d20a]   RCBA: [00000220] <= 0045
026a.0277    .H..    [f000:d20a]   RCBA: [00003410] => 0400
026a.0278    .H..    [f000:d20a]   RCBA: [00003410] <= 0440
026a.0279    .H..    [f000:d20a]   RCBA: [00003430] => 0000
026a.027a    .H..    [f000:d20a]   RCBA: [00003430] <= 0001
026a.027b    .H..    [f000:d20a]   RCBA: [00003418] => 0000
026a.027c    .H..    [f000:d20a]   RCBA: [00003418] <= 0001
026a.027d    .H..    [f000:d20a]   RCBA: [00000200] => 2008
026a.027e    .H..    [f000:d20a]   RCBA: [00000200] <= 2008
026a.027f    .H..    [f000:d20a]   RCBA: [00002026] => 0b30
026a.0280    .H..    [f000:d20a]   RCBA: [00002026] <= 0d30
026a.0281    .H..    [f000:d20a]   RCBA: [0000352e] => 0000
026a.0282    .H..    [f000:d20a]   RCBA: [0000352e] <= 0000
026a.0283    .H..    [f000:d20a]   RCBA: [0000350e] => 0000
026a.0284    .H..    [f000:d20a]   RCBA: [0000350e] <= 0800
026a.0285    .H..    [f000:d20a]   RCBA: [00002024] => 3080
026a.0286    .H..    [f000:d20a]   RCBA: [00002024] <= 3000
026a.0287    .H..    [f000:d20a]   RCBA: [00002036] => b2b4
026a.0288    .H..    [f000:d20a]   RCBA: [00002036] <= b2b5
026a.0289    .H..    [f000:d20a]   RCBA: [00003410] => 0440
026a.028a    .H..    [f000:d20a]   RCBA: [00003410] <= 0460
026a.028b    .H..    [f000:d20a]   RCBA: [0000341a] => 0000
026a.028c    .H..    [f000:d20a]   RCBA: [0000341a] <= 0100
028d.028e    RH.U    [f000:e251]   IO: outb 0061 <= 0c
028d.028f    RH.U    [f000:e251]   IO: outb 0061 <= 00
0294.0295    .H..    [f000:ec91]   POST: *** 82 ***
0299.029a    RH.F    [f000:cfba]   Multiprocessor Count: eax: 00000001; ecx: 00000082 => 000006fb.00010800.0000e3bd.bfebfbff
029f.02a0    .H..    [f000:ecab]   POST: *** 89 ***
029f.02b4    .H..    [f000:ecab]   POST: *** 83 ***
02ba.02bb    RH.U    [f000:f304]   IO:  inb 0061 => 30
02ba.02bc    RH.U    [f000:f304]   IO: outb 00ed <= 30
02ba.02bd    RH.U    [f000:f304]   IO: outb 0061 <= 30
02ba.02be    RH.U    [f000:f304]   IO: outb 00ed <= 30
02c1.02c2    RH.U    [f000:f304]   IO: outb 00ed <= 36
02c3.02c4    .H..    [f000:f304]   i8254 A: IRQ0 disabled
02c5.02c6    RH.U    [f000:f304]   IO: outb 00ed <= 00
02c7.02c8    .H..    [f000:f304]   i8254 A: IRQ0 disabled
02c9.02ca    RH.U    [f000:f304]   IO: outb 00ed <= 00
02cd.02ce    RH.U    [f000:f304]   IO: outb 00ed <= 54
02cf.02d0    .H..    [f000:f304]   i8254 A: Refresh (Square Wave): 15084 ns
02d1.02d2    RH.U    [f000:f304]   IO: outb 00ed <= 12
02d5.02d6    RH.U    [f000:f304]   IO: outb 00ed <= b6
02d7.02d8    .H..    [f000:f304]   i8254 A: Speaker Tone (Rate Generator): 14912.500000 kHz
02d9.02da    RH.U    [f000:f304]   IO: outb 00ed <= 50
02db.02dc    .H..    [f000:f304]   i8254 A: Speaker Tone (Rate Generator): 877.205882 kHz
02dd.02de    RH.U    [f000:f304]   IO: outb 00ed <= 05
02e3.02e4    .H..    [f000:ec91]   POST: *** 84 ***
02ea.02f9    .H..    [f000:e213]   i801-smbus: 5c byte_data 06 => 83
0000.0000    ....    [f000:e224]   i801-smbus: 5c byte_data 06 <= 83
030f.0310    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0311.0312    .H..    [f000:ed93]   i8254 A: [0] current = 158
0313.0314    RH.U    [f000:ed93]   IO: outb 00ed <= 9e
0318.0319    RH.U    [f000:ed93]   IO: outb 00ed <= 00
031a.031b    .H..    [f000:ed93]   i8254 A: [0] current = 202
031c.031d    RH.U    [f000:ed93]   IO: outb 00ed <= ca
0322.0323    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0324.0325    .H..    [f000:ed93]   i8254 A: [0] current = 244
0326.0327    RH.U    [f000:ed93]   IO: outb 00ed <= f4
032b.032c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
032d.032e    .H..    [f000:ed93]   i8254 A: [0] current = 54
032f.0330    RH.U    [f000:ed93]   IO: outb 00ed <= 36
0334.0335    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0336.0337    .H..    [f000:ed93]   i8254 A: [0] current = 236
0338.0339    RH.U    [f000:ed93]   IO: outb 00ed <= ec
033d.033e    RH.U    [f000:ed93]   IO: outb 00ed <= 00
033f.0340    .H..    [f000:ed93]   i8254 A: [0] current = 58
0341.0342    RH.U    [f000:ed93]   IO: outb 00ed <= 3a
0346.0347    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0348.0349    .H..    [f000:ed93]   i8254 A: [0] current = 20
034a.034b    RH.U    [f000:ed93]   IO: outb 00ed <= 14
034f.0350    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0351.0352    .H..    [f000:ed93]   i8254 A: [0] current = 190
0353.0354    RH.U    [f000:ed93]   IO: outb 00ed <= be
0358.0359    RH.U    [f000:ed93]   IO: outb 00ed <= 00
035a.035b    .H..    [f000:ed93]   i8254 A: [0] current = 108
035c.035d    RH.U    [f000:ed93]   IO: outb 00ed <= 6c
0361.0362    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0363.0364    .H..    [f000:ed93]   i8254 A: [0] current = 162
0365.0366    RH.U    [f000:ed93]   IO: outb 00ed <= a2
036a.036b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
036c.036d    .H..    [f000:ed93]   i8254 A: [0] current = 220
036e.036f    RH.U    [f000:ed93]   IO: outb 00ed <= dc
0373.0374    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0375.0376    .H..    [f000:ed93]   i8254 A: [0] current = 62
0377.0378    RH.U    [f000:ed93]   IO: outb 00ed <= 3e
037c.037d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
037e.037f    .H..    [f000:ed93]   i8254 A: [0] current = 124
0380.0381    RH.U    [f000:ed93]   IO: outb 00ed <= 7c
0385.0386    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0387.0388    .H..    [f000:ed93]   i8254 A: [0] current = 198
0389.038a    RH.U    [f000:ed93]   IO: outb 00ed <= c6
038e.038f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0390.0391    .H..    [f000:ed93]   i8254 A: [0] current = 222
0392.0393    RH.U    [f000:ed93]   IO: outb 00ed <= de
0397.0398    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0399.039a    .H..    [f000:ed93]   i8254 A: [0] current = 24
039b.039c    RH.U    [f000:ed93]   IO: outb 00ed <= 18
03a0.03a1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03a2.03a3    .H..    [f000:ed93]   i8254 A: [0] current = 62
03a4.03a5    RH.U    [f000:ed93]   IO: outb 00ed <= 3e
03a9.03aa    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03ab.03ac    .H..    [f000:ed93]   i8254 A: [0] current = 110
03ad.03ae    RH.U    [f000:ed93]   IO: outb 00ed <= 6e
03b2.03b3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03b4.03b5    .H..    [f000:ed93]   i8254 A: [0] current = 48
03b6.03b7    RH.U    [f000:ed93]   IO: outb 00ed <= 30
03bb.03bc    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03bd.03be    .H..    [f000:ed93]   i8254 A: [0] current = 202
03bf.03c0    RH.U    [f000:ed93]   IO: outb 00ed <= ca
03c4.03c5    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03c6.03c7    .H..    [f000:ed93]   i8254 A: [0] current = 122
03c8.03c9    RH.U    [f000:ed93]   IO: outb 00ed <= 7a
03cd.03ce    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03cf.03d0    .H..    [f000:ed93]   i8254 A: [0] current = 38
03d1.03d2    RH.U    [f000:ed93]   IO: outb 00ed <= 26
03d6.03d7    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03d8.03d9    .H..    [f000:ed93]   i8254 A: [0] current = 142
03da.03db    RH.U    [f000:ed93]   IO: outb 00ed <= 8e
03df.03e0    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03e1.03e2    .H..    [f000:ed93]   i8254 A: [0] current = 34
03e3.03e4    RH.U    [f000:ed93]   IO: outb 00ed <= 22
03e8.03e9    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03ea.03eb    .H..    [f000:ed93]   i8254 A: [0] current = 184
03ec.03ed    RH.U    [f000:ed93]   IO: outb 00ed <= b8
03f1.03f2    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03f3.03f4    .H..    [f000:ed93]   i8254 A: [0] current = 8
03f5.03f6    RH.U    [f000:ed93]   IO: outb 00ed <= 08
03fa.03fb    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03fc.03fd    .H..    [f000:ed93]   i8254 A: [0] current = 70
03fe.03ff    RH.U    [f000:ed93]   IO: outb 00ed <= 46
0403.0404    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0405.0406    .H..    [f000:ed93]   i8254 A: [0] current = 122
0407.0408    RH.U    [f000:ed93]   IO: outb 00ed <= 7a
040c.040d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
040e.040f    .H..    [f000:ed93]   i8254 A: [0] current = 190
0410.0411    RH.U    [f000:ed93]   IO: outb 00ed <= be
0415.0416    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0417.0418    .H..    [f000:ed93]   i8254 A: [0] current = 38
0419.041a    RH.U    [f000:ed93]   IO: outb 00ed <= 26
041e.041f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0420.0421    .H..    [f000:ed93]   i8254 A: [0] current = 138
0422.0423    RH.U    [f000:ed93]   IO: outb 00ed <= 8a
0427.0428    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0429.042a    .H..    [f000:ed93]   i8254 A: [0] current = 84
042b.042c    RH.U    [f000:ed93]   IO: outb 00ed <= 54
0430.0431    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0432.0433    .H..    [f000:ed93]   i8254 A: [0] current = 6
0434.0435    RH.U    [f000:ed93]   IO: outb 00ed <= 06
0439.043a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
043b.043c    .H..    [f000:ed93]   i8254 A: [0] current = 74
043d.043e    RH.U    [f000:ed93]   IO: outb 00ed <= 4a
0442.0443    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0444.0445    .H..    [f000:ed93]   i8254 A: [0] current = 140
0446.0447    RH.U    [f000:ed93]   IO: outb 00ed <= 8c
044b.044c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
044d.044e    .H..    [f000:ed93]   i8254 A: [0] current = 66
044f.0450    RH.U    [f000:ed93]   IO: outb 00ed <= 42
0454.0455    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0456.0457    .H..    [f000:ed93]   i8254 A: [0] current = 70
0458.0459    RH.U    [f000:ed93]   IO: outb 00ed <= 46
045d.045e    RH.U    [f000:ed93]   IO: outb 00ed <= 00
045f.0460    .H..    [f000:ed93]   i8254 A: [0] current = 206
0461.0462    RH.U    [f000:ed93]   IO: outb 00ed <= ce
0466.0467    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0468.0469    .H..    [f000:ed93]   i8254 A: [0] current = 14
046a.046b    RH.U    [f000:ed93]   IO: outb 00ed <= 0e
046f.0470    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0471.0472    .H..    [f000:ed93]   i8254 A: [0] current = 206
0473.0474    RH.U    [f000:ed93]   IO: outb 00ed <= ce
0478.0479    RH.U    [f000:ed93]   IO: outb 00ed <= 00
047a.047b    .H..    [f000:ed93]   i8254 A: [0] current = 46
047c.047d    RH.U    [f000:ed93]   IO: outb 00ed <= 2e
0481.0482    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0483.0484    .H..    [f000:ed93]   i8254 A: [0] current = 106
0485.0486    RH.U    [f000:ed93]   IO: outb 00ed <= 6a
048a.048b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
048c.048d    .H..    [f000:ed93]   i8254 A: [0] current = 150
048e.048f    RH.U    [f000:ed93]   IO: outb 00ed <= 96
0493.0494    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0495.0496    .H..    [f000:ed93]   i8254 A: [0] current = 90
0497.0498    RH.U    [f000:ed93]   IO: outb 00ed <= 5a
049c.049d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
049e.049f    .H..    [f000:ed93]   i8254 A: [0] current = 52
04a0.04a1    RH.U    [f000:ed93]   IO: outb 00ed <= 34
04a5.04a6    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04a7.04a8    .H..    [f000:ed93]   i8254 A: [0] current = 138
04a9.04aa    RH.U    [f000:ed93]   IO: outb 00ed <= 8a
04ae.04af    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04b0.04b1    .H..    [f000:ed93]   i8254 A: [0] current = 56
04b2.04b3    RH.U    [f000:ed93]   IO: outb 00ed <= 38
04b7.04b8    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04b9.04ba    .H..    [f000:ed93]   i8254 A: [0] current = 88
04bb.04bc    RH.U    [f000:ed93]   IO: outb 00ed <= 58
04c0.04c1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04c2.04c3    .H..    [f000:ed93]   i8254 A: [0] current = 124
04c4.04c5    RH.U    [f000:ed93]   IO: outb 00ed <= 7c
04c9.04ca    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04cb.04cc    .H..    [f000:ed93]   i8254 A: [0] current = 38
04cd.04ce    RH.U    [f000:ed93]   IO: outb 00ed <= 26
04d2.04d3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04d4.04d5    .H..    [f000:ed93]   i8254 A: [0] current = 226
04d6.04d7    RH.U    [f000:ed93]   IO: outb 00ed <= e2
04db.04dc    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04dd.04de    .H..    [f000:ed93]   i8254 A: [0] current = 70
04df.04e0    RH.U    [f000:ed93]   IO: outb 00ed <= 46
04e4.04e5    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04e6.04e7    .H..    [f000:ed93]   i8254 A: [0] current = 166
04e8.04e9    RH.U    [f000:ed93]   IO: outb 00ed <= a6
04ed.04ee    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04ef.04f0    .H..    [f000:ed93]   i8254 A: [0] current = 30
04f1.04f2    RH.U    [f000:ed93]   IO: outb 00ed <= 1e
04f6.04f7    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04f8.04f9    .H..    [f000:ed93]   i8254 A: [0] current = 182
04fa.04fb    RH.U    [f000:ed93]   IO: outb 00ed <= b6
04ff.0500    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0501.0502    .H..    [f000:ed93]   i8254 A: [0] current = 74
0503.0504    RH.U    [f000:ed93]   IO: outb 00ed <= 4a
0508.0509    RH.U    [f000:ed93]   IO: outb 00ed <= 00
050a.050b    .H..    [f000:ed93]   i8254 A: [0] current = 48
050c.050d    RH.U    [f000:ed93]   IO: outb 00ed <= 30
0511.0512    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0513.0514    .H..    [f000:ed93]   i8254 A: [0] current = 222
0515.0516    RH.U    [f000:ed93]   IO: outb 00ed <= de
051a.051b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
051c.051d    .H..    [f000:ed93]   i8254 A: [0] current = 252
051e.051f    RH.U    [f000:ed93]   IO: outb 00ed <= fc
0523.0524    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0525.0526    .H..    [f000:ed93]   i8254 A: [0] current = 96
0527.0528    RH.U    [f000:ed93]   IO: outb 00ed <= 60
052c.052d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
052e.052f    .H..    [f000:ed93]   i8254 A: [0] current = 10
0530.0531    RH.U    [f000:ed93]   IO: outb 00ed <= 0a
0535.0536    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0537.0538    .H..    [f000:ed93]   i8254 A: [0] current = 162
0539.053a    RH.U    [f000:ed93]   IO: outb 00ed <= a2
053e.053f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0540.0541    .H..    [f000:ed93]   i8254 A: [0] current = 40
0542.0543    RH.U    [f000:ed93]   IO: outb 00ed <= 28
0547.0548    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0549.054a    .H..    [f000:ed93]   i8254 A: [0] current = 208
054b.054c    RH.U    [f000:ed93]   IO: outb 00ed <= d0
0550.0551    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0552.0553    .H..    [f000:ed93]   i8254 A: [0] current = 154
0554.0555    RH.U    [f000:ed93]   IO: outb 00ed <= 9a
0559.055a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
055b.055c    .H..    [f000:ed93]   i8254 A: [0] current = 30
055d.055e    RH.U    [f000:ed93]   IO: outb 00ed <= 1e
0562.056a    .H..    [f000:e213]   i801-smbus: 5c byte_data 07 => 83
0000.0000    ....    [f000:e224]   i801-smbus: 5c byte_data 07 <= 83
0576.0577    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0578.0579    .H..    [f000:ed93]   i8254 A: [0] current = 208
057a.057b    RH.U    [f000:ed93]   IO: outb 00ed <= d0
057f.0580    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0581.0582    .H..    [f000:ed93]   i8254 A: [0] current = 160
0583.0584    RH.U    [f000:ed93]   IO: outb 00ed <= a0
0588.0589    RH.U    [f000:ed93]   IO: outb 00ed <= 00
058a.058b    .H..    [f000:ed93]   i8254 A: [0] current = 56
058c.058d    RH.U    [f000:ed93]   IO: outb 00ed <= 38
0591.0592    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0593.0594    .H..    [f000:ed93]   i8254 A: [0] current = 244
0595.0596    RH.U    [f000:ed93]   IO: outb 00ed <= f4
059a.059b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
059c.059d    .H..    [f000:ed93]   i8254 A: [0] current = 140
059e.059f    RH.U    [f000:ed93]   IO: outb 00ed <= 8c
05a3.05a4    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05a5.05a6    .H..    [f000:ed93]   i8254 A: [0] current = 240
05a7.05a8    RH.U    [f000:ed93]   IO: outb 00ed <= f0
05ac.05ad    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05ae.05af    .H..    [f000:ed93]   i8254 A: [0] current = 134
05b0.05b1    RH.U    [f000:ed93]   IO: outb 00ed <= 86
05b5.05b6    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05b7.05b8    .H..    [f000:ed93]   i8254 A: [0] current = 68
05b9.05ba    RH.U    [f000:ed93]   IO: outb 00ed <= 44
05be.05bf    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05c0.05c1    .H..    [f000:ed93]   i8254 A: [0] current = 90
05c2.05c3    RH.U    [f000:ed93]   IO: outb 00ed <= 5a
05c7.05c8    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05c9.05ca    .H..    [f000:ed93]   i8254 A: [0] current = 230
05cb.05cc    RH.U    [f000:ed93]   IO: outb 00ed <= e6
05d0.05d1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05d2.05d3    .H..    [f000:ed93]   i8254 A: [0] current = 230
05d4.05d5    RH.U    [f000:ed93]   IO: outb 00ed <= e6
05d9.05da    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05db.05dc    .H..    [f000:ed93]   i8254 A: [0] current = 12
05dd.05de    RH.U    [f000:ed93]   IO: outb 00ed <= 0c
05e2.05e3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05e4.05e5    .H..    [f000:ed93]   i8254 A: [0] current = 84
05e6.05e7    RH.U    [f000:ed93]   IO: outb 00ed <= 54
05eb.05ec    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05ed.05ee    .H..    [f000:ed93]   i8254 A: [0] current = 134
05ef.05f0    RH.U    [f000:ed93]   IO: outb 00ed <= 86
05f4.05f5    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05f6.05f7    .H..    [f000:ed93]   i8254 A: [0] current = 212
05f8.05f9    RH.U    [f000:ed93]   IO: outb 00ed <= d4
05fd.05fe    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05ff.0600    .H..    [f000:ed93]   i8254 A: [0] current = 40
0601.0602    RH.U    [f000:ed93]   IO: outb 00ed <= 28
0606.0607    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0608.0609    .H..    [f000:ed93]   i8254 A: [0] current = 42
060a.060b    RH.U    [f000:ed93]   IO: outb 00ed <= 2a
060f.0610    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0611.0612    .H..    [f000:ed93]   i8254 A: [0] current = 14
0613.0614    RH.U    [f000:ed93]   IO: outb 00ed <= 0e
0618.0619    RH.U    [f000:ed93]   IO: outb 00ed <= 00
061a.061b    .H..    [f000:ed93]   i8254 A: [0] current = 0
061c.061d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0621.0622    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0623.0624    .H..    [f000:ed93]   i8254 A: [0] current = 170
0625.0626    RH.U    [f000:ed93]   IO: outb 00ed <= aa
062a.062b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
062c.062d    .H..    [f000:ed93]   i8254 A: [0] current = 84
062e.062f    RH.U    [f000:ed93]   IO: outb 00ed <= 54
0633.0634    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0635.0636    .H..    [f000:ed93]   i8254 A: [0] current = 114
0637.0638    RH.U    [f000:ed93]   IO: outb 00ed <= 72
063c.063d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
063e.063f    .H..    [f000:ed93]   i8254 A: [0] current = 214
0640.0641    RH.U    [f000:ed93]   IO: outb 00ed <= d6
0645.0646    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0647.0648    .H..    [f000:ed93]   i8254 A: [0] current = 26
0649.064a    RH.U    [f000:ed93]   IO: outb 00ed <= 1a
064e.064f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0650.0651    .H..    [f000:ed93]   i8254 A: [0] current = 240
0652.0653    RH.U    [f000:ed93]   IO: outb 00ed <= f0
0657.0658    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0659.065a    .H..    [f000:ed93]   i8254 A: [0] current = 128
065b.065c    RH.U    [f000:ed93]   IO: outb 00ed <= 80
0660.0661    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0662.0663    .H..    [f000:ed93]   i8254 A: [0] current = 56
0664.0665    RH.U    [f000:ed93]   IO: outb 00ed <= 38
0669.066a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
066b.066c    .H..    [f000:ed93]   i8254 A: [0] current = 164
066d.066e    RH.U    [f000:ed93]   IO: outb 00ed <= a4
0672.0673    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0674.0675    .H..    [f000:ed93]   i8254 A: [0] current = 224
0676.0677    RH.U    [f000:ed93]   IO: outb 00ed <= e0
067b.067c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
067d.067e    .H..    [f000:ed93]   i8254 A: [0] current = 74
067f.0680    RH.U    [f000:ed93]   IO: outb 00ed <= 4a
0684.0685    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0686.0687    .H..    [f000:ed93]   i8254 A: [0] current = 12
0688.0689    RH.U    [f000:ed93]   IO: outb 00ed <= 0c
068d.068e    RH.U    [f000:ed93]   IO: outb 00ed <= 00
068f.0690    .H..    [f000:ed93]   i8254 A: [0] current = 82
0691.0692    RH.U    [f000:ed93]   IO: outb 00ed <= 52
0696.0697    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0698.0699    .H..    [f000:ed93]   i8254 A: [0] current = 214
069a.069b    RH.U    [f000:ed93]   IO: outb 00ed <= d6
069f.06a0    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06a1.06a2    .H..    [f000:ed93]   i8254 A: [0] current = 220
06a3.06a4    RH.U    [f000:ed93]   IO: outb 00ed <= dc
06a8.06a9    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06aa.06ab    .H..    [f000:ed93]   i8254 A: [0] current = 0
06ac.06ad    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06b1.06b2    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06b3.06b4    .H..    [f000:ed93]   i8254 A: [0] current = 8
06b5.06b6    RH.U    [f000:ed93]   IO: outb 00ed <= 08
06ba.06bb    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06bc.06bd    .H..    [f000:ed93]   i8254 A: [0] current = 50
06be.06bf    RH.U    [f000:ed93]   IO: outb 00ed <= 32
06c3.06c4    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06c5.06c6    .H..    [f000:ed93]   i8254 A: [0] current = 100
06c7.06c8    RH.U    [f000:ed93]   IO: outb 00ed <= 64
06cc.06cd    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06ce.06cf    .H..    [f000:ed93]   i8254 A: [0] current = 140
06d0.06d1    RH.U    [f000:ed93]   IO: outb 00ed <= 8c
06d5.06d6    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06d7.06d8    .H..    [f000:ed93]   i8254 A: [0] current = 64
06d9.06da    RH.U    [f000:ed93]   IO: outb 00ed <= 40
06de.06df    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06e0.06e1    .H..    [f000:ed93]   i8254 A: [0] current = 190
06e2.06e3    RH.U    [f000:ed93]   IO: outb 00ed <= be
06e7.06e8    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06e9.06ea    .H..    [f000:ed93]   i8254 A: [0] current = 196
06eb.06ec    RH.U    [f000:ed93]   IO: outb 00ed <= c4
06f0.06f1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06f2.06f3    .H..    [f000:ed93]   i8254 A: [0] current = 120
06f4.06f5    RH.U    [f000:ed93]   IO: outb 00ed <= 78
06f9.06fa    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06fb.06fc    .H..    [f000:ed93]   i8254 A: [0] current = 228
06fd.06fe    RH.U    [f000:ed93]   IO: outb 00ed <= e4
0702.0703    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0704.0705    .H..    [f000:ed93]   i8254 A: [0] current = 10
0706.0707    RH.U    [f000:ed93]   IO: outb 00ed <= 0a
070b.070c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
070d.070e    .H..    [f000:ed93]   i8254 A: [0] current = 204
070f.0710    RH.U    [f000:ed93]   IO: outb 00ed <= cc
0714.0715    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0716.0717    .H..    [f000:ed93]   i8254 A: [0] current = 80
0718.0719    RH.U    [f000:ed93]   IO: outb 00ed <= 50
071d.071e    RH.U    [f000:ed93]   IO: outb 00ed <= 00
071f.0720    .H..    [f000:ed93]   i8254 A: [0] current = 188
0721.0722    RH.U    [f000:ed93]   IO: outb 00ed <= bc
0726.0727    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0728.0729    .H..    [f000:ed93]   i8254 A: [0] current = 198
072a.072b    RH.U    [f000:ed93]   IO: outb 00ed <= c6
072f.0730    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0731.0732    .H..    [f000:ed93]   i8254 A: [0] current = 254
0733.0734    RH.U    [f000:ed93]   IO: outb 00ed <= fe
0738.0739    RH.U    [f000:ed93]   IO: outb 00ed <= 00
073a.073b    .H..    [f000:ed93]   i8254 A: [0] current = 70
073c.073d    RH.U    [f000:ed93]   IO: outb 00ed <= 46
0741.0742    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0743.0744    .H..    [f000:ed93]   i8254 A: [0] current = 246
0745.0746    RH.U    [f000:ed93]   IO: outb 00ed <= f6
074a.074b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
074c.074d    .H..    [f000:ed93]   i8254 A: [0] current = 200
074e.074f    RH.U    [f000:ed93]   IO: outb 00ed <= c8
0753.0754    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0755.0756    .H..    [f000:ed93]   i8254 A: [0] current = 24
0757.0758    RH.U    [f000:ed93]   IO: outb 00ed <= 18
075c.075d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
075e.075f    .H..    [f000:ed93]   i8254 A: [0] current = 66
0760.0761    RH.U    [f000:ed93]   IO: outb 00ed <= 42
0765.0766    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0767.0768    .H..    [f000:ed93]   i8254 A: [0] current = 134
0769.076a    RH.U    [f000:ed93]   IO: outb 00ed <= 86
076e.076f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0770.0771    .H..    [f000:ed93]   i8254 A: [0] current = 90
0772.0773    RH.U    [f000:ed93]   IO: outb 00ed <= 5a
0777.0778    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0779.077a    .H..    [f000:ed93]   i8254 A: [0] current = 174
077b.077c    RH.U    [f000:ed93]   IO: outb 00ed <= ae
0780.0781    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0782.0783    .H..    [f000:ed93]   i8254 A: [0] current = 224
0784.0785    RH.U    [f000:ed93]   IO: outb 00ed <= e0
0789.078a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
078b.078c    .H..    [f000:ed93]   i8254 A: [0] current = 112
078d.078e    RH.U    [f000:ed93]   IO: outb 00ed <= 70
0792.0793    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0794.0795    .H..    [f000:ed93]   i8254 A: [0] current = 58
0796.0797    RH.U    [f000:ed93]   IO: outb 00ed <= 3a
079b.079c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
079d.079e    .H..    [f000:ed93]   i8254 A: [0] current = 154
079f.07a0    RH.U    [f000:ed93]   IO: outb 00ed <= 9a
07a4.07a5    RH.U    [f000:ed93]   IO: outb 00ed <= 00
07a6.07a7    .H..    [f000:ed93]   i8254 A: [0] current = 166
07a8.07a9    RH.U    [f000:ed93]   IO: outb 00ed <= a6
07ad.07ae    RH.U    [f000:ed93]   IO: outb 00ed <= 00
07af.07b0    .H..    [f000:ed93]   i8254 A: [0] current = 242
07b1.07b2    RH.U    [f000:ed93]   IO: outb 00ed <= f2
07b6.07b7    RH.U    [f000:ed93]   IO: outb 00ed <= 00
07b8.07b9    .H..    [f000:ed93]   i8254 A: [0] current = 22
07ba.07bb    RH.U    [f000:ed93]   IO: outb 00ed <= 16
07bf.07c0    RH.U    [f000:ed93]   IO: outb 00ed <= 00
07c1.07c2    .H..    [f000:ed93]   i8254 A: [0] current = 210
07c3.07c4    RH.U    [f000:ed93]   IO: outb 00ed <= d2
07c9.07ca    .H..    [f000:e918]   LPC: [004e] <= 20
07c9.07cb    .H..    [f000:e918]   LPC: [004f] => f4
07c9.07cc    .H..    [f000:e91d]   LPC: [004e] <= 07
07c9.07cd    .H..    [f000:e91d]   LPC: [004f] <= 03
07c9.07d0    .H..    [f000:e8e0]   LPC: [004e] <= 20
07c9.07d1    .H..    [f000:e8e0]   LPC: [004f] => f4
07c9.07d2    .H..    [f000:e902]   LPC: [004e] <= 30
07c9.07d3    .H..    [f000:e902]   LPC: [004f] <= 00
07d8.07d9    .H..    [f000:ecab]   POST: *** 85 ***
07dd.07de    RH.U    [f000:d2a0]   IO:  inb 1689 => 1f
07dd.07e3    RH.U    [f000:d2a0]   IO:  inb 1689 => 1f
07ec.07ed    .H..    [f000:e0ea]   LPC: [0025] => fe
07f2.07f3    .H..    [f000:f6d4]   ACPI: [0004] => 1c00
07f6.07f7    .H..    [f000:f6e5]   RCBA: [00003419] => 00
07f6.07f8    .H..    [f000:f6e5]   RCBA: [00003419] <= 00
0800.0802    .H..    [f000:f703]   PCI: 0:1d.7 [010] <= fed1c000
0803.0805    .H..    [f000:f703]   PCI: 0:1d.7 [004] => 0000
0803.0806    .H..    [f000:f703]   PCI: 0:1d.7 [004] <= 0002
0807.0808    .H..    [f000:f703]   RCBA: [00000020] => 00000000
0807.0809    .H..    [f000:f703]   RCBA: [00000020] <= 00000000
0807.080a    .H..    [f000:f703]   RCBA: [00000020] => 00000000
0807.080b    .H..    [f000:f703]   RCBA: [00000020] <= 00000002
080d.080f    .H..    [f000:f703]   PCI: 0:1d.7 [004] => 0002
080d.0810    .H..    [f000:f703]   PCI: 0:1d.7 [004] <= 0000
0811.0813    .H..    [f000:f703]   PCI: 0:1d.7 [010] <= 00000000
0814.0816    .H..    [f000:f703]   PCI: 0:1a.7 [010] <= fed1c000
0817.0819    .H..    [f000:f703]   PCI: 0:1a.7 [004] => 0000
0817.081a    .H..    [f000:f703]   PCI: 0:1a.7 [004] <= 0002
081b.081c    .H..    [f000:f703]   RCBA: [00000020] => 00000002
081b.081d    .H..    [f000:f703]   RCBA: [00000020] <= 00000002
081b.081e    .H..    [f000:f703]   RCBA: [00000020] => 00000002
081b.081f    .H..    [f000:f703]   RCBA: [00000020] <= 00000002
0821.0823    .H..    [f000:f703]   PCI: 0:1a.7 [004] => 0002
0821.0824    .H..    [f000:f703]   PCI: 0:1a.7 [004] <= 0000
0825.0827    .H..    [f000:f703]   PCI: 0:1a.7 [010] <= 00000000
082a.082b    .H..    [f000:f76b]   RCBA: [00003419] => 00
082a.082c    .H..    [f000:f76b]   RCBA: [00003419] <= 00
0832.0833    RH.U    [f000:e282]   IO: outb 00ed <= 20
0834.0835    .H..    [f000:e282]   PCI: 0:1d.0 [020] => 01
0838.0839    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
083a.083b    .H..    [f000:e2a3]   PCI: 0:1d.0 [020] <= 01
083e.083f    RH.U    [f000:e2cc]   IO: outb 00ed <= 20
0840.0841    .H..    [f000:e2cc]   PCI: 0:1d.0 [021] => 00
0844.0845    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
0846.0847    .H..    [f000:e2d4]   PCI: 0:1d.0 [021] <= 18
084a.084b    RH.U    [f000:e282]   IO: outb 00ed <= 04
084c.084d    .H..    [f000:e282]   PCI: 0:1d.0 [004] => 00
0850.0851    RH.U    [f000:e2a3]   IO: outb 00ed <= 04
0852.0853    .H..    [f000:e2a3]   PCI: 0:1d.0 [004] <= 01
0857.0858    RH.U    [f000:e2c2]   IO: outb 00ed <= 20
0859.085a    .H..    [f000:e2c2]   PCI: 0:1d.1 [020] => 01
085d.085e    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
085f.0860    .H..    [f000:e2d4]   PCI: 0:1d.1 [020] <= 21
0863.0864    RH.U    [f000:e282]   IO: outb 00ed <= 20
0865.0866    .H..    [f000:e282]   PCI: 0:1d.1 [021] => 00
0869.086a    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
086b.086c    .H..    [f000:e2a3]   PCI: 0:1d.1 [021] <= 18
086f.0870    RH.U    [f000:e2eb]   IO: outb 00ed <= 04
0871.0872    .H..    [f000:e2eb]   PCI: 0:1d.1 [004] => 00
0875.0876    RH.U    [f000:e2d4]   IO: outb 00ed <= 04
0877.0878    .H..    [f000:e2d4]   PCI: 0:1d.1 [004] <= 01
087b.087c    RH.U    [f000:e282]   IO: outb 00ed <= 20
087d.087e    .H..    [f000:e282]   PCI: 0:1d.2 [020] => 01
0881.0882    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
0883.0884    .H..    [f000:e2a3]   PCI: 0:1d.2 [020] <= 41
0887.0888    RH.U    [f000:e2cc]   IO: outb 00ed <= 20
0889.088a    .H..    [f000:e2cc]   PCI: 0:1d.2 [021] => 00
088d.088e    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
088f.0890    .H..    [f000:e2d4]   PCI: 0:1d.2 [021] <= 18
0893.0894    RH.U    [f000:e282]   IO: outb 00ed <= 04
0895.0896    .H..    [f000:e282]   PCI: 0:1d.2 [004] => 00
0899.089a    RH.U    [f000:e2a3]   IO: outb 00ed <= 04
089b.089c    .H..    [f000:e2a3]   PCI: 0:1d.2 [004] <= 01
089f.08a0    RH.U    [f000:e2c2]   IO: outb 00ed <= 20
08a1.08a2    .H..    [f000:e2c2]   PCI: 0:1a.0 [020] => 01
08a5.08a6    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
08a7.08a8    .H..    [f000:e2d4]   PCI: 0:1a.0 [020] <= 61
08ab.08ac    RH.U    [f000:e282]   IO: outb 00ed <= 20
08ad.08ae    .H..    [f000:e282]   PCI: 0:1a.0 [021] => 00
08b1.08b2    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
08b3.08b4    .H..    [f000:e2a3]   PCI: 0:1a.0 [021] <= 18
08b7.08b8    RH.U    [f000:e2eb]   IO: outb 00ed <= 04
08b9.08ba    .H..    [f000:e2eb]   PCI: 0:1a.0 [004] => 00
08bd.08be    RH.U    [f000:e2d4]   IO: outb 00ed <= 04
08bf.08c0    .H..    [f000:e2d4]   PCI: 0:1a.0 [004] <= 01
08c3.08c4    RH.U    [f000:e282]   IO: outb 00ed <= 20
08c5.08c6    .H..    [f000:e282]   PCI: 0:1a.1 [020] => 01
08c9.08ca    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
08cb.08cc    .H..    [f000:e2a3]   PCI: 0:1a.1 [020] <= 81
08cf.08d0    RH.U    [f000:e2cc]   IO: outb 00ed <= 20
08d1.08d2    .H..    [f000:e2cc]   PCI: 0:1a.1 [021] => 00
08d5.08d6    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
08d7.08d8    .H..    [f000:e2d4]   PCI: 0:1a.1 [021] <= 18
08db.08dc    RH.U    [f000:e282]   IO: outb 00ed <= 04
08dd.08de    .H..    [f000:e282]   PCI: 0:1a.1 [004] => 00
08e1.08e2    RH.U    [f000:e2a3]   IO: outb 00ed <= 04
08e3.08e4    .H..    [f000:e2a3]   PCI: 0:1a.1 [004] <= 01
08e6.08e7    .H..    [f000:f7b3]   RCBA: [00003419] => 00
08e6.08e8    .H..    [f000:f7b3]   RCBA: [00003419] <= 80
08ed.08ee    RH.U    [f000:f7d3]   IO:  inb 1892 => 80
08ed.08ef    RH.U    [f000:f7ca]   IO:  inb 1890 => 80
08ed.08f0    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
08ed.08f1    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
08ed.08f2    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
08ed.08f3    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
08ed.08f4    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
08ed.08f5    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
08ed.08f6    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
08ed.08f7    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
08fb.08fc    RH.U    [f000:ed93]   IO: outb 00ed <= 00
08fd.08fe    .H..    [f000:ed93]   i8254 A: [0] current = 90
08ff.0900    RH.U    [f000:ed93]   IO: outb 00ed <= 5a
0904.0905    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0906.0907    .H..    [f000:ed93]   i8254 A: [0] current = 172
0908.0909    RH.U    [f000:ed93]   IO: outb 00ed <= ac
090e.090f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0910.0911    .H..    [f000:ed93]   i8254 A: [0] current = 2
0912.0913    RH.U    [f000:ed93]   IO: outb 00ed <= 02
0917.0918    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0919.091a    .H..    [f000:ed93]   i8254 A: [0] current = 54
091b.091c    RH.U    [f000:ed93]   IO: outb 00ed <= 36
0920.0921    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0920.0923    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0920.0924    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0920.0925    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0920.0926    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0920.0927    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0920.0928    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0920.0929    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0920.092a    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0920.092b    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
092f.0930    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0931.0932    .H..    [f000:ed93]   i8254 A: [0] current = 206
0933.0934    RH.U    [f000:ed93]   IO: outb 00ed <= ce
0938.0939    RH.U    [f000:ed93]   IO: outb 00ed <= 00
093a.093b    .H..    [f000:ed93]   i8254 A: [0] current = 170
093c.093d    RH.U    [f000:ed93]   IO: outb 00ed <= aa
0941.0942    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0943.0944    .H..    [f000:efd9]   i8254 A: [0] current = 86
0945.0946    RH.U    [f000:efd9]   IO: outb 00ed <= 56
094a.094b    RH.U    [f000:efd9]   IO: outb 00ed <= 00
094c.094d    .H..    [f000:efd9]   i8254 A: [0] current = 16
094e.094f    RH.U    [f000:efd9]   IO: outb 00ed <= 10
0952.0953    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0952.0954    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0952.0955    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0952.0956    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0952.0957    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0952.0958    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0952.0959    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0952.095a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0952.095b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0952.095c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
095f.0960    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0961.0962    .H..    [f000:efd0]   i8254 A: [0] current = 22
0963.0964    RH.U    [f000:efd0]   IO: outb 00ed <= 16
0968.0969    RH.U    [f000:efd0]   IO: outb 00ed <= 00
096a.096b    .H..    [f000:efd0]   i8254 A: [0] current = 152
096c.096d    RH.U    [f000:efd0]   IO: outb 00ed <= 98
0971.0972    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0973.0974    .H..    [f000:ed93]   i8254 A: [0] current = 24
0975.0976    RH.U    [f000:ed93]   IO: outb 00ed <= 18
097a.097b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
097c.097d    .H..    [f000:ed93]   i8254 A: [0] current = 64
097e.097f    RH.U    [f000:ed93]   IO: outb 00ed <= 40
0982.0983    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0982.0984    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0982.0985    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0982.0986    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0982.0987    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0982.0988    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0982.0989    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0982.098a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0982.098b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0982.098c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
098f.0990    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0991.0992    .H..    [f000:ed93]   i8254 A: [0] current = 210
0993.0994    RH.U    [f000:ed93]   IO: outb 00ed <= d2
0998.0999    RH.U    [f000:ed93]   IO: outb 00ed <= 00
099a.099b    .H..    [f000:ed93]   i8254 A: [0] current = 48
099c.099d    RH.U    [f000:ed93]   IO: outb 00ed <= 30
09a1.09a2    RH.U    [f000:efd9]   IO: outb 00ed <= 00
09a3.09a4    .H..    [f000:efd9]   i8254 A: [0] current = 144
09a5.09a6    RH.U    [f000:efd9]   IO: outb 00ed <= 90
09aa.09ab    RH.U    [f000:efd9]   IO: outb 00ed <= 00
09ac.09ad    .H..    [f000:efd9]   i8254 A: [0] current = 40
09ae.09af    RH.U    [f000:efd9]   IO: outb 00ed <= 28
09b2.09b3    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
09b2.09b4    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
09b2.09b5    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
09b2.09b6    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
09b2.09b7    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
09b2.09b8    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
09b2.09b9    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
09b2.09ba    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
09b2.09bb    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
09b2.09bc    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
09bf.09c0    RH.U    [f000:efd0]   IO: outb 00ed <= 00
09c1.09c2    .H..    [f000:efd0]   i8254 A: [0] current = 188
09c3.09c4    RH.U    [f000:efd0]   IO: outb 00ed <= bc
09c8.09c9    RH.U    [f000:efd0]   IO: outb 00ed <= 00
09ca.09cb    .H..    [f000:efd0]   i8254 A: [0] current = 40
09cc.09cd    RH.U    [f000:efd0]   IO: outb 00ed <= 28
09d1.09d2    RH.U    [f000:ed93]   IO: outb 00ed <= 00
09d3.09d4    .H..    [f000:ed93]   i8254 A: [0] current = 228
09d5.09d6    RH.U    [f000:ed93]   IO: outb 00ed <= e4
09da.09db    RH.U    [f000:ed93]   IO: outb 00ed <= 00
09dc.09dd    .H..    [f000:ed93]   i8254 A: [0] current = 54
09de.09df    RH.U    [f000:ed93]   IO: outb 00ed <= 36
09e2.09e3    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
09e2.09e4    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
09e2.09e5    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
09e2.09e6    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
09e2.09e7    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
09e2.09e8    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
09e2.09e9    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
09e2.09ea    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
09e2.09eb    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
09e2.09ec    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
09ef.09f0    RH.U    [f000:ed93]   IO: outb 00ed <= 00
09f1.09f2    .H..    [f000:ed93]   i8254 A: [0] current = 52
09f3.09f4    RH.U    [f000:ed93]   IO: outb 00ed <= 34
09f8.09f9    RH.U    [f000:ed93]   IO: outb 00ed <= 00
09fa.09fb    .H..    [f000:ed93]   i8254 A: [0] current = 224
09fc.09fd    RH.U    [f000:ed93]   IO: outb 00ed <= e0
0a01.0a02    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0a03.0a04    .H..    [f000:efd9]   i8254 A: [0] current = 78
0a05.0a06    RH.U    [f000:efd9]   IO: outb 00ed <= 4e
0a0a.0a0b    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0a0c.0a0d    .H..    [f000:efd9]   i8254 A: [0] current = 86
0a0e.0a0f    RH.U    [f000:efd9]   IO: outb 00ed <= 56
0a12.0a13    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0a12.0a14    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0a12.0a15    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0a12.0a16    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0a12.0a17    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0a12.0a18    RH.U    [f000:f7d3]   IO:  inb 1850 => 80
0a12.0a19    RH.U    [f000:f7ca]   IO:  inb 1832 => 80
0a12.0a1a    RH.U    [f000:f7d3]   IO:  inb 1830 => 80
0a12.0a1b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0a12.0a1c    RH.U    [f000:f7ca]   IO:  inb 1810 => 80
0a1f.0a20    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0a21.0a22    .H..    [f000:efd0]   i8254 A: [0] current = 52
0a23.0a24    RH.U    [f000:efd0]   IO: outb 00ed <= 34
0a28.0a29    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0a2a.0a2b    .H..    [f000:efd0]   i8254 A: [0] current = 254
0a2c.0a2d    RH.U    [f000:efd0]   IO: outb 00ed <= fe
0a31.0a32    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0a33.0a34    .H..    [f000:ed93]   i8254 A: [0] current = 124
0a35.0a36    RH.U    [f000:ed93]   IO: outb 00ed <= 7c
0a3a.0a3b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0a3c.0a3d    .H..    [f000:ed93]   i8254 A: [0] current = 44
0a3e.0a3f    RH.U    [f000:ed93]   IO: outb 00ed <= 2c
0a42.0a43    RH.U    [f000:f7d3]   IO:  inb 1892 => 80
0a42.0a44    RH.U    [f000:f7ca]   IO:  inb 1890 => 80
0a42.0a45    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0a42.0a46    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0a42.0a47    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0a42.0a48    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0a42.0a49    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0a42.0a4a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0a42.0a4b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0a42.0a4c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0a4f.0a50    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0a51.0a52    .H..    [f000:ed93]   i8254 A: [0] current = 174
0a53.0a54    RH.U    [f000:ed93]   IO: outb 00ed <= ae
0a58.0a59    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0a5a.0a5b    .H..    [f000:ed93]   i8254 A: [0] current = 32
0a5c.0a5d    RH.U    [f000:ed93]   IO: outb 00ed <= 20
0a61.0a62    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0a63.0a64    .H..    [f000:efd9]   i8254 A: [0] current = 180
0a65.0a66    RH.U    [f000:efd9]   IO: outb 00ed <= b4
0a6a.0a6b    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0a6c.0a6d    .H..    [f000:efd9]   i8254 A: [0] current = 118
0a6e.0a6f    RH.U    [f000:efd9]   IO: outb 00ed <= 76
0a72.0a73    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0a72.0a74    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0a72.0a75    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0a72.0a76    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0a72.0a77    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0a72.0a78    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0a72.0a79    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0a72.0a7a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0a72.0a7b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0a72.0a7c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0a7f.0a80    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0a81.0a82    .H..    [f000:efd0]   i8254 A: [0] current = 156
0a83.0a84    RH.U    [f000:efd0]   IO: outb 00ed <= 9c
0a88.0a89    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0a8a.0a8b    .H..    [f000:efd0]   i8254 A: [0] current = 198
0a8c.0a8d    RH.U    [f000:efd0]   IO: outb 00ed <= c6
0a91.0a92    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0a93.0a94    .H..    [f000:ed93]   i8254 A: [0] current = 232
0a95.0a96    RH.U    [f000:ed93]   IO: outb 00ed <= e8
0a9a.0a9b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0a9c.0a9d    .H..    [f000:ed93]   i8254 A: [0] current = 28
0a9e.0a9f    RH.U    [f000:ed93]   IO: outb 00ed <= 1c
0aa2.0aa3    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0aa2.0aa4    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0aa2.0aa5    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0aa2.0aa6    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0aa2.0aa7    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0aa2.0aa8    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0aa2.0aa9    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0aa2.0aaa    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0aa2.0aab    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0aa2.0aac    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0aaf.0ab0    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0ab1.0ab2    .H..    [f000:ed93]   i8254 A: [0] current = 58
0ab3.0ab4    RH.U    [f000:ed93]   IO: outb 00ed <= 3a
0ab8.0ab9    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0aba.0abb    .H..    [f000:ed93]   i8254 A: [0] current = 102
0abc.0abd    RH.U    [f000:ed93]   IO: outb 00ed <= 66
0ac1.0ac2    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0ac3.0ac4    .H..    [f000:efd9]   i8254 A: [0] current = 102
0ac5.0ac6    RH.U    [f000:efd9]   IO: outb 00ed <= 66
0aca.0acb    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0acc.0acd    .H..    [f000:efd9]   i8254 A: [0] current = 16
0ace.0acf    RH.U    [f000:efd9]   IO: outb 00ed <= 10
0ad2.0ad3    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0ad2.0ad4    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0ad2.0ad5    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0ad2.0ad6    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0ad2.0ad7    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0ad2.0ad8    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0ad2.0ad9    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0ad2.0ada    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0ad2.0adb    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0ad2.0adc    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0adf.0ae0    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0ae1.0ae2    .H..    [f000:efd0]   i8254 A: [0] current = 126
0ae3.0ae4    RH.U    [f000:efd0]   IO: outb 00ed <= 7e
0ae8.0ae9    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0aea.0aeb    .H..    [f000:efd0]   i8254 A: [0] current = 114
0aec.0aed    RH.U    [f000:efd0]   IO: outb 00ed <= 72
0af1.0af2    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0af3.0af4    .H..    [f000:ed93]   i8254 A: [0] current = 174
0af5.0af6    RH.U    [f000:ed93]   IO: outb 00ed <= ae
0afa.0afb    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0afc.0afd    .H..    [f000:ed93]   i8254 A: [0] current = 154
0afe.0aff    RH.U    [f000:ed93]   IO: outb 00ed <= 9a
0b02.0b03    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0b02.0b04    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0b02.0b05    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0b02.0b06    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0b02.0b07    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0b02.0b08    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0b02.0b09    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0b02.0b0a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0b02.0b0b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0b02.0b0c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0b0f.0b10    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0b11.0b12    .H..    [f000:ed93]   i8254 A: [0] current = 216
0b13.0b14    RH.U    [f000:ed93]   IO: outb 00ed <= d8
0b18.0b19    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0b1a.0b1b    .H..    [f000:ed93]   i8254 A: [0] current = 118
0b1c.0b1d    RH.U    [f000:ed93]   IO: outb 00ed <= 76
0b21.0b22    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0b23.0b24    .H..    [f000:efd9]   i8254 A: [0] current = 156
0b25.0b26    RH.U    [f000:efd9]   IO: outb 00ed <= 9c
0b2a.0b2b    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0b2c.0b2d    .H..    [f000:efd9]   i8254 A: [0] current = 122
0b2e.0b2f    RH.U    [f000:efd9]   IO: outb 00ed <= 7a
0b32.0b33    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0b32.0b34    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0b32.0b35    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0b32.0b36    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0b32.0b37    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0b32.0b38    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0b32.0b39    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0b32.0b3a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0b32.0b3b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0b32.0b3c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0b3f.0b40    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0b41.0b42    .H..    [f000:efd0]   i8254 A: [0] current = 144
0b43.0b44    RH.U    [f000:efd0]   IO: outb 00ed <= 90
0b48.0b49    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0b4a.0b4b    .H..    [f000:efd0]   i8254 A: [0] current = 192
0b4c.0b4d    RH.U    [f000:efd0]   IO: outb 00ed <= c0
0b51.0b52    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0b53.0b54    .H..    [f000:ed93]   i8254 A: [0] current = 120
0b55.0b56    RH.U    [f000:ed93]   IO: outb 00ed <= 78
0b5a.0b5b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0b5c.0b5d    .H..    [f000:ed93]   i8254 A: [0] current = 208
0b5e.0b5f    RH.U    [f000:ed93]   IO: outb 00ed <= d0
0b62.0b63    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0b62.0b64    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0b62.0b65    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0b62.0b66    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0b62.0b67    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0b62.0b68    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0b62.0b69    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0b62.0b6a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0b62.0b6b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0b62.0b6c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0b6f.0b70    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0b71.0b72    .H..    [f000:ed93]   i8254 A: [0] current = 26
0b73.0b74    RH.U    [f000:ed93]   IO: outb 00ed <= 1a
0b78.0b79    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0b7a.0b7b    .H..    [f000:ed93]   i8254 A: [0] current = 236
0b7c.0b7d    RH.U    [f000:ed93]   IO: outb 00ed <= ec
0b81.0b82    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0b83.0b84    .H..    [f000:efd9]   i8254 A: [0] current = 216
0b85.0b86    RH.U    [f000:efd9]   IO: outb 00ed <= d8
0b8a.0b8b    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0b8c.0b8d    .H..    [f000:efd9]   i8254 A: [0] current = 164
0b8e.0b8f    RH.U    [f000:efd9]   IO: outb 00ed <= a4
0b92.0b93    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0b92.0b94    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0b92.0b95    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0b92.0b96    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0b92.0b97    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0b92.0b98    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0b92.0b99    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0b92.0b9a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0b92.0b9b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0b92.0b9c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0b9f.0ba0    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0ba1.0ba2    .H..    [f000:efd0]   i8254 A: [0] current = 58
0ba3.0ba4    RH.U    [f000:efd0]   IO: outb 00ed <= 3a
0ba8.0ba9    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0baa.0bab    .H..    [f000:efd0]   i8254 A: [0] current = 142
0bac.0bad    RH.U    [f000:efd0]   IO: outb 00ed <= 8e
0bb1.0bb2    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0bb3.0bb4    .H..    [f000:ed93]   i8254 A: [0] current = 60
0bb5.0bb6    RH.U    [f000:ed93]   IO: outb 00ed <= 3c
0bba.0bbb    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0bbc.0bbd    .H..    [f000:ed93]   i8254 A: [0] current = 112
0bbe.0bbf    RH.U    [f000:ed93]   IO: outb 00ed <= 70
0bc2.0bc3    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0bc2.0bc4    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0bc2.0bc5    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0bc2.0bc6    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0bc2.0bc7    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0bc2.0bc8    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0bc2.0bc9    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0bc2.0bca    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0bc2.0bcb    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0bc2.0bcc    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0bcf.0bd0    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0bd1.0bd2    .H..    [f000:ed93]   i8254 A: [0] current = 168
0bd3.0bd4    RH.U    [f000:ed93]   IO: outb 00ed <= a8
0bd8.0bd9    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0bda.0bdb    .H..    [f000:ed93]   i8254 A: [0] current = 104
0bdc.0bdd    RH.U    [f000:ed93]   IO: outb 00ed <= 68
0be1.0be2    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0be3.0be4    .H..    [f000:efd9]   i8254 A: [0] current = 40
0be5.0be6    RH.U    [f000:efd9]   IO: outb 00ed <= 28
0bea.0beb    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0bec.0bed    .H..    [f000:efd9]   i8254 A: [0] current = 80
0bee.0bef    RH.U    [f000:efd9]   IO: outb 00ed <= 50
0bf2.0bf3    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0bf2.0bf4    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0bf2.0bf5    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0bf2.0bf6    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0bf2.0bf7    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0bf2.0bf8    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0bf2.0bf9    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0bf2.0bfa    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0bf2.0bfb    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0bf2.0bfc    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0c03.0c04    .H..    [f000:ef87]   PnP 2e:01: outb 0378 <= 00
0c05.0c06    RH.U    [f000:ef87]   IO:  inb 0379 => ff
0c05.0c07    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c08    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c09    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c0a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c0b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c0c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c0d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c0e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c0f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c10    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c11    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c12    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c13    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c14    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c15    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c16    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c17    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c18    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c19    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c1a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c1b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c1c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c1d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c1e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c1f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c20    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c21    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c22    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c23    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c24    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c25    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c26    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c27    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c28    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c29    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c2a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c2b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c2c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c2d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c2e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c2f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c30    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c31    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c32    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c33    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c34    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c35    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c36    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c37    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c38    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c39    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c3a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c3b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c3c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c3d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c3e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c3f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c40    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c41    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c42    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c43    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c44    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c45    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c46    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c47    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c48    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c49    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c4a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c4b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c4c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c4d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c4e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c4f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c50    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c51    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c52    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c53    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c54    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c55    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c56    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c57    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c58    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c59    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c5a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c5b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c5c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c5d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c5e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c5f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c60    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c61    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c62    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c63    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c64    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c65    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c66    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c67    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c68    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c69    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c6a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c6b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c6c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c6d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c6e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c6f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c70    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c71    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c72    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c73    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c74    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c75    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c76    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c77    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c78    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c79    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c7a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c7b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c7c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c7d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c7e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c7f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c80    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c81    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c82    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c83    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c84    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c85    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c86    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c87    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c88    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c89    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c8a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c8b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c8c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c8d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c8e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c8f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c90    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c91    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c92    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c93    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c94    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c95    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c96    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c97    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c98    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c99    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c9a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c9b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c9c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c9d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c9e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c9f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0caa    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cab    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cac    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cad    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cae    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0caf    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cba    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cbb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cbc    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cbd    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cbe    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cbf    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cca    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ccb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ccc    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ccd    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cce    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ccf    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cda    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cdb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cdc    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cdd    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cde    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cdf    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cea    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ceb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cec    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ced    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cee    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cef    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cfa    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cfb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cfc    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cfd    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cfe    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cff    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0d00    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0d01    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0d02    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0d03    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0d04    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0d0a.0d0b    .H..    [f000:f6d4]   ACPI: [0004] => 1c00
0d0c.0d0d    .H..    [f000:f6d4]   RCBA: [00003419] => 80
0d0c.0d0e    .H..    [f000:f6d4]   RCBA: [00003419] <= 00
0d10.0d12    .H..    [f000:f703]   PCI: 0:1d.7 [010] <= fed1c000
0d13.0d15    .H..    [f000:f703]   PCI: 0:1d.7 [004] => 0000
0d13.0d16    .H..    [f000:f703]   PCI: 0:1d.7 [004] <= 0002
0d17.0d18    .H..    [f000:f703]   RCBA: [00000020] => 00000002
0d17.0d19    .H..    [f000:f703]   RCBA: [00000020] <= 00000002
0d17.0d1a    .H..    [f000:f703]   RCBA: [00000020] => 00000002
0d17.0d1b    .H..    [f000:f703]   RCBA: [00000020] <= 00000002
0d1d.0d1f    .H..    [f000:f703]   PCI: 0:1d.7 [004] => 0002
0d1d.0d20    .H..    [f000:f703]   PCI: 0:1d.7 [004] <= 0000
0d21.0d23    .H..    [f000:f703]   PCI: 0:1d.7 [010] <= 00000000
0d24.0d26    .H..    [f000:f6f9]   PCI: 0:1a.7 [010] <= fed1c000
0d27.0d29    .H..    [f000:f6f9]   PCI: 0:1a.7 [004] => 0000
0d27.0d2a    .H..    [f000:f6f9]   PCI: 0:1a.7 [004] <= 0002
0d2b.0d2c    .H..    [f000:f6f9]   RCBA: [00000020] => 00000002
0d2b.0d2d    .H..    [f000:f6f9]   RCBA: [00000020] <= 00000002
0d2b.0d2e    .H..    [f000:f6f9]   RCBA: [00000020] => 00000002
0d2b.0d2f    .H..    [f000:f6f9]   RCBA: [00000020] <= 00000002
0d31.0d33    .H..    [f000:f6f9]   PCI: 0:1a.7 [004] => 0002
0d31.0d34    .H..    [f000:f6f9]   PCI: 0:1a.7 [004] <= 0000
0d35.0d37    .H..    [f000:f6f9]   PCI: 0:1a.7 [010] <= 00000000
0d38.0d39    .H..    [f000:f76b]   RCBA: [00003419] => 00
0d38.0d3a    .H..    [f000:f76b]   RCBA: [00003419] <= 00
0d3e.0d3f    RH.U    [f000:e2c2]   IO: outb 00ed <= 20
0d40.0d41    .H..    [f000:e2c2]   PCI: 0:1d.0 [020] => 01
0d44.0d45    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
0d46.0d47    .H..    [f000:e2d4]   PCI: 0:1d.0 [020] <= 01
0d4a.0d4b    RH.U    [f000:e282]   IO: outb 00ed <= 20
0d4c.0d4d    .H..    [f000:e282]   PCI: 0:1d.0 [021] => 18
0d50.0d51    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
0d52.0d53    .H..    [f000:e2a3]   PCI: 0:1d.0 [021] <= 18
0d56.0d57    RH.U    [f000:e2eb]   IO: outb 00ed <= 04
0d58.0d59    .H..    [f000:e2eb]   PCI: 0:1d.0 [004] => 01
0d5c.0d5d    RH.U    [f000:e2d4]   IO: outb 00ed <= 04
0d5e.0d5f    .H..    [f000:e2d4]   PCI: 0:1d.0 [004] <= 01
0d62.0d63    RH.U    [f000:e282]   IO: outb 00ed <= 20
0d64.0d65    .H..    [f000:e282]   PCI: 0:1d.1 [020] => 21
0d68.0d69    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
0d6a.0d6b    .H..    [f000:e2a3]   PCI: 0:1d.1 [020] <= 21
0d6e.0d6f    RH.U    [f000:e2cc]   IO: outb 00ed <= 20
0d70.0d71    .H..    [f000:e2cc]   PCI: 0:1d.1 [021] => 18
0d74.0d75    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
0d76.0d77    .H..    [f000:e2d4]   PCI: 0:1d.1 [021] <= 18
0d7a.0d7b    RH.U    [f000:e282]   IO: outb 00ed <= 04
0d7c.0d7d    .H..    [f000:e282]   PCI: 0:1d.1 [004] => 01
0d80.0d81    RH.U    [f000:e2a3]   IO: outb 00ed <= 04
0d82.0d83    .H..    [f000:e2a3]   PCI: 0:1d.1 [004] <= 01
0d86.0d87    RH.U    [f000:e2c2]   IO: outb 00ed <= 20
0d88.0d89    .H..    [f000:e2c2]   PCI: 0:1d.2 [020] => 41
0d8c.0d8d    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
0d8e.0d8f    .H..    [f000:e2d4]   PCI: 0:1d.2 [020] <= 41
0d92.0d93    RH.U    [f000:e282]   IO: outb 00ed <= 20
0d94.0d95    .H..    [f000:e282]   PCI: 0:1d.2 [021] => 18
0d98.0d99    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
0d9a.0d9b    .H..    [f000:e2a3]   PCI: 0:1d.2 [021] <= 18
0d9e.0d9f    RH.U    [f000:e2eb]   IO: outb 00ed <= 04
0da0.0da1    .H..    [f000:e2eb]   PCI: 0:1d.2 [004] => 01
0da4.0da5    RH.U    [f000:e2d4]   IO: outb 00ed <= 04
0da6.0da7    .H..    [f000:e2d4]   PCI: 0:1d.2 [004] <= 01
0daa.0dab    RH.U    [f000:e282]   IO: outb 00ed <= 20
0dac.0dad    .H..    [f000:e282]   PCI: 0:1a.0 [020] => 61
0db0.0db1    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
0db2.0db3    .H..    [f000:e2a3]   PCI: 0:1a.0 [020] <= 61
0db6.0db7    RH.U    [f000:e2cc]   IO: outb 00ed <= 20
0db8.0db9    .H..    [f000:e2cc]   PCI: 0:1a.0 [021] => 18
0dbc.0dbd    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
0dbe.0dbf    .H..    [f000:e2d4]   PCI: 0:1a.0 [021] <= 18
0dc2.0dc3    RH.U    [f000:e282]   IO: outb 00ed <= 04
0dc4.0dc5    .H..    [f000:e282]   PCI: 0:1a.0 [004] => 01
0dc8.0dc9    RH.U    [f000:e2a3]   IO: outb 00ed <= 04
0dca.0dcb    .H..    [f000:e2a3]   PCI: 0:1a.0 [004] <= 01
0dce.0dcf    RH.U    [f000:e2c2]   IO: outb 00ed <= 20
0dd0.0dd1    .H..    [f000:e2c2]   PCI: 0:1a.1 [020] => 81
0dd4.0dd5    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
0dd6.0dd7    .H..    [f000:e2d4]   PCI: 0:1a.1 [020] <= 81
0dda.0ddb    RH.U    [f000:e282]   IO: outb 00ed <= 20
0ddc.0ddd    .H..    [f000:e282]   PCI: 0:1a.1 [021] => 18
0de0.0de1    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
0de2.0de3    .H..    [f000:e2a3]   PCI: 0:1a.1 [021] <= 18
0de6.0de7    RH.U    [f000:e2eb]   IO: outb 00ed <= 04
0de8.0de9    .H..    [f000:e2eb]   PCI: 0:1a.1 [004] => 01
0dec.0ded    RH.U    [f000:e2d4]   IO: outb 00ed <= 04
0dee.0def    .H..    [f000:e2d4]   PCI: 0:1a.1 [004] <= 01
0df0.0df1    .H..    [f000:f7ad]   RCBA: [00003419] => 00
0df0.0df2    .H..    [f000:f7ad]   RCBA: [00003419] <= 80
0df3.0df4    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0df3.0df5    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0df3.0df6    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0df3.0df7    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0df3.0df8    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0df3.0df9    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0df3.0dfa    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0df3.0dfb    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0df3.0dfc    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0df3.0dfd    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0e00.0e01    RH.U    [f000:efca]   IO: outb 00ed <= 00
0e02.0e03    .H..    [f000:efca]   i8254 A: [0] current = 128
0e04.0e05    RH.U    [f000:efca]   IO: outb 00ed <= 80
0e09.0e0a    RH.U    [f000:efca]   IO: outb 00ed <= 00
0e0b.0e0c    .H..    [f000:efca]   i8254 A: [0] current = 86
0e0d.0e0e    RH.U    [f000:efca]   IO: outb 00ed <= 56
0e12.0e13    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0e14.0e15    .H..    [f000:ed93]   i8254 A: [0] current = 232
0e16.0e17    RH.U    [f000:ed93]   IO: outb 00ed <= e8
0e1b.0e1c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0e1d.0e1e    .H..    [f000:ed93]   i8254 A: [0] current = 62
0e1f.0e20    RH.U    [f000:ed93]   IO: outb 00ed <= 3e
0e23.0e24    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0e23.0e25    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0e23.0e26    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0e23.0e27    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0e23.0e28    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0e23.0e29    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0e23.0e2a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0e23.0e2b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0e23.0e2c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0e23.0e2d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0e30.0e31    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0e32.0e33    .H..    [f000:efd0]   i8254 A: [0] current = 142
0e34.0e35    RH.U    [f000:efd0]   IO: outb 00ed <= 8e
0e39.0e3a    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0e3b.0e3c    .H..    [f000:efd0]   i8254 A: [0] current = 52
0e3d.0e3e    RH.U    [f000:efd0]   IO: outb 00ed <= 34
0e42.0e43    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0e44.0e45    .H..    [f000:efd9]   i8254 A: [0] current = 114
0e46.0e47    RH.U    [f000:efd9]   IO: outb 00ed <= 72
0e4b.0e4c    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0e4d.0e4e    .H..    [f000:efd9]   i8254 A: [0] current = 124
0e4f.0e50    RH.U    [f000:efd9]   IO: outb 00ed <= 7c
0e53.0e54    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0e53.0e55    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0e53.0e56    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0e53.0e57    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0e53.0e58    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0e53.0e59    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0e53.0e5a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0e53.0e5b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0e53.0e5c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0e53.0e5d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0e60.0e61    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0e62.0e63    .H..    [f000:ed93]   i8254 A: [0] current = 194
0e64.0e65    RH.U    [f000:ed93]   IO: outb 00ed <= c2
0e69.0e6a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0e6b.0e6c    .H..    [f000:ed93]   i8254 A: [0] current = 24
0e6d.0e6e    RH.U    [f000:ed93]   IO: outb 00ed <= 18
0e72.0e73    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0e74.0e75    .H..    [f000:ed93]   i8254 A: [0] current = 196
0e76.0e77    RH.U    [f000:ed93]   IO: outb 00ed <= c4
0e7b.0e7c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0e7d.0e7e    .H..    [f000:ed93]   i8254 A: [0] current = 208
0e7f.0e80    RH.U    [f000:ed93]   IO: outb 00ed <= d0
0e83.0e84    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0e83.0e85    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0e83.0e86    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0e83.0e87    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0e83.0e88    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0e83.0e89    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0e83.0e8a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0e83.0e8b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0e83.0e8c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0e83.0e8d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0e90.0e91    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0e92.0e93    .H..    [f000:efd0]   i8254 A: [0] current = 12
0e94.0e95    RH.U    [f000:efd0]   IO: outb 00ed <= 0c
0e99.0e9a    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0e9b.0e9c    .H..    [f000:efd0]   i8254 A: [0] current = 200
0e9d.0e9e    RH.U    [f000:efd0]   IO: outb 00ed <= c8
0ea2.0ea3    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0ea4.0ea5    .H..    [f000:efd9]   i8254 A: [0] current = 132
0ea6.0ea7    RH.U    [f000:efd9]   IO: outb 00ed <= 84
0eab.0eac    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0ead.0eae    .H..    [f000:efd9]   i8254 A: [0] current = 204
0eaf.0eb0    RH.U    [f000:efd9]   IO: outb 00ed <= cc
0eb3.0eb4    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0eb3.0eb5    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0eb3.0eb6    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0eb3.0eb7    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0eb3.0eb8    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0eb3.0eb9    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0eb3.0eba    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0eb3.0ebb    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0eb3.0ebc    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0eb3.0ebd    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0ec0.0ec1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0ec2.0ec3    .H..    [f000:ed93]   i8254 A: [0] current = 96
0ec4.0ec5    RH.U    [f000:ed93]   IO: outb 00ed <= 60
0ec9.0eca    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0ecb.0ecc    .H..    [f000:ed93]   i8254 A: [0] current = 82
0ecd.0ece    RH.U    [f000:ed93]   IO: outb 00ed <= 52
0ed2.0ed3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0ed4.0ed5    .H..    [f000:ed93]   i8254 A: [0] current = 0
0ed6.0ed7    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0edb.0edc    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0edd.0ede    .H..    [f000:ed93]   i8254 A: [0] current = 194
0edf.0ee0    RH.U    [f000:ed93]   IO: outb 00ed <= c2
0ee3.0ee4    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0ee3.0ee5    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0ee3.0ee6    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0ee3.0ee7    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0ee3.0ee8    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0ee3.0ee9    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0ee3.0eea    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0ee3.0eeb    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0ee3.0eec    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0ee3.0eed    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0ef0.0ef1    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0ef2.0ef3    .H..    [f000:efd0]   i8254 A: [0] current = 64
0ef4.0ef5    RH.U    [f000:efd0]   IO: outb 00ed <= 40
0ef9.0efa    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0efb.0efc    .H..    [f000:efd0]   i8254 A: [0] current = 28
0efd.0efe    RH.U    [f000:efd0]   IO: outb 00ed <= 1c
0f02.0f03    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0f04.0f05    .H..    [f000:efd9]   i8254 A: [0] current = 150
0f06.0f07    RH.U    [f000:efd9]   IO: outb 00ed <= 96
0f0b.0f0c    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0f0d.0f0e    .H..    [f000:efd9]   i8254 A: [0] current = 80
0f0f.0f10    RH.U    [f000:efd9]   IO: outb 00ed <= 50
0f13.0f14    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0f13.0f15    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0f13.0f16    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0f13.0f17    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0f13.0f18    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0f13.0f19    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0f13.0f1a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0f13.0f1b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0f13.0f1c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0f13.0f1d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0f20.0f21    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0f22.0f23    .H..    [f000:ed93]   i8254 A: [0] current = 80
0f24.0f25    RH.U    [f000:ed93]   IO: outb 00ed <= 50
0f29.0f2a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0f2b.0f2c    .H..    [f000:ed93]   i8254 A: [0] current = 98
0f2d.0f2e    RH.U    [f000:ed93]   IO: outb 00ed <= 62
0f32.0f33    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0f34.0f35    .H..    [f000:ed93]   i8254 A: [0] current = 202
0f36.0f37    RH.U    [f000:ed93]   IO: outb 00ed <= ca
0f3b.0f3c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0f3d.0f3e    .H..    [f000:ed93]   i8254 A: [0] current = 20
0f3f.0f40    RH.U    [f000:ed93]   IO: outb 00ed <= 14
0f43.0f44    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0f43.0f45    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0f43.0f46    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0f43.0f47    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0f43.0f48    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0f43.0f49    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0f43.0f4a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0f43.0f4b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0f43.0f4c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0f43.0f4d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0f50.0f51    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0f52.0f53    .H..    [f000:efd0]   i8254 A: [0] current = 44
0f54.0f55    RH.U    [f000:efd0]   IO: outb 00ed <= 2c
0f59.0f5a    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0f5b.0f5c    .H..    [f000:efd0]   i8254 A: [0] current = 126
0f5d.0f5e    RH.U    [f000:efd0]   IO: outb 00ed <= 7e
0f62.0f63    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0f64.0f65    .H..    [f000:efd9]   i8254 A: [0] current = 160
0f66.0f67    RH.U    [f000:efd9]   IO: outb 00ed <= a0
0f6b.0f6c    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0f6d.0f6e    .H..    [f000:efd9]   i8254 A: [0] current = 138
0f6f.0f70    RH.U    [f000:efd9]   IO: outb 00ed <= 8a
0f73.0f74    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0f73.0f75    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0f73.0f76    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0f73.0f77    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0f73.0f78    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0f73.0f79    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0f73.0f7a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0f73.0f7b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0f73.0f7c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0f73.0f7d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0f80.0f81    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0f82.0f83    .H..    [f000:ed93]   i8254 A: [0] current = 126
0f84.0f85    RH.U    [f000:ed93]   IO: outb 00ed <= 7e
0f89.0f8a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0f8b.0f8c    .H..    [f000:ed93]   i8254 A: [0] current = 204
0f8d.0f8e    RH.U    [f000:ed93]   IO: outb 00ed <= cc
0f92.0f93    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0f94.0f95    .H..    [f000:ed93]   i8254 A: [0] current = 108
0f96.0f97    RH.U    [f000:ed93]   IO: outb 00ed <= 6c
0f9b.0f9c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0f9d.0f9e    .H..    [f000:ed93]   i8254 A: [0] current = 122
0f9f.0fa0    RH.U    [f000:ed93]   IO: outb 00ed <= 7a
0fa3.0fa4    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0fa3.0fa5    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0fa3.0fa6    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0fa3.0fa7    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0fa3.0fa8    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0fa3.0fa9    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0fa3.0faa    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0fa3.0fab    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0fa3.0fac    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0fa3.0fad    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0fb0.0fb1    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0fb2.0fb3    .H..    [f000:efd0]   i8254 A: [0] current = 236
0fb4.0fb5    RH.U    [f000:efd0]   IO: outb 00ed <= ec
0fb9.0fba    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0fbb.0fbc    .H..    [f000:efd0]   i8254 A: [0] current = 252
0fbd.0fbe    RH.U    [f000:efd0]   IO: outb 00ed <= fc
0fc2.0fc3    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0fc4.0fc5    .H..    [f000:efd9]   i8254 A: [0] current = 202
0fc6.0fc7    RH.U    [f000:efd9]   IO: outb 00ed <= ca
0fcb.0fcc    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0fcd.0fce    .H..    [f000:efd9]   i8254 A: [0] current = 16
0fcf.0fd0    RH.U    [f000:efd9]   IO: outb 00ed <= 10
0fd3.0fd4    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0fd3.0fd5    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0fd3.0fd6    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0fd3.0fd7    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0fd3.0fd8    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0fd3.0fd9    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0fd3.0fda    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0fd3.0fdb    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0fd3.0fdc    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0fd3.0fdd    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0fe0.0fe1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0fe2.0fe3    .H..    [f000:ed93]   i8254 A: [0] current = 98
0fe4.0fe5    RH.U    [f000:ed93]   IO: outb 00ed <= 62
0fe9.0fea    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0feb.0fec    .H..    [f000:ed93]   i8254 A: [0] current = 36
0fed.0fee    RH.U    [f000:ed93]   IO: outb 00ed <= 24
0ff2.0ff3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0ff4.0ff5    .H..    [f000:ed93]   i8254 A: [0] current = 154
0ff6.0ff7    RH.U    [f000:ed93]   IO: outb 00ed <= 9a
0ffb.0ffc    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0ffd.0ffe    .H..    [f000:ed93]   i8254 A: [0] current = 10
0fff.1000    RH.U    [f000:ed93]   IO: outb 00ed <= 0a
1003.1004    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
1003.1005    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
1003.1006    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
1003.1007    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
1003.1008    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
1003.1009    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
1003.100a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
1003.100b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
1003.100c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
1003.100d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
1010.1011    RH.U    [f000:efd0]   IO: outb 00ed <= 00
1012.1013    .H..    [f000:efd0]   i8254 A: [0] current = 22
1014.1015    RH.U    [f000:efd0]   IO: outb 00ed <= 16
1019.101a    RH.U    [f000:efd0]   IO: outb 00ed <= 00
101b.101c    .H..    [f000:efd0]   i8254 A: [0] current = 0
101d.101e    RH.U    [f000:efd0]   IO: outb 00ed <= 00
1022.1023    RH.U    [f000:efd9]   IO: outb 00ed <= 00
1024.1025    .H..    [f000:efd9]   i8254 A: [0] current = 140
1026.1027    RH.U    [f000:efd9]   IO: outb 00ed <= 8c
102b.102c    RH.U    [f000:efd9]   IO: outb 00ed <= 00
102d.102e    .H..    [f000:efd9]   i8254 A: [0] current = 180
102f.1030    RH.U    [f000:efd9]   IO: outb 00ed <= b4
1033.1034    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
1033.1035    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
1033.1036    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
1033.1037    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
1033.1038    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
1033.1039    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
1033.103a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
1033.103b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
1033.103c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
1033.103d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
1040.1041    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1042.1043    .H..    [f000:ed93]   i8254 A: [0] current = 62
1044.1045    RH.U    [f000:ed93]   IO: outb 00ed <= 3e
1049.104a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
104b.104c    .H..    [f000:ed93]   i8254 A: [0] current = 106
104d.104e    RH.U    [f000:ed93]   IO: outb 00ed <= 6a
1052.1053    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1054.1055    .H..    [f000:ed93]   i8254 A: [0] current = 36
1056.1057    RH.U    [f000:ed93]   IO: outb 00ed <= 24
105b.105c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
105d.105e    .H..    [f000:ed93]   i8254 A: [0] current = 226
105f.1060    RH.U    [f000:ed93]   IO: outb 00ed <= e2
1063.1064    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
1063.1065    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
1063.1066    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
1063.1067    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
1063.1068    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
1063.1069    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
1063.106a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
1063.106b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
1063.106c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
1063.106d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
1070.1071    RH.U    [f000:efd0]   IO: outb 00ed <= 00
1072.1073    .H..    [f000:efd0]   i8254 A: [0] current = 232
1074.1075    RH.U    [f000:efd0]   IO: outb 00ed <= e8
1079.107a    RH.U    [f000:efd0]   IO: outb 00ed <= 00
107b.107c    .H..    [f000:efd0]   i8254 A: [0] current = 52
107d.107e    RH.U    [f000:efd0]   IO: outb 00ed <= 34
1082.1083    RH.U    [f000:efd9]   IO: outb 00ed <= 00
1084.1085    .H..    [f000:efd9]   i8254 A: [0] current = 232
1086.1087    RH.U    [f000:efd9]   IO: outb 00ed <= e8
108b.108c    RH.U    [f000:efd9]   IO: outb 00ed <= 00
108d.108e    .H..    [f000:efd9]   i8254 A: [0] current = 14
108f.1090    RH.U    [f000:efd9]   IO: outb 00ed <= 0e
1093.1094    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
1093.1095    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
1093.1096    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
1093.1097    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
1093.1098    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
1093.1099    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
1093.109a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
1093.109b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
1093.109c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
1093.109d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
10a0.10a1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
10a2.10a3    .H..    [f000:ed93]   i8254 A: [0] current = 156
10a4.10a5    RH.U    [f000:ed93]   IO: outb 00ed <= 9c
10a9.10aa    RH.U    [f000:ed93]   IO: outb 00ed <= 00
10ab.10ac    .H..    [f000:ed93]   i8254 A: [0] current = 194
10ad.10ae    RH.U    [f000:ed93]   IO: outb 00ed <= c2
10b2.10b3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
10b4.10b5    .H..    [f000:ed93]   i8254 A: [0] current = 10
10b6.10b7    RH.U    [f000:ed93]   IO: outb 00ed <= 0a
10bb.10bc    RH.U    [f000:ed93]   IO: outb 00ed <= 00
10bd.10be    .H..    [f000:ed93]   i8254 A: [0] current = 24
10bf.10c0    RH.U    [f000:ed93]   IO: outb 00ed <= 18
10c3.10c4    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
10c3.10c5    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
10c3.10c6    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
10c3.10c7    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
10c3.10c8    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
10c3.10c9    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
10c3.10ca    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
10c3.10cb    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
10c3.10cc    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
10c3.10cd    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
10d0.10d1    RH.U    [f000:efd0]   IO: outb 00ed <= 00
10d2.10d3    .H..    [f000:efd0]   i8254 A: [0] current = 32
10d4.10d5    RH.U    [f000:efd0]   IO: outb 00ed <= 20
10d9.10da    RH.U    [f000:efd0]   IO: outb 00ed <= 00
10db.10dc    .H..    [f000:efd0]   i8254 A: [0] current = 208
10dd.10de    RH.U    [f000:efd0]   IO: outb 00ed <= d0
10e2.10e3    RH.U    [f000:efd9]   IO: outb 00ed <= 00
10e4.10e5    .H..    [f000:efd9]   i8254 A: [0] current = 252
10e6.10e7    RH.U    [f000:efd9]   IO: outb 00ed <= fc
10eb.10ec    RH.U    [f000:efd9]   IO: outb 00ed <= 00
10ed.10ee    .H..    [f000:efd9]   i8254 A: [0] current = 244
10ef.10f0    RH.U    [f000:efd9]   IO: outb 00ed <= f4
10f3.10f4    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
10f3.10f5    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
10f3.10f6    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
10f3.10f7    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
10f3.10f8    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
10f3.10f9    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
10f3.10fa    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
10f3.10fb    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
10f3.10fc    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
10f3.10fd    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
10ff.1100    .H..    [f000:ef47]   PnP 2e:01: outb 0378 <= 00
1101.1102    RH.U    [f000:ef47]   IO:  inb 0379 => ff
1101.1103    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1104    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1105    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1106    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1107    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1108    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1109    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.110a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.110b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.110c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.110d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.110e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.110f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1110    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1111    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1112    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1113    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1114    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1115    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1116    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1117    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1118    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1119    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.111a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.111b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.111c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.111d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.111e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.111f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1120    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1121    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1122    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1123    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1124    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1125    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1126    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1127    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1128    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1129    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.112a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.112b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.112c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.112d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.112e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.112f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1130    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1131    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1132    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1133    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1134    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1135    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1136    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1137    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1138    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1139    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.113a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.113b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.113c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.113d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.113e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.113f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1140    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1141    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1142    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1143    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1144    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1145    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1146    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1147    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1148    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1149    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.114a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.114b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.114c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.114d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.114e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.114f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1150    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1151    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1152    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1153    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1154    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1155    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1156    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1157    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1158    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1159    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.115a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.115b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.115c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.115d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.115e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.115f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1160    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1161    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1162    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1163    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1164    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1165    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1166    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1167    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1168    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1169    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.116a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.116b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.116c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.116d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.116e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.116f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1170    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1171    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1172    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1173    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1174    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1175    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1176    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1177    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1178    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1179    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.117a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.117b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.117c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.117d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.117e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.117f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1180    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1181    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1182    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1183    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1184    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1185    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1186    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1187    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1188    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1189    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.118a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.118b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.118c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.118d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.118e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.118f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1190    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1191    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1192    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1193    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1194    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1195    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1196    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1197    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1198    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1199    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.119a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.119b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.119c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.119d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.119e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.119f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11aa    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ab    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ac    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ad    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ae    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11af    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ba    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11bb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11bc    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11bd    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11be    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11bf    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ca    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11cb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11cc    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11cd    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ce    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11cf    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11da    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11db    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11dc    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11dd    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11de    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11df    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ea    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11eb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ec    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ed    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ee    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ef    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11fa    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11fb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11fc    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11fd    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11fe    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ff    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1200    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1207.1208    .H..    [f000:ec91]   POST: *** 86 ***
1207.120e    .H..    [f000:ecab]   POST: *** 87 ***
121b.121c    RH.U    [f000:d2a0]   IO:  inb 1689 => 1f
1222.1224    .H..    [f000:d4e2]   PCI: 0:1f.0 [040] => 00001001
1226.1227    .H..    [f000:d527]   ACPI: [0000] => 00000001
1226.1228    .H..    [f000:d533]   ACPI: [0004] => 00001c00
122b.1233    .H..    [f000:e213]   i801-smbus: 57 byte_data 55 => 09
1237.1238    .H..    [f000:dc5b]   POST: *** e1 ***
1241.1242    .H..    [f000:1074]   ICH7 TPM: [00000000] => 81
1241.1245    .H..    [f000:10a8]   ICH7 TPM: [00000000] <= 02
1241.1246    .H..    [f000:10a8]   ICH7 TPM: [00000000] => a1
1241.1247    .H..    [f000:10dd]   ICH7 TPM: [00000018] <= 40
1241.1248    .H..    [f000:10dd]   ICH7 TPM: [00000018] <= 40
1241.124a    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 00
1241.124b    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= c1
1241.124c    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 00
1241.124d    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 00
1241.124e    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 00
1241.124f    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 0c
1241.1250    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 00
1241.1251    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 00
1241.1252    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 00
1241.1253    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 99
1241.1254    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 00
1241.1255    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 03
1241.1256    .H..    [f000:10ee]   ICH7 TPM: [00000018] <= 20
1241.1257    .H..    [f000:10ee]   ICH7 TPM: [00000018] => 80
1259.125a    RH.U    [f000:1142]   IO: outb 00ed <= 00
1259.125b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.125c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.125d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.125e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.125f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1260    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1261    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1262    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1263    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1264    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1265    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1266    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1267    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1268    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1269    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.126a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.126b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.126c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.126d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.126e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.126f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1270    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1271    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1272    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1273    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1274    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1275    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1276    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1277    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1278    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1279    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.127a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.127b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.127c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.127d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.127e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.127f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1280    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1281    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1282    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1283    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1284    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1285    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1286    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1287    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1288    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1289    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.128a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.128b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.128c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.128d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.128e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.128f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1290    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1291    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1292    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1293    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1294    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1295    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1296    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1297    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1298    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1299    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.129a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.129b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.129c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.129d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.129e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.129f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12aa    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ab    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ac    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ad    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ae    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12af    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ba    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12bb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12bc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12bd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12be    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12bf    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ca    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12cb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12cc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12cd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ce    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12cf    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12da    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12db    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12dc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12dd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12de    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12df    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ea    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12eb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ec    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ed    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ee    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ef    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12fa    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12fb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12fc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12fd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12fe    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ff    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1300    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1301    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1302    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1303    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1304    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1305    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1306    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1307    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1308    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1309    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.130a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.130b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.130c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.130d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.130e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.130f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1310    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1311    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1312    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1313    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1314    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1315    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1316    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1317    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1318    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1319    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.131a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.131b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.131c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.131d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.131e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.131f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1320    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1321    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1322    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1323    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1324    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1325    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1326    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1327    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1328    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1329    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.132a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.132b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.132c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.132d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.132e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.132f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1330    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1331    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1332    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1333    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1334    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1335    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1336    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1337    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1338    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1339    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.133a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.133b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.133c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.133d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.133e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.133f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1340    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1341    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1342    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1343    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1344    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1345    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1346    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1347    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1348    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1349    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.134a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.134b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.134c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.134d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.134e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.134f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1350    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1351    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1352    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1353    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1354    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1355    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1356    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1357    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1358    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1359    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.135a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.135b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.135c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.135d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.135e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.135f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1360    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1361    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1362    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1363    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1364    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1365    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1366    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1367    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1368    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1369    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.136a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.136b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.136c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.136d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.136e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.136f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1370    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1371    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1372    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1373    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1374    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1375    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1376    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1377    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1378    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1379    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.137a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.137b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.137c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.137d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.137e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.137f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1380    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1381    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1382    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1383    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1384    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1385    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1386    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1387    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1388    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1389    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.138a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.138b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.138c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.138d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.138e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.138f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1390    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1391    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1392    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1393    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1394    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1395    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1396    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1397    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1398    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1399    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.139a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.139b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.139c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.139d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.139e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.139f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13aa    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ab    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ac    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ad    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ae    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13af    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ba    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13bb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13bc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13bd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13be    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13bf    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ca    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13cb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13cc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13cd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ce    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13cf    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13da    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13db    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13dc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13dd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13de    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13df    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ea    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13eb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ec    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ed    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ee    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ef    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13fa    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13fb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13fc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13fd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13fe    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ff    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1400    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1401    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1402    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1403    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1404    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1405    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1406    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1407    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1408    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1409    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.140a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.140b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.140c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.140d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.140e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.140f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1410    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1411    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1412    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1413    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1414    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1415    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1416    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1417    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1418    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1419    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.141a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.141b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.141c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.141d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.141e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.141f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1420    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1421    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1422    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1423    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1424    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1425    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1426    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1427    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1428    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1429    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.142a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.142b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.142c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.142d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.142e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.142f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1430    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1431    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1432    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1433    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1434    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1435    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1436    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1437    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1438    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1439    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.143a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.143b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.143c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.143d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.143e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.143f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1440    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1441    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1442    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1443    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1444    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1445    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1446    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1447    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1448    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1449    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.144a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.144b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.144c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.144d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.144e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.144f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1450    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1451    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1452    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1453    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1454    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1455    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1456    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1457    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1458    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1459    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.145a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.145b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.145c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.145d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.145e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.145f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1460    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1461    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1462    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1463    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1464    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1465    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1466    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1467    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1468    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1469    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.146a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.146b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.146c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.146d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.146e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.146f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1470    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1471    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1472    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1473    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1474    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1475    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1476    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1477    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1478    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1479    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.147a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.147b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.147c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.147d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.147e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.147f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1480    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1481    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1482    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1483    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1484    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1485    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1486    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1487    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1488    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1489    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.148a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.148b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.148c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.148d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.148e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.148f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1490    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1491    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1492    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1493    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1494    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1495    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1496    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1497    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1498    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1499    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.149a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.149b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.149c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.149d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.149e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.149f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14aa    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ab    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ac    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ad    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ae    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14af    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ba    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14bb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14bc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14bd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14be    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14bf    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ca    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14cb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14cc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14cd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ce    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14cf    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14da    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14db    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14dc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14dd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14de    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14df    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ea    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14eb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ec    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ed    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ee    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ef    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14fa    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14fb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14fc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14fd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14fe    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ff    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1500    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1501    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1502    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1503    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1504    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1505    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1506    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1507    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1508    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1509    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.150a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.150b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.150c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.150d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.150e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.150f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1510    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1511    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1512    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1513    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1514    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1515    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1516    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1517    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1518    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1519    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.151a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.151b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.151c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.151d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.151e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.151f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1520    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1521    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1522    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1523    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1524    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1525    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1526    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1527    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1528    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1529    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.152a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.152b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.152c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.152d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.152e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.152f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1530    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1531    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1532    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1533    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1534    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1535    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1536    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1537    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1538    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1539    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.153a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.153b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.153c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.153d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.153e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.153f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1540    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1541    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1542    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1543    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1544    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1545    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1546    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1547    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1548    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1549    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.154a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.154b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.154c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.154d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.154e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.154f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1550    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1551    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1552    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1553    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1554    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1555    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1556    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1557    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1558    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1559    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.155a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.155b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.155c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.155d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.155e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.155f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1560    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1561    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1562    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1563    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1564    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1565    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1566    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1567    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1568    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1569    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.156a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.156b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.156c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.156d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.156e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.156f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1570    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1571    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1572    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1573    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1574    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1575    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1576    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1577    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1578    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1579    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.157a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.157b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.157c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.157d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.157e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.157f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1580    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1581    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1582    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1583    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1584    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1585    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1586    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1587    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1588    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1589    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.158a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.158b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.158c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.158d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.158e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.158f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1590    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1591    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1592    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1593    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1594    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1595    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1596    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1597    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1598    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1599    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.159a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.159b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.159c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.159d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.159e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.159f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15aa    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ab    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ac    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ad    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ae    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15af    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ba    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15bb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15bc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15bd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15be    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15bf    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ca    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15cb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15cc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15cd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ce    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15cf    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15da    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15db    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15dc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15dd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15de    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15df    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ea    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15eb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ec    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ed    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ee    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ef    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15fa    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15fb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15fc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15fd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15fe    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ff    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1600    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1601    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1602    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1603    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1604    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1605    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1606    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1607    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1608    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1609    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.160a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.160b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.160c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.160d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.160e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.160f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1610    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1611    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1612    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1613    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1614    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1615    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1616    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1617    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1618    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1619    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.161a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.161b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.161c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.161d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.161e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.161f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1620    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1621    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1622    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1623    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1624    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1625    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1626    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1627    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1628    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1629    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.162a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.162b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.162c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.162d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.162e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.162f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1630    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1631    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1632    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1633    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1634    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1635    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1636    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1637    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1638    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1639    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.163a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.163b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.163c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.163d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.163e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.163f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1640    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1641    RH.U    [f000:114d]   IO: outb 00ed <= 00
1642.1643    .H..    [f000:113a]   ICH7 TPM: [00000018] => 90
1642.1644    .H..    [f000:115b]   ICH7 TPM: [00000024] => 00
1642.1645    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.1646    .H..    [f000:115b]   ICH7 TPM: [00000024] => c4
1642.1647    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.1648    .H..    [f000:115b]   ICH7 TPM: [00000024] => 00
1642.1649    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.164a    .H..    [f000:115b]   ICH7 TPM: [00000024] => 00
1642.164b    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.164c    .H..    [f000:115b]   ICH7 TPM: [00000024] => 00
1642.164d    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.164e    .H..    [f000:115b]   ICH7 TPM: [00000024] => 0a
1642.164f    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.1650    .H..    [f000:115b]   ICH7 TPM: [00000024] => 00
1642.1651    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.1652    .H..    [f000:115b]   ICH7 TPM: [00000024] => 00
1642.1653    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.1654    .H..    [f000:115b]   ICH7 TPM: [00000024] => 00
1642.1655    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.1656    .H..    [f000:115b]   ICH7 TPM: [00000024] => 00
1642.1657    .H..    [f000:115b]   ICH7 TPM: [00000018] => 80
1642.1658    .H..    [f000:1169]   ICH7 TPM: [00000018] <= 40
1642.1659    .H..    [f000:152a]   ICH7 TPM: [00000000] <= 20
165e.1666    .H..    [f000:e213]   i801-smbus: 57 byte_data 7f => 00
165e.166f    .H..    [f000:e213]   i801-smbus: 57 byte_data 80 => 00
1673.1674    .H..    [f000:d6a3]   RCBA: [00003094] => 00000000
0000.0000    ....    [f000:e224]   i801-smbus: 57 byte_data 7f <= 00
1681.1682    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1683.1684    .H..    [f000:ed93]   i8254 A: [0] current = 206
1685.1686    RH.U    [f000:ed93]   IO: outb 00ed <= ce
168a.168b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
168c.168d    .H..    [f000:ed93]   i8254 A: [0] current = 20
168e.168f    RH.U    [f000:ed93]   IO: outb 00ed <= 14
1693.1694    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1695.1696    .H..    [f000:ed93]   i8254 A: [0] current = 52
1697.1698    RH.U    [f000:ed93]   IO: outb 00ed <= 34
169c.169d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
169e.169f    .H..    [f000:ed93]   i8254 A: [0] current = 14
16a0.16a1    RH.U    [f000:ed93]   IO: outb 00ed <= 0e
16a5.16a6    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16a7.16a8    .H..    [f000:ed93]   i8254 A: [0] current = 204
16a9.16aa    RH.U    [f000:ed93]   IO: outb 00ed <= cc
16ae.16af    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16b0.16b1    .H..    [f000:ed93]   i8254 A: [0] current = 2
16b2.16b3    RH.U    [f000:ed93]   IO: outb 00ed <= 02
16b7.16b8    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16b9.16ba    .H..    [f000:ed93]   i8254 A: [0] current = 96
16bb.16bc    RH.U    [f000:ed93]   IO: outb 00ed <= 60
16c0.16c1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16c2.16c3    .H..    [f000:ed93]   i8254 A: [0] current = 10
16c4.16c5    RH.U    [f000:ed93]   IO: outb 00ed <= 0a
16c9.16ca    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16cb.16cc    .H..    [f000:ed93]   i8254 A: [0] current = 96
16cd.16ce    RH.U    [f000:ed93]   IO: outb 00ed <= 60
16d2.16d3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16d4.16d5    .H..    [f000:ed93]   i8254 A: [0] current = 202
16d6.16d7    RH.U    [f000:ed93]   IO: outb 00ed <= ca
16db.16dc    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16dd.16de    .H..    [f000:ed93]   i8254 A: [0] current = 248
16df.16e0    RH.U    [f000:ed93]   IO: outb 00ed <= f8
16e4.16e5    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16e6.16e7    .H..    [f000:ed93]   i8254 A: [0] current = 76
16e8.16e9    RH.U    [f000:ed93]   IO: outb 00ed <= 4c
16ed.16ee    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16ef.16f0    .H..    [f000:ed93]   i8254 A: [0] current = 2
16f1.16f2    RH.U    [f000:ed93]   IO: outb 00ed <= 02
16f6.16f7    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16f8.16f9    .H..    [f000:ed93]   i8254 A: [0] current = 156
16fa.16fb    RH.U    [f000:ed93]   IO: outb 00ed <= 9c
16ff.1700    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1701.1702    .H..    [f000:ed93]   i8254 A: [0] current = 114
1703.1704    RH.U    [f000:ed93]   IO: outb 00ed <= 72
1708.1709    RH.U    [f000:ed93]   IO: outb 00ed <= 00
170a.170b    .H..    [f000:ed93]   i8254 A: [0] current = 50
170c.170d    RH.U    [f000:ed93]   IO: outb 00ed <= 32
1711.1712    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1713.1714    .H..    [f000:ed93]   i8254 A: [0] current = 224
1715.1716    RH.U    [f000:ed93]   IO: outb 00ed <= e0
171a.171b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
171c.171d    .H..    [f000:ed93]   i8254 A: [0] current = 98
171e.171f    RH.U    [f000:ed93]   IO: outb 00ed <= 62
1723.1724    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1725.1726    .H..    [f000:ed93]   i8254 A: [0] current = 100
1727.1728    RH.U    [f000:ed93]   IO: outb 00ed <= 64
172c.172d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
172e.172f    .H..    [f000:ed93]   i8254 A: [0] current = 26
1730.1731    RH.U    [f000:ed93]   IO: outb 00ed <= 1a
1736.1737    RH.U    [f000:eda3]   IO: outb 00ed <= 00
1738.1739    .H..    [f000:eda3]   i8254 A: [0] current = 222
173a.173b    RH.U    [f000:eda3]   IO: outb 00ed <= de
173f.1740    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1741.1742    .H..    [f000:ed93]   i8254 A: [0] current = 232
1743.1744    RH.U    [f000:ed93]   IO: outb 00ed <= e8
1748.1749    RH.U    [f000:ed93]   IO: outb 00ed <= 00
174a.174b    .H..    [f000:ed93]   i8254 A: [0] current = 184
174c.174d    RH.U    [f000:ed93]   IO: outb 00ed <= b8
1751.1752    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1753.1754    .H..    [f000:ed93]   i8254 A: [0] current = 132
1755.1756    RH.U    [f000:ed93]   IO: outb 00ed <= 84
175a.175b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
175c.175d    .H..    [f000:ed93]   i8254 A: [0] current = 6
175e.175f    RH.U    [f000:ed93]   IO: outb 00ed <= 06
1763.1764    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1765.1766    .H..    [f000:ed93]   i8254 A: [0] current = 242
1767.1768    RH.U    [f000:ed93]   IO: outb 00ed <= f2
176c.176d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
176e.176f    .H..    [f000:ed93]   i8254 A: [0] current = 158
1770.1771    RH.U    [f000:ed93]   IO: outb 00ed <= 9e
1775.1776    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1777.1778    .H..    [f000:ed93]   i8254 A: [0] current = 18
1779.177a    RH.U    [f000:ed93]   IO: outb 00ed <= 12
177e.177f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1780.1781    .H..    [f000:ed93]   i8254 A: [0] current = 2
1782.1783    RH.U    [f000:ed93]   IO: outb 00ed <= 02
1787.1788    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1789.178a    .H..    [f000:ed93]   i8254 A: [0] current = 98
178b.178c    RH.U    [f000:ed93]   IO: outb 00ed <= 62
1790.1791    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1792.1793    .H..    [f000:ed93]   i8254 A: [0] current = 32
1794.1795    RH.U    [f000:ed93]   IO: outb 00ed <= 20
1799.179a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
179b.179c    .H..    [f000:ed93]   i8254 A: [0] current = 118
179d.179e    RH.U    [f000:ed93]   IO: outb 00ed <= 76
17a2.17a3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17a4.17a5    .H..    [f000:ed93]   i8254 A: [0] current = 50
17a6.17a7    RH.U    [f000:ed93]   IO: outb 00ed <= 32
17ab.17ac    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17ad.17ae    .H..    [f000:ed93]   i8254 A: [0] current = 30
17af.17b0    RH.U    [f000:ed93]   IO: outb 00ed <= 1e
17b4.17b5    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17b6.17b7    .H..    [f000:ed93]   i8254 A: [0] current = 90
17b8.17b9    RH.U    [f000:ed93]   IO: outb 00ed <= 5a
17bd.17be    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17bf.17c0    .H..    [f000:ed93]   i8254 A: [0] current = 2
17c1.17c2    RH.U    [f000:ed93]   IO: outb 00ed <= 02
17c6.17c7    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17c8.17c9    .H..    [f000:ed93]   i8254 A: [0] current = 134
17ca.17cb    RH.U    [f000:ed93]   IO: outb 00ed <= 86
17cf.17d0    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17d1.17d2    .H..    [f000:ed93]   i8254 A: [0] current = 70
17d3.17d4    RH.U    [f000:ed93]   IO: outb 00ed <= 46
17d8.17d9    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17da.17db    .H..    [f000:ed93]   i8254 A: [0] current = 26
17dc.17dd    RH.U    [f000:ed93]   IO: outb 00ed <= 1a
17e1.17e2    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17e3.17e4    .H..    [f000:ed93]   i8254 A: [0] current = 220
17e5.17e6    RH.U    [f000:ed93]   IO: outb 00ed <= dc
17ea.17eb    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17ec.17ed    .H..    [f000:ed93]   i8254 A: [0] current = 134
17ee.17ef    RH.U    [f000:ed93]   IO: outb 00ed <= 86
17f3.17f4    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17f5.17f6    .H..    [f000:ed93]   i8254 A: [0] current = 118
17f7.17f8    RH.U    [f000:ed93]   IO: outb 00ed <= 76
17fc.17fd    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17fe.17ff    .H..    [f000:ed93]   i8254 A: [0] current = 8
1800.1801    RH.U    [f000:ed93]   IO: outb 00ed <= 08
1805.1806    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1807.1808    .H..    [f000:ed93]   i8254 A: [0] current = 246
1809.180a    RH.U    [f000:ed93]   IO: outb 00ed <= f6
180e.180f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1810.1811    .H..    [f000:ed93]   i8254 A: [0] current = 162
1812.1813    RH.U    [f000:ed93]   IO: outb 00ed <= a2
1817.1818    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1819.181a    .H..    [f000:ed93]   i8254 A: [0] current = 50
181b.181c    RH.U    [f000:ed93]   IO: outb 00ed <= 32
1820.1821    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1822.1823    .H..    [f000:ed93]   i8254 A: [0] current = 48
1824.1825    RH.U    [f000:ed93]   IO: outb 00ed <= 30
1829.182a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
182b.182c    .H..    [f000:ed93]   i8254 A: [0] current = 8
182d.182e    RH.U    [f000:ed93]   IO: outb 00ed <= 08
1832.1833    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1834.1835    .H..    [f000:ed93]   i8254 A: [0] current = 170
1836.1837    RH.U    [f000:ed93]   IO: outb 00ed <= aa
183b.183c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
183d.183e    .H..    [f000:ed93]   i8254 A: [0] current = 84
183f.1840    RH.U    [f000:ed93]   IO: outb 00ed <= 54
1844.1845    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1846.1847    .H..    [f000:ed93]   i8254 A: [0] current = 16
1848.1849    RH.U    [f000:ed93]   IO: outb 00ed <= 10
184d.184e    RH.U    [f000:ed93]   IO: outb 00ed <= 00
184f.1850    .H..    [f000:ed93]   i8254 A: [0] current = 0
1851.1852    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1856.1857    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1858.1859    .H..    [f000:ed93]   i8254 A: [0] current = 200
185a.185b    RH.U    [f000:ed93]   IO: outb 00ed <= c8
185f.1860    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1861.1862    .H..    [f000:ed93]   i8254 A: [0] current = 150
1863.1864    RH.U    [f000:ed93]   IO: outb 00ed <= 96
1868.1869    RH.U    [f000:ed93]   IO: outb 00ed <= 00
186a.186b    .H..    [f000:ed93]   i8254 A: [0] current = 84
186c.186d    RH.U    [f000:ed93]   IO: outb 00ed <= 54
1871.1872    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1873.1874    .H..    [f000:ed93]   i8254 A: [0] current = 180
1875.1876    RH.U    [f000:ed93]   IO: outb 00ed <= b4
187a.187b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
187c.187d    .H..    [f000:ed93]   i8254 A: [0] current = 54
187e.187f    RH.U    [f000:ed93]   IO: outb 00ed <= 36
1883.1884    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1885.1886    .H..    [f000:ed93]   i8254 A: [0] current = 232
1887.1888    RH.U    [f000:ed93]   IO: outb 00ed <= e8
188c.188d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
188e.188f    .H..    [f000:ed93]   i8254 A: [0] current = 204
1890.1891    RH.U    [f000:ed93]   IO: outb 00ed <= cc
1895.1896    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1897.1898    .H..    [f000:ed93]   i8254 A: [0] current = 48
1899.189a    RH.U    [f000:ed93]   IO: outb 00ed <= 30
189e.189f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
18a0.18a1    .H..    [f000:ed93]   i8254 A: [0] current = 232
18a2.18a3    RH.U    [f000:ed93]   IO: outb 00ed <= e8
18a7.18a8    RH.U    [f000:ed93]   IO: outb 00ed <= 00
18a9.18aa    .H..    [f000:ed93]   i8254 A: [0] current = 172
18ab.18ac    RH.U    [f000:ed93]   IO: outb 00ed <= ac
18b0.18b1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
18b2.18b3    .H..    [f000:ed93]   i8254 A: [0] current = 66
18b4.18b5    RH.U    [f000:ed93]   IO: outb 00ed <= 42
18b9.18ba    RH.U    [f000:ed93]   IO: outb 00ed <= 00
18bb.18bc    .H..    [f000:ed93]   i8254 A: [0] current = 130
18bd.18be    RH.U    [f000:ed93]   IO: outb 00ed <= 82
18c2.18c3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
18c4.18c5    .H..    [f000:ed93]   i8254 A: [0] current = 158
18c6.18c7    RH.U    [f000:ed93]   IO: outb 00ed <= 9e
18cb.18cc    RH.U    [f000:ed93]   IO: outb 00ed <= 00
18cd.18ce    .H..    [f000:ed93]   i8254 A: [0] current = 0
18cf.18d0    RH.U    [f000:ed93]   IO: outb 00ed <= 00
18d4.18d5    RH.U    [f000:ed93]   IO: outb 00ed <= 00
18d6.18d7    .H..    [f000:ed93]   i8254 A: [0] current = 76
18d8.18d9    RH.U    [f000:ed93]   IO: outb 00ed <= 4c
1904.1906    .H..    [e81f:24c2]   PCI: 0:1f.0 [0f0] => fed1c001
1904.1907    I...    [e81f:24c2]   Resource: [002f] MEM [fed1c000-fed1ffff] = RCBA
1904.1907    .H..    [e81f:24c2]   PCI: 0:1f.0 [0f0] <= fed1c001
1908.1909    .H..    [e81f:24c2]   RCBA: [00003400] => 00
1908.190a    .H..    [e81f:24c2]   RCBA: [00003400] <= 04
1918.1919    RH.U    [e81f:3eb6]   IO: outb 00ed <= a0
191a.191b    .H..    [e81f:3eb6]   NVram: [a0] => 00
191c.191d    RH.U    [e81f:3eb6]   IO: outb 00ed <= 00
1920.1921    RH.U    [e81f:3ee3]   IO: outb 00ed <= a0
1922.1923    .H..    [e81f:3ee3]   NVram: [a0] <= 00
1924.1925    RH.U    [e81f:3ee3]   IO: outb 00ed <= 00
192a.192b    RH.U    [e81f:3e76]   IO: outb 00ed <= a1
192c.192d    .H..    [e81f:3e76]   NVram: [a1] => 00
192e.192f    RH.U    [e81f:3e76]   IO: outb 00ed <= 00
1932.1933    RH.U    [e81f:3ee3]   IO: outb 00ed <= a1
1934.1935    .H..    [e81f:3ee3]   NVram: [a1] <= 00
1936.1937    RH.U    [e81f:3ee3]   IO: outb 00ed <= 00
193c.193d    RH.U    [e81f:3eb6]   IO: outb 00ed <= a2
193e.193f    .H..    [e81f:3eb6]   NVram: [a2] => 00
1940.1941    RH.U    [e81f:3eb6]   IO: outb 00ed <= 00
1944.1945    RH.U    [e81f:3ee3]   IO: outb 00ed <= a2
1946.1947    .H..    [e81f:3ee3]   NVram: [a2] <= 00
1948.1949    RH.U    [e81f:3ee3]   IO: outb 00ed <= 00
194e.194f    RH.U    [e81f:3e76]   IO: outb 00ed <= a3
1950.1951    .H..    [e81f:3e76]   NVram: [a3] => 00
1952.1953    RH.U    [e81f:3e76]   IO: outb 00ed <= 00
1956.1957    RH.U    [e81f:3ee3]   IO: outb 00ed <= a3
1958.1959    .H..    [e81f:3ee3]   NVram: [a3] <= 00
195a.195b    RH.U    [e81f:3ee3]   IO: outb 00ed <= 00
195f.1960    RH..    [e81f:3a18]   i8042:  inb 0064 => 00
1961.1962    RH.U    [e81f:3a18]   IO: outb 00ed <= 00
1967.1968    RH.F    [e002:0008]   Multiprocessor Count: eax: 00000001; ecx: fed1a300 => 000006fb.00010800.0000e3bd.bfebfbff
1973.1974    RH.U    [e002:0bb3]   IO: outb 00ed <= b3
1975.1976    .H..    [e002:0bb3]   NVram: [33] => 41
1977.1978    RH.U    [e002:0bb3]   IO: outb 00ed <= 41
197f.1980    RH.U    [e002:0bcd]   IO: outb 00ed <= b3
1981.1982    .H..    [e002:0bcd]   NVram: [33] <= 41
1983.1984    RH.U    [e002:0bcd]   IO: outb 00ed <= 41
199b.199c    RH.F    [e002:0a34]   Multiprocessor Count: eax: 00000001; ecx: 00000000 => 000006fb.00010800.0000e3bd.bfebfbff
199d.199e    RH.U    [e002:0a45]   CPU MSR: [00000017] => 001c0000.b870881a
19b8.19b9    R..D    [e002:0b68]   Microcode Update: [00000079] <= 00000000.fffdf030
19bc.19bd    RH.F    [e81f:3a35]   Multiprocessor Count: eax: 00000001; ecx: 00000079 => 000006fb.00010800.0000e3bd.bfebfbff
19bc.19c0    RH.F    [e81f:096c]   Multiprocessor Count: eax: 00000001; ecx: 0000e3bd => 000006fb.00010800.0000e3bd.bfebfbff
19cf.19d0    RH.U    [e81f:3f1f]   IO: outb 00ed <= d6
19d1.19d2    .H..    [e81f:3f1f]   NVram: [56] => 01
19d3.19d4    RH.U    [e81f:3f1f]   IO: outb 00ed <= 01
19da.19db    RH.U    [e81f:3eef]   IO: outb 00ed <= d5
19dc.19dd    .H..    [e81f:3eef]   NVram: [55] => 40
19de.19df    RH.U    [e81f:3eef]   IO: outb 00ed <= 40
19e3.19e4    RH.U    [e81f:3f1f]   IO: outb 00ed <= c9
19e5.19e6    .H..    [e81f:3f1f]   NVram: [49] => 00
19e7.19e8    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
19ee.19ef    RH.U    [e81f:3f29]   IO: outb 00ed <= 8a
19f0.19f1    .H..    [e81f:3f29]   NVram: [8a] => b1
19f2.19f3    RH.U    [e81f:3f29]   IO: outb 00ed <= b1
19f6.19f7    RH.U    [e81f:3eef]   IO: outb 00ed <= d6
19f8.19f9    .H..    [e81f:3eef]   NVram: [56] => 01
19fa.19fb    RH.U    [e81f:3eef]   IO: outb 00ed <= 01
19fe.19ff    RH.U    [e81f:3f1f]   IO: outb 00ed <= ab
1a00.1a01    .H..    [e81f:3f1f]   NVram: [2b] => 01
1a02.1a03    RH.U    [e81f:3f1f]   IO: outb 00ed <= 01
1a07.1a08    RH.U    [e81f:3eef]   IO: outb 00ed <= e9
1a09.1a0a    .H..    [e81f:3eef]   NVram: [69] => 03
1a0b.1a0c    RH.U    [e81f:3eef]   IO: outb 00ed <= 03
1a0f.1a10    RH.U    [e81f:3f29]   IO: outb 00ed <= 91
1a11.1a12    .H..    [e81f:3f29]   NVram: [91] => 81
1a13.1a14    RH.U    [e81f:3f29]   IO: outb 00ed <= 81
1a18.1a19    RH.U    [e81f:3eef]   IO: outb 00ed <= 90
1a1a.1a1b    .H..    [e81f:3eef]   NVram: [90] => 01
1a1c.1a1d    RH.U    [e81f:3eef]   IO: outb 00ed <= 01
1a23.1a24    RH.U    [e81f:3f1f]   IO: outb 00ed <= f9
1a25.1a26    .H..    [e81f:3f1f]   NVram: [79] => 00
1a27.1a28    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
1a33.1a34    RH.U    [e81f:3eac]   IO: outb 00ed <= d6
1a35.1a36    .H..    [e81f:3eac]   NVram: [56] => 01
1a37.1a38    RH.U    [e81f:3eac]   IO: outb 00ed <= 01
1a3c.1a3d    RH.U    [e81f:3ed7]   IO: outb 00ed <= d6
1a3e.1a3f    .H..    [e81f:3ed7]   NVram: [56] <= 01
1a40.1a41    RH.U    [e81f:3ed7]   IO: outb 00ed <= 01
1a47.1a48    RH.U    [e81f:3e76]   IO: outb 00ed <= d5
1a49.1a4a    .H..    [e81f:3e76]   NVram: [55] => 40
1a4b.1a4c    RH.U    [e81f:3e76]   IO: outb 00ed <= 40
1a4f.1a50    RH.U    [e81f:3ebe]   IO: outb 00ed <= d5
1a51.1a52    .H..    [e81f:3ebe]   NVram: [55] <= 40
1a53.1a54    RH.U    [e81f:3ebe]   IO: outb 00ed <= 40
1a5a.1a5b    RH.U    [e81f:3eac]   IO: outb 00ed <= f9
1a5c.1a5d    .H..    [e81f:3eac]   NVram: [79] => 00
1a5e.1a5f    RH.U    [e81f:3eac]   IO: outb 00ed <= 00
1a62.1a63    RH.U    [e81f:3ed7]   IO: outb 00ed <= f9
1a64.1a65    .H..    [e81f:3ed7]   NVram: [79] <= 00
1a66.1a67    RH.U    [e81f:3ed7]   IO: outb 00ed <= 00
1a6d.1a6e    RH.U    [e81f:3e76]   IO: outb 00ed <= c9
1a6f.1a70    .H..    [e81f:3e76]   NVram: [49] => 00
1a71.1a72    RH.U    [e81f:3e76]   IO: outb 00ed <= 00
1a75.1a76    RH.U    [e81f:3ebe]   IO: outb 00ed <= c9
1a77.1a78    .H..    [e81f:3ebe]   NVram: [49] <= 00
1a79.1a7a    RH.U    [e81f:3ebe]   IO: outb 00ed <= 00
1a80.1a81    RH.U    [e81f:3eb6]   IO: outb 00ed <= 8a
1a82.1a83    .H..    [e81f:3eb6]   NVram: [8a] => b1
1a84.1a85    RH.U    [e81f:3eb6]   IO: outb 00ed <= b1
1a88.1a89    RH.U    [e81f:3ee3]   IO: outb 00ed <= 8a
1a8a.1a8b    .H..    [e81f:3ee3]   NVram: [8a] <= b1
1a8c.1a8d    RH.U    [e81f:3ee3]   IO: outb 00ed <= b1
1a91.1a92    RH.U    [e81f:3eac]   IO: outb 00ed <= d6
1a93.1a94    .H..    [e81f:3eac]   NVram: [56] => 01
1a95.1a96    RH.U    [e81f:3eac]   IO: outb 00ed <= 01
1a99.1a9a    RH.U    [e81f:3ed7]   IO: outb 00ed <= d6
1a9b.1a9c    .H..    [e81f:3ed7]   NVram: [56] <= 01
1a9d.1a9e    RH.U    [e81f:3ed7]   IO: outb 00ed <= 01
1aa1.1aa2    RH.U    [e81f:3e76]   IO: outb 00ed <= ab
1aa3.1aa4    .H..    [e81f:3e76]   NVram: [2b] => 01
1aa5.1aa6    RH.U    [e81f:3e76]   IO: outb 00ed <= 01
1aa9.1aaa    RH.U    [e81f:3ebe]   IO: outb 00ed <= ab
1aab.1aac    .H..    [e81f:3ebe]   NVram: [2b] <= 01
1aad.1aae    RH.U    [e81f:3ebe]   IO: outb 00ed <= 01
1ab4.1ab5    RH.U    [e81f:3eac]   IO: outb 00ed <= e9
1ab6.1ab7    .H..    [e81f:3eac]   NVram: [69] => 03
1ab8.1ab9    RH.U    [e81f:3eac]   IO: outb 00ed <= 03
1abc.1abd    RH.U    [e81f:3ed7]   IO: outb 00ed <= e9
1abe.1abf    .H..    [e81f:3ed7]   NVram: [69] <= 03
1ac0.1ac1    RH.U    [e81f:3ed7]   IO: outb 00ed <= 03
1ac5.1ac6    RH.U    [e81f:3eb6]   IO: outb 00ed <= 91
1ac7.1ac8    .H..    [e81f:3eb6]   NVram: [91] => 81
1ac9.1aca    RH.U    [e81f:3eb6]   IO: outb 00ed <= 81
1acd.1ace    RH.U    [e81f:3ee3]   IO: outb 00ed <= 91
1acf.1ad0    .H..    [e81f:3ee3]   NVram: [91] <= 81
1ad1.1ad2    RH.U    [e81f:3ee3]   IO: outb 00ed <= 81
1ad8.1ad9    RH.U    [e81f:3e76]   IO: outb 00ed <= 90
1ada.1adb    .H..    [e81f:3e76]   NVram: [90] => 01
1adc.1add    RH.U    [e81f:3e76]   IO: outb 00ed <= 01
1ae0.1ae1    RH.U    [e81f:3ee3]   IO: outb 00ed <= 90
1ae2.1ae3    .H..    [e81f:3ee3]   NVram: [90] <= 01
1ae4.1ae5    RH.U    [e81f:3ee3]   IO: outb 00ed <= 01
1ae8.1ae9    .H..    [e81f:0543]   ACPI: [0000] => 0001
1ae8.1aec    .H..    [e81f:0564]   ACPI: [0000] => 0001
1ae8.1aed    .H..    [e81f:056d]   ACPI: [0004] => 1c00
1ae8.1aee    .H..    [e81f:056d]   ACPI: [0004] <= 1c00
1af1.1af2    RH..    [e81f:0587]   i8042:  inb 0064 => 00
1af3.1af4    RH.U    [e81f:0587]   IO: outb 00ed <= 00
1b0c.1b0d    RH.U    [e002:0b8a]   IO: outb 00ed <= ec
1b0e.1b0f    .H..    [e002:0b8a]   NVram: [6c] => 00
1b10.1b11    RH.U    [e002:0b8a]   IO: outb 00ed <= 00
1b14.1b15    RH.U    [e002:0b91]   IO: outb 00ed <= ec
1b16.1b17    .H..    [e002:0b91]   NVram: [6c] <= 00
1b18.1b19    RH.U    [e002:0b91]   IO: outb 00ed <= 00
1b1f.1b20    RH.U    [e002:0bb3]   IO: outb 00ed <= f0
1b21.1b22    .H..    [e002:0bb3]   NVram: [70] => 00
1b23.1b24    RH.U    [e002:0bb3]   IO: outb 00ed <= 00
1b27.1b28    RH.U    [e002:0bcd]   IO: outb 00ed <= f0
1b29.1b2a    .H..    [e002:0bcd]   NVram: [70] <= 00
1b2b.1b2c    RH.U    [e002:0bcd]   IO: outb 00ed <= 00
1b32.1b34    .H..    [e002:1b48]   PCI: 0:1f.0 [0a0] => 0200
1b37.1b39    .H..    [e002:1b61]   PCI: 0:1f.0 [0a0] <= 0204
1b3c.1b3e    .H..    [e002:1b61]   PCI: 0:1f.0 [0b8] <= 0020
1b41.1b43    .H..    [e002:1b61]   PCI: 0:1f.0 [0ba] <= 0002
1b48.1b4a    .H..    [e002:1b61]   PCI: 0:1f.0 [088] <= 15e1
1b4d.1b4e    .H..    [e002:02a4]   LPC: [0002] => 00
1b4d.1b4f    .H..    [e002:02ae]   LPC: [0002] <= 40
1b50.1b51    RH.U    [e002:02ae]   IO:  inb 0062 => 55
1b53.1b54    .H..    [e002:0523]   LPC: [000c] <= 26
1b55.1b56    RH.U    [e002:0523]   IO: outb 00ed <= 26
1b57.1b58    .H..    [e002:0523]   LPC: [000e] => 00
1b5f.1b61    .H..    [e002:1b48]   PCI: 0:19.0 [034] => 00c8
1b65.1b67    .H..    [e002:1b48]   PCI: 0:19.0 [0c8] => d001
1b6a.1b6c    .H..    [e002:1b48]   PCI: 0:19.0 [0cc] => 2000
1b6f.1b70    .H..    [e002:0523]   LPC: [000c] <= 41
1b71.1b72    RH.U    [e002:0523]   IO: outb 00ed <= 41
1b73.1b74    .H..    [e002:0523]   LPC: [000e] => 0b
1b73.1b76    .H..    [e002:0523]   LPC: [000c] <= 42
1b77.1b78    RH.U    [e002:0523]   IO: outb 00ed <= 42
1b79.1b7a    .H..    [e002:0523]   LPC: [000e] => 00
1b79.1b7c    .H..    [e002:0523]   LPC: [000c] <= 42
1b7d.1b7e    RH.U    [e002:0523]   IO: outb 00ed <= 42
1b7f.1b80    .H..    [e002:0523]   LPC: [000e] => 00
1b7f.1b82    .H..    [e002:0533]   LPC: [000c] <= 42
1b83.1b84    RH.U    [e002:0533]   IO: outb 00ed <= 42
1b85.1b86    .H..    [e002:0533]   LPC: [000e] <= 08
1b85.1b88    .H..    [e002:0523]   LPC: [000c] <= 41
1b89.1b8a    RH.U    [e002:0523]   IO: outb 00ed <= 41
1b8b.1b8c    .H..    [e002:0523]   LPC: [000e] => 0b
1b8b.1b8e    .H..    [e002:0533]   LPC: [000c] <= 41
1b8f.1b90    RH.U    [e002:0533]   IO: outb 00ed <= 41
1b91.1b92    .H..    [e002:0533]   LPC: [000e] <= 03
1bac.1bad    RH.U    [e002:1be0]   IO: outb 00ed <= ff
1bb0.1bb1    RH.U    [e002:1be0]   IO: outb 00ed <= 8b
1bb2.1bb3    .H..    [e002:1be0]   NVram: [0b] => 02
1bb4.1bb5    RH.U    [e002:1be0]   IO: outb 00ed <= 02
1bb6.1bb7    .H..    [e002:1be0]   NVram: [0b] <= 82
1bb8.1bb9    RH.U    [e002:1be0]   IO: outb 00ed <= 82
1bba.1bbb    .H..    [e002:1be0]   NVram: [0b] <= 02
1bbc.1bbd    RH.U    [e002:1be0]   IO: outb 00ed <= 02
1bc1.1bc3    .H..    [e002:1b48]   PCI: 0:1f.0 [0a4] => 003b
1bc5.1bc7    .H..    [e002:1b61]   PCI: 0:1f.0 [0a4] <= 0039
1bce.1bd0    .H..    [e002:1c18]   PCI: 0:1f.0 [0ac] => 00000000
1bce.1bd1    .H..    [e002:1c18]   PCI: 0:1f.0 [0ac] <= 00000000
1bd2.1bd4    .H..    [e002:1b48]   PCI: 0:1f.0 [082] => 1f0d
1bd6.1bd8    ...D    [e002:1b61]   PCI: 0:1f.0 [082] <= 1f0f
1bdb.1bdd    .H..    [e002:1b48]   PCI: 0:1e.0 [03c] => 0000
1bdf.1be1    .H..    [e002:1b61]   PCI: 0:1e.0 [03c] <= 00ff
1be3.1be5    .H..    [e002:1b48]   PCI: 0:1f.0 [040] => 1001
1be8.1bea    I...    [e002:1b61]   Resource: [0030] IO [1000-105f] = ACPI
1be8.1bea    I...    [e002:1b61]   Resource: [0031] IO [1060-107f] = TCO
1be8.1bea    .H..    [e002:1b61]   PCI: 0:1f.0 [040] <= 1001
1bec.1bee    .H..    [e002:1b48]   PCI: 0:1f.0 [044] => 0080
1bf0.1bf2    .H..    [e002:1b61]   PCI: 0:1f.0 [044] <= 0080
1bf4.1bf6    .H..    [e002:1b48]   PCI: 0:1f.0 [048] => 1181
1bf9.1bfb    I...    [e002:1b61]   Resource: [0034] IO [1180-11bf] = GPIO
1bf9.1bfb    .H..    [e002:1b61]   PCI: 0:1f.0 [048] <= 1180
1bfd.1bff    .H..    [e002:1b48]   PCI: 0:1f.0 [04c] => 0010
1c01.1c03    .H..    [e002:1b61]   PCI: 0:1f.0 [04c] <= 0010
1c09.1c0b    .H..    [e002:1cac]   PCI: 0:1f.0 [0f0] => fed1c001
1c09.1c0c    I...    [e002:1cac]   Resource: [002f] MEM [fed1c000-fed1ffff] = RCBA
1c09.1c0c    .H..    [e002:1cac]   PCI: 0:1f.0 [0f0] <= fed1c001
1c0d.1c0e    .H..    [e002:1cac]   RCBA: [00003400] => 04
1c0d.1c0f    .H..    [e002:1cac]   RCBA: [00003400] <= 04
1c11.1c13    .H..    [e002:1b48]   PCI: 0:1f.0 [0a4] => 003b
1c15.1c17    .H..    [e002:1b61]   PCI: 0:1f.0 [0a4] <= 0039
1c1c.1c1d    .H..    [e002:1cea]   RCBA: [00003418] => 01008001
1c1c.1c1e    .H..    [e002:1cea]   RCBA: [00003418] <= 013c0001
1c20.1c22    .H..    [e002:1b48]   PCI: 0:1e.0 [01a] => 0000
1c24.1c26    .H..    [e002:1b61]   PCI: 0:1e.0 [01a] <= 2000
1c28.1c2a    .H..    [e002:1b48]   PCI: 0:1f.0 [0ad] => 0000
1c2c.1c2e    .H..    [e002:1b61]   PCI: 0:1f.0 [0ad] <= 0003
1c40.1c41    .H..    [e002:1d33]   RCBA: [00003410] => 60
1c40.1c42    .H..    [e002:1d33]   RCBA: [00003410] <= 60
1c40.1c43    .H..    [e002:1d33]   RCBA: [00003430] => 01
1c40.1c44    .H..    [e002:1d33]   RCBA: [00003430] <= 01
1c40.1c45    .H..    [e002:1d33]   RCBA: [00003418] => 01
1c40.1c46    .H..    [e002:1d33]   RCBA: [00003418] <= 01
1c40.1c47    .H..    [e002:1d33]   RCBA: [0000352c] => 0000c008
1c40.1c48    .H..    [e002:1d33]   RCBA: [0000352c] <= 0000c008
1c40.1c49    .H..    [e002:1d33]   RCBA: [0000350c] => 08000020
1c40.1c4a    .H..    [e002:1d33]   RCBA: [0000350c] <= 08000020
1c40.1c4b    .H..    [e002:1d33]   RCBA: [00002034] => b2b577cc
1c40.1c4c    .H..    [e002:1d33]   RCBA: [00002034] <= b2b577cc
1c40.1c4d    .H..    [e002:1d33]   RCBA: [00000f20] => b2b477cc
1c40.1c4e    .H..    [e002:1d33]   RCBA: [00000f20] <= b2b577cc
1c40.1c4f    .H..    [e002:1d33]   RCBA: [00001d40] => 00
1c40.1c50    .H..    [e002:1d33]   RCBA: [00001d40] <= 01
1c54.1c56    .H..    [e002:1b48]   PCI: 0:1f.2 [094] => 0000
1c5a.1c5c    .H..    [e002:1b61]   PCI: 0:1f.2 [094] <= 0180
1c60.1c62    .H..    [e002:1b48]   PCI: 0:1f.0 [002] => 2811
1c66.1c68    .H..    [e002:1b48]   PCI: 0:1f.2 [092] => 0000
1c6a.1c6c    .H..    [e002:1b61]   PCI: 0:1f.2 [092] <= 8000
1c6e.1c70    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 0000
1c72.1c74    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 0040
1c77.1c79    .H..    [e002:1b48]   PCI: 0:1f.2 [0a6] => 0033
1c7b.1c7d    .H..    [e002:1b61]   PCI: 0:1f.2 [0a6] <= 0022
1c7f.1c81    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 0040
1c83.1c85    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 0078
1c88.1c8a    .H..    [e002:1b48]   PCI: 0:1f.2 [0a6] => 0033
1c8c.1c8e    .H..    [e002:1b61]   PCI: 0:1f.2 [0a6] <= 0022
1c90.1c92    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 0078
1c94.1c96    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 0094
1c99.1c9b    .H..    [e002:1b48]   PCI: 0:1f.2 [0a4] => 0033
1c9d.1c9f    .H..    [e002:1b61]   PCI: 0:1f.2 [0a4] <= 0022
1ca1.1ca3    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 0094
1ca5.1ca7    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 0088
1cae.1cb0    .H..    [e002:178a]   PCI: 0:1f.2 [0a4] => 2d2d2424
1cae.1cb1    .H..    [e002:178a]   PCI: 0:1f.2 [0a4] <= 24242424
1cb2.1cb4    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 0088
1cb6.1cb8    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 008c
1cbc.1cbe    .H..    [e002:17b9]   PCI: 0:1f.2 [0a4] => 24240055
1cbc.1cc0    .H..    [e002:17b9]   PCI: 0:1f.2 [0a4] <= 090900aa
1cc1.1cc3    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 008c
1cc5.1cc7    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 00a8
1cce.1cd0    .H..    [e002:17e8]   PCI: 0:1f.2 [0a4] => 002d0024
1cce.1cd1    .H..    [e002:17e8]   PCI: 0:1f.2 [0a4] <= 00240024
1cd2.1cd4    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 00a8
1cd6.1cd8    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 00ac
1cdc.1cde    .H..    [e002:1817]   PCI: 0:1f.2 [0a4] => 00240005
1cdc.1ce0    .H..    [e002:1817]   PCI: 0:1f.2 [0a4] <= 0009000a
1ce1.1ce3    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 00ac
1ce5.1ce7    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 0018
1cee.1cf0    .H..    [e002:1846]   PCI: 0:1f.2 [0a4] => 0000026d
1cee.1cf2    .H..    [e002:1846]   PCI: 0:1f.2 [0a4] <= 0000021b
1cf3.1cf5    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 0018
1cf7.1cf9    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 0028
1cfc.1cfe    .H..    [e002:1875]   PCI: 0:1f.2 [0a4] => 00c82080
1cfc.1cff    .H..    [e002:1875]   PCI: 0:1f.2 [0a4] <= 00cc2080
1d00.1d02    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 0028
1d04.1d06    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 0084
1d0c.1d0e    .H..    [e002:189e]   PCI: 0:1f.2 [0a4] => 0000002d
1d0c.1d10    .H..    [e002:189e]   PCI: 0:1f.2 [0a4] <= 0000001b
1d11.1d13    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 0084
1d15.1d17    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 00a0
1d1b.1d1d    .H..    [e002:18cb]   PCI: 0:1f.2 [0a4] => 0000002d
1d1b.1d1f    .H..    [e002:18cb]   PCI: 0:1f.2 [0a4] <= 0000001b
1d20.1d22    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 00a0
1d24.1d26    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 0000
1d29.1d2a    .H..    [e002:1df0]   RCBA: [00003024] => 2000
1d29.1d2c    .H..    [e002:1dfc]   RCBA: [00003420] => 00
1d29.1d2d    .H..    [e002:1dfc]   RCBA: [00003420] <= 01
1d30.1d31    .H..    [e81f:27f7]   ACPI: [0010] => 0000
1d30.1d32    .H..    [e81f:27f7]   ACPI: [0010] <= 0080
1d37.1d49    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 00
1d37.1d4c    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 44
1d37.1d51    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d37.1d53    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 01
1d37.1d55    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 44
1d37.1d58    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 02
1d37.1d5a    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 02
1d37.1d5c    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d37.1d5e    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d37.1d60    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 03
1d37.1d62    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d37.1d64    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d37.1d66    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 04
1d37.1d68    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d37.1d6a    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d37.1d6c    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 05
1d37.1d6e    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d37.1d70    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d37.1d72    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 06
1d37.1d74    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d37.1d76    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d37.1d78    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 07
1d37.1d7a    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 44
1d37.1d7c    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 02
1d37.1d7e    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 10
1d37.1d80    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 44
1d37.1d82    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 02
1d37.1d84    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 11
1d37.1d86    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d37.1d88    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d37.1d8a    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 12
1d37.1d8c    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d37.1d8e    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d37.1d90    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 13
1d37.1d92    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d37.1d94    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d37.1d96    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 14
1d37.1d98    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d37.1d9a    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d37.1d9c    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 15
1d37.1d9e    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d37.1da0    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d37.1da2    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 16
1d37.1da4    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 05
1d37.1da6    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d37.1da8    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 17
1d37.1daa    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d37.1dac    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d37.1dae    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 20
1d37.1db0    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 03
1d37.1db2    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d37.1db4    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 21
1d37.1db6    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 03
1d37.1db8    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d37.1dba    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 22
1d37.1dbc    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d37.1dbe    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d37.1dc0    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 23
1d37.1dc2    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d37.1dc4    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d37.1dc6    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 24
1d37.1dc8    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d37.1dca    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d37.1dcc    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 25
1d37.1dce    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d37.1dd0    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d37.1dd2    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 26
1d37.1dd4    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d37.1dd6    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d37.1dd8    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 27
1d37.1dda    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d37.1ddc    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d37.1dde    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 30
1d37.1de0    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d37.1de2    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d37.1de4    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 31
1d37.1de6    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d37.1de8    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d37.1dea    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 32
1d37.1dec    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d37.1dee    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d37.1df0    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 33
1d37.1df2    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d37.1df4    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d37.1df6    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 34
1d37.1df8    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d37.1dfa    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d37.1dfc    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 35
1d37.1dfe    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 05
1d37.1e00    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d37.1e02    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 36
1d37.1e04    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d37.1e06    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d37.1e08    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 37
1d37.1e0a    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d37.1e0c    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d37.1e10    ...D    [e81f:62a3]   PnP: 2e:  [24] <= 00
1d37.1e13    .H..    [e81f:5fb6]   PnP: 2e:  [28] <= 02
1d37.1e18    I...    [e81f:62a3]   Resource: [0037] IO [1620-1620] = PnP 2e:07
1d37.1e17    .H..    [e81f:62a3]   PnP: 2e:07  enabled
1e19.1e1a    .H..    [e81f:278f]   LPC: [0021] => c7
1e19.1e1b    .H..    [e81f:278f]   LPC: [0028] <= 02
1e19.1e1c    .H..    [e81f:278f]   LPC: [0023] => 00
1e1d.1e1e    RH.U    [e81f:278f]   IO: outb 00ed <= 00
1e1f.1e20    .H..    [e81f:278f]   LPC: [0023] <= 00
1e1f.1e21    .H..    [e81f:278f]   LPC: [0022] <= 82
1e30.1e31    RH.U    [e81f:1bde]   CPU MSR: [0000001b] => 00000000.fee00900
1e33.1e34    .H..    [e002:1bb5]   RCBA: [000031ff] => 00
1e33.1e35    .H..    [e002:1bb5]   RCBA: [000031ff] <= 01
1e38.1e39    RH..    [e002:1bb5]   i8042:  inb 0064 => 00
1e3a.1e3b    RH.U    [e002:1bb5]   IO: outb 00ed <= 00
1e53.1e54    RH.U    [e81f:3eb6]   IO: outb 00ed <= 85
1e55.1e56    .H..    [e81f:3eb6]   NVram: [85] => e0
1e57.1e58    RH.U    [e81f:3eb6]   IO: outb 00ed <= e0
1e5b.1e5c    RH.U    [e81f:3ee3]   IO: outb 00ed <= 85
1e5d.1e5e    .H..    [e81f:3ee3]   NVram: [85] <= e0
1e5f.1e60    RH.U    [e81f:3ee3]   IO: outb 00ed <= e0
1e6a.1e6b    .H..    [e81f:1409]   LAPIC: [000000f0] => 000000ff
1e6a.1e6c    .H..    [e81f:1409]   LAPIC: [000000f0] <= 0000010f
1e6a.1e6f    .H..    [e81f:15dd]   LAPIC: [00000360] => 00010000
1e6a.1e70    .H..    [e81f:15dd]   LAPIC: [00000360] <= 00000400
1e6a.1e73    .H..    [e81f:1425]   LAPIC: [00000350] => 00010000
1e6a.1e76    .H..    [e81f:1433]   LAPIC: [00000350] <= 00000700
1e7a.1e7b    RH.F    [e81f:16ee]   Multiprocessor Count: eax: 00000001; ecx: fed10507 => 000006fb.00010800.0000e3bd.bfebfbff
1e83.1e84    .H..    [e81f:14a1]   IOAPIC: [00000000] <= 00000000
1e83.1e85    .H..    [e81f:14a1]   IOAPIC: [00000010] => 00000000
1e83.1e86    .H..    [e81f:14a1]   IOAPIC: [00000000] => 00000000
1e83.1e88    .H..    [e81f:14c2]   IOAPIC: [00000000] <= 00000001
1e83.1e89    .H..    [e81f:14c2]   IOAPIC: [00000010] => 00170020
1e83.1e8d    .H..    [e81f:14d8]   IOAPIC: [00000000] <= 00000000
1e83.1e8e    .H..    [e81f:14d8]   IOAPIC: [00000010] => 00000000
1e83.1e8f    .H..    [e81f:14d8]   IOAPIC: [00000010] <= 00000000
1e83.1e90    .H..    [e81f:14d8]   IOAPIC: [00000000] <= 00000010
1e83.1e91    .H..    [e81f:14d8]   IOAPIC: [00000010] <= 00010000
1e83.1e92    .H..    [e81f:14d8]   IOAPIC: [00000000] <= 00000011
1e83.1e93    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1e95    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000012
1e83.1e96    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1e97    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000013
1e83.1e98    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1e99    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000014
1e83.1e9a    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1e9b    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000015
1e83.1e9c    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1e9d    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000016
1e83.1e9e    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1e9f    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000017
1e83.1ea0    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1ea1    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000018
1e83.1ea2    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1ea3    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000019
1e83.1ea4    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1ea5    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000001a
1e83.1ea6    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1ea7    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000001b
1e83.1ea8    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1ea9    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000001c
1e83.1eaa    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1eab    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000001d
1e83.1eac    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1ead    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000001e
1e83.1eae    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1eaf    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000001f
1e83.1eb0    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1eb1    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000020
1e83.1eb2    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1eb3    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000021
1e83.1eb4    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1eb5    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000022
1e83.1eb6    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1eb7    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000023
1e83.1eb8    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1eb9    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000024
1e83.1eba    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1ebb    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000025
1e83.1ebc    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1ebd    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000026
1e83.1ebe    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1ebf    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000027
1e83.1ec0    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1ec1    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000028
1e83.1ec2    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1ec3    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000029
1e83.1ec4    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1ec5    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000002a
1e83.1ec6    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1ec7    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000002b
1e83.1ec8    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1ec9    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000002c
1e83.1eca    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1ecb    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000002d
1e83.1ecc    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1ecd    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000002e
1e83.1ece    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1ecf    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000002f
1e83.1ed0    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1ed1    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000030
1e83.1ed2    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1ed3    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000031
1e83.1ed4    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1ed5    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000032
1e83.1ed6    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1ed7    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000033
1e83.1ed8    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1ed9    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000034
1e83.1eda    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1edb    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000035
1e83.1edc    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1edd    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000036
1e83.1ede    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1edf    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000037
1e83.1ee0    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1ee1    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000038
1e83.1ee2    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1ee3    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000039
1e83.1ee4    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1ee5    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000003a
1e83.1ee6    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1ee7    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000003b
1e83.1ee8    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1ee9    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000003c
1e83.1eea    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1eeb    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000003d
1e83.1eec    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1eed    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000003e
1e83.1eee    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e83.1eef    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000003f
1e83.1ef0    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e83.1ef3    .H..    [e81f:1536]   IOAPIC: [00000000] <= 00000000
1ef7.1ef8    RH.U    [e81f:14a1]   MEM: writel fec10000 <= 00000000
1ef7.1ef9    RH.U    [e81f:14a1]   MEM:  readl fec10010 => ffffffff
1ef7.1efa    RH.U    [e81f:14a1]   MEM:  readl fec10000 => ffffffff
1ef7.1efb    RH.U    [e81f:1536]   MEM: writel fec10000 <= 00000000
1ef7.1efe    RH.U    [e81f:17aa]   MEM: writel fec18000 <= 00000000
1ef7.1eff    RH.U    [e81f:17aa]   MEM:  readl fec18010 => ffffffff
1ef7.1f00    RH.U    [e81f:17aa]   MEM:  readl fec18000 => ffffffff
1ef7.1f01    RH.U    [e81f:1536]   MEM: writel fec18000 <= 00000000
1ef7.1f04    RH.U    [e81f:14a1]   MEM: writel fec20000 <= 00000000
1ef7.1f05    RH.U    [e81f:14a1]   MEM:  readl fec20010 => ffffffff
1ef7.1f06    RH.U    [e81f:14a1]   MEM:  readl fec20000 => ffffffff
1ef7.1f07    RH.U    [e81f:1536]   MEM: writel fec20000 <= 00000000
1ef7.1f0a    RH.U    [e81f:1493]   MEM: writel fec28000 <= 00000000
1ef7.1f0b    RH.U    [e81f:1493]   MEM:  readl fec28010 => ffffffff
1ef7.1f0c    RH.U    [e81f:1493]   MEM:  readl fec28000 => ffffffff
1ef7.1f0d    RH.U    [e81f:1536]   MEM: writel fec28000 <= 00000000
1ef7.1f10    RH.U    [e81f:14a1]   MEM: writel fec30000 <= 00000000
1ef7.1f11    RH.U    [e81f:14a1]   MEM:  readl fec30010 => ffffffff
1ef7.1f12    RH.U    [e81f:14a1]   MEM:  readl fec30000 => ffffffff
1ef7.1f13    RH.U    [e81f:1536]   MEM: writel fec30000 <= 00000000
1ef7.1f16    RH.U    [e81f:1493]   MEM: writel fec38000 <= 00000000
1ef7.1f17    RH.U    [e81f:1493]   MEM:  readl fec38010 => ffffffff
1ef7.1f18    RH.U    [e81f:1493]   MEM:  readl fec38000 => ffffffff
1ef7.1f19    RH.U    [e81f:1536]   MEM: writel fec38000 <= 00000000
1f23.1f24    RH.U    [e81f:3f29]   IO: outb 00ed <= d1
1f25.1f26    .H..    [e81f:3f29]   NVram: [d1] => 29
1f27.1f28    RH.U    [e81f:3f29]   IO: outb 00ed <= 29
1f31.1f33    .H..    [e81f:4d12]   PCI: 0:1f.0 [0a4] => 3b
1f3b.1f3c    RH.U    [e81f:3e76]   IO: outb 00ed <= 87
1f3d.1f3e    .H..    [e81f:3e76]   NVram: [87] => 45
1f3f.1f40    RH.U    [e81f:3e76]   IO: outb 00ed <= 45
1f43.1f44    RH.U    [e81f:3ee3]   IO: outb 00ed <= 87
1f45.1f46    .H..    [e81f:3ee3]   NVram: [87] <= 45
1f47.1f48    RH.U    [e81f:3ee3]   IO: outb 00ed <= 45
1f4b.1f4c    RH..    [e81f:30d9]   i8042:  inb 0064 => 00
1f4d.1f4e    RH.U    [e81f:30d9]   IO: outb 00ed <= 00
1f57.1f58    RH.U    [e81f:3eac]   IO: outb 00ed <= c0
1f59.1f5a    .H..    [e81f:3eac]   NVram: [40] => 00
1f5b.1f5c    RH.U    [e81f:3eac]   IO: outb 00ed <= 00
1f5f.1f60    RH.U    [e81f:3ebe]   IO: outb 00ed <= c0
1f61.1f62    .H..    [e81f:3ebe]   NVram: [40] <= 00
1f63.1f64    RH.U    [e81f:3ebe]   IO: outb 00ed <= 00
1f71.1f72    RH.U    [e81f:3eef]   IO: outb 00ed <= c0
1f73.1f74    .H..    [e81f:3eef]   NVram: [40] => 00
1f75.1f76    RH.U    [e81f:3eef]   IO: outb 00ed <= 00
1f7a.1f7b    .H..    [e81f:31e7]   POST: *** 02 ***
1f7c.1f7d    RH.U    [e81f:31e7]   IO: outb 0062 <= 02
1f82.1f88    .H..    [e81f:5fac]   PnP: 2e:01  [60] => 03
1f82.1f8b    .H..    [e81f:6283]   PnP: 2e:01  [61] => 78
1f82.1f8f    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
1f82.1f93    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
1f82.1f95    .H..    [e81f:5fac]   PnP: 2e:01  [30] => 01
1f82.1f9b    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
1f82.1f9a    .H..    [e81f:62a3]   PnP: 2e:01  enabled
1f9f.1fa1    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
1fa7.1fa9    ...D    [e81f:4dcc]   PCI: 0:1f.0 [080] <= 0010
1fab.1fad    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
1fb0.1fb2    ...D    [e81f:4ce4]   PCI: 0:1f.0 [082] <= 1f0d
1fb5.1fb6    .H..    [e81f:2eea]   PnP 2e:01: outb 0378 <= 02
1fb9.1fbf    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
1fb9.1fc2    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
1fb9.1fc5    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
1fb9.1fc4    .H..    [e81f:62a3]   PnP: 2e:01  enabled
1fc7.1fc9    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
1fcb.1fcd    ...D    [e81f:4dcc]   PCI: 0:1f.0 [080] <= 0210
1fcf.1fd1    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
1fd3.1fd5    ...D    [e81f:4ce4]   PCI: 0:1f.0 [082] <= 1f0d
200e.200f    RH.U    [e81f:3e76]   IO: outb 00ed <= c0
2010.2011    .H..    [e81f:3e76]   NVram: [40] => 00
2012.2013    RH.U    [e81f:3e76]   IO: outb 00ed <= 00
2016.2017    RH.U    [e81f:3ed7]   IO: outb 00ed <= c0
2018.2019    .H..    [e81f:3ed7]   NVram: [40] <= 00
201a.201b    RH.U    [e81f:3ed7]   IO: outb 00ed <= 00
204c.204d    RH.U    [e81f:3f1f]   IO: outb 00ed <= c0
204e.204f    .H..    [e81f:3f1f]   NVram: [40] => 00
2050.2051    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
2054.2055    .H..    [e81f:31e7]   POST: *** c8 ***
2056.2057    RH.U    [e81f:31e7]   IO: outb 0062 <= c8
2059.205d    .H..    [e81f:6283]   PnP: 2e:01  [60] => 03
2059.205f    .H..    [e81f:5fac]   PnP: 2e:01  [61] => 78
2059.2062    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2059.2064    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2059.2065    .H..    [e81f:6283]   PnP: 2e:01  [30] => 01
2059.2068    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2059.2067    .H..    [e81f:62a3]   PnP: 2e:01  enabled
2069.206b    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
206c.206e    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
206f.2071    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2072.2074    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
2075.2076    .H..    [e81f:2ee1]   PnP 2e:01: outb 0378 <= c8
2077.207c    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2077.207e    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2077.2080    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2077.207f    .H..    [e81f:62a3]   PnP: 2e:01  enabled
2081.2083    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
2084.2086    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
2087.2089    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
208a.208c    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
20d5.20d6    RH.U    [e81f:3eef]   IO: outb 00ed <= c0
20d7.20d8    .H..    [e81f:3eef]   NVram: [40] => 00
20d9.20da    RH.U    [e81f:3eef]   IO: outb 00ed <= 00
20dd.20de    .H..    [e81f:31bc]   POST: *** c9 ***
20df.20e0    RH.U    [e81f:31bc]   IO: outb 0062 <= c9
20e1.20e5    .H..    [e81f:5fac]   PnP: 2e:01  [60] => 03
20e1.20e7    .H..    [e81f:6283]   PnP: 2e:01  [61] => 78
20e1.20ea    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
20e1.20ec    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
20e1.20ed    .H..    [e81f:5fac]   PnP: 2e:01  [30] => 01
20e1.20f0    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
20e1.20ef    .H..    [e81f:62a3]   PnP: 2e:01  enabled
20f1.20f3    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
20f4.20f6    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
20f7.20f9    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
20fa.20fc    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
20fd.20fe    .H..    [e81f:2eea]   PnP 2e:01: outb 0378 <= c9
20ff.2104    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
20ff.2106    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
20ff.2108    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
20ff.2107    .H..    [e81f:62a3]   PnP: 2e:01  enabled
2109.210b    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
210c.210e    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
210f.2111    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2112.2114    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
215e.215f    RH.U    [e81f:3f1f]   IO: outb 00ed <= c0
2160.2161    .H..    [e81f:3f1f]   NVram: [40] => 00
2162.2163    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
2167.2168    .H..    [e81f:31e7]   POST: *** c4 ***
2169.216a    RH.U    [e81f:31e7]   IO: outb 0062 <= c4
216b.216f    .H..    [e81f:6283]   PnP: 2e:01  [60] => 03
216b.2171    .H..    [e81f:5fac]   PnP: 2e:01  [61] => 78
216b.2174    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
216b.2176    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
216b.2177    .H..    [e81f:6283]   PnP: 2e:01  [30] => 01
216b.217a    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
216b.2179    .H..    [e81f:62a3]   PnP: 2e:01  enabled
217b.217d    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
217e.2180    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
2181.2183    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2184.2186    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
2187.2188    .H..    [e81f:2ee1]   PnP 2e:01: outb 0378 <= c4
2189.218e    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2189.2190    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2189.2192    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2189.2191    .H..    [e81f:62a3]   PnP: 2e:01  enabled
2193.2195    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
2196.2198    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
2199.219b    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
219c.219e    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
21e6.21e7    RH.U    [e81f:3eef]   IO: outb 00ed <= c0
21e8.21e9    .H..    [e81f:3eef]   NVram: [40] => 00
21ea.21eb    RH.U    [e81f:3eef]   IO: outb 00ed <= 00
21ee.21ef    .H..    [e81f:31cd]   POST: *** 24 ***
21f0.21f1    RH.U    [e81f:31cd]   IO: outb 0062 <= 24
21f2.21f6    .H..    [e81f:5fac]   PnP: 2e:01  [60] => 03
21f2.21f8    .H..    [e81f:6283]   PnP: 2e:01  [61] => 78
21f2.21fb    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
21f2.21fd    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
21f2.21fe    .H..    [e81f:5fac]   PnP: 2e:01  [30] => 01
21f2.2201    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
21f2.2200    .H..    [e81f:62a3]   PnP: 2e:01  enabled
2202.2204    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
2205.2207    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
2208.220a    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
220b.220d    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
220e.220f    .H..    [e81f:2eea]   PnP 2e:01: outb 0378 <= 24
2210.2215    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2210.2217    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2210.2219    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2210.2218    .H..    [e81f:62a3]   PnP: 2e:01  enabled
221a.221c    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
221d.221f    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
2220.2222    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2223.2225    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
227d.227e    RH.U    [e81f:3f1f]   IO: outb 00ed <= c0
227f.2280    .H..    [e81f:3f1f]   NVram: [40] => 00
2281.2282    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
2285.2286    .H..    [e81f:31e7]   POST: *** 04 ***
2287.2288    RH.U    [e81f:31e7]   IO: outb 0062 <= 04
228a.228e    .H..    [e81f:6283]   PnP: 2e:01  [60] => 03
228a.2290    .H..    [e81f:5fac]   PnP: 2e:01  [61] => 78
228a.2293    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
228a.2295    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
228a.2296    .H..    [e81f:6283]   PnP: 2e:01  [30] => 01
228a.2299    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
228a.2298    .H..    [e81f:62a3]   PnP: 2e:01  enabled
229a.229c    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
229d.229f    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
22a0.22a2    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
22a3.22a5    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
22a6.22a7    .H..    [e81f:2ee1]   PnP 2e:01: outb 0378 <= 04
22a8.22ad    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
22a8.22af    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
22a8.22b1    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
22a8.22b0    .H..    [e81f:62a3]   PnP: 2e:01  enabled
22b2.22b4    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
22b5.22b7    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
22b8.22ba    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
22bb.22bd    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
22e9.22ea    RH.F    [e81f:673e]   Multiprocessor Count: eax: 00000001; ecx: 00000704 => 000006fb.00010800.0000e3bd.bfebfbff
22eb.22ec    RH.U    [e81f:675a]   CPU MSR: [00000017] => 001c0000.b870881a
22f3.22f4    RH.U    [e81f:3eac]   IO: outb 00ed <= b4
22f5.22f6    .H..    [e81f:3eac]   NVram: [34] => c1
22f7.22f8    RH.U    [e81f:3eac]   IO: outb 00ed <= c1
22fb.22fc    RH.U    [e81f:3ebe]   IO: outb 00ed <= b4
22fd.22fe    .H..    [e81f:3ebe]   NVram: [34] <= c1
22ff.2300    RH.U    [e81f:3ebe]   IO: outb 00ed <= c1
2324.2325    RH.U    [e81f:3eef]   IO: outb 00ed <= c0
2326.2327    .H..    [e81f:3eef]   NVram: [40] => 00
2328.2329    RH.U    [e81f:3eef]   IO: outb 00ed <= 00
232c.232d    .H..    [e81f:31cd]   POST: *** 06 ***
232e.232f    RH.U    [e81f:31cd]   IO: outb 0062 <= 06
2330.2334    .H..    [e81f:5fac]   PnP: 2e:01  [60] => 03
2330.2336    .H..    [e81f:6283]   PnP: 2e:01  [61] => 78
2330.2339    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2330.233b    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2330.233c    .H..    [e81f:5fac]   PnP: 2e:01  [30] => 01
2330.233f    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2330.233e    .H..    [e81f:62a3]   PnP: 2e:01  enabled
2340.2342    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
2343.2345    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
2346.2348    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2349.234b    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
234c.234d    .H..    [e81f:2eea]   PnP 2e:01: outb 0378 <= 06
234e.2353    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
234e.2355    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
234e.2357    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
234e.2356    .H..    [e81f:62a3]   PnP: 2e:01  enabled
2358.235a    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
235b.235d    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
235e.2360    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2361.2363    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
238e.238f    RH.U    [e81f:0c26]   IO: outb 00ed <= ff
2392.2393    RH.U    [e81f:0c26]   IO: outb 00ed <= ff
2392.2394    RH..    [e81f:0c26]   VGA: outb 03d8 <= 00
2392.2395    RH.U    [e81f:0c26]   IO: outb 00ed <= 00
2392.2396    RH.U    [e81f:0c26]   IO: outb 03b8 <= 01
2392.2397    RH.U    [e81f:0c26]   IO: outb 00ed <= 01
239a.239b    RH.U    [e81f:3f1f]   IO: outb 00ed <= 8b
239c.239d    .H..    [e81f:3f1f]   NVram: [0b] => 02
239e.239f    RH.U    [e81f:3f1f]   IO: outb 00ed <= 02
23a3.23a4    RH.U    [e81f:3e76]   IO: outb 00ed <= 8b
23a5.23a6    .H..    [e81f:3e76]   NVram: [0b] => 02
23a7.23a8    RH.U    [e81f:3e76]   IO: outb 00ed <= 02
23ab.23ac    RH.U    [e81f:3ed7]   IO: outb 00ed <= 8b
23ad.23ae    .H..    [e81f:3ed7]   NVram: [0b] <= 02
23af.23b0    RH.U    [e81f:3ed7]   IO: outb 00ed <= 02
23b6.23b7    RH.U    [e81f:3eef]   IO: outb 00ed <= 8c
23b8.23b9    .H..    [e81f:3eef]   NVram: [0c] => 50
23ba.23bb    RH.U    [e81f:3eef]   IO: outb 00ed <= 50
23ba.23bc    RH.U    [e81f:0c61]   IO: outb 0061 <= fd
23ba.23bd    RH.U    [e81f:0c61]   IO: outb 00ed <= fd
23e1.23e2    RH.U    [e81f:3f1f]   IO: outb 00ed <= c0
23e3.23e4    .H..    [e81f:3f1f]   NVram: [40] => 00
23e5.23e6    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
23e9.23ea    .H..    [e81f:31e7]   POST: *** 18 ***
23eb.23ec    RH.U    [e81f:31e7]   IO: outb 0062 <= 18
23ed.23f1    .H..    [e81f:6283]   PnP: 2e:01  [60] => 03
23ed.23f3    .H..    [e81f:5fac]   PnP: 2e:01  [61] => 78
23ed.23f6    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
23ed.23f8    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
23ed.23f9    .H..    [e81f:6283]   PnP: 2e:01  [30] => 01
23ed.23fc    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
23ed.23fb    .H..    [e81f:62a3]   PnP: 2e:01  enabled
23fd.23ff    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
2400.2402    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
2403.2405    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2406.2408    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
2409.240a    .H..    [e81f:2ee1]   PnP 2e:01: outb 0378 <= 18
240b.2410    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
240b.2412    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
240b.2414    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
240b.2413    .H..    [e81f:62a3]   PnP: 2e:01  enabled
2415.2417    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
2418.241a    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
241b.241d    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
241e.2420    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
2446.2447    RH.U    [e81f:0bed]   IO:  inb 0061 => 0d
2446.2448    RH.U    [e81f:0bed]   IO: outb 00ed <= 0d
2446.2449    RH.U    [e81f:0bed]   IO: outb 0061 <= 0c
2446.244a    RH.U    [e81f:0bed]   IO: outb 00ed <= 0c
244d.244e    RH.U    [e81f:0bed]   IO: outb 00ed <= 36
244f.2450    .H..    [e81f:0bed]   i8254 A: IRQ0 disabled
2451.2452    RH.U    [e81f:0bed]   IO: outb 00ed <= 00
2453.2454    .H..    [e81f:0bed]   i8254 A: IRQ0 disabled
2455.2456    RH.U    [e81f:0bed]   IO: outb 00ed <= 00
2459.245a    RH.U    [e81f:0bed]   IO: outb 00ed <= 54
245b.245c    .H..    [e81f:0bed]   i8254 A: Refresh (Square Wave): 15084 ns
245d.245e    RH.U    [e81f:0bed]   IO: outb 00ed <= 12
2461.2462    RH.U    [e81f:0bed]   IO: outb 00ed <= b6
2463.2464    .H..    [e81f:0bed]   i8254 A: Speaker Tone (Rate Generator): 932.031250 kHz
2465.2466    RH.U    [e81f:0bed]   IO: outb 00ed <= 00
248c.248d    RH.U    [e81f:3eef]   IO: outb 00ed <= c0
248e.248f    .H..    [e81f:3eef]   NVram: [40] => 00
2490.2491    RH.U    [e81f:3eef]   IO: outb 00ed <= 00
2494.2495    .H..    [e81f:31cd]   POST: *** 08 ***
2496.2497    RH.U    [e81f:31cd]   IO: outb 0062 <= 08
2498.249c    .H..    [e81f:5fac]   PnP: 2e:01  [60] => 03
2498.249e    .H..    [e81f:6283]   PnP: 2e:01  [61] => 78
2498.24a1    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2498.24a3    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2498.24a4    .H..    [e81f:5fac]   PnP: 2e:01  [30] => 01
2498.24a7    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2498.24a6    .H..    [e81f:62a3]   PnP: 2e:01  enabled
24a8.24aa    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
24ab.24ad    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
24ae.24b0    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
24b1.24b3    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
24b4.24b5    .H..    [e81f:2eea]   PnP 2e:01: outb 0378 <= 08
24b6.24bb    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
24b6.24bd    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
24b6.24bf    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
24b6.24be    .H..    [e81f:62a3]   PnP: 2e:01  enabled
24c0.24c2    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
24c3.24c5    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
24c6.24c8    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
24c9.24cb    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
24f9.24fb    .H..    [e002:1b48]   PCI: 0:1f.0 [040] => 1001
24fd.24ff    I...    [e002:1b61]   Resource: [0030] IO [1000-105f] = ACPI
24fd.24ff    I...    [e002:1b61]   Resource: [0031] IO [1060-107f] = TCO
24fd.24ff    .H..    [e002:1b61]   PCI: 0:1f.0 [040] <= 1001
2501.2503    .H..    [e002:1b48]   PCI: 0:1f.0 [044] => 0080
2505.2507    .H..    [e002:1b61]   PCI: 0:1f.0 [044] <= 0080
2509.250b    .H..    [e002:1b48]   PCI: 0:1f.0 [048] => 1181
250d.250f    I...    [e002:1b61]   Resource: [0034] IO [1180-11bf] = GPIO
250d.250f    .H..    [e002:1b61]   PCI: 0:1f.0 [048] <= 1181
2511.2513    .H..    [e002:1b48]   PCI: 0:1f.0 [04c] => 0010
2515.2517    .H..    [e002:1b61]   PCI: 0:1f.0 [04c] <= 0010
2519.251b    .H..    [e002:1b48]   PCI: 0:1f.3 [020] => 1101
251e.2520    I...    [e002:1b61]   Resource: [0036] IO [1100-111f] = i801-smbus
251e.2520    .H..    [e002:1b61]   PCI: 0:1f.3 [020] <= 1101
2522.2524    .H..    [e002:1b48]   PCI: 0:1f.3 [004] => 0001
2526.2528    .H..    [e002:1b61]   PCI: 0:1f.3 [004] <= 0001
252a.252c    .H..    [e002:1b48]   PCI: 0:1f.3 [040] => 0001
252e.2530    .H..    [e002:1b61]   PCI: 0:1f.3 [040] <= 0001
2534.2535    .H..    [e002:198b]   ACPI: [0030] => 0000
2534.2536    .H..    [e002:198b]   ACPI: [0030] <= 0000
2537.2539    .H..    [e002:198b]   NVram: [0d] => 80
2537.253b    .H..    [e002:198b]   NVram: [0d] <= 80
253c.253d    .H..    [e002:198b]   TCO: [0012] => 0004
253c.253e    .H..    [e002:198b]   TCO: [0012] <= 03ff
253f.2540    .H..    [e002:198b]   RCBA: [00003410] => 0460
253f.2541    .H..    [e002:198b]   RCBA: [00003410] <= 0460
2543.2545    .H..    [e002:1a88]   PCI: 0:1f.0 [002] => 2811
2548.254a    .H..    [e002:1b48]   PCI: 0:1f.1 [056] => 0000
254c.254e    .H..    [e002:1b61]   PCI: 0:1f.1 [056] <= 0000
2551.2553    .H..    [e002:1b48]   PCI: 0:1f.2 [056] => 0000
2555.2557    .H..    [e002:1b61]   PCI: 0:1f.2 [056] <= 0000
2559.255b    .H..    [e002:1b48]   PCI: 0:1f.2 [096] => 0000
255d.255f    .H..    [e002:1b61]   PCI: 0:1f.2 [096] <= 7800
2562.2564    .H..    [e002:1b48]   PCI: 0:1d.0 [0ca] => 0000
2566.2568    .H..    [e002:1b61]   PCI: 0:1d.0 [0ca] <= 0001
256a.256c    .H..    [e002:1b48]   PCI: 0:1d.1 [0ca] => 0000
256d.256f    .H..    [e002:1a12]   PCI: 0:1d.1 [0ca] <= 0001
2570.2572    .H..    [e002:1a1b]   PCI: 0:1d.2 [0ca] => 0000
2573.2575    .H..    [e002:1b61]   PCI: 0:1d.2 [0ca] <= 0001
2577.2579    .H..    [e002:1b48]   PCI: 0:1a.0 [0ca] => 0000
257b.257d    .H..    [e002:1b61]   PCI: 0:1a.0 [0ca] <= 0001
257f.2581    .H..    [e002:1b48]   PCI: 0:1a.1 [0ca] => 0000
2582.2584    .H..    [e002:1a2a]   PCI: 0:1a.1 [0ca] <= 0001
2588.2589    .H..    [e002:1a44]   RCBA: [000031ff] => 0001
2588.258a    .H..    [e002:1a44]   RCBA: [000031ff] <= 0003
2588.258c    .H..    [e002:1a53]   RCBA: [00003400] => 0004
2588.258d    .H..    [e002:1a53]   RCBA: [00003400] <= 0004
2588.258e    .H..    [e002:1a53]   RCBA: [00003404] => 0000
2588.258f    .H..    [e002:1a53]   RCBA: [00003404] <= 0000
2588.2590    .H..    [e002:1a53]   RCBA: [00003414] => 0000
2588.2591    .H..    [e002:1a53]   RCBA: [00003414] <= 0000
2588.2592    .H..    [e002:1a53]   RCBA: [00003410] => 0460
2588.2593    .H..    [e002:1a53]   RCBA: [00003410] <= 0460
2588.2594    .H..    [e002:1a53]   RCBA: [00003100] => 3210
2588.2595    .H..    [e002:1a53]   RCBA: [00003100] <= 1230
2588.2596    .H..    [e002:1a53]   RCBA: [00003102] => 0324
2588.2597    .H..    [e002:1a53]   RCBA: [00003102] <= 0000
2588.2598    .H..    [e002:1a53]   RCBA: [00003104] => 0000
2588.2599    .H..    [e002:1a53]   RCBA: [00003104] <= 0000
2588.259a    .H..    [e002:1a53]   RCBA: [00003106] => 0000
2588.259b    .H..    [e002:1a53]   RCBA: [00003106] <= 0000
2588.259c    .H..    [e002:1a53]   RCBA: [00003108] => 4321
2588.259d    .H..    [e002:1a53]   RCBA: [00003108] <= 0321
2588.259e    .H..    [e002:1a53]   RCBA: [0000310a] => 1000
2588.259f    .H..    [e002:1a53]   RCBA: [0000310a] <= 4000
2588.25a0    .H..    [e002:1a53]   RCBA: [0000310c] => 4321
2588.25a1    .H..    [e002:1a53]   RCBA: [0000310c] <= 4321
2588.25a2    .H..    [e002:1a53]   RCBA: [0000310e] => 0021
2588.25a3    .H..    [e002:1a53]   RCBA: [0000310e] <= 0001
2588.25a4    .H..    [e002:1a53]   RCBA: [00003110] => 0001
2588.25a5    .H..    [e002:1a53]   RCBA: [00003110] <= 0002
2588.25a6    .H..    [e002:1a53]   RCBA: [00003112] => 0000
2588.25a7    .H..    [e002:1a53]   RCBA: [00003112] <= 0000
2588.25a8    .H..    [e002:1a53]   RCBA: [00003114] => 0021
2588.25a9    .H..    [e002:1a53]   RCBA: [00003114] <= 0021
2588.25aa    .H..    [e002:1a53]   RCBA: [00003116] => 3000
2588.25ab    .H..    [e002:1a53]   RCBA: [00003116] <= 3000
2588.25ac    .H..    [e002:1a53]   RCBA: [00003118] => 0001
2588.25ad    .H..    [e002:1a53]   RCBA: [00003118] <= 0001
2588.25ae    .H..    [e002:1a53]   RCBA: [0000311a] => 0000
2588.25af    .H..    [e002:1a53]   RCBA: [0000311a] <= 0000
2588.25b0    .H..    [e002:1a53]   RCBA: [00003140] => 3210
2588.25b1    .H..    [e002:1a53]   RCBA: [00003140] <= 0007
2588.25b2    .H..    [e002:1a53]   RCBA: [00003142] => 0000
2588.25b3    .H..    [e002:1a53]   RCBA: [00003142] <= 0000
2588.25b4    .H..    [e002:1a53]   RCBA: [00003144] => 3210
2588.25b5    .H..    [e002:1a53]   RCBA: [00003144] <= 3210
2588.25b6    .H..    [e002:1a53]   RCBA: [00003146] => 3210
2588.25b7    .H..    [e002:1a53]   RCBA: [00003146] <= 7654
2588.25b8    .H..    [e002:1a53]   RCBA: [00003148] => 3210
2588.25b9    .H..    [e002:1a53]   RCBA: [00003148] <= 0010
2588.25ba    .H..    [e002:1a53]   RCBA: [0000314c] => 3210
2588.25bb    .H..    [e002:1a53]   RCBA: [0000314c] <= 0654
2588.25bc    .H..    [e002:1a53]   RCBA: [00003150] => 3210
2588.25bd    .H..    [e002:1a53]   RCBA: [00003150] <= 0004
25c6.25c8    I...    [e002:120b]   Resource: [0038] MEM [fed14000-fed17fff] = MCHBAR
25c6.25c8    .H..    [e002:120b]   PCI: 0:00.0 [048] <= fed14001
25d0.25d2    .H..    [e002:1335]   PCI: 0:00.0 [060] => e0000000
25d5.25d7    .H..    [e002:120b]   PCI: 0:00.0 [060] <= e0000004
25da.25dc    I...    [e002:120b]   Resource: [0039] MEM [f0000000-f3ffffff] = PCI
25da.25dc    .H..    [e002:120b]   PCI: 0:00.0 [060] <= f0000005
25e0.25e2    I...    [e002:120b]   Resource: [003a] MEM [fed19000-fed19fff] = PXPEPBAR
25e0.25e2    .H..    [e002:120b]   PCI: 0:00.0 [040] <= fed19001
25e5.25e7    I...    [e002:120b]   Resource: [003b] MEM [fed18000-fed18fff] = DMIBAR
25e5.25e7    .H..    [e002:120b]   PCI: 0:00.0 [068] <= fed18001
25ec.25ee    .H..    [e002:1253]   PCI: 0:00.0 [078] <= 1001
25f1.25f3    .H..    [e002:1335]   PCI: 0:00.0 [0e4] => 30006428
25f9.25fb    .H..    [e002:13e9]   PCI: 0:00.0 [008] => 03
2601.2602    .H..    [e002:11d8]   DMIBAR: [00000204] => 0000bd3f
2601.2603    .H..    [e002:11d8]   DMIBAR: [00000204] <= 0000b13f
2601.2604    .H..    [e002:11d8]   DMIBAR: [00000204] => 0000b13f
260d.260e    .H..    [e002:0e33]   MCHBAR: [00000a2e] => 00
2615.2617    .H..    [e002:0c72]   PCI: 0:03.0 [010] <= 00000004
2619.261b    .H..    [e002:0c6f]   PCI: 0:03.0 [004] <= 0000
261d.261f    .H..    [e002:0c62]   PCI: 0:00.0 [054] => db
2621.2623    .H..    [e002:0c6c]   PCI: 0:00.0 [054] <= 1b
2625.2627    .H..    [e002:0c62]   PCI: 0:00.0 [055] => 43
262a.262c    .H..    [e002:0c4c]   PCI: 0:00.0 [055] <= 40
262f.2630    RH..    [e81f:1dc4]   i8042:  inb 0064 => 00
2631.2632    RH.U    [e81f:1dc4]   IO: outb 00ed <= 00
263c.263e    .H..    [e81f:4b7b]   PCI: 0:00.0 [004] => 06
2640.2642    .H..    [e81f:4ba1]   PCI: 0:00.0 [004] <= 06
2644.2646    .H..    [e81f:48e8]   PCI: 0:00.0 [005] => 00
2647.2649    .H..    [e81f:48ee]   PCI: 0:00.0 [005] <= 00
264a.264c    .H..    [e81f:4b7b]   PCI: 0:00.0 [006] => 90
264d.264f    .H..    [e81f:4ba1]   PCI: 0:00.0 [006] <= 90
2650.2652    .H..    [e81f:48e8]   PCI: 0:00.0 [007] => 20
2653.2655    .H..    [e81f:48ee]   PCI: 0:00.0 [007] <= f0
2656.2658    .H..    [e81f:4b7b]   PCI: 0:00.0 [054] => 1b
2659.265b    .H..    [e81f:4ba1]   PCI: 0:00.0 [054] <= 1b
265c.265e    .H..    [e81f:48e8]   PCI: 0:00.0 [055] => 40
265f.2661    .H..    [e81f:48ee]   PCI: 0:00.0 [055] <= 00
2662.2664    .H..    [e81f:4b7b]   PCI: 0:00.0 [097] => 00
2665.2667    .H..    [e81f:4ba1]   PCI: 0:00.0 [097] <= 00
2668.266a    .H..    [e81f:48ee]   PCI: 0:00.0 [09d] <= 00
266b.266d    .H..    [e81f:48e8]   PCI: 0:00.0 [09e] => 38
266e.2670    .H..    [e81f:4ba1]   PCI: 0:00.0 [09e] <= 39
2671.2673    .H..    [e81f:4b7b]   PCI: 0:00.0 [0ca] => 00
2674.2676    .H..    [e81f:48ee]   PCI: 0:00.0 [0ca] <= 00
2677.2679    .H..    [e81f:48e8]   PCI: 0:00.0 [0cb] => 00
267a.267c    .H..    [e81f:4ba1]   PCI: 0:00.0 [0cb] <= 00
267d.267f    .H..    [e81f:4b7b]   PCI: 0:00.0 [0cd] => 00
2680.2682    .H..    [e81f:48ee]   PCI: 0:00.0 [0cd] <= 00
2683.2685    .H..    [e81f:48e8]   PCI: 0:00.0 [0cf] => 00
2686.2688    .H..    [e81f:4ba1]   PCI: 0:00.0 [0cf] <= 00
26c1.26c2    RH.U    [e81f:3f1f]   IO: outb 00ed <= c0
26c3.26c4    .H..    [e81f:3f1f]   NVram: [40] => 00
26c5.26c6    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
26ca.26cb    .H..    [e81f:31e7]   POST: *** df ***
26cc.26cd    RH.U    [e81f:31e7]   IO: outb 0062 <= df
26d3.26d9    .H..    [e81f:5fac]   PnP: 2e:01  [60] => 03
26d3.26dc    .H..    [e81f:6283]   PnP: 2e:01  [61] => 78
26d3.26e0    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
26d3.26e4    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
26d3.26e6    .H..    [e81f:5fac]   PnP: 2e:01  [30] => 01
26d3.26ec    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
26d3.26eb    .H..    [e81f:62a3]   PnP: 2e:01  enabled
26f0.26f2    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
26f8.26fa    ...D    [e81f:4dcc]   PCI: 0:1f.0 [080] <= 0010
26fc.26fe    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2701.2703    ...D    [e81f:4ce4]   PCI: 0:1f.0 [082] <= 1f0d
2706.2707    .H..    [e81f:2eea]   PnP 2e:01: outb 0378 <= df
270a.2710    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
270a.2713    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
270a.2716    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
270a.2715    .H..    [e81f:62a3]   PnP: 2e:01  enabled
2718.271a    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
271c.271e    ...D    [e81f:4dcc]   PCI: 0:1f.0 [080] <= 0210
2720.2722    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2724.2726    ...D    [e81f:4ce4]   PCI: 0:1f.0 [082] <= 1f0d
275d.275e    RH.U    [e81f:3eb6]   IO: outb 00ed <= d1
275f.2760    .H..    [e81f:3eb6]   NVram: [d1] => 29
2761.2762    RH.U    [e81f:3eb6]   IO: outb 00ed <= 29
2765.2766    RH.U    [e81f:3ee3]   IO: outb 00ed <= d1
2767.2768    .H..    [e81f:3ee3]   NVram: [d1] <= 29
2769.276a    RH.U    [e81f:3ee3]   IO: outb 00ed <= 29
276f.2770    RH.U    [e81f:3e76]   IO: outb 00ed <= d1
2771.2772    .H..    [e81f:3e76]   NVram: [d1] => 29
2773.2774    RH.U    [e81f:3e76]   IO: outb 00ed <= 29
2777.2778    RH.U    [e81f:3ee3]   IO: outb 00ed <= d1
2779.277a    .H..    [e81f:3ee3]   NVram: [d1] <= 29
277b.277c    RH.U    [e81f:3ee3]   IO: outb 00ed <= 29
2782.2783    RH.U    [e81f:3eb6]   IO: outb 00ed <= d0
2784.2785    .H..    [e81f:3eb6]   NVram: [d0] => 00
2786.2787    RH.U    [e81f:3eb6]   IO: outb 00ed <= 00
278a.278b    RH.U    [e81f:3ee3]   IO: outb 00ed <= d0
278c.278d    .H..    [e81f:3ee3]   NVram: [d0] <= 40
278e.278f    RH.U    [e81f:3ee3]   IO: outb 00ed <= 40
2795.2796    RH.U    [e81f:3e76]   IO: outb 00ed <= b4
2797.2798    .H..    [e81f:3e76]   NVram: [b4] => 08
2799.279a    RH.U    [e81f:3e76]   IO: outb 00ed <= 08
279d.279e    RH.U    [e81f:3ee3]   IO: outb 00ed <= b4
279f.27a0    .H..    [e81f:3ee3]   NVram: [b4] <= 08
27a1.27a2    RH.U    [e81f:3ee3]   IO: outb 00ed <= 08
27a8.27a9    RH.U    [e81f:3eb6]   IO: outb 00ed <= b4
27aa.27ab    .H..    [e81f:3eb6]   NVram: [b4] => 08
27ac.27ad    RH.U    [e81f:3eb6]   IO: outb 00ed <= 08
27b0.27b1    RH.U    [e81f:3ee3]   IO: outb 00ed <= b4
27b2.27b3    .H..    [e81f:3ee3]   NVram: [b4] <= 08
27b4.27b5    RH.U    [e81f:3ee3]   IO: outb 00ed <= 08
27b9.27c6    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
27b9.27d3    .H..    [e002:0f3f]   i801-smbus: 5c byte_data 06 => 83
27b9.27e2    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
27ee.27ef    RH.U    [e002:0f5f]   IO: outb 00ed <= 00
27ee.27f0    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27ee.27f1    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.27f2    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.27f3    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.27f4    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.27f5    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.27f6    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.27f7    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.27f8    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.27f9    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.27fa    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.27fb    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.27fc    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.27fd    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.27fe    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.27ff    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2800    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2801    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2802    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2803    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2804    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2805    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2806    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2807    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2808    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2809    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.280a    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.280b    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.280c    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.280d    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.280e    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.280f    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2810    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2811    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2812    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2813    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2814    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2815    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2816    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2817    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2818    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2819    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.281a    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.281b    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.281c    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.281d    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.281e    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2820    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27ee.2821    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27ee.2822    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2823    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2824    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2825    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2826    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2827    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2828    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2829    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.282a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.282b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.282c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.282d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.282e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.282f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2830    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2831    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2832    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2833    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2834    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2835    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2836    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2837    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2838    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2839    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.283a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.283b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.283c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.283d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.283e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.283f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2840    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2841    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2842    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2843    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2844    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27ee.2845    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27ee.2846    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2847    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2848    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2849    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.284a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.284b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.284c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.284d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.284e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.284f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2850    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2851    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2852    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2853    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2854    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2855    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2856    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2857    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2858    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2859    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.285a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.285b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.285c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.285d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.285e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.285f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2860    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2861    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2862    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2863    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2864    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2865    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2866    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2867    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2868    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2869    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.286a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.286b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.286c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.286d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.286e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.286f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2870    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27ee.2871    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27ee.2872    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2873    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2874    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2875    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2876    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2877    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2878    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2879    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.287a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.287b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.287c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.287d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.287e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.287f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2880    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2881    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2882    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2883    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2884    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2885    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2886    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2887    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2888    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2889    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.288a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.288b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.288c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.288d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.288e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.288f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2890    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2891    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2892    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2893    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2894    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2895    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2896    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2897    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2898    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2899    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.289a    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27ee.289b    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27ee.289c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.289d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.289e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.289f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28a0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28a1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28a2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28a3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28a4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28a5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28a6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28a7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28a8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28a9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28aa    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28ab    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28ac    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28ad    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28ae    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28af    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28b0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28b1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28b2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28b3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28b4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28b5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28b6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28b7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28b8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28b9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28ba    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27ee.28bb    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27ee.28bc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28bd    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28be    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28bf    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28c0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28c1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28c2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28c3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28c4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28c5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28c6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28c7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28c8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28c9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28ca    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28cb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28cc    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28cd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28ce    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28cf    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28d0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28d1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28d2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28d3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28d4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28d5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28d6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28d7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28d8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28d9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28da    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28db    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28dc    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28dd    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28de    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28df    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28e0    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27ee.28e1    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27ee.28e2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28e3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28e4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28e5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28e6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28e7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28e8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28e9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28ea    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28eb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28ec    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28ed    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28ee    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28ef    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28f0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28f1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28f2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28f3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28f4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28f5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28f6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28f7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28f8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28f9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28fa    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28fb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.28fc    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.28fd    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.28fe    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.28ff    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2900    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27ee.2901    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27ee.2902    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2903    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2904    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2905    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2906    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2907    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2908    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2909    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.290a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.290b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.290c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.290d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.290e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.290f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2910    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2911    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2912    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2913    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2914    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2915    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2916    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2917    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2918    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2919    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.291a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.291b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.291c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.291d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.291e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.291f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2920    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27ee.2921    RH.U    [e002:06ae]   IO:  inb 0061 => 3c
27ee.2922    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2923    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2924    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2925    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2926    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2927    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2928    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2929    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.292a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.292b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.292c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.292d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.292e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.292f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2930    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2931    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2932    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2933    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2934    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2935    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2936    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2937    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2938    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2939    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.293a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.293b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.293c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.293d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.293e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.293f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2940    RH.U    [e002:0f5f]   IO: outb 00ed <= 00
27ee.2941    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27ee.2942    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2943    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2944    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2945    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2946    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2947    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2948    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2949    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.294a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.294b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.294c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.294d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.294e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.294f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2950    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2951    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2952    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2953    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2954    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2955    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2956    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2957    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2958    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2959    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.295a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.295b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.295c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.295d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.295e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.295f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2960    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2961    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2962    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2963    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2964    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2965    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2966    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2967    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2968    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2969    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.296a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.296b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.296c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.296d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.296e    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27ee.296f    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27ee.2970    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2971    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2972    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2973    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2974    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2975    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2976    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2977    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2978    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2979    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.297a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.297b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.297c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.297d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.297e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.297f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2980    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2981    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2982    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2983    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2984    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2985    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2986    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2987    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2988    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2989    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.298a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.298b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.298c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.298d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.298e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.298f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2990    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2991    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2992    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2993    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2994    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2995    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2996    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2997    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2998    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2999    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.299a    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27ee.299b    RH.U    [e002:0f5f]   IO:  inb 0061 => 3c
27ee.299c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.299d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.299e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.299f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29a0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29a1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29a2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29a3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29a4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29a5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29a6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29a7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29a8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29a9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29aa    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29ab    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29ac    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29ad    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29ae    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29af    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29b0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29b1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29b2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29b3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29b4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29b5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29b6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29b7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29b8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29b9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29ba    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29bb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29bc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29bd    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29be    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29bf    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29c0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29c1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29c2    RH.U    [e002:06ae]   IO: outb 00ed <= 00
27ee.29c3    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27ee.29c4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29c5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29c6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29c7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29c8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29c9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29ca    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29cb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29cc    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29cd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29ce    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29cf    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29d0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29d1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29d2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29d3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29d4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29d5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29d6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29d7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29d8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29d9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29da    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29db    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29dc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29dd    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29de    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29df    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29e0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29e1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29e2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29e3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29e4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29e5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29e6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29e7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29e8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29e9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29ea    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29eb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29ec    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29ed    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29ee    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27ee.29ef    RH.U    [e002:0f5f]   IO:  inb 0061 => 3c
27ee.29f0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29f1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29f2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29f3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29f4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29f5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29f6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29f7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29f8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29f9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29fa    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29fb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.29fc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.29fd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.29fe    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.29ff    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a00    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a01    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a02    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a03    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a04    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a05    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a06    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a07    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a08    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a09    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a0a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a0b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a0c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a0d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a0e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a0f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a10    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a11    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a12    RH.U    [e002:06ae]   IO: outb 00ed <= 00
27ee.2a13    RH.U    [e002:06ae]   IO:  inb 0061 => 3c
27ee.2a14    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a15    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a16    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a17    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a18    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a19    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a1a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a1b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a1c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a1d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a1e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a1f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a20    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a21    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a22    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a23    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a24    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a25    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a26    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a27    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a28    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a29    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a2a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a2b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a2c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a2d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a2e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a2f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a30    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a31    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a32    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a33    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a34    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a35    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a36    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a37    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a38    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a39    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a3a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a3b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a3c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a3d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a3e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a3f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a40    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a41    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a42    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a43    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a44    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a45    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a46    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a47    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a48    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a49    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a4a    RH.U    [e002:0f5f]   IO: outb 00ed <= 00
27ee.2a4b    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27ee.2a4c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a4d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a4e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a4f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a50    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a51    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a52    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a53    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a54    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a55    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a56    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a57    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a58    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a59    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a5a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a5b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a5c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a5d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a5e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a5f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a60    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a61    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a62    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a63    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a64    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a65    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a66    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a67    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a68    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a69    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a6a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a6b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a6c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a6d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a6e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a6f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a70    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a71    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a72    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a73    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a74    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a75    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a76    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a77    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a78    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a79    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a7a    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27ee.2a7b    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27ee.2a7c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a7d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a7e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a7f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a80    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a81    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a82    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a83    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a84    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a85    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a86    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a87    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a88    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a89    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a8a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a8b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a8c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a8d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a8e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a8f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a90    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a91    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a92    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a93    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a94    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a95    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a96    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a97    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a98    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a99    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a9a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a9b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2a9c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2a9d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2a9e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2a9f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2aa0    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27ee.2aa1    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27ee.2aa2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2aa3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2aa4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2aa5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2aa6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2aa7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2aa8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2aa9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2aaa    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2aab    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2aac    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2aad    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2aae    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2aaf    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ab0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ab1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ab2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2ab3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ab4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ab5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ab6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ab7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ab8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ab9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2aba    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2abb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2abc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2abd    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2abe    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2abf    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ac0    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27ee.2ac1    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27ee.2ac2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ac3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ac4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2ac5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ac6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2ac7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ac8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ac9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2aca    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2acb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2acc    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2acd    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ace    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2acf    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ad0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ad1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ad2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ad3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ad4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ad5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ad6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2ad7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ad8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2ad9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ada    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2adb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2adc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2add    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ade    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2adf    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ae0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ae1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ae2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ae3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ae4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ae5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ae6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2ae7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ae8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ae9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2aea    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27ee.2aeb    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27ee.2aec    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2aed    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2aee    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2aef    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2af0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2af1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2af2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2af3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2af4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2af5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2af6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2af7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2af8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2af9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2afa    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2afb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2afc    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2afd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2afe    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2aff    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b00    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b01    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b02    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b03    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b04    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b05    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b06    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b07    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b08    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b09    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b0a    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27ee.2b0b    RH.U    [e002:06ae]   IO:  inb 0061 => 3c
27ee.2b0c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b0d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b0e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b0f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b10    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b11    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b12    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b13    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b14    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b15    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b16    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b17    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b18    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b19    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b1a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b1b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b1c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b1d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b1e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b1f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b20    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b21    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b22    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b23    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b24    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b25    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b26    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b27    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b28    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b29    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b2a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b2b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b2c    RH.U    [e002:0f5f]   IO: outb 00ed <= 00
27ee.2b2d    RH.U    [e002:0f5f]   IO:  inb 0061 => 3c
27ee.2b2e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b2f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b30    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b31    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b32    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b33    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b34    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b35    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b36    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b37    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b38    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b39    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b3a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b3b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b3c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b3d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b3e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b3f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b40    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b41    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b42    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b43    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b44    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b45    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b46    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b47    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b48    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b49    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b4a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b4b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b4c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b4d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b4e    RH.U    [e002:06ae]   IO: outb 00ed <= 00
27ee.2b4f    RH.U    [e002:06ae]   IO:  inb 0061 => 3c
27ee.2b50    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b51    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b52    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b53    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b54    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b55    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b56    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b57    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b58    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b59    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b5a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b5b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b5c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b5d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b5e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b5f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b60    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b61    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b62    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b63    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b64    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b65    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b66    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b67    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b68    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b69    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b6a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b6b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b6c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b6d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b6e    RH.U    [e002:0f5f]   IO: outb 00ed <= 00
27ee.2b6f    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27ee.2b70    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b71    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b72    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b73    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b74    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b75    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b76    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b77    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b78    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b79    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b7a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b7b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b7c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b7d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b7e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b7f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b80    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b81    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b82    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b83    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b84    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b85    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b86    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b87    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b88    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b89    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b8a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b8b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b8c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b8d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b8e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b8f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b90    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b91    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b92    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b93    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b94    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b95    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b96    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b97    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2b98    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2b99    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b9a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b9b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b9c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b9d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2b9e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2b9f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ba0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2ba1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ba2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2ba3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ba4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2ba5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ba6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ba7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ba8    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27ee.2ba9    RH.U    [e002:06ae]   IO:  inb 0061 => 3c
27ee.2baa    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bab    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bac    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bad    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2bae    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2baf    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2bb0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2bb1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bb2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bb3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2bb4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2bb5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bb6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bb7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bb8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bb9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bba    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bbb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bbc    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bbd    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2bbe    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2bbf    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2bc0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2bc1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2bc2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2bc3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2bc4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2bc5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bc6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bc7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2bc8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2bc9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2bca    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2bcb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2bcc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2bcd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bce    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bcf    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bd0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bd1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2bd2    RH.U    [e002:0f5f]   IO: outb 00ed <= 00
27ee.2bd3    RH.U    [e002:0f5f]   IO:  inb 0061 => 3c
27ee.2bd4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bd5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bd6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bd7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bd8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bd9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bda    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bdb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2bdc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2bdd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bde    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bdf    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2be0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2be1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2be2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2be3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2be4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2be5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2be6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2be7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2be8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2be9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bea    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2beb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bec    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bed    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bee    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bef    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bf0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bf1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2bf2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2bf3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bf4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bf5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bf6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bf7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bf8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bf9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2bfa    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bfb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2bfc    RH.U    [e002:06ae]   IO: outb 00ed <= 00
27ee.2bfd    RH.U    [e002:06ae]   IO:  inb 0061 => 3c
27ee.2bfe    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2bff    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c00    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c01    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c02    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c03    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c04    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c05    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c06    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c07    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c08    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c09    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c0a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c0b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c0c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c0d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c0e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c0f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c10    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c11    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c12    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c13    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c14    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c15    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c16    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c17    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c18    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c19    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c1a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c1b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c1c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c1d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c1e    RH.U    [e002:0f5f]   IO: outb 00ed <= 00
27ee.2c1f    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27ee.2c20    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c21    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c22    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c23    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c24    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c25    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c26    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c27    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c28    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c29    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c2a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c2b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c2c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c2d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c2e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c2f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c30    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c31    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c32    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c33    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c34    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c35    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c36    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c37    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c38    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c39    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c3a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c3b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c3c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c3d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c3e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c3f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c40    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27ee.2c41    RH.U    [e002:06ae]   IO:  inb 0061 => 3c
27ee.2c42    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c43    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c44    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c45    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c46    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c47    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c48    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c49    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c4a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c4b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c4c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c4d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c4e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c4f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c50    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c51    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c52    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c53    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c54    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c55    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c56    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c57    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c58    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c59    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c5a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c5b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c5c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c5d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c5e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c5f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c60    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c61    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c62    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c63    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c64    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c65    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c66    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c67    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c68    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c69    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c6a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c6b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c6c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c6d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c6e    RH.U    [e002:0f5f]   IO: outb 00ed <= 00
27ee.2c6f    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27ee.2c70    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c71    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c72    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c73    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c74    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c75    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c76    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c77    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c78    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c79    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c7a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c7b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c7c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c7d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c7e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c7f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c80    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c81    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c82    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c83    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c84    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c85    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c86    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c87    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c88    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c89    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c8a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c8b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c8c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c8d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c8e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c8f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c90    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c91    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c92    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c93    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c94    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c95    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2c96    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c97    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c98    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27ee.2c99    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27ee.2c9a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2c9b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c9c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c9d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2c9e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2c9f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ca0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2ca1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ca2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2ca3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ca4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ca5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ca6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ca7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ca8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2ca9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2caa    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2cab    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cac    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cad    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cae    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2caf    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cb0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cb1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cb2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2cb3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cb4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cb5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cb6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cb7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cb8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cb9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cba    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cbb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cbc    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cbd    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cbe    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2cbf    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cc0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2cc1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cc2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2cc3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cc4    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27ee.2cc5    RH.U    [e002:0f5f]   IO:  inb 0061 => 3c
27ee.2cc6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cc7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cc8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2cc9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cca    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ccb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ccc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ccd    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cce    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ccf    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cd0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cd1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cd2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2cd3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cd4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cd5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cd6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cd7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cd8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cd9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cda    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2cdb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cdc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2cdd    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cde    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2cdf    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2ce0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ce1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ce2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2ce3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ce4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2ce5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ce6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2ce7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2ce8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2ce9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cea    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ceb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cec    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2ced    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cee    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2cef    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cf0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2cf1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cf2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cf3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cf4    RH.U    [e002:06ae]   IO: outb 00ed <= 00
27ee.2cf5    RH.U    [e002:06ae]   IO:  inb 0061 => 3c
27ee.2cf6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cf7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cf8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cf9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cfa    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cfb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2cfc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2cfd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2cfe    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2cff    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2d00    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2d01    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2d02    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2d03    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2d04    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2d05    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2d06    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2d07    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2d08    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2d09    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2d0a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2d0b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2d0c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2d0d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27ee.2d0e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27ee.2d0f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27ee.2d10    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27ee.2d11    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
0000.0000    ....    [e002:0f4f]   i801-smbus: 5c byte_data 06 <= 83
2d13.2d1f    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2d25    .H..    [e002:05ce]   i801-smbus: 57 byte_data 02 => 00
2d13.2d2d    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2d33    .H..    [e002:05ce]   i801-smbus: 57 byte_data 03 => 00
2d13.2d3a    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2d40    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 04 => 00
2d13.2d47    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2d4d    .H..    [e002:05ce]   i801-smbus: 57 byte_data 05 => 00
2d13.2d54    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2d5a    .H..    [e002:05ce]   i801-smbus: 57 byte_data 06 => 00
2d13.2d61    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2d67    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 07 => 00
2d13.2d6e    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2d74    .H..    [e002:05ce]   i801-smbus: 57 byte_data 08 => 00
2d13.2d7b    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2d81    .H..    [e002:05ce]   i801-smbus: 57 byte_data 09 => 00
2d13.2d88    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2d8e    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 0a => 00
2d13.2d95    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2d9b    .H..    [e002:05ce]   i801-smbus: 57 byte_data 0b => 00
2d13.2da2    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2da8    .H..    [e002:05ce]   i801-smbus: 57 byte_data 0c => 00
2d13.2daf    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2db5    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 0d => 60
2d13.2dbc    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2dc2    .H..    [e002:05ce]   i801-smbus: 57 byte_data 1d => 00
2d13.2dc9    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2dcf    .H..    [e002:05ce]   i801-smbus: 57 byte_data 1e => 00
2d13.2dd6    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2ddc    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 1f => 00
2d13.2de3    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2de9    .H..    [e002:05ce]   i801-smbus: 57 byte_data 20 => 00
2d13.2df0    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2df6    .H..    [e002:05ce]   i801-smbus: 57 byte_data 21 => 00
2d13.2dfd    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2e03    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 22 => 00
2d13.2e0a    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2e10    .H..    [e002:05ce]   i801-smbus: 57 byte_data 23 => 00
2d13.2e17    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2e1d    .H..    [e002:05ce]   i801-smbus: 57 byte_data 24 => 00
2d13.2e24    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2e2a    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 25 => 00
2d13.2e31    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2e37    .H..    [e002:05ce]   i801-smbus: 57 byte_data 26 => 00
2d13.2e3e    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2e44    .H..    [e002:05ce]   i801-smbus: 57 byte_data 27 => 00
2d13.2e4b    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2e51    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 52 => 00
2d13.2e58    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2e5e    .H..    [e002:05ce]   i801-smbus: 57 byte_data 53 => 00
2d13.2e65    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2e6b    .H..    [e002:05ce]   i801-smbus: 57 byte_data 54 => 10
2d13.2e72    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2e78    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 55 => 09
2d13.2e7f    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2e85    .H..    [e002:05ce]   i801-smbus: 57 byte_data 56 => 22
2d13.2e8c    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2e92    .H..    [e002:05ce]   i801-smbus: 57 byte_data 57 => 70
2d13.2e99    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2e9f    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 58 => 00
2d13.2ea6    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2eac    .H..    [e002:05ce]   i801-smbus: 57 byte_data 59 => 00
2d13.2eb3    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2eb9    .H..    [e002:05ce]   i801-smbus: 57 byte_data 5a => 00
2d13.2ec0    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2ec6    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 5b => 00
2d13.2ecd    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2ed3    .H..    [e002:05ce]   i801-smbus: 57 byte_data 5c => 00
2d13.2eda    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2ee0    .H..    [e002:05ce]   i801-smbus: 57 byte_data 5d => 00
2d13.2ee7    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2eed    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 5e => 00
2d13.2ef4    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2efa    .H..    [e002:05ce]   i801-smbus: 57 byte_data 5f => 00
2d13.2f01    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2f07    .H..    [e002:05ce]   i801-smbus: 57 byte_data 60 => 00
2d13.2f0e    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2f14    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 61 => 00
2d13.2f1b    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2f21    .H..    [e002:05ce]   i801-smbus: 57 byte_data 62 => 1e
2d13.2f28    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2f2e    .H..    [e002:05ce]   i801-smbus: 57 byte_data 63 => 00
2d13.2f35    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2f3b    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 64 => 00
2d13.2f42    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2f48    .H..    [e002:05ce]   i801-smbus: 57 byte_data 65 => 00
2d13.2f4f    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2f55    .H..    [e002:05ce]   i801-smbus: 57 byte_data 66 => 00
2d13.2f5c    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2f62    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 67 => 00
2d13.2f69    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2f6f    .H..    [e002:05ce]   i801-smbus: 57 byte_data 68 => 00
2d13.2f76    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2f7c    .H..    [e002:05ce]   i801-smbus: 57 byte_data 69 => 00
2d13.2f83    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2f89    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 6a => 00
2d13.2f90    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2f96    .H..    [e002:05ce]   i801-smbus: 57 byte_data 6b => 00
2d13.2f9d    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2fa3    .H..    [e002:05ce]   i801-smbus: 57 byte_data 6c => 00
2d13.2faa    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2fb0    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 6d => 00
2d13.2fb7    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2fbd    .H..    [e002:05ce]   i801-smbus: 57 byte_data 6e => 00
2d13.2fc4    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2fca    .H..    [e002:05ce]   i801-smbus: 57 byte_data 6f => 00
2d13.2fd1    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2fd7    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 70 => 07
2d13.2fde    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2fe4    .H..    [e002:05ce]   i801-smbus: 57 byte_data 71 => 81
2d13.2feb    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.2ff1    .H..    [e002:05ce]   i801-smbus: 57 byte_data 72 => 00
2d13.2ff8    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.2ffe    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 73 => 43
2d13.3005    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.300b    .H..    [e002:05ce]   i801-smbus: 57 byte_data 74 => 12
2d13.3012    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.3018    .H..    [e002:05ce]   i801-smbus: 57 byte_data 75 => fc
2d13.301f    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.3025    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 76 => c3
2d13.302c    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.3032    .H..    [e002:05ce]   i801-smbus: 57 byte_data 77 => 41
2d13.3039    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.303f    .H..    [e002:05ce]   i801-smbus: 57 byte_data 78 => 20
2d13.3046    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.304c    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 79 => 40
2d13.3053    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.3059    .H..    [e002:05ce]   i801-smbus: 57 byte_data 7a => 12
2d13.3060    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.3066    .H..    [e002:05ce]   i801-smbus: 57 byte_data 7b => fc
2d13.306d    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.3073    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 7c => b5
2d13.307a    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.3080    .H..    [e002:05ce]   i801-smbus: 57 byte_data 7d => 00
2d13.3087    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.308d    .H..    [e002:05ce]   i801-smbus: 57 byte_data 7e => 00
2d13.3094    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.309a    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 7f => 00
2d13.30a2    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.30a8    .H..    [e002:05ce]   i801-smbus: 57 byte_data 00 => 93
2d13.30b0    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.30b6    .H..    [e002:05ce]   i801-smbus: 57 byte_data 01 => 0e
2d13.30bf    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.30c5    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 19 => 01
2d13.30cd    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.30d3    .H..    [e002:05ce]   i801-smbus: 57 byte_data 28 => 00
2d13.30da    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.30e0    .H..    [e002:05ce]   i801-smbus: 57 byte_data 29 => 00
2d13.30e7    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.30ed    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 2a => 00
2d13.30f4    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.30fa    .H..    [e002:05ce]   i801-smbus: 57 byte_data 2b => 00
2d13.3101    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.3107    .H..    [e002:05ce]   i801-smbus: 57 byte_data 2c => 00
2d13.310e    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.3114    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 2d => 00
2d13.311b    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.3121    .H..    [e002:05ce]   i801-smbus: 57 byte_data 2e => 00
2d13.3128    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2d13.312e    .H..    [e002:05ce]   i801-smbus: 57 byte_data 2f => 00
2d13.3135    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.313b    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 1a => ff
2d13.3147    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2d13.314d    .H..    [e002:05ce]   i801-smbus: 57 byte_data 54 => 10
3154.3155    RH.U    [e81f:3e76]   IO: outb 00ed <= d0
3156.3157    .H..    [e81f:3e76]   NVram: [d0] => 40
3158.3159    RH.U    [e81f:3e76]   IO: outb 00ed <= 40
315c.315d    RH.U    [e81f:3ee3]   IO: outb 00ed <= d0
315e.315f    .H..    [e81f:3ee3]   NVram: [d0] <= 00
3160.3161    RH.U    [e81f:3ee3]   IO: outb 00ed <= 00
3165.316c    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
3165.3172    .H..    [e002:05ce]   i801-smbus: 57 byte_data 0c => 00
3179.317a    RH.U    [e81f:3eb6]   IO: outb 00ed <= b4
317b.317c    .H..    [e81f:3eb6]   NVram: [b4] => 08
317d.317e    RH.U    [e81f:3eb6]   IO: outb 00ed <= 08
3181.3182    RH.U    [e81f:3ee3]   IO: outb 00ed <= b4
3183.3184    .H..    [e81f:3ee3]   NVram: [b4] <= 08
3185.3186    RH.U    [e81f:3ee3]   IO: outb 00ed <= 08
318a.3191    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
318a.3197    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 55 => 09
319e.319f    RH.U    [e81f:3e76]   IO: outb 00ed <= b4
31a0.31a1    .H..    [e81f:3e76]   NVram: [b4] => 08
31a2.31a3    RH.U    [e81f:3e76]   IO: outb 00ed <= 08
31a6.31a7    RH.U    [e81f:3ee3]   IO: outb 00ed <= b4
31a8.31a9    .H..    [e81f:3ee3]   NVram: [b4] <= 08
31aa.31ab    RH.U    [e81f:3ee3]   IO: outb 00ed <= 08
31d1.31d2    RH.U    [e81f:3eef]   IO: outb 00ed <= c0
31d3.31d4    .H..    [e81f:3eef]   NVram: [40] => 00
31d5.31d6    RH.U    [e81f:3eef]   IO: outb 00ed <= 00
31d9.31da    .H..    [e81f:31e7]   POST: *** 11 ***
31db.31dc    RH.U    [e81f:31e7]   IO: outb 0062 <= 11
31dd.31e1    .H..    [e81f:6283]   PnP: 2e:01  [60] => 03
31dd.31e3    .H..    [e81f:5fac]   PnP: 2e:01  [61] => 78
31dd.31e6    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
31dd.31e8    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
31dd.31e9    .H..    [e81f:6283]   PnP: 2e:01  [30] => 01
31dd.31ec    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
31dd.31eb    .H..    [e81f:62a3]   PnP: 2e:01  enabled
31ed.31ef    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
31f0.31f2    ...D    [e81f:4dcc]   PCI: 0:1f.0 [080] <= 0010
31f3.31f5    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
31f6.31f8    ...D    [e81f:4ce4]   PCI: 0:1f.0 [082] <= 1f0d
31f9.31fa    .H..    [e81f:2ee1]   PnP 2e:01: outb 0378 <= 11
31fb.3200    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
31fb.3202    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
31fb.3204    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
31fb.3203    .H..    [e81f:62a3]   PnP: 2e:01  enabled
3205.3207    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
3208.320a    ...D    [e81f:4dcc]   PCI: 0:1f.0 [080] <= 0210
320b.320d    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
320e.3210    ...D    [e81f:4ce4]   PCI: 0:1f.0 [082] <= 1f0d
323c.323d    RH.U    [e81f:3f29]   IO: outb 00ed <= d1
323e.323f    .H..    [e81f:3f29]   NVram: [d1] => 29
3240.3241    RH.U    [e81f:3f29]   IO: outb 00ed <= 29
3244.324b    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
3244.3251    .H..    [e002:05ce]   i801-smbus: 57 byte_data 6e => 00
3262.3264    .H..    [e81f:4d12]   PCI: 0:1f.0 [004] => 07
3268.326a    .H..    [e81f:4d52]   PCI: 0:1f.0 [004] <= 0f
326b.326d    .H..    [e81f:4cd2]   PCI: 0:1f.0 [080] => 10
326e.3270    ...D    [e81f:4cd8]   PCI: 0:1f.0 [080] <= 10
3271.3273    .H..    [e81f:4d12]   PCI: 0:1f.0 [082] => 0d
3274.3276    ...D    [e81f:4d52]   PCI: 0:1f.0 [082] <= 0f
3277.3279    .H..    [e81f:4cd2]   PCI: 0:1f.0 [083] => 1f
327a.327c    .H..    [e81f:4cd8]   PCI: 0:1f.0 [083] <= 1f
327d.327f    .H..    [e81f:4d12]   PCI: 0:1f.0 [060] => 80
3280.3282    .H..    [e81f:4d52]   PCI: 0:1f.0 [060] <= 80
3283.3285    .H..    [e81f:4cd2]   PCI: 0:1f.0 [061] => 80
3286.3288    .H..    [e81f:4cd8]   PCI: 0:1f.0 [061] <= 80
3289.328b    .H..    [e81f:4d12]   PCI: 0:1f.0 [062] => 80
328c.328e    .H..    [e81f:4d52]   PCI: 0:1f.0 [062] <= 80
328f.3291    .H..    [e81f:4cd2]   PCI: 0:1f.0 [063] => 80
3292.3294    .H..    [e81f:4cd8]   PCI: 0:1f.0 [063] <= 80
3295.3297    .H..    [e81f:4d12]   PCI: 0:1f.0 [068] => 80
3298.329a    .H..    [e81f:4d52]   PCI: 0:1f.0 [068] <= 80
329b.329d    .H..    [e81f:4cd2]   PCI: 0:1f.0 [069] => 80
329e.32a0    .H..    [e81f:4cd8]   PCI: 0:1f.0 [069] <= 80
32a1.32a3    .H..    [e81f:4d12]   PCI: 0:1f.0 [06a] => 80
32a4.32a6    .H..    [e81f:4d52]   PCI: 0:1f.0 [06a] <= 80
32a7.32a9    .H..    [e81f:4cd2]   PCI: 0:1f.0 [06b] => 80
32aa.32ac    .H..    [e81f:4cd8]   PCI: 0:1f.0 [06b] <= 80
32ad.32af    .H..    [e81f:4d12]   PCI: 0:1f.0 [064] => d0
32b0.32b2    .H..    [e81f:4d52]   PCI: 0:1f.0 [064] <= 90
32b3.32b5    .H..    [e81f:4cd8]   PCI: 0:1f.0 [0a0] <= 00
32b8.32b9    .H..    [e81f:5fb6]   LPC: [004e] <= 07
32b8.32ba    .H..    [e81f:5fb6]   LPC: [004f] <= 02
32b8.32bd    .H..    [e81f:60ab]   LPC: [004e] <= f0
32b8.32be    .H..    [e81f:60ab]   LPC: [004f] <= 82
32b8.32c1    .H..    [e81f:5fb6]   LPC: [004e] <= 26
32b8.32c2    .H..    [e81f:5fb6]   LPC: [004f] <= 8c
32c5.32cc    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
32c5.32d0    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
32c5.32d3    .H..    [e81f:62a3]   PnP: 2e:01  irq = 7
32c5.32d7    .H..    [e81f:5fb6]   PnP: 2e:01  [71] <= 03
32c5.32db    .H..    [e81f:62a3]   PnP: 2e:01  disabled
3301.3302    RH.U    [e81f:3f1f]   IO: outb 00ed <= c0
3303.3304    .H..    [e81f:3f1f]   NVram: [40] => 00
3305.3306    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
3309.330a    .H..    [e81f:31cd]   POST: *** 0c ***
330b.330c    RH.U    [e81f:31cd]   IO: outb 0062 <= 0c
330d.3311    .H..    [e81f:5fac]   PnP: 2e:01  [60] => 03
330d.3313    .H..    [e81f:6283]   PnP: 2e:01  [61] => 78
330d.3319    .H..    [e81f:5fac]   PnP: 2e:01  [30] => 00
330d.331c    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
330d.331b    .H..    [e81f:62a3]   PnP: 2e:01  enabled
331d.331f    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
3320.3322    ...D    [e81f:4dcc]   PCI: 0:1f.0 [080] <= 0010
3323.3325    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
3326.3328    ...D    [e81f:4ce4]   PCI: 0:1f.0 [082] <= 1f0d
3329.332a    .H..    [e81f:2eea]   PnP 2e:01: outb 0378 <= 0c
332b.3330    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
332b.3332    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
332b.3333    .H..    [e81f:62a3]   PnP: 2e:01  disabled
3335.3337    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
3338.333a    ...D    [e81f:4dcc]   PCI: 0:1f.0 [080] <= 0210
333b.333d    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
333e.3340    ...D    [e81f:4ce4]   PCI: 0:1f.0 [082] <= 1f0d
3368.3369    RH.U    [e81f:1aa1]   CPU MSR: [000000fe] => 00000000.00000d08
3368.336b    RH.U    [e81f:1abb]   CPU MSR: [000002ff] <= 00000000.00000000
3368.336d    RH.U    [e81f:1abb]   CPU MSR: [00000250] <= 00000000.00000000
3368.336f    RH.U    [e81f:1abb]   CPU MSR: [00000258] <= 00000000.00000000
3368.3371    RH.U    [e81f:1abb]   CPU MSR: [00000259] <= 00000000.00000000
3368.3373    RH.U    [e81f:1abb]   CPU MSR: [00000268] <= 00000000.00000000
3368.3375    RH.U    [e81f:1abb]   CPU MSR: [00000269] <= 00000000.00000000
3368.3377    RH.U    [e81f:1abb]   CPU MSR: [0000026a] <= 00000000.00000000
3368.3379    RH.U    [e81f:1abb]   CPU MSR: [0000026b] <= 00000000.00000000
3368.337b    RH.U    [e81f:1abb]   CPU MSR: [0000026c] <= 00000000.00000000
3368.337d    RH.U    [e81f:1abb]   CPU MSR: [0000026d] <= 00000000.00000000
3368.337f    RH.U    [e81f:1abb]   CPU MSR: [0000026e] <= 00000000.00000000
3368.3381    RH.U    [e81f:1abb]   CPU MSR: [0000026f] <= 00000000.00000000
3368.3383    RH.U    [e81f:1abb]   CPU MSR: [00000200] <= 00000000.00000000
3368.3385    RH.U    [e81f:1abb]   CPU MSR: [00000201] <= 00000000.00000000
3368.3387    RH.U    [e81f:1abb]   CPU MSR: [00000202] <= 00000000.00000000
3368.3389    RH.U    [e81f:1abb]   CPU MSR: [00000203] <= 00000000.00000000
3368.338b    RH.U    [e81f:1abb]   CPU MSR: [00000204] <= 00000000.00000000
3368.338d    RH.U    [e81f:1abb]   CPU MSR: [00000205] <= 00000000.00000000
3368.338f    RH.U    [e81f:1abb]   CPU MSR: [00000206] <= 00000000.00000000
3368.3391    RH.U    [e81f:1abb]   CPU MSR: [00000207] <= 00000000.00000000
3368.3393    RH.U    [e81f:1abb]   CPU MSR: [00000208] <= 00000000.00000000
3368.3395    RH.U    [e81f:1abb]   CPU MSR: [00000209] <= 00000000.00000000
3368.3397    RH.U    [e81f:1abb]   CPU MSR: [0000020a] <= 00000000.00000000
3368.3399    RH.U    [e81f:1abb]   CPU MSR: [0000020b] <= 00000000.00000000
3368.339b    RH.U    [e81f:1abb]   CPU MSR: [0000020c] <= 00000000.00000000
3368.339d    RH.U    [e81f:1abb]   CPU MSR: [0000020d] <= 00000000.00000000
3368.339f    RH.U    [e81f:1abb]   CPU MSR: [0000020e] <= 00000000.00000000
3368.33a1    RH.U    [e81f:1abb]   CPU MSR: [0000020f] <= 00000000.00000000
3368.33af    RH.U    [e81f:4814]   CPU MSR: [00000250] <= 00000000.00000000
3368.33be    RH.U    [e81f:4814]   CPU MSR: [00000258] <= 00000000.00000000
3368.33c2    RH.U    [e81f:4814]   CPU MSR: [00000268] <= 05050505.05050505
3368.33cd    RH.U    [e81f:480c]   CPU MSR: [00000269] => 00000000.00000000
3368.33d2    RH.U    [e81f:4814]   CPU MSR: [00000269] <= 00000000.00000000
3368.33dd    RH.U    [e81f:480c]   CPU MSR: [00000269] => 00000000.00000000
3368.33e2    RH.U    [e81f:4814]   CPU MSR: [00000269] <= 00000000.00000000
3368.33ec    RH.U    [e81f:480c]   CPU MSR: [0000026c] => 00000000.00000000
3368.33f1    RH.U    [e81f:4814]   CPU MSR: [0000026c] <= 00000000.05050505
3368.33f5    RH.U    [e81f:480c]   CPU MSR: [0000026c] => 00000000.05050505
3368.33f7    RH.U    [e81f:4814]   CPU MSR: [0000026c] <= 05050505.05050505
3368.3401    RH.U    [e81f:480c]   CPU MSR: [0000026d] => 00000000.00000000
3368.3406    RH.U    [e81f:4814]   CPU MSR: [0000026d] <= 00000000.05050505
3368.3411    RH.U    [e81f:480c]   CPU MSR: [0000026d] => 00000000.05050505
3368.3416    RH.U    [e81f:4814]   CPU MSR: [0000026d] <= 05050505.05050505
3368.341f    RH.U    [e81f:4814]   CPU MSR: [0000026e] <= 04040404.04040404
3368.3423    RH.U    [e81f:4814]   CPU MSR: [0000026f] <= 04040404.04040404
3368.342a    RH.U    [e81f:480c]   CPU MSR: [000002ff] => 00000000.00000000
3368.342c    RH.U    [e81f:4814]   CPU MSR: [000002ff] <= 00000000.00000c00
3433.3434    RH.U    [e81f:3eac]   IO: outb 00ed <= b3
3435.3436    .H..    [e81f:3eac]   NVram: [33] => 41
3437.3438    RH.U    [e81f:3eac]   IO: outb 00ed <= 41
343c.343d    RH.U    [e81f:3ed7]   IO: outb 00ed <= b3
343e.343f    .H..    [e81f:3ed7]   NVram: [33] <= 41
3440.3441    RH.U    [e81f:3ed7]   IO: outb 00ed <= 41
3445.3446    RH.U    [e81f:3eef]   IO: outb 00ed <= b3
3447.3448    .H..    [e81f:3eef]   NVram: [33] => 41
3449.344a    RH.U    [e81f:3eef]   IO: outb 00ed <= 41
346e.346f    RH.U    [e81f:3f1f]   IO: outb 00ed <= c0
3470.3471    .H..    [e81f:3f1f]   NVram: [40] => 00
3472.3473    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
3476.3477    .H..    [e81f:31e7]   POST: *** 16 ***
3478.3479    RH.U    [e81f:31e7]   IO: outb 0062 <= 16
347a.347e    .H..    [e81f:6283]   PnP: 2e:01  [60] => 03
347a.3480    .H..    [e81f:5fac]   PnP: 2e:01  [61] => 78
347a.3486    .H..    [e81f:6283]   PnP: 2e:01  [30] => 00
347a.3489    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
347a.3488    .H..    [e81f:62a3]   PnP: 2e:01  enabled
348a.348c    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
348d.348f    ...D    [e81f:4dcc]   PCI: 0:1f.0 [080] <= 0010
3490.3492    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
3493.3495    ...D    [e81f:4ce4]   PCI: 0:1f.0 [082] <= 1f0d
3496.3497    .H..    [e81f:2ee1]   PnP 2e:01: outb 0378 <= 16
3498.349d    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
3498.349f    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
3498.34a0    .H..    [e81f:62a3]   PnP: 2e:01  disabled
34a2.34a4    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
34a5.34a7    ...D    [e81f:4dcc]   PCI: 0:1f.0 [080] <= 0210
34a8.34aa    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
34ab.34ad    ...D    [e81f:4ce4]   PCI: 0:1f.0 [082] <= 1f0d
34f6.34f7    RH.U    [e81f:3eef]   IO: outb 00ed <= c0
34f8.34f9    .H..    [e81f:3eef]   NVram: [40] => 00
34fa.34fb    RH.U    [e81f:3eef]   IO: outb 00ed <= 00
34fe.34ff    .H..    [e81f:31cd]   POST: *** 17 ***
3500.3501    RH.U    [e81f:31cd]   IO: outb 0062 <= 17
3502.3506    .H..    [e81f:5fac]   PnP: 2e:01  [60] => 03
3502.3508    .H..    [e81f:6283]   PnP: 2e:01  [61] => 78
3502.350e    .H..    [e81f:5fac]   PnP: 2e:01  [30] => 00
3502.3511    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
3502.3510    .H..    [e81f:62a3]   PnP: 2e:01  enabled
3512.3514    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
3515.3517    ...D    [e81f:4dcc]   PCI: 0:1f.0 [080] <= 0010
3518.351a    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
351b.351d    ...D    [e81f:4ce4]   PCI: 0:1f.0 [082] <= 1f0d
351e.351f    .H..    [e81f:2eea]   PnP 2e:01: outb 0378 <= 17
3520.3525    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
3520.3527    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
3520.3528    .H..    [e81f:62a3]   PnP: 2e:01  disabled
352a.352c    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
352d.352f    ...D    [e81f:4dcc]   PCI: 0:1f.0 [080] <= 0210
3530.3532    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
3533.3535    ...D    [e81f:4ce4]   PCI: 0:1f.0 [082] <= 1f0d
357e.357f    RH.U    [e81f:3f1f]   IO: outb 00ed <= c0
3580.3581    .H..    [e81f:3f1f]   NVram: [40] => 00
3582.3583    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
3586.3587    .H..    [e81f:31e7]   POST: *** 28 ***
3588.3589    RH.U    [e81f:31e7]   IO: outb 0062 <= 28
358a.358e    .H..    [e81f:6283]   PnP: 2e:01  [60] => 03
358a.3590    .H..    [e81f:5fac]   PnP: 2e:01  [61] => 78
358a.3596    .H..    [e81f:6283]   PnP: 2e:01  [30] => 00
358a.3599    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
358a.3598    .H..    [e81f:62a3]   PnP: 2e:01  enabled
359a.359c    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
359d.359f    ...D    [e81f:4dcc]   PCI: 0:1f.0 [080] <= 0010
35a0.35a2    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
35a3.35a5    ...D    [e81f:4ce4]   PCI: 0:1f.0 [082] <= 1f0d
35a6.35a7    .H..    [e81f:2ee1]   PnP 2e:01: outb 0378 <= 28
35a8.35ad    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
35a8.35af    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
35a8.35b0    .H..    [e81f:62a3]   PnP: 2e:01  disabled
35b2.35b4    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
35b5.35b7    ...D    [e81f:4dcc]   PCI: 0:1f.0 [080] <= 0210
35b8.35ba    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
35bb.35bd    ...D    [e81f:4ce4]   PCI: 0:1f.0 [082] <= 1f0d
35e3.35e4    RH..    [e81f:2306]   i8042:  inb 0064 => 00
35e5.35e6    RH.U    [e81f:2306]   IO: outb 00ed <= 00
35ee.35f0    .H..    [e002:04d2]   PCI: 0:00.0 [0e4] => 28
35f2.35f4    .H..    [e002:04eb]   PCI: 0:00.0 [0e0] => 910a0009
35f7.35f9    .H..    [e002:0505]   PCI: 0:00.0 [02c] <= 20b317aa
35fb.35fc    .H..    [e002:01b1]   GPIO: [0038] => 0383
35fb.35fe    .H..    [e002:01be]   GPIO: [0038] <= 0783
3615.3616    RH.U    [e002:1589]   CPU MSR: [00000200] <= 00000000.00000000
3615.3618    RH.U    [e002:1589]   CPU MSR: [00000201] <= 00000000.00000000
3615.361a    RH.U    [e002:1589]   CPU MSR: [00000202] <= 00000000.00000000
3615.361c    RH.U    [e002:1589]   CPU MSR: [00000203] <= 00000000.00000000
3615.362c    RH.U    [e002:1599]   CPU MSR: [000002ff] => 00000000.00000c00
3615.362d    RH.U    [e002:15a1]   CPU MSR: [000002ff] <= 00000000.00000400
3615.362e    RH.U    [e002:15c4]   CPU MSR: [00000200] <= 00000000.ffde0006
3615.362f    RH.U    [e002:15d8]   CPU MSR: [00000201] <= 0000000f.ffffe800
3615.3630    RH.U    [e002:15f5]   CPU MSR: [00000202] <= 00000000.fff00005
3615.3631    RH.U    [e002:1609]   CPU MSR: [00000203] <= 0000000f.fffe0800
3615.3632    RH.U    [e002:1611]   CPU MSR: [000002ff] => 00000000.00000400
3615.3633    RH.U    [e002:1619]   CPU MSR: [000002ff] <= 00000000.00000c00
3615.3634    RH.U    [e002:1621]   CPU MSR: [0000011e] => 00000000.be702109
3615.3638    RH.U    [e002:1637]   CPU MSR: [0000011e] <= 00000000.be702109
3645.3646    .H..    [e002:1551]   ACPI: [0004] => 1c00
366c.366d    .H..    [0000:fff01d38]   POST: *** ffa0 ***
3675.3676    .H..    [0000:fff0026e]   PCI: 0:00.0 [0dc] => 0000
3675.3677    .H..    [0000:fff0026e]   PCI: 0:00.0 [0dc] <= 0103
3678.3679    .H..    [0000:fff01d38]   POST: *** ff01 ***
367b.367c    .H..    [0000:fff0029e]   PCI: 0:00.0 [0e4] => 30006428
367e.367f    .H..    [0000:fff01d38]   POST: *** ff02 ***
3685.3686    .H..    [0000:fff028b6]   PCI: 0:03.0 [010] <= fed10001
3685.3687    .H..    [0000:fff028b6]   PCI: 0:03.0 [004] <= 06
3688.3689    .H..    [0000:fff028b6]   MCHBAR: [00000a2e] => 00
368a.368b    .H..    [0000:fff028b6]   PCI: 0:03.0 [040] => ffffffff
368d.368e    .H..    [0000:fff01d38]   POST: *** ff03 ***
3690.3691    .H..    [0000:fff002e5]   PCI: 0:00.0 [008] => 03
3690.3696    .H..    [0000:fff00355]   PCI: 0:1f.0 [0a2] => 00
3690.3697    .H..    [0000:fff00355]   PCI: 0:1f.0 [0a2] <= 00
3690.3698    .H..    [0000:fff00355]   PCI: 0:1f.0 [0a2] => 00
3690.3699    .H..    [0000:fff00355]   PCI: 0:1f.0 [0a2] <= 80
36a0.36ab    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 02 => 08
36ac.36ad    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
36b0.36b8    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 03 => 0d
36b9.36ba    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
36bb.36c3    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 04 => 0a
36c4.36c5    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
36c6.36ce    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 05 => 61
36cf.36d0    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
36d1.36d9    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 09 => 30
36da.36db    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
36dc.36e4    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 0a => 45
36e5.36e6    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
36e7.36ef    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 0b => 00
36f0.36f1    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
36f2.36fa    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 0c => 82
36fb.36fc    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
36fd.3705    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 0d => 10
3706.3707    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
3708.3710    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 10 => 0c
3711.3712    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3713.371b    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 11 => 08
371c.371d    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
371e.3726    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 12 => 38
3727.3728    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3729.3731    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 14 => 04
3732.3733    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
3734.373c    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 17 => 3d
373d.373e    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
373f.3747    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 18 => 50
3748.3749    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
374a.3752    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 19 => 50
3753.3754    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3755.375d    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 1a => 60
375e.375f    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
3760.3768    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 1b => 3c
3769.376a    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
376b.3773    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 1d => 3c
3774.3775    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
3776.377e    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 1e => 2d
377f.3780    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3781.3789    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 24 => 3c
378a.378b    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
378c.3794    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 02 => 08
3795.3796    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3797.379f    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 03 => 0e
37a0.37a1    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
37a2.37aa    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 04 => 0a
37ab.37ac    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
37ad.37b5    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 05 => 61
37b6.37b7    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
37b8.37c0    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 09 => 30
37c1.37c2    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
37c3.37cb    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 0a => 45
37cc.37cd    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
37ce.37d6    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 0b => 00
37d7.37d8    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
37d9.37e1    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 0c => 82
37e2.37e3    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
37e4.37ec    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 0d => 08
37ed.37ee    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
37ef.37f7    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 10 => 0c
37f8.37f9    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
37fa.3802    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 11 => 04
3803.3804    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3805.380d    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 12 => 38
380e.380f    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
3810.3818    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 14 => 04
3819.381a    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
381b.3823    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 17 => 3d
3824.3825    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
3826.382e    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 18 => 50
382f.3830    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3831.3839    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 19 => 50
383a.383b    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
383c.3844    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 1a => 60
3845.3846    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3847.384f    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 1b => 3c
3850.3851    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
3852.385a    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 1d => 3c
385b.385c    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
385d.3865    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 1e => 2d
3866.3867    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
3868.3870    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 24 => 3c
3871.3872    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3876.3877    .H..    [0000:fff0200e]   MCHBAR: [00001230] => 02
3879.387a    .H..    [0000:fff01d38]   POST: *** ff05 ***
3879.387b    .H..    [0000:fff01d38]   POST: *** ff06 ***
3879.387e    .H..    [0000:fff01d38]   POST: *** ff07 ***
3879.387f    .H..    [0000:fff01d38]   POST: *** ff08 ***
3879.3882    .H..    [0000:fff01d38]   POST: *** ff05 ***
3879.3885    .H..    [0000:fff01d38]   POST: *** ff05 ***
3879.3886    .H..    [0000:fff01d38]   POST: *** ff06 ***
3879.3887    .H..    [0000:fff01d38]   POST: *** ff07 ***
3879.3888    .H..    [0000:fff01d38]   POST: *** ff08 ***
3879.3889    .H..    [0000:fff01d38]   POST: *** ff05 ***
388c.388d    .H..    [0000:fff02157]   MCHBAR: [00000c00] => 32
388f.3890    .H..    [0000:fff01d38]   POST: *** ff09 ***
388f.3892    .H..    [0000:fff01d38]   POST: *** ff10 ***
3893.3894    .H..    [0000:fff021bb]   PCI: 0:00.0 [0e3] => 91
38a1.38a2    .H..    [0000:fff01d38]   POST: *** ff11 ***
38a1.38a4    .H..    [0000:fff01d38]   POST: *** ff12 ***
38a1.38a9    .H..    [0000:fff01d38]   POST: *** ff13 ***
38a1.38ad    .H..    [0000:fff01d38]   POST: *** ff14 ***
38a1.38af    .H..    [0000:fff01d38]   POST: *** ff15 ***
38a1.38b6    .H..    [0000:fff01d38]   POST: *** ff11 ***
38a1.38b7    .H..    [0000:fff01d38]   POST: *** ff12 ***
38a1.38b8    .H..    [0000:fff01d38]   POST: *** ff13 ***
38a1.38b9    .H..    [0000:fff01d38]   POST: *** ff14 ***
38a1.38ba    .H..    [0000:fff01d38]   POST: *** ff15 ***
38a1.38bc    .H..    [0000:fff01d38]   POST: *** ff16 ***
38a1.38c2    .H..    [0000:fff01d38]   POST: *** ff17 ***
38c3.38c4    .H..    [0000:fff01d60]   MCHBAR: [00000f14] => 00000000
38c3.38c7    .H..    [0000:fff01da0]   MCHBAR: [00000f14] => 00000000
38c3.38c8    .H..    [0000:fff01da0]   MCHBAR: [00000f14] <= 00000001
38c9.38ca    .H..    [0000:fff01d38]   POST: *** ff18 ***
38cc.38cd    .H..    [0000:fff009a2]   MCHBAR: [00000c00] => 00020332
38cc.38ce    .H..    [0000:fff009a2]   MCHBAR: [00000c00] <= 00000332
38cc.38cf    .H..    [0000:fff009a2]   MCHBAR: [00000c00] => 00000332
38d1.38d2    .H..    [0000:fff009d9]   PCI: 0:00.0 [008] => 03
38d3.38d4    .H..    [0000:fff00a07]   MCHBAR: [00000c00] <= 00000342
38d3.38d6    .H..    [0000:fff00a33]   MCHBAR: [00000c00] <= 00000342
38d3.38d7    .H..    [0000:fff00a33]   MCHBAR: [00000c00] <= 00001342
38d3.38d8    .H..    [0000:fff00a33]   MCHBAR: [00000c00] <= 00000342
38db.38dc    .H..    [0000:fff01d38]   POST: *** ff19 ***
38de.38df    .H..    [0000:fff008f7]   PCI: 0:00.0 [0e5] => 64
38e3.38e4    .H..    [0000:fff00943]   MCHBAR: [00000ffc] => 00000000
38e3.38e5    .H..    [0000:fff00943]   MCHBAR: [00000ffc] <= 01000000
38e6.38e7    .H..    [0000:fff00943]   PCI: 0:00.0 [0e4] => 28
38e6.38ed    .H..    [0000:fff00967]   PCI: 0:02.0 [0f0] => 01
38e6.38ee    .H..    [0000:fff00967]   PCI: 0:02.0 [0f0] <= 05
38e6.38ef    .H..    [0000:fff00967]   PCI: 0:02.0 [0f0] => 05
38e6.38f0    .H..    [0000:fff00967]   PCI: 0:02.0 [0f0] <= 25
38e6.38f1    .H..    [0000:fff00967]   PCI: 0:02.0 [0f0] => 25
38e6.38f2    .H..    [0000:fff00967]   PCI: 0:02.0 [0f0] <= 05
38e6.38f3    .H..    [0000:fff00967]   PCI: 0:02.0 [0f1] => 02
38e6.38f4    .H..    [0000:fff00967]   PCI: 0:02.0 [0f1] <= 02
38f6.38f7    .H..    [0000:fff01d38]   POST: *** ff20 ***
38f9.38fa    .H..    [0000:fff00a8e]   MCHBAR: [00000208] <= 00030e00
38f9.38fb    .H..    [0000:fff00a9f]   MCHBAR: [0000020c] <= 0070000c
38f9.3900    .H..    [0000:fff00ac9]   MCHBAR: [00000210] <= 00000180
38f9.3901    .H..    [0000:fff00ac9]   MCHBAR: [00001258] <= 00040210
38f9.3902    .H..    [0000:fff00ac9]   MCHBAR: [00001358] <= 00040210
38f9.3905    .H..    [0000:fff00add]   MCHBAR: [0000125c] <= 00000000
38f9.3906    .H..    [0000:fff00add]   MCHBAR: [0000135c] <= 00000000
3907.3908    .H..    [0000:fff01d38]   POST: *** ff21 ***
390f.3910    .H..    [0000:fff01dec]   MCHBAR: [00000040] => 00000000
390f.3911    .H..    [0000:fff01dec]   MCHBAR: [00000040] <= 00000002
390f.3912    .H..    [0000:fff01dec]   MCHBAR: [00000230] => 340a0000
390f.3913    .H..    [0000:fff01dec]   MCHBAR: [00000230] <= 340a0006
390f.3914    .H..    [0000:fff01dec]   MCHBAR: [00000238] => 04000000
390f.3915    .H..    [0000:fff01dec]   MCHBAR: [00000238] <= 07000000
390f.3916    .H..    [0000:fff01dec]   MCHBAR: [0000023c] => 00000000
390f.3917    .H..    [0000:fff01dec]   MCHBAR: [0000023c] <= 03000000
3918.3919    .H..    [0000:fff01d38]   POST: *** ff22 ***
391d.391e    .H..    [0000:fff012e3]   MCHBAR: [00001200] <= 0008
391d.391f    .H..    [0000:fff012ff]   MCHBAR: [00001208] <= 22
391d.3920    .H..    [0000:fff01312]   MCHBAR: [00001208] <= 22
391d.3921    .H..    [0000:fff01312]   MCHBAR: [00001202] <= 0010
391d.3923    .H..    [0000:fff012e3]   MCHBAR: [00001204] <= 0010
391d.3924    .H..    [0000:fff012ff]   MCHBAR: [00001209] <= 00
391d.3925    .H..    [0000:fff01312]   MCHBAR: [00001209] <= 00
391d.3926    .H..    [0000:fff01312]   MCHBAR: [00001206] <= 0010
391d.3929    .H..    [0000:fff012b7]   MCHBAR: [00001300] <= 0014
391d.392a    .H..    [0000:fff012ff]   MCHBAR: [00001308] <= 22
391d.392b    .H..    [0000:fff01312]   MCHBAR: [00001308] <= 22
391d.392c    .H..    [0000:fff01312]   MCHBAR: [00001302] <= 0018
391d.392d    .H..    [0000:fff01348]   MCHBAR: [00001304] <= 0018
391d.392e    .H..    [0000:fff012ff]   MCHBAR: [00001309] <= 00
391d.392f    .H..    [0000:fff01312]   MCHBAR: [00001309] <= 00
391d.3930    .H..    [0000:fff01312]   MCHBAR: [00001306] <= 0018
391d.3932    .H..    [0000:fff01374]   MCHBAR: [00000204] <= 0000
3936.3937    .H..    [0000:fff013d3]   PCI: 0:00.0 [0a0] <= 0006
3936.3938    .H..    [0000:fff013d3]   PCI: 0:00.0 [0b0] <= 3000
3936.3939    .H..    [0000:fff013d3]   PCI: 0:00.0 [0a2] <= 0300
393b.393c    .H..    [0000:fff01d38]   POST: *** ff23 ***
3944.3945    .H..    [0000:fff00ff0]   MCHBAR: [00001444] => 00000115
3944.3946    .H..    [0000:fff00ff0]   MCHBAR: [00001444] <= 00001115
3944.3947    .H..    [0000:fff00ff0]   MCHBAR: [00000400] => 00080000
3944.3948    .H..    [0000:fff00ff0]   MCHBAR: [00000400] <= 000a0020
3949.394a    .H..    [0000:fff00ff0]   PCI: 0:00.0 [008] => 03
395d.395e    .H..    [0000:fff01020]   MCHBAR: [00000400] => 000a0020
395d.395f    .H..    [0000:fff01020]   MCHBAR: [00000400] <= 000e0020
395d.3960    .H..    [0000:fff01020]   MCHBAR: [00000404] => 2222
395d.3961    .H..    [0000:fff01020]   MCHBAR: [00000404] <= 1111
395d.3962    .H..    [0000:fff01020]   MCHBAR: [0000040c] => 0100
395d.3963    .H..    [0000:fff01020]   MCHBAR: [0000040c] <= 2f00
395d.3964    .H..    [0000:fff01020]   MCHBAR: [00000418] => 00000000
395d.3965    .H..    [0000:fff01020]   MCHBAR: [00000418] <= 00040000
395d.3966    .H..    [0000:fff01020]   MCHBAR: [0000041c] => 22222222
395d.3967    .H..    [0000:fff01020]   MCHBAR: [0000041c] <= 11119999
395d.3968    .H..    [0000:fff01020]   MCHBAR: [000004d0] => 2d
395d.3969    .H..    [0000:fff01020]   MCHBAR: [000004d0] <= 36
395d.396a    .H..    [0000:fff01020]   MCHBAR: [000004d4] => 2d
395d.396b    .H..    [0000:fff01020]   MCHBAR: [000004d4] <= 36
395d.396c    .H..    [0000:fff01020]   MCHBAR: [00000680] <= 4c28a249
395d.396d    .H..    [0000:fff010a4]   MCHBAR: [00000684] <= e38e34d3
395d.396e    .H..    [0000:fff010ad]   MCHBAR: [00000688] <= 3cf3cf38
395d.396f    .H..    [0000:fff010a4]   MCHBAR: [00000698] <= 4c2ca249
395d.3970    .H..    [0000:fff010a4]   MCHBAR: [0000069c] <= e38e34d3
395d.3971    .H..    [0000:fff010ad]   MCHBAR: [000006a0] <= 3cf3cf3c
395d.3972    .H..    [0000:fff010c2]   MCHBAR: [000006b0] <= 00000055
395d.3973    .H..    [0000:fff010c7]   MCHBAR: [000006b4] <= 55000000
395d.3974    .H..    [0000:fff010c7]   MCHBAR: [000006b8] <= 00000000
395d.3975    .H..    [0000:fff010c7]   MCHBAR: [000006bc] <= 00000000
395d.3976    .H..    [0000:fff0109f]   MCHBAR: [000006c0] <= c8186145
395d.3977    .H..    [0000:fff010a4]   MCHBAR: [000006c4] <= c30c2cb2
395d.3978    .H..    [0000:fff010ad]   MCHBAR: [000006c8] <= 34d34d30
395d.3979    .H..    [0000:fff010a4]   MCHBAR: [000006d8] <= 481c71c6
395d.397a    .H..    [0000:fff010a4]   MCHBAR: [000006dc] <= b2ca28a2
395d.397b    .H..    [0000:fff010ad]   MCHBAR: [000006e0] <= 30c30c30
395d.397c    .H..    [0000:fff010c2]   MCHBAR: [000006f0] <= 00000055
395d.397d    .H..    [0000:fff010c7]   MCHBAR: [000006f4] <= 55000000
395d.397e    .H..    [0000:fff010c7]   MCHBAR: [000006f8] <= 00000000
395d.397f    .H..    [0000:fff010c7]   MCHBAR: [000006fc] <= 00000000
395d.3980    .H..    [0000:fff010d4]   MCHBAR: [00000700] <= c8186145
395d.3981    .H..    [0000:fff010a4]   MCHBAR: [00000704] <= c30c2cb2
395d.3982    .H..    [0000:fff010ad]   MCHBAR: [00000708] <= 34d34d30
395d.3983    .H..    [0000:fff010a4]   MCHBAR: [00000718] <= 481c71c6
395d.3984    .H..    [0000:fff010a4]   MCHBAR: [0000071c] <= b2ca28a2
395d.3985    .H..    [0000:fff010ad]   MCHBAR: [00000720] <= 30c30c30
395d.3986    .H..    [0000:fff010c2]   MCHBAR: [00000730] <= 00000055
395d.3987    .H..    [0000:fff010c7]   MCHBAR: [00000734] <= 55000000
395d.3988    .H..    [0000:fff010c7]   MCHBAR: [00000738] <= 00000000
395d.3989    .H..    [0000:fff010c7]   MCHBAR: [0000073c] <= 80000000
395d.398a    .H..    [0000:fff0109f]   MCHBAR: [00000740] <= c8186145
395d.398b    .H..    [0000:fff010a4]   MCHBAR: [00000744] <= c30c2cb2
395d.398c    .H..    [0000:fff010ad]   MCHBAR: [00000748] <= 34d34d30
395d.398d    .H..    [0000:fff010a4]   MCHBAR: [00000758] <= 481c71c6
395d.398e    .H..    [0000:fff010a4]   MCHBAR: [0000075c] <= b2ca28a2
395d.398f    .H..    [0000:fff010ad]   MCHBAR: [00000760] <= 30c30c30
395d.3990    .H..    [0000:fff010c2]   MCHBAR: [00000770] <= 00000055
395d.3991    .H..    [0000:fff010c7]   MCHBAR: [00000774] <= 55000000
395d.3992    .H..    [0000:fff010c7]   MCHBAR: [00000778] <= 00000000
395d.3993    .H..    [0000:fff010c7]   MCHBAR: [0000077c] <= 80000000
395d.3994    .H..    [0000:fff010d4]   MCHBAR: [00000780] <= ca28a249
395d.3995    .H..    [0000:fff010a4]   MCHBAR: [00000784] <= 24903cb2
395d.3996    .H..    [0000:fff010ad]   MCHBAR: [00000788] <= 4d34d349
395d.3997    .H..    [0000:fff010a4]   MCHBAR: [00000798] <= cd34d30c
395d.3998    .H..    [0000:fff010a4]   MCHBAR: [0000079c] <= 349140f3
395d.3999    .H..    [0000:fff010ad]   MCHBAR: [000007a0] <= 5d759655
395d.399a    .H..    [0000:fff010c2]   MCHBAR: [000007b0] <= 00000088
395d.399b    .H..    [0000:fff010c7]   MCHBAR: [000007b4] <= 88000000
395d.399c    .H..    [0000:fff010c7]   MCHBAR: [000007b8] <= 00000000
395d.399d    .H..    [0000:fff010c7]   MCHBAR: [000007bc] <= 00000000
395d.399e    .H..    [0000:fff0109f]   MCHBAR: [000007c0] <= ca28a249
395d.399f    .H..    [0000:fff010a4]   MCHBAR: [000007c4] <= 24903cb2
395d.39a0    .H..    [0000:fff010ad]   MCHBAR: [000007c8] <= 4d34d349
395d.39a1    .H..    [0000:fff010a4]   MCHBAR: [000007d8] <= cd34d30c
395d.39a2    .H..    [0000:fff010a4]   MCHBAR: [000007dc] <= 349140f3
395d.39a3    .H..    [0000:fff010ad]   MCHBAR: [000007e0] <= 5d759655
395d.39a4    .H..    [0000:fff010c2]   MCHBAR: [000007f0] <= 00000088
395d.39a5    .H..    [0000:fff010c7]   MCHBAR: [000007f4] <= 88000000
395d.39a6    .H..    [0000:fff010c7]   MCHBAR: [000007f8] <= 00000000
395d.39a7    .H..    [0000:fff010c7]   MCHBAR: [000007fc] <= 00000000
395d.39a8    .H..    [0000:fff010d4]   MCHBAR: [00000800] <= ca28a249
395d.39a9    .H..    [0000:fff010a4]   MCHBAR: [00000804] <= 24903cb2
395d.39aa    .H..    [0000:fff010ad]   MCHBAR: [00000808] <= 4d34d349
395d.39ab    .H..    [0000:fff010a4]   MCHBAR: [00000818] <= ca28a249
395d.39ac    .H..    [0000:fff010a4]   MCHBAR: [0000081c] <= 140e34b2
395d.39ad    .H..    [0000:fff010ad]   MCHBAR: [00000820] <= 4d349245
395d.39ae    .H..    [0000:fff010c2]   MCHBAR: [00000830] <= 00000088
395d.39af    .H..    [0000:fff010c7]   MCHBAR: [00000834] <= 88000000
395d.39b0    .H..    [0000:fff010c7]   MCHBAR: [00000838] <= 00000000
395d.39b1    .H..    [0000:fff010c7]   MCHBAR: [0000083c] <= 00000000
395d.39b2    .H..    [0000:fff0109f]   MCHBAR: [00000840] <= 4c28a249
395d.39b3    .H..    [0000:fff010a4]   MCHBAR: [00000844] <= e38e34d3
395d.39b4    .H..    [0000:fff010ad]   MCHBAR: [00000848] <= 3cf3cf38
395d.39b5    .H..    [0000:fff010a4]   MCHBAR: [00000858] <= 4c2ca249
395d.39b6    .H..    [0000:fff010a4]   MCHBAR: [0000085c] <= e38e34d3
395d.39b7    .H..    [0000:fff010ad]   MCHBAR: [00000860] <= 3cf3cf3c
395d.39b8    .H..    [0000:fff010c2]   MCHBAR: [00000870] <= 00000055
395d.39b9    .H..    [0000:fff010c7]   MCHBAR: [00000874] <= 55000000
395d.39ba    .H..    [0000:fff010c7]   MCHBAR: [00000878] <= 00000000
395d.39bb    .H..    [0000:fff010c7]   MCHBAR: [0000087c] <= 00000000
395d.39bc    .H..    [0000:fff010d4]   MCHBAR: [00000880] <= c8186145
395d.39bd    .H..    [0000:fff010a4]   MCHBAR: [00000884] <= c30c2cb2
395d.39be    .H..    [0000:fff010ad]   MCHBAR: [00000888] <= 34d34d30
395d.39bf    .H..    [0000:fff010a4]   MCHBAR: [00000898] <= 481c71c6
395d.39c0    .H..    [0000:fff010a4]   MCHBAR: [0000089c] <= b2ca28a2
395d.39c1    .H..    [0000:fff010ad]   MCHBAR: [000008a0] <= 30c30c30
395d.39c2    .H..    [0000:fff010c2]   MCHBAR: [000008b0] <= 00000055
395d.39c3    .H..    [0000:fff010c7]   MCHBAR: [000008b4] <= 55000000
395d.39c4    .H..    [0000:fff010c7]   MCHBAR: [000008b8] <= 00000000
395d.39c5    .H..    [0000:fff010c7]   MCHBAR: [000008bc] <= 00000000
395d.39cc    .H..    [0000:fff010dc]   MCHBAR: [00000414] <= 50
395d.39cd    .H..    [0000:fff010dc]   MCHBAR: [00000418] => 00040000
395d.39ce    .H..    [0000:fff010dc]   MCHBAR: [00000418] <= 00040000
395d.39cf    .H..    [0000:fff010dc]   MCHBAR: [00000400] => 20
39d0.39d1    .H..    [0000:fff010dc]   PCI: 0:00.0 [008] => 03
39d2.39d3    .H..    [0000:fff01119]   MCHBAR: [00000400] <= 21
39d5.39d6    .H..    [0000:fff01d38]   POST: *** ff24 ***
39da.39db    .H..    [0000:fff01412]   MCHBAR: [0000120a] => 0000
39da.39dc    .H..    [0000:fff01412]   MCHBAR: [0000120a] <= 0000
39da.39df    .H..    [0000:fff01436]   MCHBAR: [0000120a] => 0000
39da.39e0    .H..    [0000:fff01436]   MCHBAR: [0000120a] <= 0009
39da.39e1    .H..    [0000:fff01436]   MCHBAR: [00001214] => 11e08463
39da.39e2    .H..    [0000:fff01436]   MCHBAR: [00001214] <= 11e08463
39da.39e3    .H..    [0000:fff01436]   MCHBAR: [0000130a] => 0000
39da.39e4    .H..    [0000:fff01436]   MCHBAR: [0000130a] <= 0000
39e5.39e6    .H..    [0000:fff01d38]   POST: *** ff25 ***
39f2.39f3    .H..    [0000:fff0146b]   MCHBAR: [00001210] => 34b10461
39f2.39f4    .H..    [0000:fff0146b]   MCHBAR: [00001210] <= 34b10841
39f2.39f5    .H..    [0000:fff0146b]   MCHBAR: [00001310] => 34b10461
39f2.39f6    .H..    [0000:fff0146b]   MCHBAR: [00001310] <= 34b10841
39f2.39f7    .H..    [0000:fff0146b]   MCHBAR: [00001212] => 34b1
39f2.39f8    .H..    [0000:fff0146b]   MCHBAR: [00001212] <= 34b1
39f2.39f9    .H..    [0000:fff0146b]   MCHBAR: [00001312] => 34b1
39f2.39fa    .H..    [0000:fff0146b]   MCHBAR: [00001312] <= 34b1
39f2.39fb    .H..    [0000:fff0146b]   MCHBAR: [00001212] => 34b1
39f2.39fc    .H..    [0000:fff0146b]   MCHBAR: [00001212] <= 34b1
39f2.39fd    .H..    [0000:fff0146b]   MCHBAR: [00001312] => 34b1
39f2.39fe    .H..    [0000:fff0146b]   MCHBAR: [00001312] <= 34b1
39f2.3a07    .H..    [0000:fff015d8]   MCHBAR: [00001214] => 11e08463
39f2.3a08    .H..    [0000:fff015d8]   MCHBAR: [00001214] <= 11e08863
39f2.3a09    .H..    [0000:fff015d8]   MCHBAR: [00001314] => 11e08463
39f2.3a0a    .H..    [0000:fff015d8]   MCHBAR: [00001314] <= 11e08863
39f2.3a0b    .H..    [0000:fff015d8]   MCHBAR: [00001218] => 105f
39f2.3a0c    .H..    [0000:fff015d8]   MCHBAR: [00001218] <= 1050
39f2.3a0d    .H..    [0000:fff015d8]   MCHBAR: [00001318] => 105f
39f2.3a0e    .H..    [0000:fff015d8]   MCHBAR: [00001318] <= 1050
39f2.3a2a    .H..    [0000:fff0163a]   MCHBAR: [0000121a] => 2200
39f2.3a2b    .H..    [0000:fff0163a]   MCHBAR: [0000121a] <= 2222
39f2.3a2c    .H..    [0000:fff0163a]   MCHBAR: [0000131a] => 2200
39f2.3a2d    .H..    [0000:fff0163a]   MCHBAR: [0000131a] <= 2222
39f2.3a2e    .H..    [0000:fff0163a]   MCHBAR: [0000121c] => 01056101
39f2.3a2f    .H..    [0000:fff0163a]   MCHBAR: [0000121c] <= 01056102
39f2.3a30    .H..    [0000:fff0163a]   MCHBAR: [0000131c] => 01056101
39f2.3a31    .H..    [0000:fff0163a]   MCHBAR: [0000131c] <= 01056102
39f2.3a32    .H..    [0000:fff0163a]   MCHBAR: [00001220] => 29503c32
39f2.3a33    .H..    [0000:fff0163a]   MCHBAR: [00001220] <= 414e3064
39f2.3a34    .H..    [0000:fff0163a]   MCHBAR: [00001320] => 29503c32
39f2.3a35    .H..    [0000:fff0163a]   MCHBAR: [00001320] <= 414e3064
39f2.3a36    .H..    [0000:fff0163a]   MCHBAR: [00001224] => 62c32020
39f2.3a37    .H..    [0000:fff0163a]   MCHBAR: [00001224] <= 62c64022
39f2.3a38    .H..    [0000:fff0163a]   MCHBAR: [00001324] => 62c32020
39f2.3a39    .H..    [0000:fff0163a]   MCHBAR: [00001324] <= 62c64022
39f2.3a3a    .H..    [0000:fff0163a]   MCHBAR: [00001230] => 40000002
39f2.3a3b    .H..    [0000:fff0163a]   MCHBAR: [00001230] <= 4000000a
39f2.3a3c    .H..    [0000:fff0163a]   MCHBAR: [00001330] => 40000002
39f2.3a3d    .H..    [0000:fff0163a]   MCHBAR: [00001330] <= 4000000a
39f2.3a3e    .H..    [0000:fff0163a]   MCHBAR: [00001230] => 4000000a
39f2.3a3f    .H..    [0000:fff0163a]   MCHBAR: [00001230] <= 4000020a
39f2.3a40    .H..    [0000:fff0163a]   MCHBAR: [00001330] => 4000000a
39f2.3a41    .H..    [0000:fff0163a]   MCHBAR: [00001330] <= 4000020a
39f2.3a47    .H..    [0000:fff017b5]   MCHBAR: [00001234] => 00000000
39f2.3a48    .H..    [0000:fff017b5]   MCHBAR: [00001234] <= 000c1800
39f2.3a49    .H..    [0000:fff017b5]   MCHBAR: [00001238] => 00000000
39f2.3a4a    .H..    [0000:fff017b5]   MCHBAR: [00001238] <= 0c001000
39f2.3a4b    .H..    [0000:fff017b5]   MCHBAR: [00001334] => 00000000
39f2.3a4c    .H..    [0000:fff017b5]   MCHBAR: [00001334] <= 000c1800
39f2.3a4d    .H..    [0000:fff017b5]   MCHBAR: [00001338] => 00000000
39f2.3a4e    .H..    [0000:fff017b5]   MCHBAR: [00001338] <= 0c001000
3a50.3a51    .H..    [0000:fff01d38]   POST: *** ff26 ***
3a5d.3a5e    .H..    [0000:fff017dc]   MCHBAR: [00001248] => 20002020
3a5d.3a5f    .H..    [0000:fff017dc]   MCHBAR: [00001248] <= 20003030
3a5d.3a60    .H..    [0000:fff017dc]   MCHBAR: [0000124c] => 00028787
3a5d.3a61    .H..    [0000:fff017dc]   MCHBAR: [0000124c] <= 60938788
3a5d.3a62    .H..    [0000:fff017dc]   MCHBAR: [00001348] => 20002020
3a5d.3a63    .H..    [0000:fff017dc]   MCHBAR: [00001348] <= 20003030
3a5d.3a64    .H..    [0000:fff017dc]   MCHBAR: [0000134c] => 00028787
3a5d.3a65    .H..    [0000:fff017dc]   MCHBAR: [0000134c] <= 60938788
3a67.3a68    .H..    [0000:fff01d38]   POST: *** ff27 ***
3a7d.3a7e    .H..    [0000:fff01853]   MCHBAR: [00001260] => 00000000
3a7d.3a7f    .H..    [0000:fff01853]   MCHBAR: [00001260] <= 80000000
3a7d.3a80    .H..    [0000:fff01853]   MCHBAR: [00001360] => 00000000
3a7d.3a81    .H..    [0000:fff01853]   MCHBAR: [00001360] <= 80000000
3a7d.3a82    .H..    [0000:fff01853]   MCHBAR: [00001260] => 00
3a7d.3a83    .H..    [0000:fff01853]   MCHBAR: [00001260] <= 06
3a7d.3a84    .H..    [0000:fff01853]   MCHBAR: [00001360] => 00
3a7d.3a85    .H..    [0000:fff01853]   MCHBAR: [00001360] <= 06
3a7d.3a86    .H..    [0000:fff01853]   MCHBAR: [00001268] => 01
3a7d.3a87    .H..    [0000:fff01853]   MCHBAR: [00001268] <= 04
3a7d.3a88    .H..    [0000:fff01853]   MCHBAR: [00001368] => 01
3a7d.3a89    .H..    [0000:fff01853]   MCHBAR: [00001368] <= 04
3a7d.3a8a    .H..    [0000:fff01853]   MCHBAR: [000012a0] => 00
3a7d.3a8b    .H..    [0000:fff01853]   MCHBAR: [000012a0] <= 02
3a7d.3a8c    .H..    [0000:fff01853]   MCHBAR: [000013a0] => 00
3a7d.3a8d    .H..    [0000:fff01853]   MCHBAR: [000013a0] <= 02
3a7d.3a8e    .H..    [0000:fff01853]   MCHBAR: [00000218] => a4008000
3a7d.3a8f    .H..    [0000:fff01853]   MCHBAR: [00000218] <= 86008400
3a90.3a91    .H..    [0000:fff01853]   PCI: 0:00.0 [008] => 03
3a97.3a98    .H..    [0000:fff0192a]   MCHBAR: [00000220] => 00000264
3a97.3a99    .H..    [0000:fff0192a]   MCHBAR: [00000220] <= 00210264
3a97.3a9a    .H..    [0000:fff0192a]   MCHBAR: [00000224] => 00000000
3a97.3a9b    .H..    [0000:fff0192a]   MCHBAR: [00000224] <= 00000300
3a9d.3a9e    .H..    [0000:fff01d38]   POST: *** ff28 ***
3aa6.3aa7    .H..    [0000:fff01122]   MCHBAR: [00001400] => 00500000
3aa6.3aa8    .H..    [0000:fff01122]   MCHBAR: [00001400] <= 00500000
3aa6.3aa9    .H..    [0000:fff01122]   MCHBAR: [00001440] => 2c
3aa6.3aaa    .H..    [0000:fff01122]   MCHBAR: [00001440] <= 3e
3aa6.3aac    .H..    [0000:fff01151]   MCHBAR: [00001434] => 00000100
3aa6.3aad    .H..    [0000:fff01151]   MCHBAR: [00001434] <= 80000100
3aa6.3ab0    .H..    [0000:fff0115d]   MCHBAR: [00001434] => 80000100
3aa6.3ab1    .H..    [0000:fff0115d]   MCHBAR: [00001434] <= c0000100
3aa6.3ab2    .H..    [0000:fff0115d]   MCHBAR: [00001434] => c0000100
3aa6.3ab3    .H..    [0000:fff0115d]   MCHBAR: [00001434] <= c0004180
3ab5.3ab6    .H..    [0000:fff01d38]   POST: *** ff29 ***
3ac7.3ac8    .H..    [0000:fff0116a]   MCHBAR: [0000140c] => 0f00
3ac7.3ac9    .H..    [0000:fff0116a]   MCHBAR: [0000140c] <= 0100
3ac7.3aca    .H..    [0000:fff0116a]   MCHBAR: [00001414] => 010f0000
3ac7.3acb    .H..    [0000:fff0116a]   MCHBAR: [00001414] <= 01150000
3ac7.3acc    .H..    [0000:fff0116a]   MCHBAR: [00001414] => 01150000
3ac7.3acd    .H..    [0000:fff0116a]   MCHBAR: [00001414] <= 01140000
3ac7.3ace    .H..    [0000:fff0116a]   MCHBAR: [00001418] => 31313131
3ac7.3acf    .H..    [0000:fff0116a]   MCHBAR: [00001418] <= 30303030
3ac7.3ad0    .H..    [0000:fff0116a]   MCHBAR: [0000141c] => 3131b171
3ac7.3ad1    .H..    [0000:fff0116a]   MCHBAR: [0000141c] <= 3030b070
3ac7.3ad2    .H..    [0000:fff0116a]   MCHBAR: [0000142c] => 87
3ac7.3ad3    .H..    [0000:fff0116a]   MCHBAR: [0000142c] <= 8a
3ac7.3ad4    .H..    [0000:fff0116a]   MCHBAR: [00001438] => 00300000
3ac7.3ad5    .H..    [0000:fff0116a]   MCHBAR: [00001438] <= 00000000
3ac7.3ad6    .H..    [0000:fff0116a]   MCHBAR: [00001490] <= 00001111
3ac7.3ad7    .H..    [0000:fff0116a]   MCHBAR: [00001590] <= 00001111
3ac7.3ad9    .H..    [0000:fff011ef]   MCHBAR: [00001494] <= 00001111
3ac7.3ada    .H..    [0000:fff011ef]   MCHBAR: [00001594] <= 00001111
3ac7.3adb    .H..    [0000:fff011ef]   MCHBAR: [00001498] <= 00001111
3ac7.3adc    .H..    [0000:fff011ef]   MCHBAR: [00001598] <= 00001111
3ac7.3add    .H..    [0000:fff011ef]   MCHBAR: [0000149c] <= 00001111
3ac7.3ade    .H..    [0000:fff011ef]   MCHBAR: [0000159c] <= 00001111
3ac7.3adf    .H..    [0000:fff011ef]   MCHBAR: [000014a0] <= 00001111
3ac7.3ae0    .H..    [0000:fff011ef]   MCHBAR: [000015a0] <= 00001111
3ac7.3ae1    .H..    [0000:fff011ef]   MCHBAR: [000014a4] <= 00001111
3ac7.3ae2    .H..    [0000:fff011ef]   MCHBAR: [000015a4] <= 00001111
3ac7.3ae3    .H..    [0000:fff011ef]   MCHBAR: [000014a8] <= 00001111
3ac7.3ae4    .H..    [0000:fff011ef]   MCHBAR: [000015a8] <= 00001111
3ac7.3ae5    .H..    [0000:fff011ef]   MCHBAR: [000014ac] <= 00001111
3ac7.3ae6    .H..    [0000:fff011ef]   MCHBAR: [000015ac] <= 00001111
3ac7.3aea    .H..    [0000:fff01204]   MCHBAR: [00001484] => 01
3ac7.3aeb    .H..    [0000:fff01204]   MCHBAR: [00001484] <= 00
3ac7.3aed    .H..    [0000:fff0121b]   MCHBAR: [00001584] => 01
3ac7.3aee    .H..    [0000:fff0121b]   MCHBAR: [00001584] <= 00
3af0.3af1    .H..    [0000:fff01d38]   POST: *** ff30 ***
3af4.3af5    .H..    [0000:fff01239]   MCHBAR: [000014f0] => 00810000
3af4.3af6    .H..    [0000:fff01239]   MCHBAR: [000014f0] <= 00810300
3af4.3af9    .H..    [0000:fff01245]   MCHBAR: [000015f0] => 00810000
3af4.3afa    .H..    [0000:fff01245]   MCHBAR: [000015f0] <= 00810300
3af4.3afb    .H..    [0000:fff01245]   MCHBAR: [00001434] => 80
3af4.3afc    .H..    [0000:fff01245]   MCHBAR: [00001434] <= c0
3afe.3aff    .H..    [0000:fff01d38]   POST: *** ff31 ***
3b02.3b03    .H..    [0000:fff01266]   MCHBAR: [0000120c] => 00000000
3b02.3b04    .H..    [0000:fff01266]   MCHBAR: [0000120c] <= 00000003
3b02.3b05    .H..    [0000:fff01274]   MCHBAR: [0000130c] => 00000000
3b02.3b06    .H..    [0000:fff01274]   MCHBAR: [0000130c] <= 00000003
3b08.3b09    .H..    [0000:fff01d38]   POST: *** ff32 ***
3b0b.3b0c    .H..    [0000:fff01ed5]   PCI: 0:00.0 [008] => 03
3b0e.3b0f    .H..    [0000:fff01edd]   MCHBAR: [00000400] => 20
3b0e.3b13    .H..    [0000:fff01ee5]   MCHBAR: [00000400] => 000e0020
3b0e.3b14    .H..    [0000:fff01ee5]   MCHBAR: [00000400] <= 000c0000
3b15.3b16    .H..    [0000:fff01d38]   POST: *** ff33 ***
3b23.3b24    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00000000
3b23.3b25    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00010000
3b23.3b26    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00010000
3b23.3b27    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00018000
3b23.3b28    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00018000
3b23.3b29    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00028000
3b2a.3b2b    RH.U    [0000:fff019c4]   MEM:  readl 00000000 => d94f6e28
3b2c.3b2d    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00028000
3b2c.3b2e    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00248000
3b2f.3b30    RH.U    [0000:fff019c4]   MEM:  readl 00000000 => 9f0d6748
3b31.3b32    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00248000
3b31.3b33    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00448000
3b34.3b35    RH.U    [0000:fff019c4]   MEM:  readl 00000000 => d967674a
3b36.3b37    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00448000
3b36.3b38    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00048000
3b39.3b3a    RH.U    [0000:fff019c4]   MEM:  readl 00000200 => d907564c
3b4e.3b4f    .H..    [0000:fff01ac1]   MCHBAR: [00000200] => 00048000
3b4e.3b50    .H..    [0000:fff01ac1]   MCHBAR: [00000200] <= 00038000
3b51.3b52    RH.U    [0000:fff01ac1]   MEM:  readl 00004ad8 => d94f6e28
3b53.3b54    .H..    [0000:fff01ac1]   MCHBAR: [00000200] => 00038000
3b53.3b55    .H..    [0000:fff01ac1]   MCHBAR: [00000200] <= 00028000
3b56.3b57    RH.U    [0000:fff01ac1]   MEM:  readl 00000000 => 9f0d6748
3b58.3b59    .H..    [0000:fff01ac1]   MCHBAR: [00000200] => 00028000
3b58.3b5a    .H..    [0000:fff01ac1]   MCHBAR: [00000200] <= 00068000
3b5b.3b5c    RH.U    [0000:fff01ac1]   MEM:  readl 00000000 => d967674a
3b5b.3b5d    RH.U    [0000:fff01ac1]   MEM:  readl 00000000 => d907564c
3b5e.3b5f    .H..    [0000:fff01ac1]   MCHBAR: [00000200] => 00068000
3b5e.3b60    .H..    [0000:fff01ac1]   MCHBAR: [00000200] <= 00038000
3b61.3b62    RH.U    [0000:fff01ac1]   MEM:  readl 000042d8 => d94f6e28
3b63.3b64    .H..    [0000:fff01ac1]   MCHBAR: [00000200] => 00038000
3b63.3b65    .H..    [0000:fff01ac1]   MCHBAR: [00000200] <= 00048000
3b66.3b67    RH.U    [0000:fff01ac1]   MEM:  readl 00001e00 => 9f0d6748
3b66.3b68    RH.U    [0000:fff01ac1]   MEM:  readl 00000200 => d967674a
3b69.3b6a    .H..    [0000:fff01ac1]   MCHBAR: [00000200] => 00048000
3b69.3b6b    .H..    [0000:fff01ac1]   MCHBAR: [00000200] <= 00040000
3b69.3b6c    .H..    [0000:fff01ac1]   MCHBAR: [00001200] => 00100008
3b69.3b6d    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00040000
3b69.3b6e    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00010000
3b69.3b6f    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00010000
3b69.3b70    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00018000
3b69.3b71    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00018000
3b69.3b72    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00028000
3b73.3b74    RH.U    [0000:fff019c4]   MEM:  readl 10000000 => d907564c
3b75.3b76    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00028000
3b75.3b77    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00248000
3b78.3b79    RH.U    [0000:fff019c4]   MEM:  readl 10000000 => d94f6e28
3b7a.3b7b    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00248000
3b7a.3b7c    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00448000
3b7d.3b7e    RH.U    [0000:fff019c4]   MEM:  readl 10000000 => 9f0d6748
3b7f.3b80    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00448000
3b7f.3b81    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00048000
3b82.3b83    RH.U    [0000:fff019c4]   MEM:  readl 10000200 => d967674a
3b94.3b95    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00048000
3b94.3b96    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00038000
3b97.3b98    RH.U    [0000:fff01ae2]   MEM:  readl 10004ad8 => d907564c
3b99.3b9a    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00038000
3b99.3b9b    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00028000
3b9c.3b9d    RH.U    [0000:fff01ae2]   MEM:  readl 10000000 => d94f6e28
3b9e.3b9f    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00028000
3b9e.3ba0    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00068000
3ba1.3ba2    RH.U    [0000:fff01ae2]   MEM:  readl 10000000 => 9f0d6748
3ba1.3ba3    RH.U    [0000:fff01ae2]   MEM:  readl 10000000 => d967674a
3ba4.3ba5    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00068000
3ba4.3ba6    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00038000
3ba7.3ba8    RH.U    [0000:fff01ae2]   MEM:  readl 100042d8 => d907564c
3ba9.3baa    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00038000
3ba9.3bab    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00048000
3bac.3bad    RH.U    [0000:fff01ae2]   MEM:  readl 10001e00 => d94f6e28
3bac.3bae    RH.U    [0000:fff01ae2]   MEM:  readl 10000200 => 9f0d6748
3baf.3bb0    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00048000
3baf.3bb1    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00040000
3baf.3bb2    .H..    [0000:fff01ae2]   MCHBAR: [00001202] => 00100010
3baf.3bb4    .H..    [0000:fff01ba6]   MCHBAR: [00001204] => 00100010
3baf.3bb5    .H..    [0000:fff01975]   MCHBAR: [00001206] => 00220010
3baf.3bb6    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00040000
3baf.3bb7    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00010000
3baf.3bb8    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00010000
3baf.3bb9    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00018000
3baf.3bba    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00018000
3baf.3bbb    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00028000
3bbc.3bbd    RH.U    [0000:fff019c4]   MEM:  readl 20000000 => fd88f563
3bbe.3bbf    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00028000
3bbe.3bc0    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00248000
3bc1.3bc2    RH.U    [0000:fff019c4]   MEM:  readl 20000000 => fdc0e56b
3bc3.3bc4    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00248000
3bc3.3bc5    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00448000
3bc6.3bc7    RH.U    [0000:fff019c4]   MEM:  readl 20000000 => bd8af56b
3bc8.3bc9    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00448000
3bc8.3bca    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00048000
3bcb.3bcc    RH.U    [0000:fff019c4]   MEM:  readl 20000200 => fdb8f563
3bcd.3bce    .H..    [0000:fff01a7d]   MCHBAR: [00000200] => 00048000
3bcd.3bcf    .H..    [0000:fff01a7d]   MCHBAR: [00000200] <= 00038000
3bd0.3bd1    RH.U    [0000:fff01a7d]   MEM:  readl 20004ad8 => fd88f563
3bd2.3bd3    .H..    [0000:fff01a7d]   MCHBAR: [00000200] => 00038000
3bd2.3bd4    .H..    [0000:fff01a7d]   MCHBAR: [00000200] <= 00028000
3bd5.3bd6    RH.U    [0000:fff01a7d]   MEM:  readl 20000000 => fdc0e56b
3bd7.3bd8    .H..    [0000:fff01a7d]   MCHBAR: [00000200] => 00028000
3bd7.3bd9    .H..    [0000:fff01a7d]   MCHBAR: [00000200] <= 00068000
3bda.3bdb    RH.U    [0000:fff01a7d]   MEM:  readl 20000000 => bd8af56b
3bda.3bdc    RH.U    [0000:fff01a7d]   MEM:  readl 20000000 => fdb8f563
3bdd.3bde    .H..    [0000:fff01a7d]   MCHBAR: [00000200] => 00068000
3bdd.3bdf    .H..    [0000:fff01a7d]   MCHBAR: [00000200] <= 00038000
3be0.3be1    RH.U    [0000:fff01a7d]   MEM:  readl 200042d8 => fd88f563
3be2.3be3    .H..    [0000:fff01a7d]   MCHBAR: [00000200] => 00038000
3be2.3be4    .H..    [0000:fff01a7d]   MCHBAR: [00000200] <= 00048000
3be5.3be6    RH.U    [0000:fff01a7d]   MEM:  readl 20001e00 => fdc0e56b
3be5.3be7    RH.U    [0000:fff01a7d]   MEM:  readl 20000200 => bd8af56b
3be8.3be9    .H..    [0000:fff01a7d]   MCHBAR: [00000200] => 00048000
3be8.3bea    .H..    [0000:fff01a7d]   MCHBAR: [00000200] <= 00040000
3be8.3beb    .H..    [0000:fff01a7d]   MCHBAR: [00001300] => 00180014
3be8.3bec    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00040000
3be8.3bed    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00010000
3be8.3bee    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00010000
3be8.3bef    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00018000
3be8.3bf0    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00018000
3be8.3bf1    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00028000
3bf2.3bf3    RH.U    [0000:fff019c4]   MEM:  readl 28000000 => fdb8f563
3bf4.3bf5    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00028000
3bf4.3bf6    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00248000
3bf7.3bf8    RH.U    [0000:fff019c4]   MEM:  readl 28000000 => fd88f563
3bf9.3bfa    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00248000
3bf9.3bfb    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00448000
3bfc.3bfd    RH.U    [0000:fff019c4]   MEM:  readl 28000000 => fdc0e56b
3bfe.3bff    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00448000
3bfe.3c00    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00048000
3c01.3c02    RH.U    [0000:fff019c4]   MEM:  readl 28000200 => bd8af56b
3c03.3c04    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00048000
3c03.3c05    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00038000
3c06.3c07    RH.U    [0000:fff01ae2]   MEM:  readl 28004ad8 => fdb8f563
3c08.3c09    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00038000
3c08.3c0a    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00028000
3c0b.3c0c    RH.U    [0000:fff01ae2]   MEM:  readl 28000000 => fd88f563
3c0d.3c0e    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00028000
3c0d.3c0f    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00068000
3c10.3c11    RH.U    [0000:fff01ae2]   MEM:  readl 28000000 => fdc0e56b
3c10.3c12    RH.U    [0000:fff01ae2]   MEM:  readl 28000000 => bd8af56b
3c13.3c14    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00068000
3c13.3c15    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00038000
3c16.3c17    RH.U    [0000:fff01ae2]   MEM:  readl 280042d8 => fdb8f563
3c18.3c19    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00038000
3c18.3c1a    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00048000
3c1b.3c1c    RH.U    [0000:fff01ae2]   MEM:  readl 28001e00 => fd88f563
3c1b.3c1d    RH.U    [0000:fff01ae2]   MEM:  readl 28000200 => fdc0e56b
3c1e.3c1f    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00048000
3c1e.3c20    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00040000
3c1e.3c21    .H..    [0000:fff01ae2]   MCHBAR: [00001302] => 00180018
3c1e.3c22    .H..    [0000:fff01ba6]   MCHBAR: [00001304] => 00180018
3c1e.3c23    .H..    [0000:fff01975]   MCHBAR: [00001306] => 00220018
3c25.3c26    .H..    [0000:fff01d38]   POST: *** ff34 ***
3c29.3c2a    .H..    [0000:fff00a69]   MCHBAR: [00001434] => 41c0
3c29.3c2b    .H..    [0000:fff00a69]   MCHBAR: [00001434] <= 41c0
3c29.3c2c    .H..    [0000:fff00a69]   MCHBAR: [00000200] => 00040000
3c29.3c2e    .H..    [0000:fff00a83]   MCHBAR: [00000200] <= 00040402
3c30.3c31    .H..    [0000:fff01d38]   POST: *** ff35 ***
3c35.3c36    .H..    [0000:fff012cc]   MCHBAR: [00001200] <= 0010
3c35.3c37    .H..    [0000:fff012ff]   MCHBAR: [00001208] <= 33
3c35.3c38    .H..    [0000:fff01312]   MCHBAR: [00001208] <= 33
3c35.3c39    .H..    [0000:fff01312]   MCHBAR: [00001202] <= 0020
3c35.3c3a    .H..    [0000:fff012e3]   MCHBAR: [00001204] <= 0020
3c35.3c3b    .H..    [0000:fff012ff]   MCHBAR: [00001209] <= 00
3c35.3c3c    .H..    [0000:fff01312]   MCHBAR: [00001209] <= 00
3c35.3c3d    .H..    [0000:fff01312]   MCHBAR: [00001206] <= 0020
3c35.3c3e    .H..    [0000:fff012b7]   MCHBAR: [00001300] <= 0010
3c35.3c3f    .H..    [0000:fff012ff]   MCHBAR: [00001308] <= 33
3c35.3c40    .H..    [0000:fff01312]   MCHBAR: [00001308] <= 33
3c35.3c41    .H..    [0000:fff01312]   MCHBAR: [00001302] <= 0020
3c35.3c42    .H..    [0000:fff01348]   MCHBAR: [00001304] <= 0020
3c35.3c43    .H..    [0000:fff012ff]   MCHBAR: [00001309] <= 00
3c35.3c44    .H..    [0000:fff01312]   MCHBAR: [00001309] <= 00
3c35.3c45    .H..    [0000:fff01312]   MCHBAR: [00001306] <= 0020
3c35.3c46    .H..    [0000:fff01374]   MCHBAR: [00000204] <= 0000
3c48.3c49    .H..    [0000:fff01399]   PCI: 0:00.0 [0a0] <= 0010
3c48.3c4a    .H..    [0000:fff01399]   PCI: 0:00.0 [0b0] <= 8000
3c48.3c4b    .H..    [0000:fff01399]   PCI: 0:00.0 [0a2] <= 0800
3c4d.3c4e    .H..    [0000:fff01d38]   POST: *** ff36 ***
3c62.3c63    .H..    [0000:fff01bd4]   MCHBAR: [00000200] => 00040402
3c62.3c64    .H..    [0000:fff01bd4]   MCHBAR: [00000200] <= 00040002
3c62.3c65    .H..    [0000:fff01bd4]   MCHBAR: [00001250] <= 000006c4
3c62.3c66    .H..    [0000:fff01bd4]   MCHBAR: [00001254] <= 871a066d
3c62.3c67    .H..    [0000:fff01bd4]   MCHBAR: [00001350] <= 000006c4
3c62.3c68    .H..    [0000:fff01bd4]   MCHBAR: [00001354] <= 871a066d
3c62.3c69    .H..    [0000:fff01bd4]   MCHBAR: [00000040] => 00000002
3c62.3c6a    .H..    [0000:fff01bd4]   MCHBAR: [00000040] <= 00000000
3c62.3c6b    .H..    [0000:fff01bd4]   MCHBAR: [00000230] => 340a0006
3c62.3c6c    .H..    [0000:fff01bd4]   MCHBAR: [00000230] <= 340a0000
3c62.3c6d    .H..    [0000:fff01bd4]   MCHBAR: [00000230] => 340a0000
3c62.3c6e    .H..    [0000:fff01bd4]   MCHBAR: [00000230] <= 34028000
3c62.3c6f    .H..    [0000:fff01bd4]   MCHBAR: [00000238] => 07000000
3c62.3c70    .H..    [0000:fff01bd4]   MCHBAR: [00000238] <= 04bdb600
3c62.3c71    .H..    [0000:fff01bd4]   MCHBAR: [0000023c] => 03000000
3c62.3c72    .H..    [0000:fff01bd4]   MCHBAR: [0000023c] <= 003db600
3c74.3c75    .H..    [0000:fff01d38]   POST: *** ff37 ***
3c79.3c7a    .H..    [0000:fff01cd4]   MCHBAR: [00001234] => 000c1800
3c79.3c7b    .H..    [0000:fff01cd4]   MCHBAR: [00001234] <= 000c1800
3c79.3c7c    .H..    [0000:fff01cd4]   MCHBAR: [00001234] => 000c1800
3c79.3c7d    .H..    [0000:fff01cd4]   MCHBAR: [00001234] <= 910c1800
3c79.3c7e    .H..    [0000:fff01cd4]   MCHBAR: [00001334] => 000c1800
3c79.3c7f    .H..    [0000:fff01cd4]   MCHBAR: [00001334] <= 000c1800
3c79.3c80    .H..    [0000:fff01cd4]   MCHBAR: [00001334] => 000c1800
3c79.3c81    .H..    [0000:fff01cd4]   MCHBAR: [00001334] <= 910c1800
3c83.3c84    .H..    [0000:fff01d38]   POST: *** ff38 ***
3c88.3c89    .H..    [0000:fff01f5f]   MCHBAR: [00000200] => 00040002
3c88.3c8a    .H..    [0000:fff01f5f]   MCHBAR: [00000200] <= 000f8002
3c8b.3c8c    .H..    [0000:fff01d38]   POST: *** ff39 ***
3c99.3c9a    .H..    [0000:fff00ec9]   MCHBAR: [000012a4] => 00000020
3c99.3c9b    .H..    [0000:fff00ec9]   MCHBAR: [000012a4] <= 80000020
3c99.3c9c    .H..    [0000:fff00ec9]   MCHBAR: [000013a4] => 00000020
3c99.3c9d    .H..    [0000:fff00ec9]   MCHBAR: [000013a4] <= 80000020
3c99.3c9e    .H..    [0000:fff00ec9]   MCHBAR: [00001414] => 01140000
3c99.3c9f    .H..    [0000:fff00ec9]   MCHBAR: [00001414] <= 04940000
3c99.3ca0    .H..    [0000:fff00ec9]   MCHBAR: [000014f0] => 0300
3c99.3ca1    .H..    [0000:fff00ec9]   MCHBAR: [000014f0] <= 0300
3c99.3ca2    .H..    [0000:fff00ec9]   MCHBAR: [000015f0] => 0300
3c99.3ca3    .H..    [0000:fff00ec9]   MCHBAR: [000015f0] <= 0300
3c99.3ca4    .H..    [0000:fff00ec9]   MCHBAR: [00000200] => 8002
3c99.3ca5    .H..    [0000:fff00ec9]   MCHBAR: [00000200] <= 0002
3c99.3ca9    .H..    [0000:fff00dee]   MCHBAR: [00001484] => 00
3c99.3caa    .H..    [0000:fff00dee]   MCHBAR: [00001484] <= 08
3c99.3cae    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 6102
3c99.3caf    .H..    [0000:fff00c11]   MCHBAR: [0000121c] <= 6302
3c99.3cb0    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 01056302
3c99.3cb1    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00
3c99.3cb2    .H..    [0000:fff00c11]   MCHBAR: [000014b0] <= 00
3c99.3cb3    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00000000
3c99.3cbb    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] => 0300
3c99.3cbc    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] <= 0100
3c99.3cbd    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] => 0100
3c99.3cbe    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] <= 0300
3c99.3cbf    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] => 0300
3c99.3cc0    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] <= 0100
3c99.3cc1    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] => 0100
3c99.3cc2    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] <= 0300
3cc3.3cc4    RH.U    [0000:fff00b1f]   MEM:  readl 00000000 => 8beff5a8
3cc5.3cc6    RH.U    [0000:fff00b1f]   IO:  inb 0061 => 2c
3cc7.3cc8    .H..    [0000:fff00b1f]   MCHBAR: [000014ac] => 00001111
3cc7.3ccd    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0300
3cc7.3cce    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0100
3cc7.3ccf    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0100
3cc7.3cd0    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0300
3cc7.3cd1    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0300
3cc7.3cd2    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0100
3cc7.3cd3    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0100
3cc7.3cd4    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0300
3cd5.3cd6    RH.U    [0000:fff00b2a]   MEM:  readl 00000000 => 9f0d6748
3cd7.3cd8    RH.U    [0000:fff00b2a]   IO:  inb 0061 => 2c
3cd9.3cda    .H..    [0000:fff00b2a]   MCHBAR: [000014ac] => 00001111
3cd9.3cdb    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] => 0300
3cd9.3cdc    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] <= 0100
3cd9.3cdd    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] => 0100
3cd9.3cde    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] <= 0300
3cd9.3cdf    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] => 0300
3cd9.3ce0    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] <= 0100
3cd9.3ce1    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] => 0100
3cd9.3ce2    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] <= 0300
3ce3.3ce4    RH.U    [0000:fff00b6e]   MEM:  readl 00000000 => d967674a
3ce5.3ce6    RH.U    [0000:fff00b6e]   IO:  inb 0061 => 3c
3ce7.3ce8    .H..    [0000:fff00b6e]   MCHBAR: [000014ac] => 00001111
3ce7.3ceb    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 6302
3ce7.3cec    .H..    [0000:fff00c11]   MCHBAR: [0000121c] <= 6302
3ce7.3ced    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 01056302
3ce7.3cee    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00
3ce7.3cef    .H..    [0000:fff00c11]   MCHBAR: [000014b0] <= 04
3ce7.3cf0    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00000004
3ce7.3cf2    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] => 0300
3ce7.3cf3    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] <= 0100
3ce7.3cf4    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] => 0100
3ce7.3cf5    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] <= 0300
3ce7.3cf6    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] => 0300
3ce7.3cf7    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] <= 0100
3ce7.3cf8    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] => 0100
3ce7.3cf9    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] <= 0300
3cfa.3cfb    RH.U    [0000:fff00b1f]   MEM:  readl 00000000 => d907564c
3cfc.3cfd    RH.U    [0000:fff00b1f]   IO:  inb 0061 => 3c
3cfe.3cff    .H..    [0000:fff00b1f]   MCHBAR: [000014ac] => 40001111
3cfe.3d00    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0300
3cfe.3d01    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0100
3cfe.3d02    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0100
3cfe.3d03    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0300
3cfe.3d04    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0300
3cfe.3d05    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0100
3cfe.3d06    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0100
3cfe.3d07    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0300
3d08.3d09    RH.U    [0000:fff00b2a]   MEM:  readl 00000000 => 8beff5a8
3d0a.3d0b    RH.U    [0000:fff00b2a]   IO:  inb 0061 => 3c
3d0c.3d0d    .H..    [0000:fff00b2a]   MCHBAR: [000014ac] => 40001111
3d0c.3d0e    .H..    [0000:fff00b70]   MCHBAR: [000014f0] => 0300
3d0c.3d0f    .H..    [0000:fff00b70]   MCHBAR: [000014f0] <= 0100
3d0c.3d10    .H..    [0000:fff00b70]   MCHBAR: [000014f0] => 0100
3d0c.3d11    .H..    [0000:fff00b70]   MCHBAR: [000014f0] <= 0300
3d0c.3d12    .H..    [0000:fff00b70]   MCHBAR: [000015f0] => 0300
3d0c.3d13    .H..    [0000:fff00b70]   MCHBAR: [000015f0] <= 0100
3d0c.3d14    .H..    [0000:fff00b70]   MCHBAR: [000015f0] => 0100
3d0c.3d15    .H..    [0000:fff00b70]   MCHBAR: [000015f0] <= 0300
3d16.3d17    RH.U    [0000:fff00b70]   MEM:  readl 00000000 => 9f0d6748
3d18.3d19    RH.U    [0000:fff00b70]   IO:  inb 0061 => 2c
3d1a.3d1b    .H..    [0000:fff00b70]   MCHBAR: [000014ac] => 40001111
3d1a.3d1e    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 6302
3d1a.3d1f    .H..    [0000:fff00c11]   MCHBAR: [0000121c] <= 6302
3d1a.3d20    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 01056302
3d1a.3d21    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 04
3d1a.3d22    .H..    [0000:fff00c11]   MCHBAR: [000014b0] <= 00
3d1a.3d23    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00000000
3d1a.3d2a    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3d1a.3d2b    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3d1a.3d2c    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3d1a.3d2d    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3d1a.3d2e    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3d1a.3d2f    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3d1a.3d30    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3d1a.3d31    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3d32.3d33    RH.U    [0000:fff00b77]   MEM:  readl 00000000 => d967674a
3d34.3d35    RH.U    [0000:fff00b77]   IO:  inb 0061 => 3c
3d36.3d37    .H..    [0000:fff00b77]   MCHBAR: [000014ac] => 00001111
3d36.3d3c    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3d36.3d3d    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3d36.3d3e    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3d36.3d3f    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3d36.3d40    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3d36.3d41    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3d36.3d42    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3d36.3d43    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3d44.3d45    RH.U    [0000:fff00b82]   MEM:  readl 00000000 => d907564c
3d46.3d47    RH.U    [0000:fff00b82]   IO:  inb 0061 => 3c
3d48.3d49    .H..    [0000:fff00b82]   MCHBAR: [000014ac] => 00001111
3d48.3d4a    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0300
3d48.3d4b    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0100
3d48.3d4c    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0100
3d48.3d4d    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0300
3d48.3d4e    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0300
3d48.3d4f    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0100
3d48.3d50    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0100
3d48.3d51    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0300
3d52.3d53    RH.U    [0000:fff00bc8]   MEM:  readl 00000000 => cefaef2d
3d54.3d55    RH.U    [0000:fff00bc8]   IO:  inb 0061 => 3c
3d56.3d57    .H..    [0000:fff00bc8]   MCHBAR: [000014ac] => 00001111
3d56.3d59    .H..    [0000:fff00d25]   MCHBAR: [00001484] => 08
3d56.3d5a    .H..    [0000:fff00d25]   MCHBAR: [00001484] <= 18
3d56.3d5b    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3d56.3d5c    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3d56.3d5d    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3d56.3d5e    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3d56.3d5f    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3d56.3d60    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3d56.3d61    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3d56.3d62    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3d63.3d64    RH.U    [0000:fff00b77]   MEM:  readl 00000000 => 9f0d6748
3d65.3d66    RH.U    [0000:fff00b77]   IO:  inb 0061 => 3c
3d67.3d68    .H..    [0000:fff00b77]   MCHBAR: [000014ac] => 00001111
3d67.3d69    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3d67.3d6a    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3d67.3d6b    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3d67.3d6c    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3d67.3d6d    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3d67.3d6e    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3d67.3d6f    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3d67.3d70    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3d71.3d72    RH.U    [0000:fff00b82]   MEM:  readl 00000000 => d967674a
3d73.3d74    RH.U    [0000:fff00b82]   IO:  inb 0061 => 3c
3d75.3d76    .H..    [0000:fff00b82]   MCHBAR: [000014ac] => 00001111
3d75.3d77    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0300
3d75.3d78    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0100
3d75.3d79    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0100
3d75.3d7a    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0300
3d75.3d7b    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0300
3d75.3d7c    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0100
3d75.3d7d    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0100
3d75.3d7e    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0300
3d7f.3d80    RH.U    [0000:fff00bc8]   MEM:  readl 00000000 => d907564c
3d81.3d82    RH.U    [0000:fff00bc8]   IO:  inb 0061 => 2c
3d83.3d84    .H..    [0000:fff00bc8]   MCHBAR: [000014ac] => 00001111
3d83.3d85    .H..    [0000:fff00d4b]   MCHBAR: [00001484] => 18
3d83.3d86    .H..    [0000:fff00d4b]   MCHBAR: [00001484] <= 28
3d83.3d87    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3d83.3d88    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3d83.3d89    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3d83.3d8a    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3d83.3d8b    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3d83.3d8c    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3d83.3d8d    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3d83.3d8e    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3d8f.3d90    RH.U    [0000:fff00b77]   MEM:  readl 00000000 => cefaef2d
3d91.3d92    RH.U    [0000:fff00b77]   IO:  inb 0061 => 2c
3d93.3d94    .H..    [0000:fff00b77]   MCHBAR: [000014ac] => 00001111
3d93.3d95    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3d93.3d96    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3d93.3d97    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3d93.3d98    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3d93.3d99    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3d93.3d9a    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3d93.3d9b    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3d93.3d9c    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3d9d.3d9e    RH.U    [0000:fff00b82]   MEM:  readl 00000000 => 9f0d6748
3d9f.3da0    RH.U    [0000:fff00b82]   IO:  inb 0061 => 3c
3da1.3da2    .H..    [0000:fff00b82]   MCHBAR: [000014ac] => 00001111
3da1.3da3    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0300
3da1.3da4    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0100
3da1.3da5    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0100
3da1.3da6    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0300
3da1.3da7    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0300
3da1.3da8    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0100
3da1.3da9    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0100
3da1.3daa    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0300
3dab.3dac    RH.U    [0000:fff00bc8]   MEM:  readl 00000000 => d967674a
3dad.3dae    RH.U    [0000:fff00bc8]   IO:  inb 0061 => 2c
3daf.3db0    .H..    [0000:fff00bc8]   MCHBAR: [000014ac] => 00001111
3daf.3db1    .H..    [0000:fff00d25]   MCHBAR: [00001484] => 28
3daf.3db2    .H..    [0000:fff00d25]   MCHBAR: [00001484] <= 38
3daf.3db3    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3daf.3db4    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3daf.3db5    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3daf.3db6    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3daf.3db7    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3daf.3db8    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3daf.3db9    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3daf.3dba    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3dbb.3dbc    RH.U    [0000:fff00b77]   MEM:  readl 00000000 => d907564c
3dbd.3dbe    RH.U    [0000:fff00b77]   IO:  inb 0061 => 3c
3dbf.3dc0    .H..    [0000:fff00b77]   MCHBAR: [000014ac] => 00001111
3dbf.3dc1    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3dbf.3dc2    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3dbf.3dc3    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3dbf.3dc4    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3dbf.3dc5    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3dbf.3dc6    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3dbf.3dc7    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3dbf.3dc8    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3dc9.3dca    RH.U    [0000:fff00b82]   MEM:  readl 00000000 => 8beff5a8
3dcb.3dcc    RH.U    [0000:fff00b82]   IO:  inb 0061 => 3c
3dcd.3dce    .H..    [0000:fff00b82]   MCHBAR: [000014ac] => 00001111
3dcd.3dcf    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0300
3dcd.3dd0    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0100
3dcd.3dd1    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0100
3dcd.3dd2    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0300
3dcd.3dd3    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0300
3dcd.3dd4    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0100
3dcd.3dd5    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0100
3dcd.3dd6    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0300
3dd7.3dd8    RH.U    [0000:fff00bc8]   MEM:  readl 00000000 => 9f0d6748
3dd9.3dda    RH.U    [0000:fff00bc8]   IO:  inb 0061 => 3c
3ddb.3ddc    .H..    [0000:fff00bc8]   MCHBAR: [000014ac] => 00001111
3ddb.3ddd    .H..    [0000:fff00d4b]   MCHBAR: [00001484] => 38
3ddb.3dde    .H..    [0000:fff00d4b]   MCHBAR: [00001484] <= 48
3ddb.3ddf    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3ddb.3de0    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3ddb.3de1    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3ddb.3de2    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3ddb.3de3    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3ddb.3de4    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3ddb.3de5    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3ddb.3de6    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3de7.3de8    RH.U    [0000:fff00b77]   MEM:  readl 00000000 => d967674a
3de9.3dea    RH.U    [0000:fff00b77]   IO:  inb 0061 => 3c
3deb.3dec    .H..    [0000:fff00b77]   MCHBAR: [000014ac] => 40001111
3deb.3ded    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3deb.3dee    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3deb.3def    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3deb.3df0    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3deb.3df1    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3deb.3df2    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3deb.3df3    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3deb.3df4    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3df5.3df6    RH.U    [0000:fff00b82]   MEM:  readl 00000000 => d907564c
3df7.3df8    RH.U    [0000:fff00b82]   IO:  inb 0061 => 2c
3df9.3dfa    .H..    [0000:fff00b82]   MCHBAR: [000014ac] => 40001111
3df9.3dfb    .H..    [0000:fff00bc6]   MCHBAR: [000014f0] => 0300
3df9.3dfc    .H..    [0000:fff00bc6]   MCHBAR: [000014f0] <= 0100
3df9.3dfd    .H..    [0000:fff00bc6]   MCHBAR: [000014f0] => 0100
3df9.3dfe    .H..    [0000:fff00bc6]   MCHBAR: [000014f0] <= 0300
3df9.3dff    .H..    [0000:fff00bc6]   MCHBAR: [000015f0] => 0300
3df9.3e00    .H..    [0000:fff00bc6]   MCHBAR: [000015f0] <= 0100
3df9.3e01    .H..    [0000:fff00bc6]   MCHBAR: [000015f0] => 0100
3df9.3e02    .H..    [0000:fff00bc6]   MCHBAR: [000015f0] <= 0300
3e03.3e04    RH.U    [0000:fff00bc6]   MEM:  readl 00000000 => 8bfeef2d
3e05.3e06    RH.U    [0000:fff00bc6]   IO:  inb 0061 => 3c
3e07.3e08    .H..    [0000:fff00bc6]   MCHBAR: [000014ac] => 40001111
3e07.3e0a    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 6302
3e07.3e0b    .H..    [0000:fff00c11]   MCHBAR: [0000121c] <= 6282
3e07.3e0c    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 01056282
3e07.3e0d    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00
3e07.3e0e    .H..    [0000:fff00c11]   MCHBAR: [000014b0] <= 04
3e07.3e0f    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00000004
3e07.3e11    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] => 0300
3e07.3e12    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] <= 0100
3e07.3e13    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] => 0100
3e07.3e14    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] <= 0300
3e07.3e15    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] => 0300
3e07.3e16    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] <= 0100
3e07.3e17    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] => 0100
3e07.3e18    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] <= 0300
3e19.3e1a    RH.U    [0000:fff00b1f]   MEM:  readl 00000000 => 9f0d6748
3e1b.3e1c    RH.U    [0000:fff00b1f]   IO:  inb 0061 => 3c
3e1d.3e1e    .H..    [0000:fff00b1f]   MCHBAR: [000014ac] => 00001111
3e1d.3e1f    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0300
3e1d.3e20    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0100
3e1d.3e21    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0100
3e1d.3e22    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0300
3e1d.3e23    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0300
3e1d.3e24    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0100
3e1d.3e25    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0100
3e1d.3e26    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0300
3e27.3e28    RH.U    [0000:fff00b2a]   MEM:  readl 00000000 => d967674a
3e29.3e2a    RH.U    [0000:fff00b2a]   IO:  inb 0061 => 2c
3e2b.3e2c    .H..    [0000:fff00b2a]   MCHBAR: [000014ac] => 00001111
3e2b.3e2d    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] => 0300
3e2b.3e2e    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] <= 0100
3e2b.3e2f    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] => 0100
3e2b.3e30    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] <= 0300
3e2b.3e31    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] => 0300
3e2b.3e32    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] <= 0100
3e2b.3e33    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] => 0100
3e2b.3e34    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] <= 0300
3e35.3e36    RH.U    [0000:fff00b6e]   MEM:  readl 00000000 => d907564c
3e37.3e38    RH.U    [0000:fff00b6e]   IO:  inb 0061 => 2c
3e39.3e3a    .H..    [0000:fff00b6e]   MCHBAR: [000014ac] => 00001111
3e39.3e3d    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 6282
3e39.3e3e    .H..    [0000:fff00c11]   MCHBAR: [0000121c] <= 6282
3e39.3e3f    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 01056282
3e39.3e40    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 04
3e39.3e41    .H..    [0000:fff00c11]   MCHBAR: [000014b0] <= 08
3e39.3e42    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00000008
3e39.3e44    .H..    [0000:fff00eab]   MCHBAR: [00001224] => 22
3e39.3e45    .H..    [0000:fff00eab]   MCHBAR: [00001224] <= 42
3e39.3e47    .H..    [0000:fff00dee]   MCHBAR: [00001584] => 00
3e39.3e48    .H..    [0000:fff00dee]   MCHBAR: [00001584] <= 08
3e39.3e49    .H..    [0000:fff00c11]   MCHBAR: [0000131c] => 6102
3e39.3e4a    .H..    [0000:fff00c11]   MCHBAR: [0000131c] <= 6302
3e39.3e4b    .H..    [0000:fff00c11]   MCHBAR: [0000131c] => 01056302
3e39.3e4c    .H..    [0000:fff00c11]   MCHBAR: [000015b0] => 00
3e39.3e4d    .H..    [0000:fff00c11]   MCHBAR: [000015b0] <= 00
3e39.3e4e    .H..    [0000:fff00c11]   MCHBAR: [000015b0] => 00000000
3e39.3e4f    .H..    [0000:fff00e14]   MCHBAR: [000014f0] => 0300
3e39.3e50    .H..    [0000:fff00e14]   MCHBAR: [000014f0] <= 0100
3e39.3e51    .H..    [0000:fff00e14]   MCHBAR: [000014f0] => 0100
3e39.3e52    .H..    [0000:fff00e14]   MCHBAR: [000014f0] <= 0300
3e39.3e53    .H..    [0000:fff00e14]   MCHBAR: [000015f0] => 0300
3e39.3e54    .H..    [0000:fff00e14]   MCHBAR: [000015f0] <= 0100
3e39.3e55    .H..    [0000:fff00e14]   MCHBAR: [000015f0] => 0100
3e39.3e56    .H..    [0000:fff00e14]   MCHBAR: [000015f0] <= 0300
3e57.3e58    RH.U    [0000:fff00e14]   MEM:  readl 00000040 => 5c42bfef
3e59.3e5a    RH.U    [0000:fff00e14]   IO:  inb 0061 => 3c
3e5b.3e5c    .H..    [0000:fff00e14]   MCHBAR: [000015ac] => 80001111
3e5b.3e5d    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0300
3e5b.3e5e    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0100
3e5b.3e5f    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0100
3e5b.3e60    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0300
3e5b.3e61    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0300
3e5b.3e62    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0100
3e5b.3e63    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0100
3e5b.3e64    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0300
3e65.3e66    RH.U    [0000:fff00b2a]   MEM:  readl 00000040 => fdc0e56b
3e67.3e68    RH.U    [0000:fff00b2a]   IO:  inb 0061 => 3c
3e69.3e6a    .H..    [0000:fff00b2a]   MCHBAR: [000015ac] => 80001111
3e69.3e6b    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] => 0300
3e69.3e6c    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] <= 0100
3e69.3e6d    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] => 0100
3e69.3e6e    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] <= 0300
3e69.3e6f    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] => 0300
3e69.3e70    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] <= 0100
3e69.3e71    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] => 0100
3e69.3e72    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] <= 0300
3e73.3e74    RH.U    [0000:fff00b6e]   MEM:  readl 00000040 => bd8af56b
3e75.3e76    RH.U    [0000:fff00b6e]   IO:  inb 0061 => 3c
3e77.3e78    .H..    [0000:fff00b6e]   MCHBAR: [000015ac] => 80001111
3e77.3e79    .H..    [0000:fff00cc4]   MCHBAR: [0000131c] => 6302
3e77.3e7a    .H..    [0000:fff00cc4]   MCHBAR: [0000131c] <= 6302
3e77.3e7b    .H..    [0000:fff00cc4]   MCHBAR: [0000131c] => 01056302
3e77.3e7c    .H..    [0000:fff00cc4]   MCHBAR: [000015b0] => 00
3e77.3e7d    .H..    [0000:fff00cc4]   MCHBAR: [000015b0] <= 04
3e77.3e7e    .H..    [0000:fff00cc4]   MCHBAR: [000015b0] => 00000004
3e77.3e7f    .H..    [0000:fff00cd8]   MCHBAR: [000014f0] => 0300
3e77.3e80    .H..    [0000:fff00cd8]   MCHBAR: [000014f0] <= 0100
3e77.3e81    .H..    [0000:fff00cd8]   MCHBAR: [000014f0] => 0100
3e77.3e82    .H..    [0000:fff00cd8]   MCHBAR: [000014f0] <= 0300
3e77.3e83    .H..    [0000:fff00cd8]   MCHBAR: [000015f0] => 0300
3e77.3e84    .H..    [0000:fff00cd8]   MCHBAR: [000015f0] <= 0100
3e77.3e85    .H..    [0000:fff00cd8]   MCHBAR: [000015f0] => 0100
3e77.3e86    .H..    [0000:fff00cd8]   MCHBAR: [000015f0] <= 0300
3e87.3e88    RH.U    [0000:fff00cd8]   MEM:  readl 00000040 => fdb8f563
3e89.3e8a    RH.U    [0000:fff00cd8]   IO:  inb 0061 => 2c
3e8b.3e8c    .H..    [0000:fff00cd8]   MCHBAR: [000015ac] => c0001111
3e8b.3e8d    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0300
3e8b.3e8e    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0100
3e8b.3e8f    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0100
3e8b.3e90    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0300
3e8b.3e91    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0300
3e8b.3e92    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0100
3e8b.3e93    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0100
3e8b.3e94    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0300
3e95.3e96    RH.U    [0000:fff00b2a]   MEM:  readl 00000040 => 5c427fbf
3e97.3e98    RH.U    [0000:fff00b2a]   IO:  inb 0061 => 3c
3e99.3e9a    .H..    [0000:fff00b2a]   MCHBAR: [000015ac] => c0001111
3e99.3e9b    .H..    [0000:fff00b70]   MCHBAR: [000014f0] => 0300
3e99.3e9c    .H..    [0000:fff00b70]   MCHBAR: [000014f0] <= 0100
3e99.3e9d    .H..    [0000:fff00b70]   MCHBAR: [000014f0] => 0100
3e99.3e9e    .H..    [0000:fff00b70]   MCHBAR: [000014f0] <= 0300
3e99.3e9f    .H..    [0000:fff00b70]   MCHBAR: [000015f0] => 0300
3e99.3ea0    .H..    [0000:fff00b70]   MCHBAR: [000015f0] <= 0100
3e99.3ea1    .H..    [0000:fff00b70]   MCHBAR: [000015f0] => 0100
3e99.3ea2    .H..    [0000:fff00b70]   MCHBAR: [000015f0] <= 0300
3ea3.3ea4    RH.U    [0000:fff00b70]   MEM:  readl 00000040 => fdc0e56b
3ea5.3ea6    RH.U    [0000:fff00b70]   IO:  inb 0061 => 2c
3ea7.3ea8    .H..    [0000:fff00b70]   MCHBAR: [000015ac] => c0001111
3ea7.3ea9    .H..    [0000:fff00cf1]   MCHBAR: [0000131c] => 6302
3ea7.3eaa    .H..    [0000:fff00cf1]   MCHBAR: [0000131c] <= 6302
3ea7.3eab    .H..    [0000:fff00cf1]   MCHBAR: [0000131c] => 01056302
3ea7.3eac    .H..    [0000:fff00cf1]   MCHBAR: [000015b0] => 04
3ea7.3ead    .H..    [0000:fff00cf1]   MCHBAR: [000015b0] <= 00
3ea7.3eae    .H..    [0000:fff00cf1]   MCHBAR: [000015b0] => 00000000
3ea7.3eaf    .H..    [0000:fff00cfa]   MCHBAR: [000014f0] => 0300
3ea7.3eb0    .H..    [0000:fff00cfa]   MCHBAR: [000014f0] <= 0100
3ea7.3eb1    .H..    [0000:fff00cfa]   MCHBAR: [000014f0] => 0100
3ea7.3eb2    .H..    [0000:fff00cfa]   MCHBAR: [000014f0] <= 0300
3ea7.3eb3    .H..    [0000:fff00cfa]   MCHBAR: [000015f0] => 0300
3ea7.3eb4    .H..    [0000:fff00cfa]   MCHBAR: [000015f0] <= 0100
3ea7.3eb5    .H..    [0000:fff00cfa]   MCHBAR: [000015f0] => 0100
3ea7.3eb6    .H..    [0000:fff00cfa]   MCHBAR: [000015f0] <= 0300
3eb7.3eb8    RH.U    [0000:fff00cfa]   MEM:  readl 00000040 => bd8af56b
3eb9.3eba    RH.U    [0000:fff00cfa]   IO:  inb 0061 => 3c
3ebb.3ebc    .H..    [0000:fff00cfa]   MCHBAR: [000015ac] => 80001111
3ebb.3ebd    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3ebb.3ebe    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3ebb.3ebf    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3ebb.3ec0    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3ebb.3ec1    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3ebb.3ec2    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3ebb.3ec3    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3ebb.3ec4    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3ec5.3ec6    RH.U    [0000:fff00b82]   MEM:  readl 00000040 => fdb8f563
3ec7.3ec8    RH.U    [0000:fff00b82]   IO:  inb 0061 => 3c
3ec9.3eca    .H..    [0000:fff00b82]   MCHBAR: [000015ac] => 80001111
3ec9.3ecb    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0300
3ec9.3ecc    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0100
3ec9.3ecd    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0100
3ec9.3ece    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0300
3ec9.3ecf    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0300
3ec9.3ed0    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0100
3ec9.3ed1    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0100
3ec9.3ed2    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0300
3ed3.3ed4    RH.U    [0000:fff00bc8]   MEM:  readl 00000040 => 5c427fbf
3ed5.3ed6    RH.U    [0000:fff00bc8]   IO:  inb 0061 => 2c
3ed7.3ed8    .H..    [0000:fff00bc8]   MCHBAR: [000015ac] => 80001111
3ed7.3ed9    .H..    [0000:fff00d25]   MCHBAR: [00001584] => 08
3ed7.3eda    .H..    [0000:fff00d25]   MCHBAR: [00001584] <= 18
3ed7.3edb    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3ed7.3edc    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3ed7.3edd    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3ed7.3ede    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3ed7.3edf    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3ed7.3ee0    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3ed7.3ee1    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3ed7.3ee2    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3ee3.3ee4    RH.U    [0000:fff00b77]   MEM:  readl 00000040 => fdc0e56b
3ee5.3ee6    RH.U    [0000:fff00b77]   IO:  inb 0061 => 2c
3ee7.3ee8    .H..    [0000:fff00b77]   MCHBAR: [000015ac] => 80001111
3ee7.3ee9    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3ee7.3eea    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3ee7.3eeb    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3ee7.3eec    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3ee7.3eed    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3ee7.3eee    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3ee7.3eef    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3ee7.3ef0    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3ef1.3ef2    RH.U    [0000:fff00b82]   MEM:  readl 00000040 => bd8af56b
3ef3.3ef4    RH.U    [0000:fff00b82]   IO:  inb 0061 => 3c
3ef5.3ef6    .H..    [0000:fff00b82]   MCHBAR: [000015ac] => 80001111
3ef5.3ef7    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0300
3ef5.3ef8    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0100
3ef5.3ef9    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0100
3ef5.3efa    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0300
3ef5.3efb    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0300
3ef5.3efc    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0100
3ef5.3efd    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0100
3ef5.3efe    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0300
3eff.3f00    RH.U    [0000:fff00bc8]   MEM:  readl 00000040 => fdb8f563
3f01.3f02    RH.U    [0000:fff00bc8]   IO:  inb 0061 => 3c
3f03.3f04    .H..    [0000:fff00bc8]   MCHBAR: [000015ac] => 80001111
3f03.3f05    .H..    [0000:fff00d4b]   MCHBAR: [00001584] => 18
3f03.3f06    .H..    [0000:fff00d4b]   MCHBAR: [00001584] <= 28
3f03.3f07    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3f03.3f08    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3f03.3f09    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3f03.3f0a    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3f03.3f0b    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3f03.3f0c    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3f03.3f0d    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3f03.3f0e    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3f0f.3f10    RH.U    [0000:fff00b77]   MEM:  readl 00000040 => 6a907fbf
3f11.3f12    RH.U    [0000:fff00b77]   IO:  inb 0061 => 3c
3f13.3f14    .H..    [0000:fff00b77]   MCHBAR: [000015ac] => 80001111
3f13.3f15    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3f13.3f16    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3f13.3f17    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3f13.3f18    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3f13.3f19    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3f13.3f1a    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3f13.3f1b    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3f13.3f1c    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3f1d.3f1e    RH.U    [0000:fff00b82]   MEM:  readl 00000040 => fdc0e56b
3f1f.3f20    RH.U    [0000:fff00b82]   IO:  inb 0061 => 2c
3f21.3f22    .H..    [0000:fff00b82]   MCHBAR: [000015ac] => 80001111
3f21.3f23    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0300
3f21.3f24    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0100
3f21.3f25    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0100
3f21.3f26    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0300
3f21.3f27    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0300
3f21.3f28    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0100
3f21.3f29    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0100
3f21.3f2a    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0300
3f2b.3f2c    RH.U    [0000:fff00bc8]   MEM:  readl 00000040 => bd8af56b
3f2d.3f2e    RH.U    [0000:fff00bc8]   IO:  inb 0061 => 2c
3f2f.3f30    .H..    [0000:fff00bc8]   MCHBAR: [000015ac] => 80001111
3f2f.3f31    .H..    [0000:fff00d25]   MCHBAR: [00001584] => 28
3f2f.3f32    .H..    [0000:fff00d25]   MCHBAR: [00001584] <= 38
3f2f.3f33    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3f2f.3f34    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3f2f.3f35    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3f2f.3f36    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3f2f.3f37    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3f2f.3f38    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3f2f.3f39    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3f2f.3f3a    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3f3b.3f3c    RH.U    [0000:fff00b77]   MEM:  readl 00000040 => fdb8f563
3f3d.3f3e    RH.U    [0000:fff00b77]   IO:  inb 0061 => 2c
3f3f.3f40    .H..    [0000:fff00b77]   MCHBAR: [000015ac] => 80001111
3f3f.3f41    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3f3f.3f42    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3f3f.3f43    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3f3f.3f44    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3f3f.3f45    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3f3f.3f46    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3f3f.3f47    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3f3f.3f48    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3f49.3f4a    RH.U    [0000:fff00b82]   MEM:  readl 00000040 => 5c42ffbf
3f4b.3f4c    RH.U    [0000:fff00b82]   IO:  inb 0061 => 2c
3f4d.3f4e    .H..    [0000:fff00b82]   MCHBAR: [000015ac] => 80001111
3f4d.3f4f    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0300
3f4d.3f50    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0100
3f4d.3f51    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0100
3f4d.3f52    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0300
3f4d.3f53    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0300
3f4d.3f54    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0100
3f4d.3f55    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0100
3f4d.3f56    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0300
3f57.3f58    RH.U    [0000:fff00bc8]   MEM:  readl 00000040 => fdc0e56b
3f59.3f5a    RH.U    [0000:fff00bc8]   IO:  inb 0061 => 2c
3f5b.3f5c    .H..    [0000:fff00bc8]   MCHBAR: [000015ac] => 80001111
3f5b.3f5d    .H..    [0000:fff00d4b]   MCHBAR: [00001584] => 38
3f5b.3f5e    .H..    [0000:fff00d4b]   MCHBAR: [00001584] <= 48
3f5b.3f5f    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3f5b.3f60    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3f5b.3f61    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3f5b.3f62    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3f5b.3f63    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3f5b.3f64    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3f5b.3f65    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3f5b.3f66    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3f67.3f68    RH.U    [0000:fff00b77]   MEM:  readl 00000040 => bd8af56b
3f69.3f6a    RH.U    [0000:fff00b77]   IO:  inb 0061 => 3c
3f6b.3f6c    .H..    [0000:fff00b77]   MCHBAR: [000015ac] => c0001111
3f6b.3f6d    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3f6b.3f6e    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3f6b.3f6f    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3f6b.3f70    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3f6b.3f71    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3f6b.3f72    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3f6b.3f73    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3f6b.3f74    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3f75.3f76    RH.U    [0000:fff00b82]   MEM:  readl 00000040 => fdb8f563
3f77.3f78    RH.U    [0000:fff00b82]   IO:  inb 0061 => 3c
3f79.3f7a    .H..    [0000:fff00b82]   MCHBAR: [000015ac] => c0001111
3f79.3f7b    .H..    [0000:fff00bc6]   MCHBAR: [000014f0] => 0300
3f79.3f7c    .H..    [0000:fff00bc6]   MCHBAR: [000014f0] <= 0100
3f79.3f7d    .H..    [0000:fff00bc6]   MCHBAR: [000014f0] => 0100
3f79.3f7e    .H..    [0000:fff00bc6]   MCHBAR: [000014f0] <= 0300
3f79.3f7f    .H..    [0000:fff00bc6]   MCHBAR: [000015f0] => 0300
3f79.3f80    .H..    [0000:fff00bc6]   MCHBAR: [000015f0] <= 0100
3f79.3f81    .H..    [0000:fff00bc6]   MCHBAR: [000015f0] => 0100
3f79.3f82    .H..    [0000:fff00bc6]   MCHBAR: [000015f0] <= 0300
3f83.3f84    RH.U    [0000:fff00bc6]   MEM:  readl 00000040 => 6a907fbf
3f85.3f86    RH.U    [0000:fff00bc6]   IO:  inb 0061 => 3c
3f87.3f88    .H..    [0000:fff00bc6]   MCHBAR: [000015ac] => c0001111
3f87.3f89    .H..    [0000:fff00e5c]   MCHBAR: [0000131c] => 6302
3f87.3f8a    .H..    [0000:fff00e5c]   MCHBAR: [0000131c] <= 6282
3f87.3f8b    .H..    [0000:fff00e5c]   MCHBAR: [0000131c] => 01056282
3f87.3f8c    .H..    [0000:fff00e5c]   MCHBAR: [000015b0] => 00
3f87.3f8d    .H..    [0000:fff00e5c]   MCHBAR: [000015b0] <= 04
3f87.3f8e    .H..    [0000:fff00e5c]   MCHBAR: [000015b0] => 00000004
3f87.3f8f    .H..    [0000:fff00e66]   MCHBAR: [000014f0] => 0300
3f87.3f90    .H..    [0000:fff00e66]   MCHBAR: [000014f0] <= 0100
3f87.3f91    .H..    [0000:fff00e66]   MCHBAR: [000014f0] => 0100
3f87.3f92    .H..    [0000:fff00e66]   MCHBAR: [000014f0] <= 0300
3f87.3f93    .H..    [0000:fff00e66]   MCHBAR: [000015f0] => 0300
3f87.3f94    .H..    [0000:fff00e66]   MCHBAR: [000015f0] <= 0100
3f87.3f95    .H..    [0000:fff00e66]   MCHBAR: [000015f0] => 0100
3f87.3f96    .H..    [0000:fff00e66]   MCHBAR: [000015f0] <= 0300
3f97.3f98    RH.U    [0000:fff00e66]   MEM:  readl 00000040 => fdc0e56b
3f99.3f9a    RH.U    [0000:fff00e66]   IO:  inb 0061 => 3c
3f9b.3f9c    .H..    [0000:fff00e66]   MCHBAR: [000015ac] => 80001111
3f9b.3f9d    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0300
3f9b.3f9e    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0100
3f9b.3f9f    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0100
3f9b.3fa0    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0300
3f9b.3fa1    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0300
3f9b.3fa2    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0100
3f9b.3fa3    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0100
3f9b.3fa4    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0300
3fa5.3fa6    RH.U    [0000:fff00b2a]   MEM:  readl 00000040 => bd8af56b
3fa7.3fa8    RH.U    [0000:fff00b2a]   IO:  inb 0061 => 3c
3fa9.3faa    .H..    [0000:fff00b2a]   MCHBAR: [000015ac] => 80001111
3fa9.3fab    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] => 0300
3fa9.3fac    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] <= 0100
3fa9.3fad    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] => 0100
3fa9.3fae    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] <= 0300
3fa9.3faf    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] => 0300
3fa9.3fb0    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] <= 0100
3fa9.3fb1    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] => 0100
3fa9.3fb2    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] <= 0300
3fb3.3fb4    RH.U    [0000:fff00b6e]   MEM:  readl 00000040 => fdb8f563
3fb5.3fb6    RH.U    [0000:fff00b6e]   IO:  inb 0061 => 3c
3fb7.3fb8    .H..    [0000:fff00b6e]   MCHBAR: [000015ac] => 80001111
3fb7.3fb9    .H..    [0000:fff00e8e]   MCHBAR: [0000131c] => 6282
3fb7.3fba    .H..    [0000:fff00e8e]   MCHBAR: [0000131c] <= 6282
3fb7.3fbb    .H..    [0000:fff00e8e]   MCHBAR: [0000131c] => 01056282
3fb7.3fbc    .H..    [0000:fff00e8e]   MCHBAR: [000015b0] => 04
3fb7.3fbd    .H..    [0000:fff00e8e]   MCHBAR: [000015b0] <= 08
3fb7.3fbe    .H..    [0000:fff00e8e]   MCHBAR: [000015b0] => 00000008
3fb7.3fbf    .H..    [0000:fff00eab]   MCHBAR: [00001324] => 22
3fb7.3fc0    .H..    [0000:fff00eab]   MCHBAR: [00001324] <= 42
3fb7.3fd1    .H..    [0000:fff00f49]   MCHBAR: [000014f0] => 0300
3fb7.3fd2    .H..    [0000:fff00f49]   MCHBAR: [000014f0] <= 0f00
3fb7.3fd3    .H..    [0000:fff00f49]   MCHBAR: [000015f0] => 0300
3fb7.3fd4    .H..    [0000:fff00f49]   MCHBAR: [000015f0] <= 0f00
3fb7.3fd5    .H..    [0000:fff00f49]   MCHBAR: [000012a4] => 80000020
3fb7.3fd6    .H..    [0000:fff00f49]   MCHBAR: [000012a4] <= 00000020
3fb7.3fd7    .H..    [0000:fff00f49]   MCHBAR: [000013a4] => 80000020
3fb7.3fd8    .H..    [0000:fff00f49]   MCHBAR: [000013a4] <= 00000020
3fb7.3fd9    .H..    [0000:fff00f49]   MCHBAR: [00001234] => 00
3fb7.3fda    .H..    [0000:fff00f49]   MCHBAR: [00001234] <= 40
3fb7.3fdb    .H..    [0000:fff00f49]   MCHBAR: [00001334] => 00
3fb7.3fdc    .H..    [0000:fff00f49]   MCHBAR: [00001334] <= 40
3fb7.3fdd    .H..    [0000:fff00f49]   MCHBAR: [00001234] => 40
3fb7.3fde    .H..    [0000:fff00f49]   MCHBAR: [00001234] <= 00
3fb7.3fdf    .H..    [0000:fff00f49]   MCHBAR: [00001334] => 40
3fb7.3fe0    .H..    [0000:fff00f49]   MCHBAR: [00001334] <= 00
3fb7.3fe1    .H..    [0000:fff00f49]   MCHBAR: [000014f0] => 0f00
3fb7.3fe2    .H..    [0000:fff00f49]   MCHBAR: [000014f0] <= 0d00
3fb7.3fe3    .H..    [0000:fff00f49]   MCHBAR: [000014f0] => 0d00
3fb7.3fe4    .H..    [0000:fff00f49]   MCHBAR: [000014f0] <= 0f00
3fb7.3fe5    .H..    [0000:fff00f49]   MCHBAR: [000015f0] => 0f00
3fb7.3fe6    .H..    [0000:fff00f49]   MCHBAR: [000015f0] <= 0d00
3fb7.3fe7    .H..    [0000:fff00f49]   MCHBAR: [000015f0] => 0d00
3fb7.3fe8    .H..    [0000:fff00f49]   MCHBAR: [000015f0] <= 0f00
3fea.3feb    .H..    [0000:fff01d38]   POST: *** ff40 ***
3fed.3fee    .H..    [0000:fff01f92]   PCI: 0:00.0 [008] => 03
3ff1.3ff2    .H..    [0000:fff01f9e]   MCHBAR: [00000400] => 00
3ff1.3ff3    .H..    [0000:fff01f9e]   MCHBAR: [00000400] <= 02
3ff1.3ff4    .H..    [0000:fff01f9e]   MCHBAR: [00001444] => 00001115
3ff1.3ff5    .H..    [0000:fff01f9e]   MCHBAR: [00001444] <= 00000115
3ff6.3ff7    .H..    [0000:fff01d38]   POST: *** ff41 ***
3ff6.3ff9    .H..    [0000:fff01d38]   POST: *** ff42 ***
3ffd.3ffe    .H..    [0000:fff01fe6]   PCI: 0:1f.0 [0a2] => 80
3ffd.3fff    .H..    [0000:fff01fe6]   PCI: 0:1f.0 [0a2] <= 00
4000.4001    .H..    [0000:fff01d38]   POST: *** ff43 ***
4017.4018    .H..    [0000:fff0255e]   MCHBAR: [0000101d] => 00
4017.4019    .H..    [0000:fff0255e]   MCHBAR: [00001018] <= 00
4017.401a    .H..    [0000:fff0255e]   MCHBAR: [0000105d] => 00
4017.401b    .H..    [0000:fff0255e]   MCHBAR: [00001058] <= 00
4017.401c    .H..    [0000:fff0255e]   MCHBAR: [00001007] <= 00
4017.401d    .H..    [0000:fff0255e]   MCHBAR: [00001047] <= 00
4017.401e    .H..    [0000:fff0255e]   MCHBAR: [00001010] <= 00000017
4017.401f    .H..    [0000:fff0255e]   MCHBAR: [00001050] <= 00000000
4017.4020    .H..    [0000:fff0255e]   MCHBAR: [00001014] <= 00000000
4017.4021    .H..    [0000:fff0255e]   MCHBAR: [00001054] <= 00000000
4017.4022    .H..    [0000:fff0255e]   MCHBAR: [0000101c] <= 98
4017.4023    .H..    [0000:fff0255e]   MCHBAR: [0000105c] <= 98
4017.4024    .H..    [0000:fff0255e]   MCHBAR: [00001080] <= 0e
4017.4025    .H..    [0000:fff0255e]   MCHBAR: [00001070] <= 01
4017.4026    .H..    [0000:fff0255e]   MCHBAR: [00001001] <= 9200
4017.4027    .H..    [0000:fff0255e]   MCHBAR: [00001041] <= 0000
4017.4028    .H..    [0000:fff0255e]   MCHBAR: [00001010] => 00000017
4017.4029    .H..    [0000:fff0255e]   MCHBAR: [00001010] <= 80000017
4017.402a    .H..    [0000:fff0255e]   MCHBAR: [00001050] => 00000000
4017.402b    .H..    [0000:fff0255e]   MCHBAR: [00001050] <= 80000000
4017.402c    .H..    [0000:fff0255e]   MCHBAR: [00001018] => 00
4017.402d    .H..    [0000:fff0255e]   MCHBAR: [00001018] <= 80
4017.402e    .H..    [0000:fff0255e]   MCHBAR: [00001058] => 00
4017.402f    .H..    [0000:fff0255e]   MCHBAR: [00001058] <= 80
4017.4030    .H..    [0000:fff0255e]   MCHBAR: [0000101c] => 98
4017.4031    .H..    [0000:fff0255e]   MCHBAR: [0000101c] <= 99
4017.4032    .H..    [0000:fff0255e]   MCHBAR: [0000105c] => 98
4017.4033    .H..    [0000:fff0255e]   MCHBAR: [0000105c] <= 99
4017.4034    .H..    [0000:fff0255e]   MCHBAR: [00001274] => 00000000
4017.4035    .H..    [0000:fff0255e]   MCHBAR: [00001274] <= 80000000
4017.4036    .H..    [0000:fff0255e]   MCHBAR: [00001374] => 00000000
4017.4037    .H..    [0000:fff0255e]   MCHBAR: [00001374] <= 80000000
403c.403d    RH.U    [0000:e1508]   MEM:  readb 00000014 => fb
403c.403e    RH.U    [0000:e1508]   MEM:  readb 00000004 => db
403c.403f    RH.U    [0000:e1508]   MEM: writeb 00000004 <= df
403c.4040    RH.U    [0000:e1508]   MEM:  readb 00000004 => df
403c.4041    RH.U    [0000:e1508]   MEM: writeb 00000004 <= db
4044.4045    RH.U    [0000:20c616aa]   MEM:  readb 20c616aa => 9f
