// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_fadd_32hbi.h"
#include "matmul_hw_fmul_32ibs.h"
#include "matmul_hw_mux_42_jbC.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 69
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > a_3_Addr_A;
    sc_out< sc_logic > a_3_EN_A;
    sc_out< sc_lv<4> > a_3_WEN_A;
    sc_out< sc_lv<32> > a_3_Din_A;
    sc_in< sc_lv<32> > a_3_Dout_A;
    sc_out< sc_logic > a_3_Clk_A;
    sc_out< sc_logic > a_3_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > b_2_Addr_A;
    sc_out< sc_logic > b_2_EN_A;
    sc_out< sc_lv<4> > b_2_WEN_A;
    sc_out< sc_lv<32> > b_2_Din_A;
    sc_in< sc_lv<32> > b_2_Dout_A;
    sc_out< sc_logic > b_2_Clk_A;
    sc_out< sc_logic > b_2_Rst_A;
    sc_out< sc_lv<32> > b_3_Addr_A;
    sc_out< sc_logic > b_3_EN_A;
    sc_out< sc_lv<4> > b_3_WEN_A;
    sc_out< sc_lv<32> > b_3_Din_A;
    sc_in< sc_lv<32> > b_3_Dout_A;
    sc_out< sc_logic > b_3_Clk_A;
    sc_out< sc_logic > b_3_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_fadd_32hbi<1,5,32,32,32>* matmul_hw_fadd_32hbi_U1;
    matmul_hw_fadd_32hbi<1,5,32,32,32>* matmul_hw_fadd_32hbi_U2;
    matmul_hw_fadd_32hbi<1,5,32,32,32>* matmul_hw_fadd_32hbi_U3;
    matmul_hw_fadd_32hbi<1,5,32,32,32>* matmul_hw_fadd_32hbi_U4;
    matmul_hw_fmul_32ibs<1,4,32,32,32>* matmul_hw_fmul_32ibs_U5;
    matmul_hw_fmul_32ibs<1,4,32,32,32>* matmul_hw_fmul_32ibs_U6;
    matmul_hw_fmul_32ibs<1,4,32,32,32>* matmul_hw_fmul_32ibs_U7;
    matmul_hw_fmul_32ibs<1,4,32,32,32>* matmul_hw_fmul_32ibs_U8;
    matmul_hw_mux_42_jbC<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_jbC_U9;
    matmul_hw_mux_42_jbC<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_jbC_U10;
    matmul_hw_mux_42_jbC<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_jbC_U11;
    matmul_hw_mux_42_jbC<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_jbC_U12;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > indvar_flatten_reg_272;
    sc_signal< sc_lv<3> > i_reg_283;
    sc_signal< sc_lv<3> > j_reg_294;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_338_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter19_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter21_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter22_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter23_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter24_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter25_exitcond_flatten_reg_1233;
    sc_signal< sc_lv<5> > indvar_flatten_next_fu_344_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > j_mid2_fu_362_p3;
    sc_signal< sc_lv<3> > j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter1_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter2_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter3_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter4_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter5_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter6_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter7_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter8_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter9_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter10_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter11_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter12_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter13_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter14_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter15_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter16_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter17_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter18_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter19_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter20_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter21_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter22_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter23_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter24_j_mid2_reg_1242;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter25_j_mid2_reg_1242;
    sc_signal< sc_lv<1> > tmp_mid2_fu_382_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1248;
    sc_signal< sc_lv<3> > tmp_1_mid2_v_fu_390_p3;
    sc_signal< sc_lv<3> > tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter1_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter2_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter3_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter4_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter5_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter6_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter7_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter8_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter9_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter10_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter11_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter12_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter13_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter14_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter15_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter16_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter17_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter18_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter19_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter20_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter21_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter22_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter23_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter24_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter25_tmp_1_mid2_v_reg_1268;
    sc_signal< sc_lv<2> > tmp_fu_414_p1;
    sc_signal< sc_lv<2> > tmp_reg_1299;
    sc_signal< sc_lv<3> > j_1_fu_418_p2;
    sc_signal< sc_lv<32> > a_row_load_3_fu_489_p3;
    sc_signal< sc_lv<32> > a_row_load_3_reg_1330;
    sc_signal< sc_lv<32> > a_row_load_2_fu_497_p3;
    sc_signal< sc_lv<32> > a_row_load_2_reg_1335;
    sc_signal< sc_lv<32> > a_row_load_1_fu_505_p3;
    sc_signal< sc_lv<32> > a_row_load_1_reg_1340;
    sc_signal< sc_lv<32> > a_row_load_fu_513_p3;
    sc_signal< sc_lv<32> > a_row_load_reg_1345;
    sc_signal< sc_lv<32> > tmp_4_fu_936_p6;
    sc_signal< sc_lv<32> > tmp_4_reg_1350;
    sc_signal< sc_lv<32> > tmp_7_fu_949_p6;
    sc_signal< sc_lv<32> > tmp_7_reg_1355;
    sc_signal< sc_lv<32> > tmp_8_fu_962_p6;
    sc_signal< sc_lv<32> > tmp_8_reg_1360;
    sc_signal< sc_lv<32> > tmp_9_fu_975_p6;
    sc_signal< sc_lv<32> > tmp_9_reg_1365;
    sc_signal< sc_lv<32> > grp_fu_322_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1370;
    sc_signal< sc_lv<32> > grp_fu_326_p2;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1375;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_1_reg_1375;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_1_reg_1375;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_2_1_reg_1375;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_2_1_reg_1375;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter10_tmp_2_1_reg_1375;
    sc_signal< sc_lv<32> > grp_fu_330_p2;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1380;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_2_reg_1380;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_2_reg_1380;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_2_2_reg_1380;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_2_2_reg_1380;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter10_tmp_2_2_reg_1380;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter11_tmp_2_2_reg_1380;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter12_tmp_2_2_reg_1380;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter13_tmp_2_2_reg_1380;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter14_tmp_2_2_reg_1380;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter15_tmp_2_2_reg_1380;
    sc_signal< sc_lv<32> > grp_fu_334_p2;
    sc_signal< sc_lv<32> > tmp_2_3_reg_1385;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_3_reg_1385;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_3_reg_1385;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_2_3_reg_1385;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_2_3_reg_1385;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter10_tmp_2_3_reg_1385;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter11_tmp_2_3_reg_1385;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter12_tmp_2_3_reg_1385;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter13_tmp_2_3_reg_1385;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter14_tmp_2_3_reg_1385;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter15_tmp_2_3_reg_1385;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter16_tmp_2_3_reg_1385;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter17_tmp_2_3_reg_1385;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter18_tmp_2_3_reg_1385;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter19_tmp_2_3_reg_1385;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter20_tmp_2_3_reg_1385;
    sc_signal< sc_lv<32> > grp_fu_305_p2;
    sc_signal< sc_lv<32> > tmp_5_reg_1390;
    sc_signal< sc_lv<32> > grp_fu_310_p2;
    sc_signal< sc_lv<32> > tmp_5_1_reg_1395;
    sc_signal< sc_lv<32> > grp_fu_314_p2;
    sc_signal< sc_lv<32> > tmp_5_2_reg_1400;
    sc_signal< sc_lv<32> > grp_fu_318_p2;
    sc_signal< sc_lv<32> > tmp_5_3_reg_1405;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_lv<3> > i_phi_fu_287_p4;
    sc_signal< sc_lv<64> > tmp_1_mid2_fu_398_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_406_p1;
    sc_signal< sc_lv<64> > tmp_11_cast_fu_1108_p1;
    sc_signal< sc_lv<32> > a_row_load_s_fu_84;
    sc_signal< sc_lv<32> > a_row_load_9_fu_88;
    sc_signal< sc_lv<32> > a_row_load_8_fu_92;
    sc_signal< sc_lv<32> > a_row_load_7_fu_96;
    sc_signal< sc_lv<32> > b_copy_0_3_11_fu_100;
    sc_signal< sc_lv<32> > b_copy_0_3_18_fu_929_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_8_fu_104;
    sc_signal< sc_lv<32> > b_copy_0_3_17_fu_922_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_12_fu_108;
    sc_signal< sc_lv<32> > b_copy_0_3_16_fu_915_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_1_fu_112;
    sc_signal< sc_lv<32> > b_copy_0_3_3_fu_908_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_11_fu_116;
    sc_signal< sc_lv<32> > b_copy_1_3_18_fu_901_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_8_fu_120;
    sc_signal< sc_lv<32> > b_copy_1_3_17_fu_894_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_12_fu_124;
    sc_signal< sc_lv<32> > b_copy_1_3_16_fu_887_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_1_fu_128;
    sc_signal< sc_lv<32> > b_copy_1_3_3_fu_880_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_11_fu_132;
    sc_signal< sc_lv<32> > b_copy_2_3_18_fu_873_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_8_fu_136;
    sc_signal< sc_lv<32> > b_copy_2_3_17_fu_866_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_12_fu_140;
    sc_signal< sc_lv<32> > b_copy_2_3_16_fu_859_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_1_fu_144;
    sc_signal< sc_lv<32> > b_copy_2_3_3_fu_852_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_11_fu_148;
    sc_signal< sc_lv<32> > b_copy_3_3_18_fu_845_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_8_fu_152;
    sc_signal< sc_lv<32> > b_copy_3_3_17_fu_838_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_12_fu_156;
    sc_signal< sc_lv<32> > b_copy_3_3_16_fu_831_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_1_fu_160;
    sc_signal< sc_lv<32> > b_copy_3_3_3_fu_824_p3;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > a_3_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_2_Addr_A_orig;
    sc_signal< sc_lv<32> > b_3_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<1> > exitcond_fu_356_p2;
    sc_signal< sc_lv<3> > i_1_fu_350_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_370_p2;
    sc_signal< sc_lv<1> > tmp1_fu_376_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_484_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_521_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_534_p2;
    sc_signal< sc_lv<32> > b_copy_0_3_fu_526_p3;
    sc_signal< sc_lv<1> > sel_tmp4_fu_547_p2;
    sc_signal< sc_lv<32> > b_copy_0_3_4_fu_539_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_5_fu_560_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_6_fu_568_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_9_fu_584_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_fu_608_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_4_fu_616_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_5_fu_632_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_6_fu_640_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_9_fu_656_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_fu_680_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_4_fu_688_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_5_fu_704_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_6_fu_712_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_9_fu_728_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_fu_752_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_4_fu_760_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_5_fu_776_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_6_fu_784_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_9_fu_800_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_2_fu_768_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_7_fu_792_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_14_fu_808_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_15_fu_816_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_2_fu_696_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_7_fu_720_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_14_fu_736_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_15_fu_744_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_2_fu_624_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_7_fu_648_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_14_fu_664_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_15_fu_672_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_2_fu_552_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_7_fu_576_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_14_fu_592_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_15_fu_600_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_936_p1;
    sc_signal< sc_lv<32> > tmp_4_fu_936_p2;
    sc_signal< sc_lv<32> > tmp_4_fu_936_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_936_p4;
    sc_signal< sc_lv<32> > tmp_7_fu_949_p1;
    sc_signal< sc_lv<32> > tmp_7_fu_949_p2;
    sc_signal< sc_lv<32> > tmp_7_fu_949_p3;
    sc_signal< sc_lv<32> > tmp_7_fu_949_p4;
    sc_signal< sc_lv<32> > tmp_8_fu_962_p1;
    sc_signal< sc_lv<32> > tmp_8_fu_962_p2;
    sc_signal< sc_lv<32> > tmp_8_fu_962_p3;
    sc_signal< sc_lv<32> > tmp_8_fu_962_p4;
    sc_signal< sc_lv<32> > tmp_9_fu_975_p1;
    sc_signal< sc_lv<32> > tmp_9_fu_975_p2;
    sc_signal< sc_lv<32> > tmp_9_fu_975_p3;
    sc_signal< sc_lv<32> > tmp_9_fu_975_p4;
    sc_signal< sc_lv<5> > tmp_1_fu_1088_p3;
    sc_signal< sc_lv<6> > tmp_10_cast_fu_1095_p1;
    sc_signal< sc_lv<6> > tmp_6_cast_fu_1099_p1;
    sc_signal< sc_lv<6> > tmp_10_fu_1102_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state29;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state29;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_3_Addr_A();
    void thread_a_3_Addr_A_orig();
    void thread_a_3_Clk_A();
    void thread_a_3_Din_A();
    void thread_a_3_EN_A();
    void thread_a_3_Rst_A();
    void thread_a_3_WEN_A();
    void thread_a_row_load_1_fu_505_p3();
    void thread_a_row_load_2_fu_497_p3();
    void thread_a_row_load_3_fu_489_p3();
    void thread_a_row_load_fu_513_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state29();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_b_2_Addr_A();
    void thread_b_2_Addr_A_orig();
    void thread_b_2_Clk_A();
    void thread_b_2_Din_A();
    void thread_b_2_EN_A();
    void thread_b_2_Rst_A();
    void thread_b_2_WEN_A();
    void thread_b_3_Addr_A();
    void thread_b_3_Addr_A_orig();
    void thread_b_3_Clk_A();
    void thread_b_3_Din_A();
    void thread_b_3_EN_A();
    void thread_b_3_Rst_A();
    void thread_b_3_WEN_A();
    void thread_b_copy_0_3_14_fu_592_p3();
    void thread_b_copy_0_3_15_fu_600_p3();
    void thread_b_copy_0_3_16_fu_915_p3();
    void thread_b_copy_0_3_17_fu_922_p3();
    void thread_b_copy_0_3_18_fu_929_p3();
    void thread_b_copy_0_3_2_fu_552_p3();
    void thread_b_copy_0_3_3_fu_908_p3();
    void thread_b_copy_0_3_4_fu_539_p3();
    void thread_b_copy_0_3_5_fu_560_p3();
    void thread_b_copy_0_3_6_fu_568_p3();
    void thread_b_copy_0_3_7_fu_576_p3();
    void thread_b_copy_0_3_9_fu_584_p3();
    void thread_b_copy_0_3_fu_526_p3();
    void thread_b_copy_1_3_14_fu_664_p3();
    void thread_b_copy_1_3_15_fu_672_p3();
    void thread_b_copy_1_3_16_fu_887_p3();
    void thread_b_copy_1_3_17_fu_894_p3();
    void thread_b_copy_1_3_18_fu_901_p3();
    void thread_b_copy_1_3_2_fu_624_p3();
    void thread_b_copy_1_3_3_fu_880_p3();
    void thread_b_copy_1_3_4_fu_616_p3();
    void thread_b_copy_1_3_5_fu_632_p3();
    void thread_b_copy_1_3_6_fu_640_p3();
    void thread_b_copy_1_3_7_fu_648_p3();
    void thread_b_copy_1_3_9_fu_656_p3();
    void thread_b_copy_1_3_fu_608_p3();
    void thread_b_copy_2_3_14_fu_736_p3();
    void thread_b_copy_2_3_15_fu_744_p3();
    void thread_b_copy_2_3_16_fu_859_p3();
    void thread_b_copy_2_3_17_fu_866_p3();
    void thread_b_copy_2_3_18_fu_873_p3();
    void thread_b_copy_2_3_2_fu_696_p3();
    void thread_b_copy_2_3_3_fu_852_p3();
    void thread_b_copy_2_3_4_fu_688_p3();
    void thread_b_copy_2_3_5_fu_704_p3();
    void thread_b_copy_2_3_6_fu_712_p3();
    void thread_b_copy_2_3_7_fu_720_p3();
    void thread_b_copy_2_3_9_fu_728_p3();
    void thread_b_copy_2_3_fu_680_p3();
    void thread_b_copy_3_3_14_fu_808_p3();
    void thread_b_copy_3_3_15_fu_816_p3();
    void thread_b_copy_3_3_16_fu_831_p3();
    void thread_b_copy_3_3_17_fu_838_p3();
    void thread_b_copy_3_3_18_fu_845_p3();
    void thread_b_copy_3_3_2_fu_768_p3();
    void thread_b_copy_3_3_3_fu_824_p3();
    void thread_b_copy_3_3_4_fu_760_p3();
    void thread_b_copy_3_3_5_fu_776_p3();
    void thread_b_copy_3_3_6_fu_784_p3();
    void thread_b_copy_3_3_7_fu_792_p3();
    void thread_b_copy_3_3_9_fu_800_p3();
    void thread_b_copy_3_3_fu_752_p3();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_338_p2();
    void thread_exitcond_fu_356_p2();
    void thread_i_1_fu_350_p2();
    void thread_i_phi_fu_287_p4();
    void thread_indvar_flatten_next_fu_344_p2();
    void thread_j_1_fu_418_p2();
    void thread_j_mid2_fu_362_p3();
    void thread_sel_tmp2_fu_534_p2();
    void thread_sel_tmp4_fu_547_p2();
    void thread_sel_tmp_fu_521_p2();
    void thread_tmp1_fu_376_p2();
    void thread_tmp_10_cast_fu_1095_p1();
    void thread_tmp_10_fu_1102_p2();
    void thread_tmp_11_cast_fu_1108_p1();
    void thread_tmp_1_fu_1088_p3();
    void thread_tmp_1_mid2_fu_398_p1();
    void thread_tmp_1_mid2_v_fu_390_p3();
    void thread_tmp_3_fu_484_p2();
    void thread_tmp_4_fu_936_p1();
    void thread_tmp_4_fu_936_p2();
    void thread_tmp_4_fu_936_p3();
    void thread_tmp_4_fu_936_p4();
    void thread_tmp_6_cast_fu_1099_p1();
    void thread_tmp_6_fu_406_p1();
    void thread_tmp_7_fu_949_p1();
    void thread_tmp_7_fu_949_p2();
    void thread_tmp_7_fu_949_p3();
    void thread_tmp_7_fu_949_p4();
    void thread_tmp_8_fu_962_p1();
    void thread_tmp_8_fu_962_p2();
    void thread_tmp_8_fu_962_p3();
    void thread_tmp_8_fu_962_p4();
    void thread_tmp_9_fu_975_p1();
    void thread_tmp_9_fu_975_p2();
    void thread_tmp_9_fu_975_p3();
    void thread_tmp_9_fu_975_p4();
    void thread_tmp_fu_414_p1();
    void thread_tmp_mid1_fu_370_p2();
    void thread_tmp_mid2_fu_382_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
