{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 17 15:24:39 2015 " "Info: Processing started: Tue Nov 17 15:24:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off N_bit_reg -c N_bit_reg --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off N_bit_reg -c N_bit_reg --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "N_bit_reg.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file N_bit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-dff_arc " "Info: Found design unit 1: D_FF-dff_arc" {  } { { "N_bit_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_3/N_bit_reg/N_bit_reg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 N_bit_reg-struct " "Info: Found design unit 2: N_bit_reg-struct" {  } { { "N_bit_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_3/N_bit_reg/N_bit_reg.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Info: Found entity 1: D_FF" {  } { { "N_bit_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_3/N_bit_reg/N_bit_reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 N_bit_reg " "Info: Found entity 2: N_bit_reg" {  } { { "N_bit_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_3/N_bit_reg/N_bit_reg.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "N_bit_reg " "Info: Elaborating entity \"N_bit_reg\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:\\F:0:DFF " "Info: Elaborating entity \"D_FF\" for hierarchy \"D_FF:\\F:0:DFF\"" {  } { { "N_bit_reg.vhd" "\\F:0:DFF" { Text "D:/Quartus_Tests/askisi_3/N_bit_reg/N_bit_reg.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Allocated 205 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 17 15:25:04 2015 " "Info: Processing ended: Tue Nov 17 15:25:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
