{"Source Block": ["verilog-ethernet/rtl/axis_adapter.v@366:397@HdlStmProcess", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        cycle_count_reg <= 0;\n        temp_tdata_reg <= 0;\n        temp_tkeep_reg <= 0;\n        temp_tlast_reg <= 0;\n        temp_tuser_reg <= 0;\n        input_axis_tready_reg <= 0;\n    end else begin\n        state_reg <= state_next;\n\n        input_axis_tready_reg <= input_axis_tready_next;\n\n        temp_tdata_reg <= temp_tdata_next;\n        temp_tkeep_reg <= temp_tkeep_next;\n        temp_tlast_reg <= temp_tlast_next;\n        temp_tuser_reg <= temp_tuser_next;\n\n        cycle_count_reg <= cycle_count_next;\n    end\nend\n\n// output datapath logic\nreg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                         output_axis_tvalid_reg = 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[374, "        cycle_count_reg <= 0;\n"], [375, "        temp_tdata_reg <= 0;\n"], [376, "        temp_tkeep_reg <= 0;\n"], [377, "        temp_tlast_reg <= 0;\n"], [378, "        temp_tuser_reg <= 0;\n"], [379, "        input_axis_tready_reg <= 0;\n"], [385, "        temp_tdata_reg <= temp_tdata_next;\n"], [386, "        temp_tkeep_reg <= temp_tkeep_next;\n"], [387, "        temp_tlast_reg <= temp_tlast_next;\n"], [388, "        temp_tuser_reg <= temp_tuser_next;\n"]], "Add": [[379, "        cycle_count_reg <= 8'd0;\n"], [379, "        input_axis_tready_reg <= 1'b0;\n"], [391, "    temp_tdata_reg <= temp_tdata_next;\n"], [391, "    temp_tkeep_reg <= temp_tkeep_next;\n"], [391, "    temp_tlast_reg <= temp_tlast_next;\n"], [391, "    temp_tuser_reg <= temp_tuser_next;    \n"]]}}