
Probe_LA_v5_calibrate_table.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c010  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  0800c120  0800c120  0001c120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c310  0800c310  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800c310  0800c310  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c310  0800c310  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c310  0800c310  0001c310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c314  0800c314  0001c314  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800c318  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013c8  200001f8  0800c50c  000201f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200015c0  0800c50c  000215c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f9f4  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a47  00000000  00000000  0003fc11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001698  00000000  00000000  00044658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001490  00000000  00000000  00045cf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dccd  00000000  00000000  00047180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b9ca  00000000  00000000  00064e4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097e2f  00000000  00000000  00080817  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00118646  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067f0  00000000  00000000  0011869c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f8 	.word	0x200001f8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c108 	.word	0x0800c108

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001fc 	.word	0x200001fc
 800014c:	0800c108 	.word	0x0800c108

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__gedf2>:
 80004d8:	f04f 3cff 	mov.w	ip, #4294967295
 80004dc:	e006      	b.n	80004ec <__cmpdf2+0x4>
 80004de:	bf00      	nop

080004e0 <__ledf2>:
 80004e0:	f04f 0c01 	mov.w	ip, #1
 80004e4:	e002      	b.n	80004ec <__cmpdf2+0x4>
 80004e6:	bf00      	nop

080004e8 <__cmpdf2>:
 80004e8:	f04f 0c01 	mov.w	ip, #1
 80004ec:	f84d cd04 	str.w	ip, [sp, #-4]!
 80004f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80004f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80004f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80004fc:	bf18      	it	ne
 80004fe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000502:	d01b      	beq.n	800053c <__cmpdf2+0x54>
 8000504:	b001      	add	sp, #4
 8000506:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800050a:	bf0c      	ite	eq
 800050c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000510:	ea91 0f03 	teqne	r1, r3
 8000514:	bf02      	ittt	eq
 8000516:	ea90 0f02 	teqeq	r0, r2
 800051a:	2000      	moveq	r0, #0
 800051c:	4770      	bxeq	lr
 800051e:	f110 0f00 	cmn.w	r0, #0
 8000522:	ea91 0f03 	teq	r1, r3
 8000526:	bf58      	it	pl
 8000528:	4299      	cmppl	r1, r3
 800052a:	bf08      	it	eq
 800052c:	4290      	cmpeq	r0, r2
 800052e:	bf2c      	ite	cs
 8000530:	17d8      	asrcs	r0, r3, #31
 8000532:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000536:	f040 0001 	orr.w	r0, r0, #1
 800053a:	4770      	bx	lr
 800053c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000540:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000544:	d102      	bne.n	800054c <__cmpdf2+0x64>
 8000546:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800054a:	d107      	bne.n	800055c <__cmpdf2+0x74>
 800054c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000550:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000554:	d1d6      	bne.n	8000504 <__cmpdf2+0x1c>
 8000556:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800055a:	d0d3      	beq.n	8000504 <__cmpdf2+0x1c>
 800055c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop

08000564 <__aeabi_cdrcmple>:
 8000564:	4684      	mov	ip, r0
 8000566:	4610      	mov	r0, r2
 8000568:	4662      	mov	r2, ip
 800056a:	468c      	mov	ip, r1
 800056c:	4619      	mov	r1, r3
 800056e:	4663      	mov	r3, ip
 8000570:	e000      	b.n	8000574 <__aeabi_cdcmpeq>
 8000572:	bf00      	nop

08000574 <__aeabi_cdcmpeq>:
 8000574:	b501      	push	{r0, lr}
 8000576:	f7ff ffb7 	bl	80004e8 <__cmpdf2>
 800057a:	2800      	cmp	r0, #0
 800057c:	bf48      	it	mi
 800057e:	f110 0f00 	cmnmi.w	r0, #0
 8000582:	bd01      	pop	{r0, pc}

08000584 <__aeabi_dcmpeq>:
 8000584:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000588:	f7ff fff4 	bl	8000574 <__aeabi_cdcmpeq>
 800058c:	bf0c      	ite	eq
 800058e:	2001      	moveq	r0, #1
 8000590:	2000      	movne	r0, #0
 8000592:	f85d fb08 	ldr.w	pc, [sp], #8
 8000596:	bf00      	nop

08000598 <__aeabi_dcmplt>:
 8000598:	f84d ed08 	str.w	lr, [sp, #-8]!
 800059c:	f7ff ffea 	bl	8000574 <__aeabi_cdcmpeq>
 80005a0:	bf34      	ite	cc
 80005a2:	2001      	movcc	r0, #1
 80005a4:	2000      	movcs	r0, #0
 80005a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005aa:	bf00      	nop

080005ac <__aeabi_dcmple>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff ffe0 	bl	8000574 <__aeabi_cdcmpeq>
 80005b4:	bf94      	ite	ls
 80005b6:	2001      	movls	r0, #1
 80005b8:	2000      	movhi	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmpge>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffce 	bl	8000564 <__aeabi_cdrcmple>
 80005c8:	bf94      	ite	ls
 80005ca:	2001      	movls	r0, #1
 80005cc:	2000      	movhi	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmpgt>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffc4 	bl	8000564 <__aeabi_cdrcmple>
 80005dc:	bf34      	ite	cc
 80005de:	2001      	movcc	r0, #1
 80005e0:	2000      	movcs	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_d2uiz>:
 80005e8:	004a      	lsls	r2, r1, #1
 80005ea:	d211      	bcs.n	8000610 <__aeabi_d2uiz+0x28>
 80005ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80005f0:	d211      	bcs.n	8000616 <__aeabi_d2uiz+0x2e>
 80005f2:	d50d      	bpl.n	8000610 <__aeabi_d2uiz+0x28>
 80005f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80005f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80005fc:	d40e      	bmi.n	800061c <__aeabi_d2uiz+0x34>
 80005fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000602:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000606:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800060a:	fa23 f002 	lsr.w	r0, r3, r2
 800060e:	4770      	bx	lr
 8000610:	f04f 0000 	mov.w	r0, #0
 8000614:	4770      	bx	lr
 8000616:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800061a:	d102      	bne.n	8000622 <__aeabi_d2uiz+0x3a>
 800061c:	f04f 30ff 	mov.w	r0, #4294967295
 8000620:	4770      	bx	lr
 8000622:	f04f 0000 	mov.w	r0, #0
 8000626:	4770      	bx	lr

08000628 <__aeabi_frsub>:
 8000628:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800062c:	e002      	b.n	8000634 <__addsf3>
 800062e:	bf00      	nop

08000630 <__aeabi_fsub>:
 8000630:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000634 <__addsf3>:
 8000634:	0042      	lsls	r2, r0, #1
 8000636:	bf1f      	itttt	ne
 8000638:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800063c:	ea92 0f03 	teqne	r2, r3
 8000640:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000644:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000648:	d06a      	beq.n	8000720 <__addsf3+0xec>
 800064a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800064e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000652:	bfc1      	itttt	gt
 8000654:	18d2      	addgt	r2, r2, r3
 8000656:	4041      	eorgt	r1, r0
 8000658:	4048      	eorgt	r0, r1
 800065a:	4041      	eorgt	r1, r0
 800065c:	bfb8      	it	lt
 800065e:	425b      	neglt	r3, r3
 8000660:	2b19      	cmp	r3, #25
 8000662:	bf88      	it	hi
 8000664:	4770      	bxhi	lr
 8000666:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800066a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800066e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000672:	bf18      	it	ne
 8000674:	4240      	negne	r0, r0
 8000676:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800067a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800067e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000682:	bf18      	it	ne
 8000684:	4249      	negne	r1, r1
 8000686:	ea92 0f03 	teq	r2, r3
 800068a:	d03f      	beq.n	800070c <__addsf3+0xd8>
 800068c:	f1a2 0201 	sub.w	r2, r2, #1
 8000690:	fa41 fc03 	asr.w	ip, r1, r3
 8000694:	eb10 000c 	adds.w	r0, r0, ip
 8000698:	f1c3 0320 	rsb	r3, r3, #32
 800069c:	fa01 f103 	lsl.w	r1, r1, r3
 80006a0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006a4:	d502      	bpl.n	80006ac <__addsf3+0x78>
 80006a6:	4249      	negs	r1, r1
 80006a8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006ac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80006b0:	d313      	bcc.n	80006da <__addsf3+0xa6>
 80006b2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006b6:	d306      	bcc.n	80006c6 <__addsf3+0x92>
 80006b8:	0840      	lsrs	r0, r0, #1
 80006ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80006be:	f102 0201 	add.w	r2, r2, #1
 80006c2:	2afe      	cmp	r2, #254	; 0xfe
 80006c4:	d251      	bcs.n	800076a <__addsf3+0x136>
 80006c6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80006ca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80006ce:	bf08      	it	eq
 80006d0:	f020 0001 	biceq.w	r0, r0, #1
 80006d4:	ea40 0003 	orr.w	r0, r0, r3
 80006d8:	4770      	bx	lr
 80006da:	0049      	lsls	r1, r1, #1
 80006dc:	eb40 0000 	adc.w	r0, r0, r0
 80006e0:	3a01      	subs	r2, #1
 80006e2:	bf28      	it	cs
 80006e4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80006e8:	d2ed      	bcs.n	80006c6 <__addsf3+0x92>
 80006ea:	fab0 fc80 	clz	ip, r0
 80006ee:	f1ac 0c08 	sub.w	ip, ip, #8
 80006f2:	ebb2 020c 	subs.w	r2, r2, ip
 80006f6:	fa00 f00c 	lsl.w	r0, r0, ip
 80006fa:	bfaa      	itet	ge
 80006fc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000700:	4252      	neglt	r2, r2
 8000702:	4318      	orrge	r0, r3
 8000704:	bfbc      	itt	lt
 8000706:	40d0      	lsrlt	r0, r2
 8000708:	4318      	orrlt	r0, r3
 800070a:	4770      	bx	lr
 800070c:	f092 0f00 	teq	r2, #0
 8000710:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000714:	bf06      	itte	eq
 8000716:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800071a:	3201      	addeq	r2, #1
 800071c:	3b01      	subne	r3, #1
 800071e:	e7b5      	b.n	800068c <__addsf3+0x58>
 8000720:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000724:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000728:	bf18      	it	ne
 800072a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800072e:	d021      	beq.n	8000774 <__addsf3+0x140>
 8000730:	ea92 0f03 	teq	r2, r3
 8000734:	d004      	beq.n	8000740 <__addsf3+0x10c>
 8000736:	f092 0f00 	teq	r2, #0
 800073a:	bf08      	it	eq
 800073c:	4608      	moveq	r0, r1
 800073e:	4770      	bx	lr
 8000740:	ea90 0f01 	teq	r0, r1
 8000744:	bf1c      	itt	ne
 8000746:	2000      	movne	r0, #0
 8000748:	4770      	bxne	lr
 800074a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800074e:	d104      	bne.n	800075a <__addsf3+0x126>
 8000750:	0040      	lsls	r0, r0, #1
 8000752:	bf28      	it	cs
 8000754:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000758:	4770      	bx	lr
 800075a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800075e:	bf3c      	itt	cc
 8000760:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000764:	4770      	bxcc	lr
 8000766:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800076a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800076e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000772:	4770      	bx	lr
 8000774:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000778:	bf16      	itet	ne
 800077a:	4608      	movne	r0, r1
 800077c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000780:	4601      	movne	r1, r0
 8000782:	0242      	lsls	r2, r0, #9
 8000784:	bf06      	itte	eq
 8000786:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800078a:	ea90 0f01 	teqeq	r0, r1
 800078e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000792:	4770      	bx	lr

08000794 <__aeabi_ui2f>:
 8000794:	f04f 0300 	mov.w	r3, #0
 8000798:	e004      	b.n	80007a4 <__aeabi_i2f+0x8>
 800079a:	bf00      	nop

0800079c <__aeabi_i2f>:
 800079c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	ea5f 0c00 	movs.w	ip, r0
 80007a8:	bf08      	it	eq
 80007aa:	4770      	bxeq	lr
 80007ac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80007b0:	4601      	mov	r1, r0
 80007b2:	f04f 0000 	mov.w	r0, #0
 80007b6:	e01c      	b.n	80007f2 <__aeabi_l2f+0x2a>

080007b8 <__aeabi_ul2f>:
 80007b8:	ea50 0201 	orrs.w	r2, r0, r1
 80007bc:	bf08      	it	eq
 80007be:	4770      	bxeq	lr
 80007c0:	f04f 0300 	mov.w	r3, #0
 80007c4:	e00a      	b.n	80007dc <__aeabi_l2f+0x14>
 80007c6:	bf00      	nop

080007c8 <__aeabi_l2f>:
 80007c8:	ea50 0201 	orrs.w	r2, r0, r1
 80007cc:	bf08      	it	eq
 80007ce:	4770      	bxeq	lr
 80007d0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80007d4:	d502      	bpl.n	80007dc <__aeabi_l2f+0x14>
 80007d6:	4240      	negs	r0, r0
 80007d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007dc:	ea5f 0c01 	movs.w	ip, r1
 80007e0:	bf02      	ittt	eq
 80007e2:	4684      	moveq	ip, r0
 80007e4:	4601      	moveq	r1, r0
 80007e6:	2000      	moveq	r0, #0
 80007e8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80007ec:	bf08      	it	eq
 80007ee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80007f2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80007f6:	fabc f28c 	clz	r2, ip
 80007fa:	3a08      	subs	r2, #8
 80007fc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000800:	db10      	blt.n	8000824 <__aeabi_l2f+0x5c>
 8000802:	fa01 fc02 	lsl.w	ip, r1, r2
 8000806:	4463      	add	r3, ip
 8000808:	fa00 fc02 	lsl.w	ip, r0, r2
 800080c:	f1c2 0220 	rsb	r2, r2, #32
 8000810:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000814:	fa20 f202 	lsr.w	r2, r0, r2
 8000818:	eb43 0002 	adc.w	r0, r3, r2
 800081c:	bf08      	it	eq
 800081e:	f020 0001 	biceq.w	r0, r0, #1
 8000822:	4770      	bx	lr
 8000824:	f102 0220 	add.w	r2, r2, #32
 8000828:	fa01 fc02 	lsl.w	ip, r1, r2
 800082c:	f1c2 0220 	rsb	r2, r2, #32
 8000830:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000834:	fa21 f202 	lsr.w	r2, r1, r2
 8000838:	eb43 0002 	adc.w	r0, r3, r2
 800083c:	bf08      	it	eq
 800083e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000842:	4770      	bx	lr

08000844 <__aeabi_fmul>:
 8000844:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000848:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800084c:	bf1e      	ittt	ne
 800084e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000852:	ea92 0f0c 	teqne	r2, ip
 8000856:	ea93 0f0c 	teqne	r3, ip
 800085a:	d06f      	beq.n	800093c <__aeabi_fmul+0xf8>
 800085c:	441a      	add	r2, r3
 800085e:	ea80 0c01 	eor.w	ip, r0, r1
 8000862:	0240      	lsls	r0, r0, #9
 8000864:	bf18      	it	ne
 8000866:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800086a:	d01e      	beq.n	80008aa <__aeabi_fmul+0x66>
 800086c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000870:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000874:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000878:	fba0 3101 	umull	r3, r1, r0, r1
 800087c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000880:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000884:	bf3e      	ittt	cc
 8000886:	0049      	lslcc	r1, r1, #1
 8000888:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800088c:	005b      	lslcc	r3, r3, #1
 800088e:	ea40 0001 	orr.w	r0, r0, r1
 8000892:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000896:	2afd      	cmp	r2, #253	; 0xfd
 8000898:	d81d      	bhi.n	80008d6 <__aeabi_fmul+0x92>
 800089a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800089e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008a2:	bf08      	it	eq
 80008a4:	f020 0001 	biceq.w	r0, r0, #1
 80008a8:	4770      	bx	lr
 80008aa:	f090 0f00 	teq	r0, #0
 80008ae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80008b2:	bf08      	it	eq
 80008b4:	0249      	lsleq	r1, r1, #9
 80008b6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008ba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80008be:	3a7f      	subs	r2, #127	; 0x7f
 80008c0:	bfc2      	ittt	gt
 80008c2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80008c6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80008ca:	4770      	bxgt	lr
 80008cc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008d0:	f04f 0300 	mov.w	r3, #0
 80008d4:	3a01      	subs	r2, #1
 80008d6:	dc5d      	bgt.n	8000994 <__aeabi_fmul+0x150>
 80008d8:	f112 0f19 	cmn.w	r2, #25
 80008dc:	bfdc      	itt	le
 80008de:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80008e2:	4770      	bxle	lr
 80008e4:	f1c2 0200 	rsb	r2, r2, #0
 80008e8:	0041      	lsls	r1, r0, #1
 80008ea:	fa21 f102 	lsr.w	r1, r1, r2
 80008ee:	f1c2 0220 	rsb	r2, r2, #32
 80008f2:	fa00 fc02 	lsl.w	ip, r0, r2
 80008f6:	ea5f 0031 	movs.w	r0, r1, rrx
 80008fa:	f140 0000 	adc.w	r0, r0, #0
 80008fe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000902:	bf08      	it	eq
 8000904:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000908:	4770      	bx	lr
 800090a:	f092 0f00 	teq	r2, #0
 800090e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000912:	bf02      	ittt	eq
 8000914:	0040      	lsleq	r0, r0, #1
 8000916:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800091a:	3a01      	subeq	r2, #1
 800091c:	d0f9      	beq.n	8000912 <__aeabi_fmul+0xce>
 800091e:	ea40 000c 	orr.w	r0, r0, ip
 8000922:	f093 0f00 	teq	r3, #0
 8000926:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800092a:	bf02      	ittt	eq
 800092c:	0049      	lsleq	r1, r1, #1
 800092e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000932:	3b01      	subeq	r3, #1
 8000934:	d0f9      	beq.n	800092a <__aeabi_fmul+0xe6>
 8000936:	ea41 010c 	orr.w	r1, r1, ip
 800093a:	e78f      	b.n	800085c <__aeabi_fmul+0x18>
 800093c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000940:	ea92 0f0c 	teq	r2, ip
 8000944:	bf18      	it	ne
 8000946:	ea93 0f0c 	teqne	r3, ip
 800094a:	d00a      	beq.n	8000962 <__aeabi_fmul+0x11e>
 800094c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000950:	bf18      	it	ne
 8000952:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000956:	d1d8      	bne.n	800090a <__aeabi_fmul+0xc6>
 8000958:	ea80 0001 	eor.w	r0, r0, r1
 800095c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000960:	4770      	bx	lr
 8000962:	f090 0f00 	teq	r0, #0
 8000966:	bf17      	itett	ne
 8000968:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800096c:	4608      	moveq	r0, r1
 800096e:	f091 0f00 	teqne	r1, #0
 8000972:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000976:	d014      	beq.n	80009a2 <__aeabi_fmul+0x15e>
 8000978:	ea92 0f0c 	teq	r2, ip
 800097c:	d101      	bne.n	8000982 <__aeabi_fmul+0x13e>
 800097e:	0242      	lsls	r2, r0, #9
 8000980:	d10f      	bne.n	80009a2 <__aeabi_fmul+0x15e>
 8000982:	ea93 0f0c 	teq	r3, ip
 8000986:	d103      	bne.n	8000990 <__aeabi_fmul+0x14c>
 8000988:	024b      	lsls	r3, r1, #9
 800098a:	bf18      	it	ne
 800098c:	4608      	movne	r0, r1
 800098e:	d108      	bne.n	80009a2 <__aeabi_fmul+0x15e>
 8000990:	ea80 0001 	eor.w	r0, r0, r1
 8000994:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000998:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800099c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009a0:	4770      	bx	lr
 80009a2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009a6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80009aa:	4770      	bx	lr

080009ac <__aeabi_fdiv>:
 80009ac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80009b0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009b4:	bf1e      	ittt	ne
 80009b6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009ba:	ea92 0f0c 	teqne	r2, ip
 80009be:	ea93 0f0c 	teqne	r3, ip
 80009c2:	d069      	beq.n	8000a98 <__aeabi_fdiv+0xec>
 80009c4:	eba2 0203 	sub.w	r2, r2, r3
 80009c8:	ea80 0c01 	eor.w	ip, r0, r1
 80009cc:	0249      	lsls	r1, r1, #9
 80009ce:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80009d2:	d037      	beq.n	8000a44 <__aeabi_fdiv+0x98>
 80009d4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80009d8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80009dc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80009e0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80009e4:	428b      	cmp	r3, r1
 80009e6:	bf38      	it	cc
 80009e8:	005b      	lslcc	r3, r3, #1
 80009ea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80009ee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80009f2:	428b      	cmp	r3, r1
 80009f4:	bf24      	itt	cs
 80009f6:	1a5b      	subcs	r3, r3, r1
 80009f8:	ea40 000c 	orrcs.w	r0, r0, ip
 80009fc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000a00:	bf24      	itt	cs
 8000a02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000a06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000a0e:	bf24      	itt	cs
 8000a10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000a14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000a1c:	bf24      	itt	cs
 8000a1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000a22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a26:	011b      	lsls	r3, r3, #4
 8000a28:	bf18      	it	ne
 8000a2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000a2e:	d1e0      	bne.n	80009f2 <__aeabi_fdiv+0x46>
 8000a30:	2afd      	cmp	r2, #253	; 0xfd
 8000a32:	f63f af50 	bhi.w	80008d6 <__aeabi_fmul+0x92>
 8000a36:	428b      	cmp	r3, r1
 8000a38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a3c:	bf08      	it	eq
 8000a3e:	f020 0001 	biceq.w	r0, r0, #1
 8000a42:	4770      	bx	lr
 8000a44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a4c:	327f      	adds	r2, #127	; 0x7f
 8000a4e:	bfc2      	ittt	gt
 8000a50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a58:	4770      	bxgt	lr
 8000a5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a5e:	f04f 0300 	mov.w	r3, #0
 8000a62:	3a01      	subs	r2, #1
 8000a64:	e737      	b.n	80008d6 <__aeabi_fmul+0x92>
 8000a66:	f092 0f00 	teq	r2, #0
 8000a6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000a6e:	bf02      	ittt	eq
 8000a70:	0040      	lsleq	r0, r0, #1
 8000a72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000a76:	3a01      	subeq	r2, #1
 8000a78:	d0f9      	beq.n	8000a6e <__aeabi_fdiv+0xc2>
 8000a7a:	ea40 000c 	orr.w	r0, r0, ip
 8000a7e:	f093 0f00 	teq	r3, #0
 8000a82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a86:	bf02      	ittt	eq
 8000a88:	0049      	lsleq	r1, r1, #1
 8000a8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000a8e:	3b01      	subeq	r3, #1
 8000a90:	d0f9      	beq.n	8000a86 <__aeabi_fdiv+0xda>
 8000a92:	ea41 010c 	orr.w	r1, r1, ip
 8000a96:	e795      	b.n	80009c4 <__aeabi_fdiv+0x18>
 8000a98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a9c:	ea92 0f0c 	teq	r2, ip
 8000aa0:	d108      	bne.n	8000ab4 <__aeabi_fdiv+0x108>
 8000aa2:	0242      	lsls	r2, r0, #9
 8000aa4:	f47f af7d 	bne.w	80009a2 <__aeabi_fmul+0x15e>
 8000aa8:	ea93 0f0c 	teq	r3, ip
 8000aac:	f47f af70 	bne.w	8000990 <__aeabi_fmul+0x14c>
 8000ab0:	4608      	mov	r0, r1
 8000ab2:	e776      	b.n	80009a2 <__aeabi_fmul+0x15e>
 8000ab4:	ea93 0f0c 	teq	r3, ip
 8000ab8:	d104      	bne.n	8000ac4 <__aeabi_fdiv+0x118>
 8000aba:	024b      	lsls	r3, r1, #9
 8000abc:	f43f af4c 	beq.w	8000958 <__aeabi_fmul+0x114>
 8000ac0:	4608      	mov	r0, r1
 8000ac2:	e76e      	b.n	80009a2 <__aeabi_fmul+0x15e>
 8000ac4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ac8:	bf18      	it	ne
 8000aca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ace:	d1ca      	bne.n	8000a66 <__aeabi_fdiv+0xba>
 8000ad0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ad4:	f47f af5c 	bne.w	8000990 <__aeabi_fmul+0x14c>
 8000ad8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000adc:	f47f af3c 	bne.w	8000958 <__aeabi_fmul+0x114>
 8000ae0:	e75f      	b.n	80009a2 <__aeabi_fmul+0x15e>
 8000ae2:	bf00      	nop

08000ae4 <ToggleLDAC>:
// Подключение заголовочного файла
#include <DAC_AD5322.h>

//--------------------------------------------------------------------------
// Необходим для загрузки значений в ЦАП
void ToggleLDAC() {
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AD5312_LDAC_GPIO_Port, AD5312_LDAC_Pin, GPIO_PIN_RESET);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	2102      	movs	r1, #2
 8000aec:	4804      	ldr	r0, [pc, #16]	; (8000b00 <ToggleLDAC+0x1c>)
 8000aee:	f002 fde6 	bl	80036be <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD5312_LDAC_GPIO_Port, AD5312_LDAC_Pin, GPIO_PIN_SET);
 8000af2:	2201      	movs	r2, #1
 8000af4:	2102      	movs	r1, #2
 8000af6:	4802      	ldr	r0, [pc, #8]	; (8000b00 <ToggleLDAC+0x1c>)
 8000af8:	f002 fde1 	bl	80036be <HAL_GPIO_WritePin>
}
 8000afc:	bf00      	nop
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40010800 	.word	0x40010800

08000b04 <SendSPI>:
//--------------------------------------------------------------------------
void SendSPI(SPI_HandleTypeDef *pSPI,uint16_t out){
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	807b      	strh	r3, [r7, #2]

  	HAL_GPIO_WritePin(AD5312_SYNC_GPIO_Port, AD5312_SYNC_Pin, GPIO_PIN_RESET);
 8000b10:	2200      	movs	r2, #0
 8000b12:	2110      	movs	r1, #16
 8000b14:	4808      	ldr	r0, [pc, #32]	; (8000b38 <SendSPI+0x34>)
 8000b16:	f002 fdd2 	bl	80036be <HAL_GPIO_WritePin>

  	// Передача значений в цап
  	//out	= 0b0100000111111111;
  	HAL_SPI_Transmit(pSPI, (uint8_t*)(&out), 1, 1);
 8000b1a:	1cb9      	adds	r1, r7, #2
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	2201      	movs	r2, #1
 8000b20:	6878      	ldr	r0, [r7, #4]
 8000b22:	f004 ff79 	bl	8005a18 <HAL_SPI_Transmit>

  	// запепрет передачи CS
  	HAL_GPIO_WritePin(AD5312_SYNC_GPIO_Port, AD5312_SYNC_Pin, GPIO_PIN_SET);
 8000b26:	2201      	movs	r2, #1
 8000b28:	2110      	movs	r1, #16
 8000b2a:	4803      	ldr	r0, [pc, #12]	; (8000b38 <SendSPI+0x34>)
 8000b2c:	f002 fdc7 	bl	80036be <HAL_GPIO_WritePin>

}
 8000b30:	bf00      	nop
 8000b32:	3708      	adds	r7, #8
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	40010800 	.word	0x40010800

08000b3c <DAC_AD5322_Ch1>:
//--------------------------------------------------------------------------
// Запуск цифро-аналогового преобразования канала А
void DAC_AD5322_Ch1(SPI_HandleTypeDef *pSPI, uint16_t data_ch1) {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b086      	sub	sp, #24
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
 8000b44:	460b      	mov	r3, r1
 8000b46:	807b      	strh	r3, [r7, #2]

	if (data_ch1 > 0x0FFF)	data_ch1	= 0x0FFF;
 8000b48:	887b      	ldrh	r3, [r7, #2]
 8000b4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000b4e:	d302      	bcc.n	8000b56 <DAC_AD5322_Ch1+0x1a>
 8000b50:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000b54:	807b      	strh	r3, [r7, #2]

  	uint16_t chan 		= 0;	// bit 15: 0 для канала A, 1 для канала B.
 8000b56:	2300      	movs	r3, #0
 8000b58:	82fb      	strh	r3, [r7, #22]
  	uint16_t bufferVref = 1;	// bit 14: усилитель VREF?
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	82bb      	strh	r3, [r7, #20]
  	uint16_t PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000b5e:	2300      	movs	r3, #0
 8000b60:	827b      	strh	r3, [r7, #18]
  	uint16_t PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes   0  Normal Operation
 8000b62:	2300      	movs	r3, #0
 8000b64:	823b      	strh	r3, [r7, #16]
  	uint16_t out, tv;

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000b66:	8afb      	ldrh	r3, [r7, #22]
 8000b68:	03db      	lsls	r3, r3, #15
 8000b6a:	b21a      	sxth	r2, r3
 8000b6c:	8abb      	ldrh	r3, [r7, #20]
 8000b6e:	039b      	lsls	r3, r3, #14
 8000b70:	b21b      	sxth	r3, r3
 8000b72:	4313      	orrs	r3, r2
 8000b74:	b21a      	sxth	r2, r3
 8000b76:	8a7b      	ldrh	r3, [r7, #18]
 8000b78:	035b      	lsls	r3, r3, #13
 8000b7a:	b21b      	sxth	r3, r3
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	b21a      	sxth	r2, r3
 8000b80:	8a3b      	ldrh	r3, [r7, #16]
 8000b82:	031b      	lsls	r3, r3, #12
 8000b84:	b21b      	sxth	r3, r3
 8000b86:	4313      	orrs	r3, r2
 8000b88:	b21b      	sxth	r3, r3
 8000b8a:	81fb      	strh	r3, [r7, #14]
  	out = (tv & 0xF000) | (data_ch1 & 0x0FFF);
 8000b8c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b90:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000b94:	f023 030f 	bic.w	r3, r3, #15
 8000b98:	b21a      	sxth	r2, r3
 8000b9a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000b9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ba2:	b21b      	sxth	r3, r3
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	b21b      	sxth	r3, r3
 8000ba8:	81bb      	strh	r3, [r7, #12]
  	SendSPI(pSPI,out);
 8000baa:	89bb      	ldrh	r3, [r7, #12]
 8000bac:	4619      	mov	r1, r3
 8000bae:	6878      	ldr	r0, [r7, #4]
 8000bb0:	f7ff ffa8 	bl	8000b04 <SendSPI>
  	SendSPI(pSPI,out);
 8000bb4:	89bb      	ldrh	r3, [r7, #12]
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	6878      	ldr	r0, [r7, #4]
 8000bba:	f7ff ffa3 	bl	8000b04 <SendSPI>
  	ToggleLDAC();
 8000bbe:	f7ff ff91 	bl	8000ae4 <ToggleLDAC>
}
 8000bc2:	bf00      	nop
 8000bc4:	3718      	adds	r7, #24
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}

08000bca <DAC_AD5322_Ch2>:
//--------------------------------------------------------------------------
// Запуск цифро-аналогового преобразования канала В
void DAC_AD5322_Ch2(SPI_HandleTypeDef *pSPI, uint16_t data_ch2) {
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b086      	sub	sp, #24
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
 8000bd2:	460b      	mov	r3, r1
 8000bd4:	807b      	strh	r3, [r7, #2]

	if (data_ch2 > 0x0FFF)	data_ch2	= 0x0FFF;
 8000bd6:	887b      	ldrh	r3, [r7, #2]
 8000bd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000bdc:	d302      	bcc.n	8000be4 <DAC_AD5322_Ch2+0x1a>
 8000bde:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000be2:	807b      	strh	r3, [r7, #2]

  	uint16_t chan 		= 1;	// bit 15: 0 для канала A, 1 для канала B.
 8000be4:	2301      	movs	r3, #1
 8000be6:	82fb      	strh	r3, [r7, #22]
  	uint16_t bufferVref = 1;	// bit 14: усилитель VREF?
 8000be8:	2301      	movs	r3, #1
 8000bea:	82bb      	strh	r3, [r7, #20]
  	uint16_t PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000bec:	2300      	movs	r3, #0
 8000bee:	827b      	strh	r3, [r7, #18]
  	uint16_t PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes   0  Normal Operation
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	823b      	strh	r3, [r7, #16]
  	uint16_t out, tv;

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000bf4:	8afb      	ldrh	r3, [r7, #22]
 8000bf6:	03db      	lsls	r3, r3, #15
 8000bf8:	b21a      	sxth	r2, r3
 8000bfa:	8abb      	ldrh	r3, [r7, #20]
 8000bfc:	039b      	lsls	r3, r3, #14
 8000bfe:	b21b      	sxth	r3, r3
 8000c00:	4313      	orrs	r3, r2
 8000c02:	b21a      	sxth	r2, r3
 8000c04:	8a7b      	ldrh	r3, [r7, #18]
 8000c06:	035b      	lsls	r3, r3, #13
 8000c08:	b21b      	sxth	r3, r3
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	b21a      	sxth	r2, r3
 8000c0e:	8a3b      	ldrh	r3, [r7, #16]
 8000c10:	031b      	lsls	r3, r3, #12
 8000c12:	b21b      	sxth	r3, r3
 8000c14:	4313      	orrs	r3, r2
 8000c16:	b21b      	sxth	r3, r3
 8000c18:	81fb      	strh	r3, [r7, #14]
  	out = (tv & 0xF000) | (data_ch2 & 0x0FFF);
 8000c1a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c1e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000c22:	f023 030f 	bic.w	r3, r3, #15
 8000c26:	b21a      	sxth	r2, r3
 8000c28:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c30:	b21b      	sxth	r3, r3
 8000c32:	4313      	orrs	r3, r2
 8000c34:	b21b      	sxth	r3, r3
 8000c36:	81bb      	strh	r3, [r7, #12]
  	SendSPI(pSPI,out);
 8000c38:	89bb      	ldrh	r3, [r7, #12]
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff ff61 	bl	8000b04 <SendSPI>
  	SendSPI(pSPI,out);
 8000c42:	89bb      	ldrh	r3, [r7, #12]
 8000c44:	4619      	mov	r1, r3
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f7ff ff5c 	bl	8000b04 <SendSPI>
  	ToggleLDAC();
 8000c4c:	f7ff ff4a 	bl	8000ae4 <ToggleLDAC>
}
 8000c50:	bf00      	nop
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <DAC_AD5322_Ch1Ch2>:
//--------------------------------------------------------------------------
void DAC_AD5322_Ch1Ch2(SPI_HandleTypeDef *pSPI, uint16_t data_ch1, uint16_t data_ch2) {
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	460b      	mov	r3, r1
 8000c62:	807b      	strh	r3, [r7, #2]
 8000c64:	4613      	mov	r3, r2
 8000c66:	803b      	strh	r3, [r7, #0]

	if (data_ch1 > 0x0FFF)	data_ch1	= 0x0FFF;
 8000c68:	887b      	ldrh	r3, [r7, #2]
 8000c6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000c6e:	d302      	bcc.n	8000c76 <DAC_AD5322_Ch1Ch2+0x1e>
 8000c70:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000c74:	807b      	strh	r3, [r7, #2]
	if (data_ch2 > 0x0FFF)	data_ch2	= 0x0FFF;
 8000c76:	883b      	ldrh	r3, [r7, #0]
 8000c78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000c7c:	d302      	bcc.n	8000c84 <DAC_AD5322_Ch1Ch2+0x2c>
 8000c7e:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000c82:	803b      	strh	r3, [r7, #0]

  	uint16_t chan 		= 0;	// bit 15: 0 для канала A, 1 для канала B.
 8000c84:	2300      	movs	r3, #0
 8000c86:	82fb      	strh	r3, [r7, #22]
  	uint16_t bufferVref = 1;	// bit 14: усилитель VREF?
 8000c88:	2301      	movs	r3, #1
 8000c8a:	82bb      	strh	r3, [r7, #20]
  	uint16_t PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	827b      	strh	r3, [r7, #18]
  	uint16_t PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes    0  Normal Operation
 8000c90:	2300      	movs	r3, #0
 8000c92:	823b      	strh	r3, [r7, #16]
  	uint16_t out, tv;

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000c94:	8afb      	ldrh	r3, [r7, #22]
 8000c96:	03db      	lsls	r3, r3, #15
 8000c98:	b21a      	sxth	r2, r3
 8000c9a:	8abb      	ldrh	r3, [r7, #20]
 8000c9c:	039b      	lsls	r3, r3, #14
 8000c9e:	b21b      	sxth	r3, r3
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	b21a      	sxth	r2, r3
 8000ca4:	8a7b      	ldrh	r3, [r7, #18]
 8000ca6:	035b      	lsls	r3, r3, #13
 8000ca8:	b21b      	sxth	r3, r3
 8000caa:	4313      	orrs	r3, r2
 8000cac:	b21a      	sxth	r2, r3
 8000cae:	8a3b      	ldrh	r3, [r7, #16]
 8000cb0:	031b      	lsls	r3, r3, #12
 8000cb2:	b21b      	sxth	r3, r3
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	b21b      	sxth	r3, r3
 8000cb8:	81fb      	strh	r3, [r7, #14]
	out = (tv & 0xF000) | (data_ch1 & 0x0FFF);
 8000cba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000cbe:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000cc2:	f023 030f 	bic.w	r3, r3, #15
 8000cc6:	b21a      	sxth	r2, r3
 8000cc8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000ccc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cd0:	b21b      	sxth	r3, r3
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	b21b      	sxth	r3, r3
 8000cd6:	81bb      	strh	r3, [r7, #12]

  	SendSPI(pSPI,out);
 8000cd8:	89bb      	ldrh	r3, [r7, #12]
 8000cda:	4619      	mov	r1, r3
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f7ff ff11 	bl	8000b04 <SendSPI>
  	SendSPI(pSPI,out);
 8000ce2:	89bb      	ldrh	r3, [r7, #12]
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	6878      	ldr	r0, [r7, #4]
 8000ce8:	f7ff ff0c 	bl	8000b04 <SendSPI>
  	//--------------------------------------------------------------------------
  	chan 		= 1;	// bit 15: 0 для канала A, 1 для канала B.
 8000cec:	2301      	movs	r3, #1
 8000cee:	82fb      	strh	r3, [r7, #22]
  	bufferVref 	= 1;	// bit 14: усилитель VREF?
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	82bb      	strh	r3, [r7, #20]
  	PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	827b      	strh	r3, [r7, #18]
  	PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes    0  Normal Operation
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	823b      	strh	r3, [r7, #16]

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000cfc:	8afb      	ldrh	r3, [r7, #22]
 8000cfe:	03db      	lsls	r3, r3, #15
 8000d00:	b21a      	sxth	r2, r3
 8000d02:	8abb      	ldrh	r3, [r7, #20]
 8000d04:	039b      	lsls	r3, r3, #14
 8000d06:	b21b      	sxth	r3, r3
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	b21a      	sxth	r2, r3
 8000d0c:	8a7b      	ldrh	r3, [r7, #18]
 8000d0e:	035b      	lsls	r3, r3, #13
 8000d10:	b21b      	sxth	r3, r3
 8000d12:	4313      	orrs	r3, r2
 8000d14:	b21a      	sxth	r2, r3
 8000d16:	8a3b      	ldrh	r3, [r7, #16]
 8000d18:	031b      	lsls	r3, r3, #12
 8000d1a:	b21b      	sxth	r3, r3
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	b21b      	sxth	r3, r3
 8000d20:	81fb      	strh	r3, [r7, #14]
  	out = (tv & 0xF000) | (data_ch2 & 0x0FFF);
 8000d22:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d26:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000d2a:	f023 030f 	bic.w	r3, r3, #15
 8000d2e:	b21a      	sxth	r2, r3
 8000d30:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000d34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d38:	b21b      	sxth	r3, r3
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	b21b      	sxth	r3, r3
 8000d3e:	81bb      	strh	r3, [r7, #12]
  	SendSPI(pSPI,out);
 8000d40:	89bb      	ldrh	r3, [r7, #12]
 8000d42:	4619      	mov	r1, r3
 8000d44:	6878      	ldr	r0, [r7, #4]
 8000d46:	f7ff fedd 	bl	8000b04 <SendSPI>
  	SendSPI(pSPI,out);
 8000d4a:	89bb      	ldrh	r3, [r7, #12]
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff fed8 	bl	8000b04 <SendSPI>
  	ToggleLDAC();
 8000d54:	f7ff fec6 	bl	8000ae4 <ToggleLDAC>
}
 8000d58:	bf00      	nop
 8000d5a:	3718      	adds	r7, #24
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <volt2dgt>:
// floor()
// Пример: 
// Следующий фрагмент кода выводит на экран «10»:
// printf("%f", floor(10.9));

uint16_t volt2dgt(Table_t *calibTable, int16_t volt){
 8000d60:	b590      	push	{r4, r7, lr}
 8000d62:	b085      	sub	sp, #20
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	460b      	mov	r3, r1
 8000d6a:	807b      	strh	r3, [r7, #2]

// TODO: Нужно ли учитывать Ктр? volt = volt*Ktr 
float count = (abs(MIN_VOLT_MODE_12)+abs(MAX_VOLT_MODE_12))/STEP_CALIBRATE;
 8000d6c:	4b3f      	ldr	r3, [pc, #252]	; (8000e6c <volt2dgt+0x10c>)
 8000d6e:	60fb      	str	r3, [r7, #12]
uint16_t y = (floor((count*abs(MIN_VOLT_MODE_12))/(abs(MIN_VOLT_MODE_12)+abs(MAX_VOLT_MODE_12))/abs(MIN_VOLT_MODE_12)*volt+(count*abs(MIN_VOLT_MODE_12))/(abs(MIN_VOLT_MODE_12)+abs(MAX_VOLT_MODE_12)))); // искомый индекс в массиве!!! найти минимальное значение от него 26.5-->26 через floor
 8000d70:	493f      	ldr	r1, [pc, #252]	; (8000e70 <volt2dgt+0x110>)
 8000d72:	68f8      	ldr	r0, [r7, #12]
 8000d74:	f7ff fd66 	bl	8000844 <__aeabi_fmul>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	493e      	ldr	r1, [pc, #248]	; (8000e74 <volt2dgt+0x114>)
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f7ff fe15 	bl	80009ac <__aeabi_fdiv>
 8000d82:	4603      	mov	r3, r0
 8000d84:	493a      	ldr	r1, [pc, #232]	; (8000e70 <volt2dgt+0x110>)
 8000d86:	4618      	mov	r0, r3
 8000d88:	f7ff fe10 	bl	80009ac <__aeabi_fdiv>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	461c      	mov	r4, r3
 8000d90:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000d94:	4618      	mov	r0, r3
 8000d96:	f7ff fd01 	bl	800079c <__aeabi_i2f>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	4620      	mov	r0, r4
 8000da0:	f7ff fd50 	bl	8000844 <__aeabi_fmul>
 8000da4:	4603      	mov	r3, r0
 8000da6:	461c      	mov	r4, r3
 8000da8:	4931      	ldr	r1, [pc, #196]	; (8000e70 <volt2dgt+0x110>)
 8000daa:	68f8      	ldr	r0, [r7, #12]
 8000dac:	f7ff fd4a 	bl	8000844 <__aeabi_fmul>
 8000db0:	4603      	mov	r3, r0
 8000db2:	4930      	ldr	r1, [pc, #192]	; (8000e74 <volt2dgt+0x114>)
 8000db4:	4618      	mov	r0, r3
 8000db6:	f7ff fdf9 	bl	80009ac <__aeabi_fdiv>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	f7ff fc38 	bl	8000634 <__addsf3>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff fb2e 	bl	8000428 <__aeabi_f2d>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	460b      	mov	r3, r1
 8000dd0:	4610      	mov	r0, r2
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	f00b f918 	bl	800c008 <floor>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4610      	mov	r0, r2
 8000dde:	4619      	mov	r1, r3
 8000de0:	f7ff fc02 	bl	80005e8 <__aeabi_d2uiz>
 8000de4:	4603      	mov	r3, r0
 8000de6:	817b      	strh	r3, [r7, #10]
uint16_t CodeX = (((calibTable->dacValA_m12[y+1+1]-calibTable->dacValA_m12[y])/(((y+1+1) * STEP_CALIBRATE) -abs( MIN_VOLT_MODE_12)-((y+1) * STEP_CALIBRATE) - abs( MIN_VOLT_MODE_12))))*(volt-((y+1) * STEP_CALIBRATE) - abs( MIN_VOLT_MODE_12))+calibTable->dacValA_m12[y+1];
 8000de8:	897b      	ldrh	r3, [r7, #10]
 8000dea:	3302      	adds	r3, #2
 8000dec:	687a      	ldr	r2, [r7, #4]
 8000dee:	3304      	adds	r3, #4
 8000df0:	005b      	lsls	r3, r3, #1
 8000df2:	4413      	add	r3, r2
 8000df4:	889b      	ldrh	r3, [r3, #4]
 8000df6:	4619      	mov	r1, r3
 8000df8:	897b      	ldrh	r3, [r7, #10]
 8000dfa:	687a      	ldr	r2, [r7, #4]
 8000dfc:	3304      	adds	r3, #4
 8000dfe:	005b      	lsls	r3, r3, #1
 8000e00:	4413      	add	r3, r2
 8000e02:	889b      	ldrh	r3, [r3, #4]
 8000e04:	1aca      	subs	r2, r1, r3
 8000e06:	897b      	ldrh	r3, [r7, #10]
 8000e08:	3302      	adds	r3, #2
 8000e0a:	21c8      	movs	r1, #200	; 0xc8
 8000e0c:	fb01 f303 	mul.w	r3, r1, r3
 8000e10:	f5a3 539c 	sub.w	r3, r3, #4992	; 0x1380
 8000e14:	3b08      	subs	r3, #8
 8000e16:	8979      	ldrh	r1, [r7, #10]
 8000e18:	3101      	adds	r1, #1
 8000e1a:	f06f 00c7 	mvn.w	r0, #199	; 0xc7
 8000e1e:	fb00 f101 	mul.w	r1, r0, r1
 8000e22:	440b      	add	r3, r1
 8000e24:	f5a3 539c 	sub.w	r3, r3, #4992	; 0x1380
 8000e28:	3b08      	subs	r3, #8
 8000e2a:	fb92 f3f3 	sdiv	r3, r2, r3
 8000e2e:	b29a      	uxth	r2, r3
 8000e30:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8000e34:	897b      	ldrh	r3, [r7, #10]
 8000e36:	3301      	adds	r3, #1
 8000e38:	f06f 00c7 	mvn.w	r0, #199	; 0xc7
 8000e3c:	fb00 f303 	mul.w	r3, r0, r3
 8000e40:	440b      	add	r3, r1
 8000e42:	f5a3 539c 	sub.w	r3, r3, #4992	; 0x1380
 8000e46:	3b08      	subs	r3, #8
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	fb03 f302 	mul.w	r3, r3, r2
 8000e4e:	b29a      	uxth	r2, r3
 8000e50:	897b      	ldrh	r3, [r7, #10]
 8000e52:	3301      	adds	r3, #1
 8000e54:	6879      	ldr	r1, [r7, #4]
 8000e56:	3304      	adds	r3, #4
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	440b      	add	r3, r1
 8000e5c:	889b      	ldrh	r3, [r3, #4]
 8000e5e:	4413      	add	r3, r2
 8000e60:	813b      	strh	r3, [r7, #8]
	return CodeX;
 8000e62:	893b      	ldrh	r3, [r7, #8]





}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3714      	adds	r7, #20
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd90      	pop	{r4, r7, pc}
 8000e6c:	42aa0000 	.word	0x42aa0000
 8000e70:	459c4000 	.word	0x459c4000
 8000e74:	4684d000 	.word	0x4684d000

08000e78 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000e80:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000e84:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000e88:	f003 0301 	and.w	r3, r3, #1
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d013      	beq.n	8000eb8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000e90:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000e94:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000e98:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d00b      	beq.n	8000eb8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000ea0:	e000      	b.n	8000ea4 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000ea2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000ea4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d0f9      	beq.n	8000ea2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000eae:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	b2d2      	uxtb	r2, r2
 8000eb6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000eb8:	687b      	ldr	r3, [r7, #4]
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bc80      	pop	{r7}
 8000ec2:	4770      	bx	lr

08000ec4 <DWT_Init>:
#define SCB_DEMCR   *(volatile unsigned long *)0xE000EDFC

/******************************************************************************/
/* inline func */
__STATIC_INLINE void DWT_Init(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // разрешаем использовать счётчик
 8000ec8:	4b07      	ldr	r3, [pc, #28]	; (8000ee8 <DWT_Init+0x24>)
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	4a06      	ldr	r2, [pc, #24]	; (8000ee8 <DWT_Init+0x24>)
 8000ece:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ed2:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;   // запускаем счётчик
 8000ed4:	4b05      	ldr	r3, [pc, #20]	; (8000eec <DWT_Init+0x28>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a04      	ldr	r2, [pc, #16]	; (8000eec <DWT_Init+0x28>)
 8000eda:	f043 0301 	orr.w	r3, r3, #1
 8000ede:	6013      	str	r3, [r2, #0]
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bc80      	pop	{r7}
 8000ee6:	4770      	bx	lr
 8000ee8:	e000edf0 	.word	0xe000edf0
 8000eec:	e0001000 	.word	0xe0001000

08000ef0 <_write>:
static void MX_TIM4_Init(void);
static void MX_CRC_Init(void);
/* USER CODE BEGIN PFP */
//**************************************************************************
#if DEBUG_SWO
int _write(int32_t file, uint8_t *ptr, int32_t len) {
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	60f8      	str	r0, [r7, #12]
 8000ef8:	60b9      	str	r1, [r7, #8]
 8000efa:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 8000efc:	2300      	movs	r3, #0
 8000efe:	617b      	str	r3, [r7, #20]
 8000f00:	e009      	b.n	8000f16 <_write+0x26>
		ITM_SendChar(*ptr++);
 8000f02:	68bb      	ldr	r3, [r7, #8]
 8000f04:	1c5a      	adds	r2, r3, #1
 8000f06:	60ba      	str	r2, [r7, #8]
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f7ff ffb4 	bl	8000e78 <ITM_SendChar>
	for (int i = 0; i < len; i++) {
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	3301      	adds	r3, #1
 8000f14:	617b      	str	r3, [r7, #20]
 8000f16:	697a      	ldr	r2, [r7, #20]
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	dbf1      	blt.n	8000f02 <_write+0x12>
	}
	return len;
 8000f1e:	687b      	ldr	r3, [r7, #4]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3718      	adds	r7, #24
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <SetDacA>:
//	DAC_AD5322_Ch1Ch2(&hspi1,VDAC_A,VDAC_B);
//}
//--------------------------------------------------------------------------
union NVRAM DevNVRAM;

void SetDacA(int16_t da) {
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	80fb      	strh	r3, [r7, #6]
	VDAC_A = volt2dgt(&(DevNVRAM.calibration_table), da);
 8000f32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f36:	4619      	mov	r1, r3
 8000f38:	4808      	ldr	r0, [pc, #32]	; (8000f5c <SetDacA+0x34>)
 8000f3a:	f7ff ff11 	bl	8000d60 <volt2dgt>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	461a      	mov	r2, r3
 8000f42:	4b07      	ldr	r3, [pc, #28]	; (8000f60 <SetDacA+0x38>)
 8000f44:	801a      	strh	r2, [r3, #0]
	DAC_AD5322_Ch1(&hspi1, VDAC_A);
 8000f46:	4b06      	ldr	r3, [pc, #24]	; (8000f60 <SetDacA+0x38>)
 8000f48:	881b      	ldrh	r3, [r3, #0]
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4805      	ldr	r0, [pc, #20]	; (8000f64 <SetDacA+0x3c>)
 8000f4e:	f7ff fdf5 	bl	8000b3c <DAC_AD5322_Ch1>
}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	200004b8 	.word	0x200004b8
 8000f60:	20000010 	.word	0x20000010
 8000f64:	20000980 	.word	0x20000980

08000f68 <SetDacB>:
void SetDacB(int16_t db) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	80fb      	strh	r3, [r7, #6]
	VDAC_B = volt2dgt(&(DevNVRAM.calibration_table), db);
 8000f72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f76:	4619      	mov	r1, r3
 8000f78:	4808      	ldr	r0, [pc, #32]	; (8000f9c <SetDacB+0x34>)
 8000f7a:	f7ff fef1 	bl	8000d60 <volt2dgt>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	461a      	mov	r2, r3
 8000f82:	4b07      	ldr	r3, [pc, #28]	; (8000fa0 <SetDacB+0x38>)
 8000f84:	801a      	strh	r2, [r3, #0]
	DAC_AD5322_Ch2(&hspi1, VDAC_B);
 8000f86:	4b06      	ldr	r3, [pc, #24]	; (8000fa0 <SetDacB+0x38>)
 8000f88:	881b      	ldrh	r3, [r3, #0]
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4805      	ldr	r0, [pc, #20]	; (8000fa4 <SetDacB+0x3c>)
 8000f8e:	f7ff fe1c 	bl	8000bca <DAC_AD5322_Ch2>
}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	200004b8 	.word	0x200004b8
 8000fa0:	20000012 	.word	0x20000012
 8000fa4:	20000980 	.word	0x20000980

08000fa8 <SetAllDAC>:
void SetAllDAC() {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0

	DAC_AD5322_Ch1Ch2(&hspi1,VDAC_A,VDAC_B);
 8000fac:	4b04      	ldr	r3, [pc, #16]	; (8000fc0 <SetAllDAC+0x18>)
 8000fae:	881b      	ldrh	r3, [r3, #0]
 8000fb0:	4a04      	ldr	r2, [pc, #16]	; (8000fc4 <SetAllDAC+0x1c>)
 8000fb2:	8812      	ldrh	r2, [r2, #0]
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4804      	ldr	r0, [pc, #16]	; (8000fc8 <SetAllDAC+0x20>)
 8000fb8:	f7ff fe4e 	bl	8000c58 <DAC_AD5322_Ch1Ch2>
}
 8000fbc:	bf00      	nop
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20000010 	.word	0x20000010
 8000fc4:	20000012 	.word	0x20000012
 8000fc8:	20000980 	.word	0x20000980

08000fcc <GetDacA>:
uint16_t GetDacA() {
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
	return VDAC_A;
 8000fd0:	4b02      	ldr	r3, [pc, #8]	; (8000fdc <GetDacA+0x10>)
 8000fd2:	881b      	ldrh	r3, [r3, #0]
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bc80      	pop	{r7}
 8000fda:	4770      	bx	lr
 8000fdc:	20000010 	.word	0x20000010

08000fe0 <GetDacB>:
uint16_t GetDacB() {
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
	return VDAC_B;
 8000fe4:	4b02      	ldr	r3, [pc, #8]	; (8000ff0 <GetDacB+0x10>)
 8000fe6:	881b      	ldrh	r3, [r3, #0]
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bc80      	pop	{r7}
 8000fee:	4770      	bx	lr
 8000ff0:	20000012 	.word	0x20000012

08000ff4 <GetBtnRunState>:
uint32_t time_key3 = 0;

uint8_t btn3_long_rd = 0;
uint8_t btn3_short_rd = 0;
//--------------------------------------------------------------------------
uint8_t GetBtnRunState() {
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	if (btn1_short_rd == 0x00 && btn1_long_rd == 0x00) {
 8000ff8:	4b1d      	ldr	r3, [pc, #116]	; (8001070 <GetBtnRunState+0x7c>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d10b      	bne.n	8001018 <GetBtnRunState+0x24>
 8001000:	4b1c      	ldr	r3, [pc, #112]	; (8001074 <GetBtnRunState+0x80>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d107      	bne.n	8001018 <GetBtnRunState+0x24>
		btn1_long_rd	 = 0;
 8001008:	4b1a      	ldr	r3, [pc, #104]	; (8001074 <GetBtnRunState+0x80>)
 800100a:	2200      	movs	r2, #0
 800100c:	701a      	strb	r2, [r3, #0]
		btn1_short_rd	 = 0;
 800100e:	4b18      	ldr	r3, [pc, #96]	; (8001070 <GetBtnRunState+0x7c>)
 8001010:	2200      	movs	r2, #0
 8001012:	701a      	strb	r2, [r3, #0]
		return 0x00;
 8001014:	2300      	movs	r3, #0
 8001016:	e026      	b.n	8001066 <GetBtnRunState+0x72>
	}
	if (btn1_short_rd == 0x01 && btn1_long_rd == 0x00) {
 8001018:	4b15      	ldr	r3, [pc, #84]	; (8001070 <GetBtnRunState+0x7c>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	2b01      	cmp	r3, #1
 800101e:	d10b      	bne.n	8001038 <GetBtnRunState+0x44>
 8001020:	4b14      	ldr	r3, [pc, #80]	; (8001074 <GetBtnRunState+0x80>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d107      	bne.n	8001038 <GetBtnRunState+0x44>
		btn1_long_rd 	= 0;
 8001028:	4b12      	ldr	r3, [pc, #72]	; (8001074 <GetBtnRunState+0x80>)
 800102a:	2200      	movs	r2, #0
 800102c:	701a      	strb	r2, [r3, #0]
		btn1_short_rd 	= 0;
 800102e:	4b10      	ldr	r3, [pc, #64]	; (8001070 <GetBtnRunState+0x7c>)
 8001030:	2200      	movs	r2, #0
 8001032:	701a      	strb	r2, [r3, #0]
		return 0x01;
 8001034:	2301      	movs	r3, #1
 8001036:	e016      	b.n	8001066 <GetBtnRunState+0x72>
	}
	if (btn1_short_rd == 0x00 && btn1_long_rd == 0x01) {
 8001038:	4b0d      	ldr	r3, [pc, #52]	; (8001070 <GetBtnRunState+0x7c>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d10b      	bne.n	8001058 <GetBtnRunState+0x64>
 8001040:	4b0c      	ldr	r3, [pc, #48]	; (8001074 <GetBtnRunState+0x80>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	2b01      	cmp	r3, #1
 8001046:	d107      	bne.n	8001058 <GetBtnRunState+0x64>
		btn1_long_rd 	= 0;
 8001048:	4b0a      	ldr	r3, [pc, #40]	; (8001074 <GetBtnRunState+0x80>)
 800104a:	2200      	movs	r2, #0
 800104c:	701a      	strb	r2, [r3, #0]
		btn1_short_rd 	= 0;
 800104e:	4b08      	ldr	r3, [pc, #32]	; (8001070 <GetBtnRunState+0x7c>)
 8001050:	2200      	movs	r2, #0
 8001052:	701a      	strb	r2, [r3, #0]
		return 0x02;
 8001054:	2302      	movs	r3, #2
 8001056:	e006      	b.n	8001066 <GetBtnRunState+0x72>
	}

	btn1_long_rd 		= 0;
 8001058:	4b06      	ldr	r3, [pc, #24]	; (8001074 <GetBtnRunState+0x80>)
 800105a:	2200      	movs	r2, #0
 800105c:	701a      	strb	r2, [r3, #0]
	btn1_short_rd	 	= 0;
 800105e:	4b04      	ldr	r3, [pc, #16]	; (8001070 <GetBtnRunState+0x7c>)
 8001060:	2200      	movs	r2, #0
 8001062:	701a      	strb	r2, [r3, #0]

//	if (short_state1 == 0x00 && long_state1 == 0x00)	return 0x00;
//	if (short_state1 == 0x01 && long_state1 == 0x00)	return 0x01;
//	if (short_state1 == 0x00 && long_state1 == 0x01)	return 0x02;
	return 0x00;
 8001064:	2300      	movs	r3, #0
}
 8001066:	4618      	mov	r0, r3
 8001068:	46bd      	mov	sp, r7
 800106a:	bc80      	pop	{r7}
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	2000025d 	.word	0x2000025d
 8001074:	2000025c 	.word	0x2000025c

08001078 <GetBtnUpState>:
//--------------------------------------------------------------------------
uint8_t GetBtnUpState() {
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	if (btn2_short_rd == 0x00 && btn2_long_rd == 0x00) {
 800107c:	4b1d      	ldr	r3, [pc, #116]	; (80010f4 <GetBtnUpState+0x7c>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d10b      	bne.n	800109c <GetBtnUpState+0x24>
 8001084:	4b1c      	ldr	r3, [pc, #112]	; (80010f8 <GetBtnUpState+0x80>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d107      	bne.n	800109c <GetBtnUpState+0x24>
		btn2_long_rd	 = 0;
 800108c:	4b1a      	ldr	r3, [pc, #104]	; (80010f8 <GetBtnUpState+0x80>)
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]
		btn2_short_rd	 = 0;
 8001092:	4b18      	ldr	r3, [pc, #96]	; (80010f4 <GetBtnUpState+0x7c>)
 8001094:	2200      	movs	r2, #0
 8001096:	701a      	strb	r2, [r3, #0]
		return 0x00;
 8001098:	2300      	movs	r3, #0
 800109a:	e026      	b.n	80010ea <GetBtnUpState+0x72>
	}
	if (btn2_short_rd == 0x01 && btn2_long_rd == 0x00) {
 800109c:	4b15      	ldr	r3, [pc, #84]	; (80010f4 <GetBtnUpState+0x7c>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d10b      	bne.n	80010bc <GetBtnUpState+0x44>
 80010a4:	4b14      	ldr	r3, [pc, #80]	; (80010f8 <GetBtnUpState+0x80>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d107      	bne.n	80010bc <GetBtnUpState+0x44>
		btn2_long_rd 	= 0;
 80010ac:	4b12      	ldr	r3, [pc, #72]	; (80010f8 <GetBtnUpState+0x80>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	701a      	strb	r2, [r3, #0]
		btn2_short_rd 	= 0;
 80010b2:	4b10      	ldr	r3, [pc, #64]	; (80010f4 <GetBtnUpState+0x7c>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	701a      	strb	r2, [r3, #0]
		return 0x01;
 80010b8:	2301      	movs	r3, #1
 80010ba:	e016      	b.n	80010ea <GetBtnUpState+0x72>
	}
	if (btn2_short_rd == 0x00 && btn2_long_rd == 0x01) {
 80010bc:	4b0d      	ldr	r3, [pc, #52]	; (80010f4 <GetBtnUpState+0x7c>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d10b      	bne.n	80010dc <GetBtnUpState+0x64>
 80010c4:	4b0c      	ldr	r3, [pc, #48]	; (80010f8 <GetBtnUpState+0x80>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d107      	bne.n	80010dc <GetBtnUpState+0x64>
		btn2_long_rd 	= 0;
 80010cc:	4b0a      	ldr	r3, [pc, #40]	; (80010f8 <GetBtnUpState+0x80>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
		btn2_short_rd 	= 0;
 80010d2:	4b08      	ldr	r3, [pc, #32]	; (80010f4 <GetBtnUpState+0x7c>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	701a      	strb	r2, [r3, #0]
		return 0x02;
 80010d8:	2302      	movs	r3, #2
 80010da:	e006      	b.n	80010ea <GetBtnUpState+0x72>
	}

	btn2_long_rd 		= 0;
 80010dc:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <GetBtnUpState+0x80>)
 80010de:	2200      	movs	r2, #0
 80010e0:	701a      	strb	r2, [r3, #0]
	btn2_short_rd	 	= 0;
 80010e2:	4b04      	ldr	r3, [pc, #16]	; (80010f4 <GetBtnUpState+0x7c>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	701a      	strb	r2, [r3, #0]
//	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
//	if (short_state2 == 0x00 && long_state2 == 0x00)	return 0x00;
//	if (short_state2 == 0x01 && long_state2 == 0x00)	return 0x01;
//	if (short_state2 == 0x00 && long_state2 == 0x01)	return 0x02;
	return 0x00;
 80010e8:	2300      	movs	r3, #0
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bc80      	pop	{r7}
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	20000265 	.word	0x20000265
 80010f8:	20000264 	.word	0x20000264

080010fc <GetBtnDownState>:
//--------------------------------------------------------------------------
uint8_t GetBtnDownState() {
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	if (btn3_short_rd == 0x00 && btn3_long_rd == 0x00) {
 8001100:	4b1d      	ldr	r3, [pc, #116]	; (8001178 <GetBtnDownState+0x7c>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d10b      	bne.n	8001120 <GetBtnDownState+0x24>
 8001108:	4b1c      	ldr	r3, [pc, #112]	; (800117c <GetBtnDownState+0x80>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d107      	bne.n	8001120 <GetBtnDownState+0x24>
		btn3_long_rd	 = 0;
 8001110:	4b1a      	ldr	r3, [pc, #104]	; (800117c <GetBtnDownState+0x80>)
 8001112:	2200      	movs	r2, #0
 8001114:	701a      	strb	r2, [r3, #0]
		btn3_short_rd	 = 0;
 8001116:	4b18      	ldr	r3, [pc, #96]	; (8001178 <GetBtnDownState+0x7c>)
 8001118:	2200      	movs	r2, #0
 800111a:	701a      	strb	r2, [r3, #0]
		return 0x00;
 800111c:	2300      	movs	r3, #0
 800111e:	e026      	b.n	800116e <GetBtnDownState+0x72>
	}
	if (btn3_short_rd == 0x01 && btn3_long_rd == 0x00) {
 8001120:	4b15      	ldr	r3, [pc, #84]	; (8001178 <GetBtnDownState+0x7c>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d10b      	bne.n	8001140 <GetBtnDownState+0x44>
 8001128:	4b14      	ldr	r3, [pc, #80]	; (800117c <GetBtnDownState+0x80>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d107      	bne.n	8001140 <GetBtnDownState+0x44>
		btn3_long_rd 	= 0;
 8001130:	4b12      	ldr	r3, [pc, #72]	; (800117c <GetBtnDownState+0x80>)
 8001132:	2200      	movs	r2, #0
 8001134:	701a      	strb	r2, [r3, #0]
		btn3_short_rd 	= 0;
 8001136:	4b10      	ldr	r3, [pc, #64]	; (8001178 <GetBtnDownState+0x7c>)
 8001138:	2200      	movs	r2, #0
 800113a:	701a      	strb	r2, [r3, #0]
		return 0x01;
 800113c:	2301      	movs	r3, #1
 800113e:	e016      	b.n	800116e <GetBtnDownState+0x72>
	}
	if (btn3_short_rd == 0x00 && btn3_long_rd == 0x01) {
 8001140:	4b0d      	ldr	r3, [pc, #52]	; (8001178 <GetBtnDownState+0x7c>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d10b      	bne.n	8001160 <GetBtnDownState+0x64>
 8001148:	4b0c      	ldr	r3, [pc, #48]	; (800117c <GetBtnDownState+0x80>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	2b01      	cmp	r3, #1
 800114e:	d107      	bne.n	8001160 <GetBtnDownState+0x64>
		btn3_long_rd 	= 0;
 8001150:	4b0a      	ldr	r3, [pc, #40]	; (800117c <GetBtnDownState+0x80>)
 8001152:	2200      	movs	r2, #0
 8001154:	701a      	strb	r2, [r3, #0]
		btn3_short_rd 	= 0;
 8001156:	4b08      	ldr	r3, [pc, #32]	; (8001178 <GetBtnDownState+0x7c>)
 8001158:	2200      	movs	r2, #0
 800115a:	701a      	strb	r2, [r3, #0]
		return 0x02;
 800115c:	2302      	movs	r3, #2
 800115e:	e006      	b.n	800116e <GetBtnDownState+0x72>
	}

	btn3_long_rd 		= 0;
 8001160:	4b06      	ldr	r3, [pc, #24]	; (800117c <GetBtnDownState+0x80>)
 8001162:	2200      	movs	r2, #0
 8001164:	701a      	strb	r2, [r3, #0]
	btn3_short_rd	 	= 0;
 8001166:	4b04      	ldr	r3, [pc, #16]	; (8001178 <GetBtnDownState+0x7c>)
 8001168:	2200      	movs	r2, #0
 800116a:	701a      	strb	r2, [r3, #0]
//	if (short_state3 == 0x00 && long_state3 == 0x00)	return 0x00;
//	if (short_state3 == 0x01 && long_state3 == 0x00)	return 0x01;
//	if (short_state3 == 0x00 && long_state3 == 0x01)	return 0x02;
	return 0x00;
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	46bd      	mov	sp, r7
 8001172:	bc80      	pop	{r7}
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	2000026d 	.word	0x2000026d
 800117c:	2000026c 	.word	0x2000026c

08001180 <EnableTIM3_PB4>:
volatile uint16_t g_vTIM3_PB4 = 0;
volatile uint16_t g_vTIM4_PB6 = 0;

char trans2_str[64] = {0,};
//--------------------------------------------------------------------------
void EnableTIM3_PB4(){
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
	 timWork = 1 ;
 8001184:	4b03      	ldr	r3, [pc, #12]	; (8001194 <EnableTIM3_PB4+0x14>)
 8001186:	2201      	movs	r2, #1
 8001188:	701a      	strb	r2, [r3, #0]
}
 800118a:	bf00      	nop
 800118c:	46bd      	mov	sp, r7
 800118e:	bc80      	pop	{r7}
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	2000026e 	.word	0x2000026e

08001198 <GetTIM3>:
uint16_t GetTIM3(){
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
	return g_vTIM3_PB4;
 800119c:	4b03      	ldr	r3, [pc, #12]	; (80011ac <GetTIM3+0x14>)
 800119e:	881b      	ldrh	r3, [r3, #0]
 80011a0:	b29b      	uxth	r3, r3
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bc80      	pop	{r7}
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	20000270 	.word	0x20000270

080011b0 <resValTIM3_PB4>:
void resValTIM3_PB4(){
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
	g_vTIM3_PB4 = 0;
 80011b4:	4b03      	ldr	r3, [pc, #12]	; (80011c4 <resValTIM3_PB4+0x14>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	801a      	strh	r2, [r3, #0]
}
 80011ba:	bf00      	nop
 80011bc:	46bd      	mov	sp, r7
 80011be:	bc80      	pop	{r7}
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	20000270 	.word	0x20000270

080011c8 <EnableTIM4_PB6>:
//--------------------------------------------------------------------------
void EnableTIM4_PB6(){
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
	 timWork = 0 ;
 80011cc:	4b03      	ldr	r3, [pc, #12]	; (80011dc <EnableTIM4_PB6+0x14>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	701a      	strb	r2, [r3, #0]
}
 80011d2:	bf00      	nop
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bc80      	pop	{r7}
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	2000026e 	.word	0x2000026e

080011e0 <GetTIM4>:
uint16_t GetTIM4(){
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
	return g_vTIM4_PB6;
 80011e4:	4b03      	ldr	r3, [pc, #12]	; (80011f4 <GetTIM4+0x14>)
 80011e6:	881b      	ldrh	r3, [r3, #0]
 80011e8:	b29b      	uxth	r3, r3
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bc80      	pop	{r7}
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	20000272 	.word	0x20000272

080011f8 <resValTIM4_PB6>:
void resValTIM4_PB6(){
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
	g_vTIM4_PB6 = 0;
 80011fc:	4b03      	ldr	r3, [pc, #12]	; (800120c <resValTIM4_PB6+0x14>)
 80011fe:	2200      	movs	r2, #0
 8001200:	801a      	strh	r2, [r3, #0]
}
 8001202:	bf00      	nop
 8001204:	46bd      	mov	sp, r7
 8001206:	bc80      	pop	{r7}
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	20000272 	.word	0x20000272

08001210 <HAL_TIM_IC_CaptureCallback>:
//--------------------------------------------------------------------------
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
	uint16_t periodTIM3, pulseWidthTIM3, periodTIM4, pulseWidthTIM4;

	if (timWork) {
 8001218:	4b2b      	ldr	r3, [pc, #172]	; (80012c8 <HAL_TIM_IC_CaptureCallback+0xb8>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	b2db      	uxtb	r3, r3
 800121e:	2b00      	cmp	r3, #0
 8001220:	d027      	beq.n	8001272 <HAL_TIM_IC_CaptureCallback+0x62>
		if (htim->Instance == TIM3) {
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a29      	ldr	r2, [pc, #164]	; (80012cc <HAL_TIM_IC_CaptureCallback+0xbc>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d149      	bne.n	80012c0 <HAL_TIM_IC_CaptureCallback+0xb0>
			if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	7f1b      	ldrb	r3, [r3, #28]
 8001230:	2b01      	cmp	r3, #1
 8001232:	d145      	bne.n	80012c0 <HAL_TIM_IC_CaptureCallback+0xb0>
				periodTIM3 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 8001234:	2100      	movs	r1, #0
 8001236:	4826      	ldr	r0, [pc, #152]	; (80012d0 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8001238:	f005 f8c2 	bl	80063c0 <HAL_TIM_ReadCapturedValue>
 800123c:	4603      	mov	r3, r0
 800123e:	823b      	strh	r3, [r7, #16]
				pulseWidthTIM3 = HAL_TIM_ReadCapturedValue(&htim3,
 8001240:	2104      	movs	r1, #4
 8001242:	4823      	ldr	r0, [pc, #140]	; (80012d0 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8001244:	f005 f8bc 	bl	80063c0 <HAL_TIM_ReadCapturedValue>
 8001248:	4603      	mov	r3, r0
 800124a:	81fb      	strh	r3, [r7, #14]
						TIM_CHANNEL_2);

				TIM3->CNT = 0;
 800124c:	4b1f      	ldr	r3, [pc, #124]	; (80012cc <HAL_TIM_IC_CaptureCallback+0xbc>)
 800124e:	2200      	movs	r2, #0
 8001250:	625a      	str	r2, [r3, #36]	; 0x24

				int16_t deltaTIM3 = (int16_t) periodTIM3
						- (int16_t) pulseWidthTIM3;
 8001252:	8a3a      	ldrh	r2, [r7, #16]
 8001254:	89fb      	ldrh	r3, [r7, #14]
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	b29b      	uxth	r3, r3
				int16_t deltaTIM3 = (int16_t) periodTIM3
 800125a:	81bb      	strh	r3, [r7, #12]
				deltaTIM3 = (deltaTIM3 < 0) ? (-1 * deltaTIM3) : deltaTIM3;
 800125c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001260:	2b00      	cmp	r3, #0
 8001262:	bfb8      	it	lt
 8001264:	425b      	neglt	r3, r3
 8001266:	b29b      	uxth	r3, r3
 8001268:	81bb      	strh	r3, [r7, #12]
				g_vTIM3_PB4 = deltaTIM3;
 800126a:	89ba      	ldrh	r2, [r7, #12]
 800126c:	4b19      	ldr	r3, [pc, #100]	; (80012d4 <HAL_TIM_IC_CaptureCallback+0xc4>)
 800126e:	801a      	strh	r2, [r3, #0]

			}
		}
	}

}
 8001270:	e026      	b.n	80012c0 <HAL_TIM_IC_CaptureCallback+0xb0>
		if (htim->Instance == TIM4) {
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a18      	ldr	r2, [pc, #96]	; (80012d8 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8001278:	4293      	cmp	r3, r2
 800127a:	d121      	bne.n	80012c0 <HAL_TIM_IC_CaptureCallback+0xb0>
			if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	7f1b      	ldrb	r3, [r3, #28]
 8001280:	2b01      	cmp	r3, #1
 8001282:	d11d      	bne.n	80012c0 <HAL_TIM_IC_CaptureCallback+0xb0>
				periodTIM4 = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_1);
 8001284:	2100      	movs	r1, #0
 8001286:	4815      	ldr	r0, [pc, #84]	; (80012dc <HAL_TIM_IC_CaptureCallback+0xcc>)
 8001288:	f005 f89a 	bl	80063c0 <HAL_TIM_ReadCapturedValue>
 800128c:	4603      	mov	r3, r0
 800128e:	82fb      	strh	r3, [r7, #22]
				pulseWidthTIM4 = HAL_TIM_ReadCapturedValue(&htim4,
 8001290:	2104      	movs	r1, #4
 8001292:	4812      	ldr	r0, [pc, #72]	; (80012dc <HAL_TIM_IC_CaptureCallback+0xcc>)
 8001294:	f005 f894 	bl	80063c0 <HAL_TIM_ReadCapturedValue>
 8001298:	4603      	mov	r3, r0
 800129a:	82bb      	strh	r3, [r7, #20]
				TIM4->CNT = 0;
 800129c:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <HAL_TIM_IC_CaptureCallback+0xc8>)
 800129e:	2200      	movs	r2, #0
 80012a0:	625a      	str	r2, [r3, #36]	; 0x24
						- (int16_t) pulseWidthTIM4;
 80012a2:	8afa      	ldrh	r2, [r7, #22]
 80012a4:	8abb      	ldrh	r3, [r7, #20]
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	b29b      	uxth	r3, r3
				int16_t deltaTIM4 = (int16_t) periodTIM4
 80012aa:	827b      	strh	r3, [r7, #18]
				deltaTIM4 = (deltaTIM4 < 0) ? (-1 * deltaTIM4) : deltaTIM4;
 80012ac:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	bfb8      	it	lt
 80012b4:	425b      	neglt	r3, r3
 80012b6:	b29b      	uxth	r3, r3
 80012b8:	827b      	strh	r3, [r7, #18]
				g_vTIM4_PB6 = deltaTIM4;
 80012ba:	8a7a      	ldrh	r2, [r7, #18]
 80012bc:	4b08      	ldr	r3, [pc, #32]	; (80012e0 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80012be:	801a      	strh	r2, [r3, #0]
}
 80012c0:	bf00      	nop
 80012c2:	3718      	adds	r7, #24
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	2000026e 	.word	0x2000026e
 80012cc:	40000400 	.word	0x40000400
 80012d0:	20000908 	.word	0x20000908
 80012d4:	20000270 	.word	0x20000270
 80012d8:	40000800 	.word	0x40000800
 80012dc:	200008b8 	.word	0x200008b8
 80012e0:	20000272 	.word	0x20000272

080012e4 <GetADC>:
/* USER CODE BEGIN 0 */
//**************************************************************************
#if TEST_ADC
volatile uint16_t g_VADC = 0;

uint16_t GetADC(){
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
	return g_VADC;
 80012e8:	4b03      	ldr	r3, [pc, #12]	; (80012f8 <GetADC+0x14>)
 80012ea:	881b      	ldrh	r3, [r3, #0]
 80012ec:	b29b      	uxth	r3, r3
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bc80      	pop	{r7}
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	20000274 	.word	0x20000274

080012fc <HAL_ADC_ConvCpltCallback>:
//--------------------------------------------------------------------------
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1) 				//check if the interrupt comes from ACD1
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a06      	ldr	r2, [pc, #24]	; (8001324 <HAL_ADC_ConvCpltCallback+0x28>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d106      	bne.n	800131c <HAL_ADC_ConvCpltCallback+0x20>
    {
    	g_VADC = HAL_ADC_GetValue(&hadc1); // глобальная переменна g_VADC вычитывается
 800130e:	4806      	ldr	r0, [pc, #24]	; (8001328 <HAL_ADC_ConvCpltCallback+0x2c>)
 8001310:	f001 fa0e 	bl	8002730 <HAL_ADC_GetValue>
 8001314:	4603      	mov	r3, r0
 8001316:	b29a      	uxth	r2, r3
 8001318:	4b04      	ldr	r3, [pc, #16]	; (800132c <HAL_ADC_ConvCpltCallback+0x30>)
 800131a:	801a      	strh	r2, [r3, #0]
    }
}
 800131c:	bf00      	nop
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40012400 	.word	0x40012400
 8001328:	20000950 	.word	0x20000950
 800132c:	20000274 	.word	0x20000274

08001330 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b088      	sub	sp, #32
 8001334:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001336:	f000 ffe7 	bl	8002308 <HAL_Init>

  /* USER CODE BEGIN Init */
//--------------------------------------------------------------------------
#if DWT_INIT
	DWT_Init();
 800133a:	f7ff fdc3 	bl	8000ec4 <DWT_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800133e:	f000 fb11 	bl	8001964 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001342:	f000 fcbb 	bl	8001cbc <MX_GPIO_Init>
  MX_SPI1_Init();
 8001346:	f000 fbbd 	bl	8001ac4 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 800134a:	f008 fec9 	bl	800a0e0 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 800134e:	f000 fb67 	bl	8001a20 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001352:	f000 fbef 	bl	8001b34 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001356:	f000 fc4f 	bl	8001bf8 <MX_TIM4_Init>
  MX_CRC_Init();
 800135a:	f000 fb9f 	bl	8001a9c <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  //**************************************************************************
#if  TEST_UID
	sprintf(buffer, "UID %x-%x-%lx-%lx\n", *idBase0, *idBase1, *idBase2, *idBase3);
 800135e:	4b9f      	ldr	r3, [pc, #636]	; (80015dc <main+0x2ac>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	881b      	ldrh	r3, [r3, #0]
 8001364:	4619      	mov	r1, r3
 8001366:	4b9e      	ldr	r3, [pc, #632]	; (80015e0 <main+0x2b0>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	881b      	ldrh	r3, [r3, #0]
 800136c:	4618      	mov	r0, r3
 800136e:	4b9d      	ldr	r3, [pc, #628]	; (80015e4 <main+0x2b4>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a9c      	ldr	r2, [pc, #624]	; (80015e8 <main+0x2b8>)
 8001376:	6812      	ldr	r2, [r2, #0]
 8001378:	6812      	ldr	r2, [r2, #0]
 800137a:	9201      	str	r2, [sp, #4]
 800137c:	9300      	str	r3, [sp, #0]
 800137e:	4603      	mov	r3, r0
 8001380:	460a      	mov	r2, r1
 8001382:	499a      	ldr	r1, [pc, #616]	; (80015ec <main+0x2bc>)
 8001384:	489a      	ldr	r0, [pc, #616]	; (80015f0 <main+0x2c0>)
 8001386:	f009 fd31 	bl	800adec <siprintf>
	printf((uint8_t*)buffer);
 800138a:	4899      	ldr	r0, [pc, #612]	; (80015f0 <main+0x2c0>)
 800138c:	f009 fd16 	bl	800adbc <iprintf>
#endif	/* TEST_UID */

	//**************************************************************************
#if	TEST_TIM_CAPTURE
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8001390:	2100      	movs	r1, #0
 8001392:	4898      	ldr	r0, [pc, #608]	; (80015f4 <main+0x2c4>)
 8001394:	f004 fd72 	bl	8005e7c <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8001398:	2104      	movs	r1, #4
 800139a:	4896      	ldr	r0, [pc, #600]	; (80015f4 <main+0x2c4>)
 800139c:	f004 fd6e 	bl	8005e7c <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 80013a0:	2100      	movs	r1, #0
 80013a2:	4895      	ldr	r0, [pc, #596]	; (80015f8 <main+0x2c8>)
 80013a4:	f004 fd6a 	bl	8005e7c <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);
 80013a8:	2104      	movs	r1, #4
 80013aa:	4893      	ldr	r0, [pc, #588]	; (80015f8 <main+0x2c8>)
 80013ac:	f004 fd66 	bl	8005e7c <HAL_TIM_IC_Start_IT>
#endif	/* TEST_TIM_CAPTURE */
//--------------------------------------------------------------------------
#if	TEST_DAC
	SetAllDAC();
 80013b0:	f7ff fdfa 	bl	8000fa8 <SetAllDAC>
#endif	/* TEST_DAC */
	//**************************************************************************
#if	TEST_ADC
	HAL_ADCEx_Calibration_Start(&hadc1);
 80013b4:	4891      	ldr	r0, [pc, #580]	; (80015fc <main+0x2cc>)
 80013b6:	f001 fc17 	bl	8002be8 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_IT(&hadc1);
 80013ba:	4890      	ldr	r0, [pc, #576]	; (80015fc <main+0x2cc>)
 80013bc:	f001 f902 	bl	80025c4 <HAL_ADC_Start_IT>
//	union NVRAM DevNVRAM;
////--------------------------------------------------------------------------

	static FLASH_EraseInitTypeDef EraseInitStruct; // структура для очистки флеша

	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES; // постраничная очистка, FLASH_TYPEERASE_MASSERASE - очистка всего флеша
 80013c0:	4b8f      	ldr	r3, [pc, #572]	; (8001600 <main+0x2d0>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
	EraseInitStruct.PageAddress = FLASH_TABLE_START_ADDR; // адрес 127-ой страницы
 80013c6:	4b8e      	ldr	r3, [pc, #568]	; (8001600 <main+0x2d0>)
 80013c8:	4a8e      	ldr	r2, [pc, #568]	; (8001604 <main+0x2d4>)
 80013ca:	609a      	str	r2, [r3, #8]
	EraseInitStruct.NbPages = 0x01;               // кол-во страниц для стирания
 80013cc:	4b8c      	ldr	r3, [pc, #560]	; (8001600 <main+0x2d0>)
 80013ce:	2201      	movs	r2, #1
 80013d0:	60da      	str	r2, [r3, #12]
	uint32_t l_Address;
	uint32_t l_Error;
	uint32_t l_Index;
//--------------------------------------------------------------------------
// Чтение DevNVRAM
	l_Address = FLASH_TABLE_START_ADDR;
 80013d2:	4b8c      	ldr	r3, [pc, #560]	; (8001604 <main+0x2d4>)
 80013d4:	617b      	str	r3, [r7, #20]
	l_Error = 0;
 80013d6:	2300      	movs	r3, #0
 80013d8:	603b      	str	r3, [r7, #0]
	l_Index = 0;
 80013da:	2300      	movs	r3, #0
 80013dc:	613b      	str	r3, [r7, #16]
	while (l_Address < FLASH_TABLE_STOP_ADDR) {
 80013de:	e00b      	b.n	80013f8 <main+0xc8>
		DevNVRAM.data32[l_Index] = *(__IO uint32_t*) l_Address;
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	4988      	ldr	r1, [pc, #544]	; (8001608 <main+0x2d8>)
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		l_Index = l_Index + 1;
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	3301      	adds	r3, #1
 80013f0:	613b      	str	r3, [r7, #16]
		l_Address = l_Address + 4;
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	3304      	adds	r3, #4
 80013f6:	617b      	str	r3, [r7, #20]
	while (l_Address < FLASH_TABLE_STOP_ADDR) {
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	4a84      	ldr	r2, [pc, #528]	; (800160c <main+0x2dc>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d9ef      	bls.n	80013e0 <main+0xb0>
	}

//--------------------------------------------------------------------------
// если после чтения майджик кей не найден, то это первый запуск

	if (DevNVRAM.calibration_table.MagicNum != MAGIC_KEY_DEFINE) {
 8001400:	4b81      	ldr	r3, [pc, #516]	; (8001608 <main+0x2d8>)
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	4a82      	ldr	r2, [pc, #520]	; (8001610 <main+0x2e0>)
 8001406:	4293      	cmp	r3, r2
 8001408:	f000 80af 	beq.w	800156a <main+0x23a>
		// Подготовка
		// Заносим типовые значения
		memset(DevNVRAM.data32, 0, sizeof(DevNVRAM.data32));
 800140c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001410:	2100      	movs	r1, #0
 8001412:	487d      	ldr	r0, [pc, #500]	; (8001608 <main+0x2d8>)
 8001414:	f009 fcca 	bl	800adac <memset>

		// TODO: !!!!!Добавить математику расчета калибровочной таблицы!!!!!!!

		for (uint8_t i = 0; i < MAX_VAL_M12; i++) {
 8001418:	2300      	movs	r3, #0
 800141a:	73fb      	strb	r3, [r7, #15]
 800141c:	e00b      	b.n	8001436 <main+0x106>
			DevNVRAM.calibration_table.dacValA_m12[i] = i;
 800141e:	7bfb      	ldrb	r3, [r7, #15]
 8001420:	7bfa      	ldrb	r2, [r7, #15]
 8001422:	b291      	uxth	r1, r2
 8001424:	4a78      	ldr	r2, [pc, #480]	; (8001608 <main+0x2d8>)
 8001426:	3304      	adds	r3, #4
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	4413      	add	r3, r2
 800142c:	460a      	mov	r2, r1
 800142e:	809a      	strh	r2, [r3, #4]
		for (uint8_t i = 0; i < MAX_VAL_M12; i++) {
 8001430:	7bfb      	ldrb	r3, [r7, #15]
 8001432:	3301      	adds	r3, #1
 8001434:	73fb      	strb	r3, [r7, #15]
 8001436:	7bfb      	ldrb	r3, [r7, #15]
 8001438:	2b57      	cmp	r3, #87	; 0x57
 800143a:	d9f0      	bls.n	800141e <main+0xee>
		}
		for (uint8_t i = 0; i < MAX_VAL_M12; i++) {
 800143c:	2300      	movs	r3, #0
 800143e:	73bb      	strb	r3, [r7, #14]
 8001440:	e00b      	b.n	800145a <main+0x12a>
			DevNVRAM.calibration_table.dacValB_m12[i] = i;
 8001442:	7bbb      	ldrb	r3, [r7, #14]
 8001444:	7bba      	ldrb	r2, [r7, #14]
 8001446:	b291      	uxth	r1, r2
 8001448:	4a6f      	ldr	r2, [pc, #444]	; (8001608 <main+0x2d8>)
 800144a:	335c      	adds	r3, #92	; 0x5c
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	4413      	add	r3, r2
 8001450:	460a      	mov	r2, r1
 8001452:	809a      	strh	r2, [r3, #4]
		for (uint8_t i = 0; i < MAX_VAL_M12; i++) {
 8001454:	7bbb      	ldrb	r3, [r7, #14]
 8001456:	3301      	adds	r3, #1
 8001458:	73bb      	strb	r3, [r7, #14]
 800145a:	7bbb      	ldrb	r3, [r7, #14]
 800145c:	2b57      	cmp	r3, #87	; 0x57
 800145e:	d9f0      	bls.n	8001442 <main+0x112>
		}
		for (uint8_t i = 0; i < MAX_VAL_M27; i++) {
 8001460:	2300      	movs	r3, #0
 8001462:	737b      	strb	r3, [r7, #13]
 8001464:	e00b      	b.n	800147e <main+0x14e>
			DevNVRAM.calibration_table.dacValA_m27[i] = i;
 8001466:	7b7b      	ldrb	r3, [r7, #13]
 8001468:	7b7a      	ldrb	r2, [r7, #13]
 800146a:	b291      	uxth	r1, r2
 800146c:	4a66      	ldr	r2, [pc, #408]	; (8001608 <main+0x2d8>)
 800146e:	33b4      	adds	r3, #180	; 0xb4
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	4413      	add	r3, r2
 8001474:	460a      	mov	r2, r1
 8001476:	809a      	strh	r2, [r3, #4]
		for (uint8_t i = 0; i < MAX_VAL_M27; i++) {
 8001478:	7b7b      	ldrb	r3, [r7, #13]
 800147a:	3301      	adds	r3, #1
 800147c:	737b      	strb	r3, [r7, #13]
 800147e:	7b7b      	ldrb	r3, [r7, #13]
 8001480:	2ba2      	cmp	r3, #162	; 0xa2
 8001482:	d9f0      	bls.n	8001466 <main+0x136>
		}
		for (uint8_t i = 0; i < MAX_VAL_M27; i++) {
 8001484:	2300      	movs	r3, #0
 8001486:	733b      	strb	r3, [r7, #12]
 8001488:	e00b      	b.n	80014a2 <main+0x172>
			DevNVRAM.calibration_table.dacValB_m12[i] = i;
 800148a:	7b3b      	ldrb	r3, [r7, #12]
 800148c:	7b3a      	ldrb	r2, [r7, #12]
 800148e:	b291      	uxth	r1, r2
 8001490:	4a5d      	ldr	r2, [pc, #372]	; (8001608 <main+0x2d8>)
 8001492:	335c      	adds	r3, #92	; 0x5c
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	4413      	add	r3, r2
 8001498:	460a      	mov	r2, r1
 800149a:	809a      	strh	r2, [r3, #4]
		for (uint8_t i = 0; i < MAX_VAL_M27; i++) {
 800149c:	7b3b      	ldrb	r3, [r7, #12]
 800149e:	3301      	adds	r3, #1
 80014a0:	733b      	strb	r3, [r7, #12]
 80014a2:	7b3b      	ldrb	r3, [r7, #12]
 80014a4:	2ba2      	cmp	r3, #162	; 0xa2
 80014a6:	d9f0      	bls.n	800148a <main+0x15a>
		}
		DevNVRAM.calibration_table.Hardwire = 0x06;
 80014a8:	4b57      	ldr	r3, [pc, #348]	; (8001608 <main+0x2d8>)
 80014aa:	2206      	movs	r2, #6
 80014ac:	801a      	strh	r2, [r3, #0]
		DevNVRAM.calibration_table.Firmware = 0x05;
 80014ae:	4b56      	ldr	r3, [pc, #344]	; (8001608 <main+0x2d8>)
 80014b0:	2205      	movs	r2, #5
 80014b2:	805a      	strh	r2, [r3, #2]
		DevNVRAM.calibration_table.SN 		= 0x1121001; //11 неделя + год + порядковый номер изготовления
 80014b4:	4b54      	ldr	r3, [pc, #336]	; (8001608 <main+0x2d8>)
 80014b6:	4a57      	ldr	r2, [pc, #348]	; (8001614 <main+0x2e4>)
 80014b8:	605a      	str	r2, [r3, #4]
		DevNVRAM.calibration_table.MagicNum = MAGIC_KEY_DEFINE;
 80014ba:	4b53      	ldr	r3, [pc, #332]	; (8001608 <main+0x2d8>)
 80014bc:	4a54      	ldr	r2, [pc, #336]	; (8001610 <main+0x2e0>)
 80014be:	609a      	str	r2, [r3, #8]

		DevNVRAM.sector.NWrite = 0;
 80014c0:	4b51      	ldr	r3, [pc, #324]	; (8001608 <main+0x2d8>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8
		DevNVRAM.sector.CheckSum = 0;//TODO: по какой то причине в этом проекте не работает CRC!!! у
 80014c8:	4b4f      	ldr	r3, [pc, #316]	; (8001608 <main+0x2d8>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc


//--------------------------------------------------------------------------
		//если после чтения майджик кей не найден, то это первый запуск записываем дефолтную таблицу
		l_Address = FLASH_TABLE_START_ADDR;
 80014d0:	4b4c      	ldr	r3, [pc, #304]	; (8001604 <main+0x2d4>)
 80014d2:	617b      	str	r3, [r7, #20]
		l_Error = 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	603b      	str	r3, [r7, #0]
		l_Index = 0;
 80014d8:	2300      	movs	r3, #0
 80014da:	613b      	str	r3, [r7, #16]

		while (l_Address < FLASH_TABLE_STOP_ADDR) {
 80014dc:	e010      	b.n	8001500 <main+0x1d0>
			if (DevNVRAM.data32[l_Index] != *(__IO uint32_t*) l_Address) {
 80014de:	4a4a      	ldr	r2, [pc, #296]	; (8001608 <main+0x2d8>)
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	429a      	cmp	r2, r3
 80014ec:	d002      	beq.n	80014f4 <main+0x1c4>
				l_Error++;
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	3301      	adds	r3, #1
 80014f2:	603b      	str	r3, [r7, #0]
			}
			l_Index = l_Index + 1;
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	3301      	adds	r3, #1
 80014f8:	613b      	str	r3, [r7, #16]
			l_Address = l_Address + 4;
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	3304      	adds	r3, #4
 80014fe:	617b      	str	r3, [r7, #20]
		while (l_Address < FLASH_TABLE_STOP_ADDR) {
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	4a42      	ldr	r2, [pc, #264]	; (800160c <main+0x2dc>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d9ea      	bls.n	80014de <main+0x1ae>
		}

		if (l_Error > 0) { // конфигурация изменилась сохраняем
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d02d      	beq.n	800156a <main+0x23a>
			// Готовим к записи в память
			HAL_FLASH_Unlock();
 800150e:	f001 fdab 	bl	8003068 <HAL_FLASH_Unlock>
			// Очищаем страницу памяти
			HAL_FLASHEx_Erase(&EraseInitStruct, &l_Error);
 8001512:	463b      	mov	r3, r7
 8001514:	4619      	mov	r1, r3
 8001516:	483a      	ldr	r0, [pc, #232]	; (8001600 <main+0x2d0>)
 8001518:	f001 fe8e 	bl	8003238 <HAL_FLASHEx_Erase>
			//Пишем данные в память
			l_Address = FLASH_TABLE_START_ADDR;
 800151c:	4b39      	ldr	r3, [pc, #228]	; (8001604 <main+0x2d4>)
 800151e:	617b      	str	r3, [r7, #20]
			l_Error = 0x00;
 8001520:	2300      	movs	r3, #0
 8001522:	603b      	str	r3, [r7, #0]
			l_Index = 0x00;
 8001524:	2300      	movs	r3, #0
 8001526:	613b      	str	r3, [r7, #16]

			while (l_Address < FLASH_TABLE_STOP_ADDR) {
 8001528:	e019      	b.n	800155e <main+0x22e>
				if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, l_Address,
						DevNVRAM.data32[l_Index]) != HAL_OK) {
 800152a:	4a37      	ldr	r2, [pc, #220]	; (8001608 <main+0x2d8>)
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, l_Address,
 8001532:	461a      	mov	r2, r3
 8001534:	f04f 0300 	mov.w	r3, #0
 8001538:	6979      	ldr	r1, [r7, #20]
 800153a:	2002      	movs	r0, #2
 800153c:	f001 fd24 	bl	8002f88 <HAL_FLASH_Program>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d002      	beq.n	800154c <main+0x21c>
					l_Error++;
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	3301      	adds	r3, #1
 800154a:	603b      	str	r3, [r7, #0]
				}

				l_Address = l_Address + 4;
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	3304      	adds	r3, #4
 8001550:	617b      	str	r3, [r7, #20]
				l_Index = l_Index + 1;
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	3301      	adds	r3, #1
 8001556:	613b      	str	r3, [r7, #16]
				HAL_Delay(10);
 8001558:	200a      	movs	r0, #10
 800155a:	f000 ff37 	bl	80023cc <HAL_Delay>
			while (l_Address < FLASH_TABLE_STOP_ADDR) {
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	4a2a      	ldr	r2, [pc, #168]	; (800160c <main+0x2dc>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d9e1      	bls.n	800152a <main+0x1fa>
			}
			HAL_FLASH_Lock();
 8001566:	f001 fda5 	bl	80030b4 <HAL_FLASH_Lock>
	// TODO: !!!!!Добавить математику расчета калибровочной таблицы!!!!!!!


// Циклически проверяем соотвествует ли информация в памяти массиву настроек?

	l_Address = FLASH_TABLE_START_ADDR;
 800156a:	4b26      	ldr	r3, [pc, #152]	; (8001604 <main+0x2d4>)
 800156c:	617b      	str	r3, [r7, #20]
	l_Error = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	603b      	str	r3, [r7, #0]
	l_Index = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	613b      	str	r3, [r7, #16]
	//Читаем и сравниваем
	while (l_Address < FLASH_TABLE_STOP_ADDR) {
 8001576:	e010      	b.n	800159a <main+0x26a>
		if (DevNVRAM.data32[l_Index] != *(__IO uint32_t*) l_Address) {
 8001578:	4a23      	ldr	r2, [pc, #140]	; (8001608 <main+0x2d8>)
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	429a      	cmp	r2, r3
 8001586:	d002      	beq.n	800158e <main+0x25e>
			l_Error++;
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	3301      	adds	r3, #1
 800158c:	603b      	str	r3, [r7, #0]
		}
		l_Index = l_Index + 1;
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	3301      	adds	r3, #1
 8001592:	613b      	str	r3, [r7, #16]
		l_Address = l_Address + 4;
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	3304      	adds	r3, #4
 8001598:	617b      	str	r3, [r7, #20]
	while (l_Address < FLASH_TABLE_STOP_ADDR) {
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	4a1b      	ldr	r2, [pc, #108]	; (800160c <main+0x2dc>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d9ea      	bls.n	8001578 <main+0x248>
	}

	if (l_Error > 0) { // конфигурация изменилась сохраняем
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d057      	beq.n	8001658 <main+0x328>
		// Готовим к записи в память
		HAL_FLASH_Unlock();
 80015a8:	f001 fd5e 	bl	8003068 <HAL_FLASH_Unlock>
		// Очищаем страницу памяти
		HAL_FLASHEx_Erase(&EraseInitStruct, &l_Error);
 80015ac:	463b      	mov	r3, r7
 80015ae:	4619      	mov	r1, r3
 80015b0:	4813      	ldr	r0, [pc, #76]	; (8001600 <main+0x2d0>)
 80015b2:	f001 fe41 	bl	8003238 <HAL_FLASHEx_Erase>
		//Пишем данные в память
		l_Address = FLASH_TABLE_START_ADDR;
 80015b6:	4b13      	ldr	r3, [pc, #76]	; (8001604 <main+0x2d4>)
 80015b8:	617b      	str	r3, [r7, #20]
		l_Error = 0x00;
 80015ba:	2300      	movs	r3, #0
 80015bc:	603b      	str	r3, [r7, #0]
		l_Index = 0x00;
 80015be:	2300      	movs	r3, #0
 80015c0:	613b      	str	r3, [r7, #16]

		DevNVRAM.sector.NWrite = DevNVRAM.sector.NWrite + 1;
 80015c2:	4b11      	ldr	r3, [pc, #68]	; (8001608 <main+0x2d8>)
 80015c4:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	; 0x3f8
 80015c8:	3301      	adds	r3, #1
 80015ca:	4a0f      	ldr	r2, [pc, #60]	; (8001608 <main+0x2d8>)
 80015cc:	f8c2 33f8 	str.w	r3, [r2, #1016]	; 0x3f8
		DevNVRAM.sector.CheckSum = 0;
 80015d0:	4b0d      	ldr	r3, [pc, #52]	; (8001608 <main+0x2d8>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc

		while (l_Address < FLASH_TABLE_STOP_ADDR) {
 80015d8:	e038      	b.n	800164c <main+0x31c>
 80015da:	bf00      	nop
 80015dc:	20000000 	.word	0x20000000
 80015e0:	20000004 	.word	0x20000004
 80015e4:	20000008 	.word	0x20000008
 80015e8:	2000000c 	.word	0x2000000c
 80015ec:	0800c120 	.word	0x0800c120
 80015f0:	20000214 	.word	0x20000214
 80015f4:	20000908 	.word	0x20000908
 80015f8:	200008b8 	.word	0x200008b8
 80015fc:	20000950 	.word	0x20000950
 8001600:	20000278 	.word	0x20000278
 8001604:	0801fc00 	.word	0x0801fc00
 8001608:	200004b8 	.word	0x200004b8
 800160c:	0801ffff 	.word	0x0801ffff
 8001610:	48151623 	.word	0x48151623
 8001614:	01121001 	.word	0x01121001
			if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, l_Address,
					DevNVRAM.data32[l_Index]) != HAL_OK) {
 8001618:	4aa0      	ldr	r2, [pc, #640]	; (800189c <main+0x56c>)
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
			if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, l_Address,
 8001620:	461a      	mov	r2, r3
 8001622:	f04f 0300 	mov.w	r3, #0
 8001626:	6979      	ldr	r1, [r7, #20]
 8001628:	2002      	movs	r0, #2
 800162a:	f001 fcad 	bl	8002f88 <HAL_FLASH_Program>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d002      	beq.n	800163a <main+0x30a>
				l_Error++;
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	3301      	adds	r3, #1
 8001638:	603b      	str	r3, [r7, #0]
			}

			l_Address = l_Address + 4;
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	3304      	adds	r3, #4
 800163e:	617b      	str	r3, [r7, #20]
			l_Index = l_Index + 1;
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	3301      	adds	r3, #1
 8001644:	613b      	str	r3, [r7, #16]
			HAL_Delay(10);
 8001646:	200a      	movs	r0, #10
 8001648:	f000 fec0 	bl	80023cc <HAL_Delay>
		while (l_Address < FLASH_TABLE_STOP_ADDR) {
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	4a94      	ldr	r2, [pc, #592]	; (80018a0 <main+0x570>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d9e1      	bls.n	8001618 <main+0x2e8>
		}
		HAL_FLASH_Lock();
 8001654:	f001 fd2e 	bl	80030b4 <HAL_FLASH_Lock>
	}
	HAL_Delay(100);
 8001658:	2064      	movs	r0, #100	; 0x64
 800165a:	f000 feb7 	bl	80023cc <HAL_Delay>
	while (1) {

//**************************************************************************
// Циклически проверяем соотвествует ли информация в памяти массиву настроек?

		l_Address = FLASH_TABLE_START_ADDR;
 800165e:	4b91      	ldr	r3, [pc, #580]	; (80018a4 <main+0x574>)
 8001660:	617b      	str	r3, [r7, #20]
		l_Error = 0;
 8001662:	2300      	movs	r3, #0
 8001664:	603b      	str	r3, [r7, #0]
		l_Index = 0;
 8001666:	2300      	movs	r3, #0
 8001668:	613b      	str	r3, [r7, #16]
		//Читаем и сравниваем
		while (l_Address < FLASH_TABLE_STOP_ADDR) {
 800166a:	e010      	b.n	800168e <main+0x35e>
			if (DevNVRAM.data32[l_Index] != *(__IO uint32_t*) l_Address) {
 800166c:	4a8b      	ldr	r2, [pc, #556]	; (800189c <main+0x56c>)
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	429a      	cmp	r2, r3
 800167a:	d002      	beq.n	8001682 <main+0x352>
				l_Error++;
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	3301      	adds	r3, #1
 8001680:	603b      	str	r3, [r7, #0]
			}
			l_Index = l_Index + 1;
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	3301      	adds	r3, #1
 8001686:	613b      	str	r3, [r7, #16]
			l_Address = l_Address + 4;
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	3304      	adds	r3, #4
 800168c:	617b      	str	r3, [r7, #20]
		while (l_Address < FLASH_TABLE_STOP_ADDR) {
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	4a83      	ldr	r2, [pc, #524]	; (80018a0 <main+0x570>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d9ea      	bls.n	800166c <main+0x33c>
		}

		if (l_Error > 0) { // конфигурация изменилась сохраняем
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d043      	beq.n	8001724 <main+0x3f4>
			printf("Ошибка чтения таблицы :%i", l_Error);
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	4619      	mov	r1, r3
 80016a0:	4881      	ldr	r0, [pc, #516]	; (80018a8 <main+0x578>)
 80016a2:	f009 fb8b 	bl	800adbc <iprintf>
			if (l_Error > 0) { // конфигурация изменилась сохраняем
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d038      	beq.n	800171e <main+0x3ee>
					// Готовим к записи в память
					HAL_FLASH_Unlock();
 80016ac:	f001 fcdc 	bl	8003068 <HAL_FLASH_Unlock>
					// Очищаем страницу памяти
					HAL_FLASHEx_Erase(&EraseInitStruct, &l_Error);
 80016b0:	463b      	mov	r3, r7
 80016b2:	4619      	mov	r1, r3
 80016b4:	487d      	ldr	r0, [pc, #500]	; (80018ac <main+0x57c>)
 80016b6:	f001 fdbf 	bl	8003238 <HAL_FLASHEx_Erase>
					//Пишем данные в память
					l_Address = FLASH_TABLE_START_ADDR;
 80016ba:	4b7a      	ldr	r3, [pc, #488]	; (80018a4 <main+0x574>)
 80016bc:	617b      	str	r3, [r7, #20]
					l_Error = 0x00;
 80016be:	2300      	movs	r3, #0
 80016c0:	603b      	str	r3, [r7, #0]
					l_Index = 0x00;
 80016c2:	2300      	movs	r3, #0
 80016c4:	613b      	str	r3, [r7, #16]

					DevNVRAM.sector.NWrite = DevNVRAM.sector.NWrite + 1;
 80016c6:	4b75      	ldr	r3, [pc, #468]	; (800189c <main+0x56c>)
 80016c8:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	; 0x3f8
 80016cc:	3301      	adds	r3, #1
 80016ce:	4a73      	ldr	r2, [pc, #460]	; (800189c <main+0x56c>)
 80016d0:	f8c2 33f8 	str.w	r3, [r2, #1016]	; 0x3f8
					DevNVRAM.sector.CheckSum = 0;
 80016d4:	4b71      	ldr	r3, [pc, #452]	; (800189c <main+0x56c>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc

					while (l_Address < FLASH_TABLE_STOP_ADDR) {
 80016dc:	e019      	b.n	8001712 <main+0x3e2>
						if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, l_Address,
								DevNVRAM.data32[l_Index]) != HAL_OK) {
 80016de:	4a6f      	ldr	r2, [pc, #444]	; (800189c <main+0x56c>)
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
						if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, l_Address,
 80016e6:	461a      	mov	r2, r3
 80016e8:	f04f 0300 	mov.w	r3, #0
 80016ec:	6979      	ldr	r1, [r7, #20]
 80016ee:	2002      	movs	r0, #2
 80016f0:	f001 fc4a 	bl	8002f88 <HAL_FLASH_Program>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d002      	beq.n	8001700 <main+0x3d0>
							l_Error++;
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	3301      	adds	r3, #1
 80016fe:	603b      	str	r3, [r7, #0]
						}

						l_Address = l_Address + 4;
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	3304      	adds	r3, #4
 8001704:	617b      	str	r3, [r7, #20]
						l_Index = l_Index + 1;
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	3301      	adds	r3, #1
 800170a:	613b      	str	r3, [r7, #16]
						HAL_Delay(10);
 800170c:	200a      	movs	r0, #10
 800170e:	f000 fe5d 	bl	80023cc <HAL_Delay>
					while (l_Address < FLASH_TABLE_STOP_ADDR) {
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	4a62      	ldr	r2, [pc, #392]	; (80018a0 <main+0x570>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d9e1      	bls.n	80016de <main+0x3ae>
					}
					HAL_FLASH_Lock();
 800171a:	f001 fccb 	bl	80030b4 <HAL_FLASH_Lock>
				}
				HAL_Delay(100);
 800171e:	2064      	movs	r0, #100	; 0x64
 8001720:	f000 fe54 	bl	80023cc <HAL_Delay>
		}

//**************************************************************************
#if  TEST_READ_BTN

		uint32_t ms = HAL_GetTick();
 8001724:	f000 fe48 	bl	80023b8 <HAL_GetTick>
 8001728:	60b8      	str	r0, [r7, #8]
		uint8_t key1_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12); // подставить свой пин //TODO: Проверить работу BACK key!
 800172a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800172e:	4860      	ldr	r0, [pc, #384]	; (80018b0 <main+0x580>)
 8001730:	f001 ffae 	bl	8003690 <HAL_GPIO_ReadPin>
 8001734:	4603      	mov	r3, r0
 8001736:	71fb      	strb	r3, [r7, #7]

		if (key1_state == 0 && !short_state1 && (ms - time_key1) > 50) {
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d113      	bne.n	8001766 <main+0x436>
 800173e:	4b5d      	ldr	r3, [pc, #372]	; (80018b4 <main+0x584>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d10f      	bne.n	8001766 <main+0x436>
 8001746:	4b5c      	ldr	r3, [pc, #368]	; (80018b8 <main+0x588>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	68ba      	ldr	r2, [r7, #8]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b32      	cmp	r3, #50	; 0x32
 8001750:	d909      	bls.n	8001766 <main+0x436>
			short_state1 = 1;
 8001752:	4b58      	ldr	r3, [pc, #352]	; (80018b4 <main+0x584>)
 8001754:	2201      	movs	r2, #1
 8001756:	701a      	strb	r2, [r3, #0]
			long_state1 = 0;
 8001758:	4b58      	ldr	r3, [pc, #352]	; (80018bc <main+0x58c>)
 800175a:	2200      	movs	r2, #0
 800175c:	701a      	strb	r2, [r3, #0]
			time_key1 = ms;
 800175e:	4a56      	ldr	r2, [pc, #344]	; (80018b8 <main+0x588>)
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	6013      	str	r3, [r2, #0]
 8001764:	e02e      	b.n	80017c4 <main+0x494>
		} else if (key1_state
 8001766:	79fb      	ldrb	r3, [r7, #7]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d111      	bne.n	8001790 <main+0x460>
				== 0&& !long_state1 && (ms - time_key1) > KEY_LONG_DELAY) {
 800176c:	4b53      	ldr	r3, [pc, #332]	; (80018bc <main+0x58c>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d10d      	bne.n	8001790 <main+0x460>
 8001774:	4b50      	ldr	r3, [pc, #320]	; (80018b8 <main+0x588>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	68ba      	ldr	r2, [r7, #8]
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001780:	d906      	bls.n	8001790 <main+0x460>
			long_state1 = 1;
 8001782:	4b4e      	ldr	r3, [pc, #312]	; (80018bc <main+0x58c>)
 8001784:	2201      	movs	r2, #1
 8001786:	701a      	strb	r2, [r3, #0]
			// действие на длинное нажатие
			btn1_long_rd = 1;
 8001788:	4b4d      	ldr	r3, [pc, #308]	; (80018c0 <main+0x590>)
 800178a:	2201      	movs	r2, #1
 800178c:	701a      	strb	r2, [r3, #0]
 800178e:	e019      	b.n	80017c4 <main+0x494>

		} else if (key1_state == 1 && short_state1 && (ms - time_key1) > 50) {
 8001790:	79fb      	ldrb	r3, [r7, #7]
 8001792:	2b01      	cmp	r3, #1
 8001794:	d116      	bne.n	80017c4 <main+0x494>
 8001796:	4b47      	ldr	r3, [pc, #284]	; (80018b4 <main+0x584>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d012      	beq.n	80017c4 <main+0x494>
 800179e:	4b46      	ldr	r3, [pc, #280]	; (80018b8 <main+0x588>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	68ba      	ldr	r2, [r7, #8]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	2b32      	cmp	r3, #50	; 0x32
 80017a8:	d90c      	bls.n	80017c4 <main+0x494>
			short_state1 = 0;
 80017aa:	4b42      	ldr	r3, [pc, #264]	; (80018b4 <main+0x584>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	701a      	strb	r2, [r3, #0]
			time_key1 = ms;
 80017b0:	4a41      	ldr	r2, [pc, #260]	; (80018b8 <main+0x588>)
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	6013      	str	r3, [r2, #0]

			if (!long_state1) {
 80017b6:	4b41      	ldr	r3, [pc, #260]	; (80018bc <main+0x58c>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d102      	bne.n	80017c4 <main+0x494>
				// действие на короткое нажатие
				btn1_short_rd = 1;
 80017be:	4b41      	ldr	r3, [pc, #260]	; (80018c4 <main+0x594>)
 80017c0:	2201      	movs	r2, #1
 80017c2:	701a      	strb	r2, [r3, #0]
			}
		}
		uint8_t key2_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13); // подставить свой пин
 80017c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017c8:	4839      	ldr	r0, [pc, #228]	; (80018b0 <main+0x580>)
 80017ca:	f001 ff61 	bl	8003690 <HAL_GPIO_ReadPin>
 80017ce:	4603      	mov	r3, r0
 80017d0:	71bb      	strb	r3, [r7, #6]

		if (key2_state == 0 && !short_state2 && (ms - time_key2) > 50) {
 80017d2:	79bb      	ldrb	r3, [r7, #6]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d113      	bne.n	8001800 <main+0x4d0>
 80017d8:	4b3b      	ldr	r3, [pc, #236]	; (80018c8 <main+0x598>)
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d10f      	bne.n	8001800 <main+0x4d0>
 80017e0:	4b3a      	ldr	r3, [pc, #232]	; (80018cc <main+0x59c>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	68ba      	ldr	r2, [r7, #8]
 80017e6:	1ad3      	subs	r3, r2, r3
 80017e8:	2b32      	cmp	r3, #50	; 0x32
 80017ea:	d909      	bls.n	8001800 <main+0x4d0>
			short_state2 = 1;
 80017ec:	4b36      	ldr	r3, [pc, #216]	; (80018c8 <main+0x598>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	701a      	strb	r2, [r3, #0]
			long_state2 = 0;
 80017f2:	4b37      	ldr	r3, [pc, #220]	; (80018d0 <main+0x5a0>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	701a      	strb	r2, [r3, #0]
			time_key2 = ms;
 80017f8:	4a34      	ldr	r2, [pc, #208]	; (80018cc <main+0x59c>)
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	6013      	str	r3, [r2, #0]
 80017fe:	e02e      	b.n	800185e <main+0x52e>
		} else if (key2_state
 8001800:	79bb      	ldrb	r3, [r7, #6]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d111      	bne.n	800182a <main+0x4fa>
				== 0&& !long_state2 && (ms - time_key2) > KEY_LONG_DELAY) {
 8001806:	4b32      	ldr	r3, [pc, #200]	; (80018d0 <main+0x5a0>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d10d      	bne.n	800182a <main+0x4fa>
 800180e:	4b2f      	ldr	r3, [pc, #188]	; (80018cc <main+0x59c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	68ba      	ldr	r2, [r7, #8]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800181a:	d906      	bls.n	800182a <main+0x4fa>
			long_state2 = 1;
 800181c:	4b2c      	ldr	r3, [pc, #176]	; (80018d0 <main+0x5a0>)
 800181e:	2201      	movs	r2, #1
 8001820:	701a      	strb	r2, [r3, #0]

			// действие на длинное нажатие
			btn2_long_rd = 1;
 8001822:	4b2c      	ldr	r3, [pc, #176]	; (80018d4 <main+0x5a4>)
 8001824:	2201      	movs	r2, #1
 8001826:	701a      	strb	r2, [r3, #0]
 8001828:	e019      	b.n	800185e <main+0x52e>
		} else if (key2_state == 1 && short_state2 && (ms - time_key2) > 50) {
 800182a:	79bb      	ldrb	r3, [r7, #6]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d116      	bne.n	800185e <main+0x52e>
 8001830:	4b25      	ldr	r3, [pc, #148]	; (80018c8 <main+0x598>)
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d012      	beq.n	800185e <main+0x52e>
 8001838:	4b24      	ldr	r3, [pc, #144]	; (80018cc <main+0x59c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	68ba      	ldr	r2, [r7, #8]
 800183e:	1ad3      	subs	r3, r2, r3
 8001840:	2b32      	cmp	r3, #50	; 0x32
 8001842:	d90c      	bls.n	800185e <main+0x52e>
			short_state2 = 0;
 8001844:	4b20      	ldr	r3, [pc, #128]	; (80018c8 <main+0x598>)
 8001846:	2200      	movs	r2, #0
 8001848:	701a      	strb	r2, [r3, #0]
			time_key2 = ms;
 800184a:	4a20      	ldr	r2, [pc, #128]	; (80018cc <main+0x59c>)
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	6013      	str	r3, [r2, #0]

			if (!long_state2) {
 8001850:	4b1f      	ldr	r3, [pc, #124]	; (80018d0 <main+0x5a0>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d102      	bne.n	800185e <main+0x52e>
				// действие на короткое нажатие
				btn2_short_rd = 1;
 8001858:	4b1f      	ldr	r3, [pc, #124]	; (80018d8 <main+0x5a8>)
 800185a:	2201      	movs	r2, #1
 800185c:	701a      	strb	r2, [r3, #0]
			}
		}

		uint8_t key3_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14); // подставить свой пин
 800185e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001862:	4813      	ldr	r0, [pc, #76]	; (80018b0 <main+0x580>)
 8001864:	f001 ff14 	bl	8003690 <HAL_GPIO_ReadPin>
 8001868:	4603      	mov	r3, r0
 800186a:	717b      	strb	r3, [r7, #5]
		if (key3_state == 0 && !short_state3 && (ms - time_key3) > 50) {
 800186c:	797b      	ldrb	r3, [r7, #5]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d13a      	bne.n	80018e8 <main+0x5b8>
 8001872:	4b1a      	ldr	r3, [pc, #104]	; (80018dc <main+0x5ac>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d136      	bne.n	80018e8 <main+0x5b8>
 800187a:	4b19      	ldr	r3, [pc, #100]	; (80018e0 <main+0x5b0>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	68ba      	ldr	r2, [r7, #8]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b32      	cmp	r3, #50	; 0x32
 8001884:	d930      	bls.n	80018e8 <main+0x5b8>
			short_state3 = 1;
 8001886:	4b15      	ldr	r3, [pc, #84]	; (80018dc <main+0x5ac>)
 8001888:	2201      	movs	r2, #1
 800188a:	701a      	strb	r2, [r3, #0]
			long_state3 = 0;
 800188c:	4b15      	ldr	r3, [pc, #84]	; (80018e4 <main+0x5b4>)
 800188e:	2200      	movs	r2, #0
 8001890:	701a      	strb	r2, [r3, #0]
			time_key3 = ms;
 8001892:	4a13      	ldr	r2, [pc, #76]	; (80018e0 <main+0x5b0>)
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	6013      	str	r3, [r2, #0]
 8001898:	e059      	b.n	800194e <main+0x61e>
 800189a:	bf00      	nop
 800189c:	200004b8 	.word	0x200004b8
 80018a0:	0801ffff 	.word	0x0801ffff
 80018a4:	0801fc00 	.word	0x0801fc00
 80018a8:	0800c134 	.word	0x0800c134
 80018ac:	20000278 	.word	0x20000278
 80018b0:	40010c00 	.word	0x40010c00
 80018b4:	20000254 	.word	0x20000254
 80018b8:	20000258 	.word	0x20000258
 80018bc:	20000255 	.word	0x20000255
 80018c0:	2000025c 	.word	0x2000025c
 80018c4:	2000025d 	.word	0x2000025d
 80018c8:	2000025e 	.word	0x2000025e
 80018cc:	20000260 	.word	0x20000260
 80018d0:	2000025f 	.word	0x2000025f
 80018d4:	20000264 	.word	0x20000264
 80018d8:	20000265 	.word	0x20000265
 80018dc:	20000266 	.word	0x20000266
 80018e0:	20000268 	.word	0x20000268
 80018e4:	20000267 	.word	0x20000267
		} else if (key3_state
 80018e8:	797b      	ldrb	r3, [r7, #5]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d111      	bne.n	8001912 <main+0x5e2>
				== 0&& !long_state3 && (ms - time_key3) > KEY_LONG_DELAY) {
 80018ee:	4b18      	ldr	r3, [pc, #96]	; (8001950 <main+0x620>)
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d10d      	bne.n	8001912 <main+0x5e2>
 80018f6:	4b17      	ldr	r3, [pc, #92]	; (8001954 <main+0x624>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001902:	d906      	bls.n	8001912 <main+0x5e2>
			long_state3 = 1;
 8001904:	4b12      	ldr	r3, [pc, #72]	; (8001950 <main+0x620>)
 8001906:	2201      	movs	r2, #1
 8001908:	701a      	strb	r2, [r3, #0]
			// действие на длинное нажатие
			btn3_long_rd = 1;
 800190a:	4b13      	ldr	r3, [pc, #76]	; (8001958 <main+0x628>)
 800190c:	2201      	movs	r2, #1
 800190e:	701a      	strb	r2, [r3, #0]
 8001910:	e01d      	b.n	800194e <main+0x61e>
		} else if (key3_state == 1 && short_state3 && (ms - time_key3) > 50) {
 8001912:	797b      	ldrb	r3, [r7, #5]
 8001914:	2b01      	cmp	r3, #1
 8001916:	f47f aea2 	bne.w	800165e <main+0x32e>
 800191a:	4b10      	ldr	r3, [pc, #64]	; (800195c <main+0x62c>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	2b00      	cmp	r3, #0
 8001920:	f43f ae9d 	beq.w	800165e <main+0x32e>
 8001924:	4b0b      	ldr	r3, [pc, #44]	; (8001954 <main+0x624>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	68ba      	ldr	r2, [r7, #8]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	2b32      	cmp	r3, #50	; 0x32
 800192e:	f67f ae96 	bls.w	800165e <main+0x32e>
			short_state3 = 0;
 8001932:	4b0a      	ldr	r3, [pc, #40]	; (800195c <main+0x62c>)
 8001934:	2200      	movs	r2, #0
 8001936:	701a      	strb	r2, [r3, #0]
			time_key3 = ms;
 8001938:	4a06      	ldr	r2, [pc, #24]	; (8001954 <main+0x624>)
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	6013      	str	r3, [r2, #0]

			if (!long_state3) {
 800193e:	4b04      	ldr	r3, [pc, #16]	; (8001950 <main+0x620>)
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	2b00      	cmp	r3, #0
 8001944:	f47f ae8b 	bne.w	800165e <main+0x32e>
				// действие на короткое нажатие
				btn3_short_rd = 1;
 8001948:	4b05      	ldr	r3, [pc, #20]	; (8001960 <main+0x630>)
 800194a:	2201      	movs	r2, #1
 800194c:	701a      	strb	r2, [r3, #0]
	while (1) {
 800194e:	e686      	b.n	800165e <main+0x32e>
 8001950:	20000267 	.word	0x20000267
 8001954:	20000268 	.word	0x20000268
 8001958:	2000026c 	.word	0x2000026c
 800195c:	20000266 	.word	0x20000266
 8001960:	2000026d 	.word	0x2000026d

08001964 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b094      	sub	sp, #80	; 0x50
 8001968:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800196a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800196e:	2228      	movs	r2, #40	; 0x28
 8001970:	2100      	movs	r1, #0
 8001972:	4618      	mov	r0, r3
 8001974:	f009 fa1a 	bl	800adac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001978:	f107 0314 	add.w	r3, r7, #20
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	609a      	str	r2, [r3, #8]
 8001984:	60da      	str	r2, [r3, #12]
 8001986:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001988:	1d3b      	adds	r3, r7, #4
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	605a      	str	r2, [r3, #4]
 8001990:	609a      	str	r2, [r3, #8]
 8001992:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001994:	2301      	movs	r3, #1
 8001996:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001998:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800199c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800199e:	2300      	movs	r3, #0
 80019a0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019a2:	2301      	movs	r3, #1
 80019a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019a6:	2302      	movs	r3, #2
 80019a8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019ae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80019b0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80019b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019ba:	4618      	mov	r0, r3
 80019bc:	f003 fa28 	bl	8004e10 <HAL_RCC_OscConfig>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <SystemClock_Config+0x66>
  {
    Error_Handler();
 80019c6:	f000 fa09 	bl	8001ddc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019ca:	230f      	movs	r3, #15
 80019cc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019ce:	2302      	movs	r3, #2
 80019d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019d2:	2300      	movs	r3, #0
 80019d4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019da:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019dc:	2300      	movs	r3, #0
 80019de:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019e0:	f107 0314 	add.w	r3, r7, #20
 80019e4:	2102      	movs	r1, #2
 80019e6:	4618      	mov	r0, r3
 80019e8:	f003 fc92 	bl	8005310 <HAL_RCC_ClockConfig>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80019f2:	f000 f9f3 	bl	8001ddc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 80019f6:	2312      	movs	r3, #18
 80019f8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80019fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80019fe:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001a00:	2300      	movs	r3, #0
 8001a02:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a04:	1d3b      	adds	r3, r7, #4
 8001a06:	4618      	mov	r0, r3
 8001a08:	f003 fe08 	bl	800561c <HAL_RCCEx_PeriphCLKConfig>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001a12:	f000 f9e3 	bl	8001ddc <Error_Handler>
  }
}
 8001a16:	bf00      	nop
 8001a18:	3750      	adds	r7, #80	; 0x50
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
	...

08001a20 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a26:	1d3b      	adds	r3, r7, #4
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001a30:	4b18      	ldr	r3, [pc, #96]	; (8001a94 <MX_ADC1_Init+0x74>)
 8001a32:	4a19      	ldr	r2, [pc, #100]	; (8001a98 <MX_ADC1_Init+0x78>)
 8001a34:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a36:	4b17      	ldr	r3, [pc, #92]	; (8001a94 <MX_ADC1_Init+0x74>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001a3c:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <MX_ADC1_Init+0x74>)
 8001a3e:	2201      	movs	r2, #1
 8001a40:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a42:	4b14      	ldr	r3, [pc, #80]	; (8001a94 <MX_ADC1_Init+0x74>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a48:	4b12      	ldr	r3, [pc, #72]	; (8001a94 <MX_ADC1_Init+0x74>)
 8001a4a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001a4e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a50:	4b10      	ldr	r3, [pc, #64]	; (8001a94 <MX_ADC1_Init+0x74>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001a56:	4b0f      	ldr	r3, [pc, #60]	; (8001a94 <MX_ADC1_Init+0x74>)
 8001a58:	2201      	movs	r2, #1
 8001a5a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a5c:	480d      	ldr	r0, [pc, #52]	; (8001a94 <MX_ADC1_Init+0x74>)
 8001a5e:	f000 fcd9 	bl	8002414 <HAL_ADC_Init>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001a68:	f000 f9b8 	bl	8001ddc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a70:	2301      	movs	r3, #1
 8001a72:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8001a74:	2302      	movs	r3, #2
 8001a76:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a78:	1d3b      	adds	r3, r7, #4
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4805      	ldr	r0, [pc, #20]	; (8001a94 <MX_ADC1_Init+0x74>)
 8001a7e:	f000 ff2f 	bl	80028e0 <HAL_ADC_ConfigChannel>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001a88:	f000 f9a8 	bl	8001ddc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a8c:	bf00      	nop
 8001a8e:	3710      	adds	r7, #16
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	20000950 	.word	0x20000950
 8001a98:	40012400 	.word	0x40012400

08001a9c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001aa0:	4b06      	ldr	r3, [pc, #24]	; (8001abc <MX_CRC_Init+0x20>)
 8001aa2:	4a07      	ldr	r2, [pc, #28]	; (8001ac0 <MX_CRC_Init+0x24>)
 8001aa4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001aa6:	4805      	ldr	r0, [pc, #20]	; (8001abc <MX_CRC_Init+0x20>)
 8001aa8:	f001 fa51 	bl	8002f4e <HAL_CRC_Init>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001ab2:	f000 f993 	bl	8001ddc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	20000900 	.word	0x20000900
 8001ac0:	40023000 	.word	0x40023000

08001ac4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ac8:	4b18      	ldr	r3, [pc, #96]	; (8001b2c <MX_SPI1_Init+0x68>)
 8001aca:	4a19      	ldr	r2, [pc, #100]	; (8001b30 <MX_SPI1_Init+0x6c>)
 8001acc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ace:	4b17      	ldr	r3, [pc, #92]	; (8001b2c <MX_SPI1_Init+0x68>)
 8001ad0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ad4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ad6:	4b15      	ldr	r3, [pc, #84]	; (8001b2c <MX_SPI1_Init+0x68>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001adc:	4b13      	ldr	r3, [pc, #76]	; (8001b2c <MX_SPI1_Init+0x68>)
 8001ade:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ae2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ae4:	4b11      	ldr	r3, [pc, #68]	; (8001b2c <MX_SPI1_Init+0x68>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001aea:	4b10      	ldr	r3, [pc, #64]	; (8001b2c <MX_SPI1_Init+0x68>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001af0:	4b0e      	ldr	r3, [pc, #56]	; (8001b2c <MX_SPI1_Init+0x68>)
 8001af2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001af6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001af8:	4b0c      	ldr	r3, [pc, #48]	; (8001b2c <MX_SPI1_Init+0x68>)
 8001afa:	2208      	movs	r2, #8
 8001afc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001afe:	4b0b      	ldr	r3, [pc, #44]	; (8001b2c <MX_SPI1_Init+0x68>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b04:	4b09      	ldr	r3, [pc, #36]	; (8001b2c <MX_SPI1_Init+0x68>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b0a:	4b08      	ldr	r3, [pc, #32]	; (8001b2c <MX_SPI1_Init+0x68>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b10:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <MX_SPI1_Init+0x68>)
 8001b12:	220a      	movs	r2, #10
 8001b14:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b16:	4805      	ldr	r0, [pc, #20]	; (8001b2c <MX_SPI1_Init+0x68>)
 8001b18:	f003 fefa 	bl	8005910 <HAL_SPI_Init>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001b22:	f000 f95b 	bl	8001ddc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b26:	bf00      	nop
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	20000980 	.word	0x20000980
 8001b30:	40013000 	.word	0x40013000

08001b34 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b3a:	f107 0310 	add.w	r3, r7, #16
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]
 8001b42:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b44:	463b      	mov	r3, r7
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	605a      	str	r2, [r3, #4]
 8001b4c:	609a      	str	r2, [r3, #8]
 8001b4e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b50:	4b27      	ldr	r3, [pc, #156]	; (8001bf0 <MX_TIM3_Init+0xbc>)
 8001b52:	4a28      	ldr	r2, [pc, #160]	; (8001bf4 <MX_TIM3_Init+0xc0>)
 8001b54:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8001b56:	4b26      	ldr	r3, [pc, #152]	; (8001bf0 <MX_TIM3_Init+0xbc>)
 8001b58:	2247      	movs	r2, #71	; 0x47
 8001b5a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b5c:	4b24      	ldr	r3, [pc, #144]	; (8001bf0 <MX_TIM3_Init+0xbc>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65000-1;
 8001b62:	4b23      	ldr	r3, [pc, #140]	; (8001bf0 <MX_TIM3_Init+0xbc>)
 8001b64:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8001b68:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b6a:	4b21      	ldr	r3, [pc, #132]	; (8001bf0 <MX_TIM3_Init+0xbc>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b70:	4b1f      	ldr	r3, [pc, #124]	; (8001bf0 <MX_TIM3_Init+0xbc>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001b76:	481e      	ldr	r0, [pc, #120]	; (8001bf0 <MX_TIM3_Init+0xbc>)
 8001b78:	f004 f930 	bl	8005ddc <HAL_TIM_IC_Init>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001b82:	f000 f92b 	bl	8001ddc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b86:	2300      	movs	r3, #0
 8001b88:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b8e:	f107 0310 	add.w	r3, r7, #16
 8001b92:	4619      	mov	r1, r3
 8001b94:	4816      	ldr	r0, [pc, #88]	; (8001bf0 <MX_TIM3_Init+0xbc>)
 8001b96:	f004 fe0f 	bl	80067b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001ba0:	f000 f91c 	bl	8001ddc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001bac:	2300      	movs	r3, #0
 8001bae:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001bb4:	463b      	mov	r3, r7
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	4619      	mov	r1, r3
 8001bba:	480d      	ldr	r0, [pc, #52]	; (8001bf0 <MX_TIM3_Init+0xbc>)
 8001bbc:	f004 fb6c 	bl	8006298 <HAL_TIM_IC_ConfigChannel>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001bc6:	f000 f909 	bl	8001ddc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001bca:	2302      	movs	r3, #2
 8001bcc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001bce:	2302      	movs	r3, #2
 8001bd0:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001bd2:	463b      	mov	r3, r7
 8001bd4:	2204      	movs	r2, #4
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4805      	ldr	r0, [pc, #20]	; (8001bf0 <MX_TIM3_Init+0xbc>)
 8001bda:	f004 fb5d 	bl	8006298 <HAL_TIM_IC_ConfigChannel>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001be4:	f000 f8fa 	bl	8001ddc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001be8:	bf00      	nop
 8001bea:	3718      	adds	r7, #24
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	20000908 	.word	0x20000908
 8001bf4:	40000400 	.word	0x40000400

08001bf8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bfe:	f107 0310 	add.w	r3, r7, #16
 8001c02:	2200      	movs	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]
 8001c06:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001c08:	463b      	mov	r3, r7
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]
 8001c0e:	605a      	str	r2, [r3, #4]
 8001c10:	609a      	str	r2, [r3, #8]
 8001c12:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c14:	4b27      	ldr	r3, [pc, #156]	; (8001cb4 <MX_TIM4_Init+0xbc>)
 8001c16:	4a28      	ldr	r2, [pc, #160]	; (8001cb8 <MX_TIM4_Init+0xc0>)
 8001c18:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8001c1a:	4b26      	ldr	r3, [pc, #152]	; (8001cb4 <MX_TIM4_Init+0xbc>)
 8001c1c:	2247      	movs	r2, #71	; 0x47
 8001c1e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c20:	4b24      	ldr	r3, [pc, #144]	; (8001cb4 <MX_TIM4_Init+0xbc>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65000-1;
 8001c26:	4b23      	ldr	r3, [pc, #140]	; (8001cb4 <MX_TIM4_Init+0xbc>)
 8001c28:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8001c2c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c2e:	4b21      	ldr	r3, [pc, #132]	; (8001cb4 <MX_TIM4_Init+0xbc>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c34:	4b1f      	ldr	r3, [pc, #124]	; (8001cb4 <MX_TIM4_Init+0xbc>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001c3a:	481e      	ldr	r0, [pc, #120]	; (8001cb4 <MX_TIM4_Init+0xbc>)
 8001c3c:	f004 f8ce 	bl	8005ddc <HAL_TIM_IC_Init>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001c46:	f000 f8c9 	bl	8001ddc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c52:	f107 0310 	add.w	r3, r7, #16
 8001c56:	4619      	mov	r1, r3
 8001c58:	4816      	ldr	r0, [pc, #88]	; (8001cb4 <MX_TIM4_Init+0xbc>)
 8001c5a:	f004 fdad 	bl	80067b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001c64:	f000 f8ba 	bl	8001ddc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001c74:	2300      	movs	r3, #0
 8001c76:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001c78:	463b      	mov	r3, r7
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	480d      	ldr	r0, [pc, #52]	; (8001cb4 <MX_TIM4_Init+0xbc>)
 8001c80:	f004 fb0a 	bl	8006298 <HAL_TIM_IC_ConfigChannel>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8001c8a:	f000 f8a7 	bl	8001ddc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001c8e:	2302      	movs	r3, #2
 8001c90:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001c92:	2302      	movs	r3, #2
 8001c94:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001c96:	463b      	mov	r3, r7
 8001c98:	2204      	movs	r2, #4
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4805      	ldr	r0, [pc, #20]	; (8001cb4 <MX_TIM4_Init+0xbc>)
 8001c9e:	f004 fafb 	bl	8006298 <HAL_TIM_IC_ConfigChannel>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001ca8:	f000 f898 	bl	8001ddc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001cac:	bf00      	nop
 8001cae:	3718      	adds	r7, #24
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	200008b8 	.word	0x200008b8
 8001cb8:	40000800 	.word	0x40000800

08001cbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b088      	sub	sp, #32
 8001cc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc2:	f107 0310 	add.w	r3, r7, #16
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	605a      	str	r2, [r3, #4]
 8001ccc:	609a      	str	r2, [r3, #8]
 8001cce:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cd0:	4b3e      	ldr	r3, [pc, #248]	; (8001dcc <MX_GPIO_Init+0x110>)
 8001cd2:	699b      	ldr	r3, [r3, #24]
 8001cd4:	4a3d      	ldr	r2, [pc, #244]	; (8001dcc <MX_GPIO_Init+0x110>)
 8001cd6:	f043 0310 	orr.w	r3, r3, #16
 8001cda:	6193      	str	r3, [r2, #24]
 8001cdc:	4b3b      	ldr	r3, [pc, #236]	; (8001dcc <MX_GPIO_Init+0x110>)
 8001cde:	699b      	ldr	r3, [r3, #24]
 8001ce0:	f003 0310 	and.w	r3, r3, #16
 8001ce4:	60fb      	str	r3, [r7, #12]
 8001ce6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ce8:	4b38      	ldr	r3, [pc, #224]	; (8001dcc <MX_GPIO_Init+0x110>)
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	4a37      	ldr	r2, [pc, #220]	; (8001dcc <MX_GPIO_Init+0x110>)
 8001cee:	f043 0320 	orr.w	r3, r3, #32
 8001cf2:	6193      	str	r3, [r2, #24]
 8001cf4:	4b35      	ldr	r3, [pc, #212]	; (8001dcc <MX_GPIO_Init+0x110>)
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	f003 0320 	and.w	r3, r3, #32
 8001cfc:	60bb      	str	r3, [r7, #8]
 8001cfe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d00:	4b32      	ldr	r3, [pc, #200]	; (8001dcc <MX_GPIO_Init+0x110>)
 8001d02:	699b      	ldr	r3, [r3, #24]
 8001d04:	4a31      	ldr	r2, [pc, #196]	; (8001dcc <MX_GPIO_Init+0x110>)
 8001d06:	f043 0304 	orr.w	r3, r3, #4
 8001d0a:	6193      	str	r3, [r2, #24]
 8001d0c:	4b2f      	ldr	r3, [pc, #188]	; (8001dcc <MX_GPIO_Init+0x110>)
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	f003 0304 	and.w	r3, r3, #4
 8001d14:	607b      	str	r3, [r7, #4]
 8001d16:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d18:	4b2c      	ldr	r3, [pc, #176]	; (8001dcc <MX_GPIO_Init+0x110>)
 8001d1a:	699b      	ldr	r3, [r3, #24]
 8001d1c:	4a2b      	ldr	r2, [pc, #172]	; (8001dcc <MX_GPIO_Init+0x110>)
 8001d1e:	f043 0308 	orr.w	r3, r3, #8
 8001d22:	6193      	str	r3, [r2, #24]
 8001d24:	4b29      	ldr	r3, [pc, #164]	; (8001dcc <MX_GPIO_Init+0x110>)
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	f003 0308 	and.w	r3, r3, #8
 8001d2c:	603b      	str	r3, [r7, #0]
 8001d2e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001d30:	2200      	movs	r2, #0
 8001d32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d36:	4826      	ldr	r0, [pc, #152]	; (8001dd0 <MX_GPIO_Init+0x114>)
 8001d38:	f001 fcc1 	bl	80036be <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AD5312_LDAC_Pin|AD5312_SYNC_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	f240 4112 	movw	r1, #1042	; 0x412
 8001d42:	4824      	ldr	r0, [pc, #144]	; (8001dd4 <MX_GPIO_Init+0x118>)
 8001d44:	f001 fcbb 	bl	80036be <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_SET);
 8001d48:	2201      	movs	r2, #1
 8001d4a:	2104      	movs	r1, #4
 8001d4c:	4821      	ldr	r0, [pc, #132]	; (8001dd4 <MX_GPIO_Init+0x118>)
 8001d4e:	f001 fcb6 	bl	80036be <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d60:	2302      	movs	r3, #2
 8001d62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d64:	f107 0310 	add.w	r3, r7, #16
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4819      	ldr	r0, [pc, #100]	; (8001dd0 <MX_GPIO_Init+0x114>)
 8001d6c:	f001 fb0c 	bl	8003388 <HAL_GPIO_Init>

  /*Configure GPIO pins : AD5312_LDAC_Pin Relay_Pin AD5312_SYNC_Pin PA10 */
  GPIO_InitStruct.Pin = AD5312_LDAC_Pin|Relay_Pin|AD5312_SYNC_Pin|GPIO_PIN_10;
 8001d70:	f240 4316 	movw	r3, #1046	; 0x416
 8001d74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d76:	2301      	movs	r3, #1
 8001d78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d82:	f107 0310 	add.w	r3, r7, #16
 8001d86:	4619      	mov	r1, r3
 8001d88:	4812      	ldr	r0, [pc, #72]	; (8001dd4 <MX_GPIO_Init+0x118>)
 8001d8a:	f001 fafd 	bl	8003388 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001d8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d94:	2300      	movs	r3, #0
 8001d96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d9c:	f107 0310 	add.w	r3, r7, #16
 8001da0:	4619      	mov	r1, r3
 8001da2:	480d      	ldr	r0, [pc, #52]	; (8001dd8 <MX_GPIO_Init+0x11c>)
 8001da4:	f001 faf0 	bl	8003388 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001da8:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001dac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dae:	2300      	movs	r3, #0
 8001db0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db2:	2300      	movs	r3, #0
 8001db4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001db6:	f107 0310 	add.w	r3, r7, #16
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4806      	ldr	r0, [pc, #24]	; (8001dd8 <MX_GPIO_Init+0x11c>)
 8001dbe:	f001 fae3 	bl	8003388 <HAL_GPIO_Init>

}
 8001dc2:	bf00      	nop
 8001dc4:	3720      	adds	r7, #32
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40021000 	.word	0x40021000
 8001dd0:	40011000 	.word	0x40011000
 8001dd4:	40010800 	.word	0x40010800
 8001dd8:	40010c00 	.word	0x40010c00

08001ddc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001de0:	bf00      	nop
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bc80      	pop	{r7}
 8001de6:	4770      	bx	lr

08001de8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001dee:	4b15      	ldr	r3, [pc, #84]	; (8001e44 <HAL_MspInit+0x5c>)
 8001df0:	699b      	ldr	r3, [r3, #24]
 8001df2:	4a14      	ldr	r2, [pc, #80]	; (8001e44 <HAL_MspInit+0x5c>)
 8001df4:	f043 0301 	orr.w	r3, r3, #1
 8001df8:	6193      	str	r3, [r2, #24]
 8001dfa:	4b12      	ldr	r3, [pc, #72]	; (8001e44 <HAL_MspInit+0x5c>)
 8001dfc:	699b      	ldr	r3, [r3, #24]
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	60bb      	str	r3, [r7, #8]
 8001e04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e06:	4b0f      	ldr	r3, [pc, #60]	; (8001e44 <HAL_MspInit+0x5c>)
 8001e08:	69db      	ldr	r3, [r3, #28]
 8001e0a:	4a0e      	ldr	r2, [pc, #56]	; (8001e44 <HAL_MspInit+0x5c>)
 8001e0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e10:	61d3      	str	r3, [r2, #28]
 8001e12:	4b0c      	ldr	r3, [pc, #48]	; (8001e44 <HAL_MspInit+0x5c>)
 8001e14:	69db      	ldr	r3, [r3, #28]
 8001e16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e1a:	607b      	str	r3, [r7, #4]
 8001e1c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e1e:	4b0a      	ldr	r3, [pc, #40]	; (8001e48 <HAL_MspInit+0x60>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	60fb      	str	r3, [r7, #12]
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	4a04      	ldr	r2, [pc, #16]	; (8001e48 <HAL_MspInit+0x60>)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	3714      	adds	r7, #20
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bc80      	pop	{r7}
 8001e42:	4770      	bx	lr
 8001e44:	40021000 	.word	0x40021000
 8001e48:	40010000 	.word	0x40010000

08001e4c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b088      	sub	sp, #32
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e54:	f107 0310 	add.w	r3, r7, #16
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	605a      	str	r2, [r3, #4]
 8001e5e:	609a      	str	r2, [r3, #8]
 8001e60:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a18      	ldr	r2, [pc, #96]	; (8001ec8 <HAL_ADC_MspInit+0x7c>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d129      	bne.n	8001ec0 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e6c:	4b17      	ldr	r3, [pc, #92]	; (8001ecc <HAL_ADC_MspInit+0x80>)
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	4a16      	ldr	r2, [pc, #88]	; (8001ecc <HAL_ADC_MspInit+0x80>)
 8001e72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e76:	6193      	str	r3, [r2, #24]
 8001e78:	4b14      	ldr	r3, [pc, #80]	; (8001ecc <HAL_ADC_MspInit+0x80>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e80:	60fb      	str	r3, [r7, #12]
 8001e82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e84:	4b11      	ldr	r3, [pc, #68]	; (8001ecc <HAL_ADC_MspInit+0x80>)
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	4a10      	ldr	r2, [pc, #64]	; (8001ecc <HAL_ADC_MspInit+0x80>)
 8001e8a:	f043 0304 	orr.w	r3, r3, #4
 8001e8e:	6193      	str	r3, [r2, #24]
 8001e90:	4b0e      	ldr	r3, [pc, #56]	; (8001ecc <HAL_ADC_MspInit+0x80>)
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	f003 0304 	and.w	r3, r3, #4
 8001e98:	60bb      	str	r3, [r7, #8]
 8001e9a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e9c:	2308      	movs	r3, #8
 8001e9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea4:	f107 0310 	add.w	r3, r7, #16
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4809      	ldr	r0, [pc, #36]	; (8001ed0 <HAL_ADC_MspInit+0x84>)
 8001eac:	f001 fa6c 	bl	8003388 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	2012      	movs	r0, #18
 8001eb6:	f001 f814 	bl	8002ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001eba:	2012      	movs	r0, #18
 8001ebc:	f001 f82d 	bl	8002f1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ec0:	bf00      	nop
 8001ec2:	3720      	adds	r7, #32
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40012400 	.word	0x40012400
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	40010800 	.word	0x40010800

08001ed4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a09      	ldr	r2, [pc, #36]	; (8001f08 <HAL_CRC_MspInit+0x34>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d10b      	bne.n	8001efe <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001ee6:	4b09      	ldr	r3, [pc, #36]	; (8001f0c <HAL_CRC_MspInit+0x38>)
 8001ee8:	695b      	ldr	r3, [r3, #20]
 8001eea:	4a08      	ldr	r2, [pc, #32]	; (8001f0c <HAL_CRC_MspInit+0x38>)
 8001eec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ef0:	6153      	str	r3, [r2, #20]
 8001ef2:	4b06      	ldr	r3, [pc, #24]	; (8001f0c <HAL_CRC_MspInit+0x38>)
 8001ef4:	695b      	ldr	r3, [r3, #20]
 8001ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001efe:	bf00      	nop
 8001f00:	3714      	adds	r7, #20
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr
 8001f08:	40023000 	.word	0x40023000
 8001f0c:	40021000 	.word	0x40021000

08001f10 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b088      	sub	sp, #32
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f18:	f107 0310 	add.w	r3, r7, #16
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a15      	ldr	r2, [pc, #84]	; (8001f80 <HAL_SPI_MspInit+0x70>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d123      	bne.n	8001f78 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f30:	4b14      	ldr	r3, [pc, #80]	; (8001f84 <HAL_SPI_MspInit+0x74>)
 8001f32:	699b      	ldr	r3, [r3, #24]
 8001f34:	4a13      	ldr	r2, [pc, #76]	; (8001f84 <HAL_SPI_MspInit+0x74>)
 8001f36:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f3a:	6193      	str	r3, [r2, #24]
 8001f3c:	4b11      	ldr	r3, [pc, #68]	; (8001f84 <HAL_SPI_MspInit+0x74>)
 8001f3e:	699b      	ldr	r3, [r3, #24]
 8001f40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f44:	60fb      	str	r3, [r7, #12]
 8001f46:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f48:	4b0e      	ldr	r3, [pc, #56]	; (8001f84 <HAL_SPI_MspInit+0x74>)
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	4a0d      	ldr	r2, [pc, #52]	; (8001f84 <HAL_SPI_MspInit+0x74>)
 8001f4e:	f043 0304 	orr.w	r3, r3, #4
 8001f52:	6193      	str	r3, [r2, #24]
 8001f54:	4b0b      	ldr	r3, [pc, #44]	; (8001f84 <HAL_SPI_MspInit+0x74>)
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	f003 0304 	and.w	r3, r3, #4
 8001f5c:	60bb      	str	r3, [r7, #8]
 8001f5e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = AD5312_SCLK_Pin|AD5312_DIN_Pin;
 8001f60:	23a0      	movs	r3, #160	; 0xa0
 8001f62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f64:	2302      	movs	r3, #2
 8001f66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f6c:	f107 0310 	add.w	r3, r7, #16
 8001f70:	4619      	mov	r1, r3
 8001f72:	4805      	ldr	r0, [pc, #20]	; (8001f88 <HAL_SPI_MspInit+0x78>)
 8001f74:	f001 fa08 	bl	8003388 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001f78:	bf00      	nop
 8001f7a:	3720      	adds	r7, #32
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	40013000 	.word	0x40013000
 8001f84:	40021000 	.word	0x40021000
 8001f88:	40010800 	.word	0x40010800

08001f8c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b08c      	sub	sp, #48	; 0x30
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f94:	f107 031c 	add.w	r3, r7, #28
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	609a      	str	r2, [r3, #8]
 8001fa0:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM3)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a3b      	ldr	r2, [pc, #236]	; (8002094 <HAL_TIM_IC_MspInit+0x108>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d13e      	bne.n	800202a <HAL_TIM_IC_MspInit+0x9e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001fac:	4b3a      	ldr	r3, [pc, #232]	; (8002098 <HAL_TIM_IC_MspInit+0x10c>)
 8001fae:	69db      	ldr	r3, [r3, #28]
 8001fb0:	4a39      	ldr	r2, [pc, #228]	; (8002098 <HAL_TIM_IC_MspInit+0x10c>)
 8001fb2:	f043 0302 	orr.w	r3, r3, #2
 8001fb6:	61d3      	str	r3, [r2, #28]
 8001fb8:	4b37      	ldr	r3, [pc, #220]	; (8002098 <HAL_TIM_IC_MspInit+0x10c>)
 8001fba:	69db      	ldr	r3, [r3, #28]
 8001fbc:	f003 0302 	and.w	r3, r3, #2
 8001fc0:	61bb      	str	r3, [r7, #24]
 8001fc2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fc4:	4b34      	ldr	r3, [pc, #208]	; (8002098 <HAL_TIM_IC_MspInit+0x10c>)
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	4a33      	ldr	r2, [pc, #204]	; (8002098 <HAL_TIM_IC_MspInit+0x10c>)
 8001fca:	f043 0308 	orr.w	r3, r3, #8
 8001fce:	6193      	str	r3, [r2, #24]
 8001fd0:	4b31      	ldr	r3, [pc, #196]	; (8002098 <HAL_TIM_IC_MspInit+0x10c>)
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	f003 0308 	and.w	r3, r3, #8
 8001fd8:	617b      	str	r3, [r7, #20]
 8001fda:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001fdc:	2310      	movs	r3, #16
 8001fde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fe8:	f107 031c 	add.w	r3, r7, #28
 8001fec:	4619      	mov	r1, r3
 8001fee:	482b      	ldr	r0, [pc, #172]	; (800209c <HAL_TIM_IC_MspInit+0x110>)
 8001ff0:	f001 f9ca 	bl	8003388 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8001ff4:	4b2a      	ldr	r3, [pc, #168]	; (80020a0 <HAL_TIM_IC_MspInit+0x114>)
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ffc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002000:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002004:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002008:	62fb      	str	r3, [r7, #44]	; 0x2c
 800200a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800200c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002010:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002012:	4a23      	ldr	r2, [pc, #140]	; (80020a0 <HAL_TIM_IC_MspInit+0x114>)
 8002014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002016:	6053      	str	r3, [r2, #4]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002018:	2200      	movs	r2, #0
 800201a:	2100      	movs	r1, #0
 800201c:	201d      	movs	r0, #29
 800201e:	f000 ff60 	bl	8002ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002022:	201d      	movs	r0, #29
 8002024:	f000 ff79 	bl	8002f1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002028:	e030      	b.n	800208c <HAL_TIM_IC_MspInit+0x100>
  else if(htim_ic->Instance==TIM4)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a1d      	ldr	r2, [pc, #116]	; (80020a4 <HAL_TIM_IC_MspInit+0x118>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d12b      	bne.n	800208c <HAL_TIM_IC_MspInit+0x100>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002034:	4b18      	ldr	r3, [pc, #96]	; (8002098 <HAL_TIM_IC_MspInit+0x10c>)
 8002036:	69db      	ldr	r3, [r3, #28]
 8002038:	4a17      	ldr	r2, [pc, #92]	; (8002098 <HAL_TIM_IC_MspInit+0x10c>)
 800203a:	f043 0304 	orr.w	r3, r3, #4
 800203e:	61d3      	str	r3, [r2, #28]
 8002040:	4b15      	ldr	r3, [pc, #84]	; (8002098 <HAL_TIM_IC_MspInit+0x10c>)
 8002042:	69db      	ldr	r3, [r3, #28]
 8002044:	f003 0304 	and.w	r3, r3, #4
 8002048:	613b      	str	r3, [r7, #16]
 800204a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800204c:	4b12      	ldr	r3, [pc, #72]	; (8002098 <HAL_TIM_IC_MspInit+0x10c>)
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	4a11      	ldr	r2, [pc, #68]	; (8002098 <HAL_TIM_IC_MspInit+0x10c>)
 8002052:	f043 0308 	orr.w	r3, r3, #8
 8002056:	6193      	str	r3, [r2, #24]
 8002058:	4b0f      	ldr	r3, [pc, #60]	; (8002098 <HAL_TIM_IC_MspInit+0x10c>)
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	f003 0308 	and.w	r3, r3, #8
 8002060:	60fb      	str	r3, [r7, #12]
 8002062:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002064:	2340      	movs	r3, #64	; 0x40
 8002066:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002068:	2300      	movs	r3, #0
 800206a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206c:	2300      	movs	r3, #0
 800206e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002070:	f107 031c 	add.w	r3, r7, #28
 8002074:	4619      	mov	r1, r3
 8002076:	4809      	ldr	r0, [pc, #36]	; (800209c <HAL_TIM_IC_MspInit+0x110>)
 8002078:	f001 f986 	bl	8003388 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800207c:	2200      	movs	r2, #0
 800207e:	2100      	movs	r1, #0
 8002080:	201e      	movs	r0, #30
 8002082:	f000 ff2e 	bl	8002ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002086:	201e      	movs	r0, #30
 8002088:	f000 ff47 	bl	8002f1a <HAL_NVIC_EnableIRQ>
}
 800208c:	bf00      	nop
 800208e:	3730      	adds	r7, #48	; 0x30
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	40000400 	.word	0x40000400
 8002098:	40021000 	.word	0x40021000
 800209c:	40010c00 	.word	0x40010c00
 80020a0:	40010000 	.word	0x40010000
 80020a4:	40000800 	.word	0x40000800

080020a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80020ac:	bf00      	nop
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bc80      	pop	{r7}
 80020b2:	4770      	bx	lr

080020b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	  printf("HardFault_IRQn");
 80020b8:	4803      	ldr	r0, [pc, #12]	; (80020c8 <HardFault_Handler+0x14>)
 80020ba:	f008 fe7f 	bl	800adbc <iprintf>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  printf("HardFault_IRQn");
 80020be:	4802      	ldr	r0, [pc, #8]	; (80020c8 <HardFault_Handler+0x14>)
 80020c0:	f008 fe7c 	bl	800adbc <iprintf>
 80020c4:	e7fb      	b.n	80020be <HardFault_Handler+0xa>
 80020c6:	bf00      	nop
 80020c8:	0800c194 	.word	0x0800c194

080020cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020d0:	e7fe      	b.n	80020d0 <MemManage_Handler+0x4>

080020d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020d2:	b480      	push	{r7}
 80020d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020d6:	e7fe      	b.n	80020d6 <BusFault_Handler+0x4>

080020d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020dc:	e7fe      	b.n	80020dc <UsageFault_Handler+0x4>

080020de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020de:	b480      	push	{r7}
 80020e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020e2:	bf00      	nop
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bc80      	pop	{r7}
 80020e8:	4770      	bx	lr

080020ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020ea:	b480      	push	{r7}
 80020ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020ee:	bf00      	nop
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bc80      	pop	{r7}
 80020f4:	4770      	bx	lr

080020f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020fa:	bf00      	nop
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bc80      	pop	{r7}
 8002100:	4770      	bx	lr

08002102 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002102:	b580      	push	{r7, lr}
 8002104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002106:	f000 f945 	bl	8002394 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
	...

08002110 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002114:	4802      	ldr	r0, [pc, #8]	; (8002120 <ADC1_2_IRQHandler+0x10>)
 8002116:	f000 fb17 	bl	8002748 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	20000950 	.word	0x20000950

08002124 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002128:	4802      	ldr	r0, [pc, #8]	; (8002134 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800212a:	f001 fc11 	bl	8003950 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	200012c4 	.word	0x200012c4

08002138 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800213c:	4802      	ldr	r0, [pc, #8]	; (8002148 <TIM3_IRQHandler+0x10>)
 800213e:	f003 ffa3 	bl	8006088 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000908 	.word	0x20000908

0800214c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002150:	4802      	ldr	r0, [pc, #8]	; (800215c <TIM4_IRQHandler+0x10>)
 8002152:	f003 ff99 	bl	8006088 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	200008b8 	.word	0x200008b8

08002160 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b086      	sub	sp, #24
 8002164:	af00      	add	r7, sp, #0
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	60b9      	str	r1, [r7, #8]
 800216a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800216c:	2300      	movs	r3, #0
 800216e:	617b      	str	r3, [r7, #20]
 8002170:	e00a      	b.n	8002188 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002172:	f3af 8000 	nop.w
 8002176:	4601      	mov	r1, r0
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	1c5a      	adds	r2, r3, #1
 800217c:	60ba      	str	r2, [r7, #8]
 800217e:	b2ca      	uxtb	r2, r1
 8002180:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	3301      	adds	r3, #1
 8002186:	617b      	str	r3, [r7, #20]
 8002188:	697a      	ldr	r2, [r7, #20]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	429a      	cmp	r2, r3
 800218e:	dbf0      	blt.n	8002172 <_read+0x12>
	}

return len;
 8002190:	687b      	ldr	r3, [r7, #4]
}
 8002192:	4618      	mov	r0, r3
 8002194:	3718      	adds	r7, #24
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}

0800219a <_close>:
	}
	return len;
}

int _close(int file)
{
 800219a:	b480      	push	{r7}
 800219c:	b083      	sub	sp, #12
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
	return -1;
 80021a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bc80      	pop	{r7}
 80021ae:	4770      	bx	lr

080021b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021c0:	605a      	str	r2, [r3, #4]
	return 0;
 80021c2:	2300      	movs	r3, #0
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bc80      	pop	{r7}
 80021cc:	4770      	bx	lr

080021ce <_isatty>:

int _isatty(int file)
{
 80021ce:	b480      	push	{r7}
 80021d0:	b083      	sub	sp, #12
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
	return 1;
 80021d6:	2301      	movs	r3, #1
}
 80021d8:	4618      	mov	r0, r3
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	bc80      	pop	{r7}
 80021e0:	4770      	bx	lr

080021e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021e2:	b480      	push	{r7}
 80021e4:	b085      	sub	sp, #20
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	60f8      	str	r0, [r7, #12]
 80021ea:	60b9      	str	r1, [r7, #8]
 80021ec:	607a      	str	r2, [r7, #4]
	return 0;
 80021ee:	2300      	movs	r3, #0
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3714      	adds	r7, #20
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bc80      	pop	{r7}
 80021f8:	4770      	bx	lr
	...

080021fc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002204:	4b11      	ldr	r3, [pc, #68]	; (800224c <_sbrk+0x50>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d102      	bne.n	8002212 <_sbrk+0x16>
		heap_end = &end;
 800220c:	4b0f      	ldr	r3, [pc, #60]	; (800224c <_sbrk+0x50>)
 800220e:	4a10      	ldr	r2, [pc, #64]	; (8002250 <_sbrk+0x54>)
 8002210:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002212:	4b0e      	ldr	r3, [pc, #56]	; (800224c <_sbrk+0x50>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002218:	4b0c      	ldr	r3, [pc, #48]	; (800224c <_sbrk+0x50>)
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	4413      	add	r3, r2
 8002220:	466a      	mov	r2, sp
 8002222:	4293      	cmp	r3, r2
 8002224:	d907      	bls.n	8002236 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002226:	f008 fd89 	bl	800ad3c <__errno>
 800222a:	4603      	mov	r3, r0
 800222c:	220c      	movs	r2, #12
 800222e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002230:	f04f 33ff 	mov.w	r3, #4294967295
 8002234:	e006      	b.n	8002244 <_sbrk+0x48>
	}

	heap_end += incr;
 8002236:	4b05      	ldr	r3, [pc, #20]	; (800224c <_sbrk+0x50>)
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4413      	add	r3, r2
 800223e:	4a03      	ldr	r2, [pc, #12]	; (800224c <_sbrk+0x50>)
 8002240:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002242:	68fb      	ldr	r3, [r7, #12]
}
 8002244:	4618      	mov	r0, r3
 8002246:	3710      	adds	r7, #16
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	20000288 	.word	0x20000288
 8002250:	200015c0 	.word	0x200015c0

08002254 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002258:	4b15      	ldr	r3, [pc, #84]	; (80022b0 <SystemInit+0x5c>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a14      	ldr	r2, [pc, #80]	; (80022b0 <SystemInit+0x5c>)
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002264:	4b12      	ldr	r3, [pc, #72]	; (80022b0 <SystemInit+0x5c>)
 8002266:	685a      	ldr	r2, [r3, #4]
 8002268:	4911      	ldr	r1, [pc, #68]	; (80022b0 <SystemInit+0x5c>)
 800226a:	4b12      	ldr	r3, [pc, #72]	; (80022b4 <SystemInit+0x60>)
 800226c:	4013      	ands	r3, r2
 800226e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002270:	4b0f      	ldr	r3, [pc, #60]	; (80022b0 <SystemInit+0x5c>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a0e      	ldr	r2, [pc, #56]	; (80022b0 <SystemInit+0x5c>)
 8002276:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800227a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800227e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002280:	4b0b      	ldr	r3, [pc, #44]	; (80022b0 <SystemInit+0x5c>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a0a      	ldr	r2, [pc, #40]	; (80022b0 <SystemInit+0x5c>)
 8002286:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800228a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800228c:	4b08      	ldr	r3, [pc, #32]	; (80022b0 <SystemInit+0x5c>)
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	4a07      	ldr	r2, [pc, #28]	; (80022b0 <SystemInit+0x5c>)
 8002292:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002296:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002298:	4b05      	ldr	r3, [pc, #20]	; (80022b0 <SystemInit+0x5c>)
 800229a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800229e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80022a0:	4b05      	ldr	r3, [pc, #20]	; (80022b8 <SystemInit+0x64>)
 80022a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022a6:	609a      	str	r2, [r3, #8]
#endif 
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bc80      	pop	{r7}
 80022ae:	4770      	bx	lr
 80022b0:	40021000 	.word	0x40021000
 80022b4:	f8ff0000 	.word	0xf8ff0000
 80022b8:	e000ed00 	.word	0xe000ed00

080022bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80022bc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80022be:	e003      	b.n	80022c8 <LoopCopyDataInit>

080022c0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80022c0:	4b0b      	ldr	r3, [pc, #44]	; (80022f0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80022c2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80022c4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80022c6:	3104      	adds	r1, #4

080022c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80022c8:	480a      	ldr	r0, [pc, #40]	; (80022f4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80022ca:	4b0b      	ldr	r3, [pc, #44]	; (80022f8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80022cc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80022ce:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80022d0:	d3f6      	bcc.n	80022c0 <CopyDataInit>
  ldr r2, =_sbss
 80022d2:	4a0a      	ldr	r2, [pc, #40]	; (80022fc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80022d4:	e002      	b.n	80022dc <LoopFillZerobss>

080022d6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80022d6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80022d8:	f842 3b04 	str.w	r3, [r2], #4

080022dc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80022dc:	4b08      	ldr	r3, [pc, #32]	; (8002300 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80022de:	429a      	cmp	r2, r3
  bcc FillZerobss
 80022e0:	d3f9      	bcc.n	80022d6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80022e2:	f7ff ffb7 	bl	8002254 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022e6:	f008 fd2f 	bl	800ad48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80022ea:	f7ff f821 	bl	8001330 <main>
  bx lr
 80022ee:	4770      	bx	lr
  ldr r3, =_sidata
 80022f0:	0800c318 	.word	0x0800c318
  ldr r0, =_sdata
 80022f4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80022f8:	200001f4 	.word	0x200001f4
  ldr r2, =_sbss
 80022fc:	200001f8 	.word	0x200001f8
  ldr r3, = _ebss
 8002300:	200015c0 	.word	0x200015c0

08002304 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002304:	e7fe      	b.n	8002304 <CAN1_RX1_IRQHandler>
	...

08002308 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800230c:	4b08      	ldr	r3, [pc, #32]	; (8002330 <HAL_Init+0x28>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a07      	ldr	r2, [pc, #28]	; (8002330 <HAL_Init+0x28>)
 8002312:	f043 0310 	orr.w	r3, r3, #16
 8002316:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002318:	2003      	movs	r0, #3
 800231a:	f000 fdd7 	bl	8002ecc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800231e:	2000      	movs	r0, #0
 8002320:	f000 f808 	bl	8002334 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002324:	f7ff fd60 	bl	8001de8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	40022000 	.word	0x40022000

08002334 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800233c:	4b12      	ldr	r3, [pc, #72]	; (8002388 <HAL_InitTick+0x54>)
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	4b12      	ldr	r3, [pc, #72]	; (800238c <HAL_InitTick+0x58>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	4619      	mov	r1, r3
 8002346:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800234a:	fbb3 f3f1 	udiv	r3, r3, r1
 800234e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002352:	4618      	mov	r0, r3
 8002354:	f000 fdef 	bl	8002f36 <HAL_SYSTICK_Config>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e00e      	b.n	8002380 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2b0f      	cmp	r3, #15
 8002366:	d80a      	bhi.n	800237e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002368:	2200      	movs	r2, #0
 800236a:	6879      	ldr	r1, [r7, #4]
 800236c:	f04f 30ff 	mov.w	r0, #4294967295
 8002370:	f000 fdb7 	bl	8002ee2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002374:	4a06      	ldr	r2, [pc, #24]	; (8002390 <HAL_InitTick+0x5c>)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800237a:	2300      	movs	r3, #0
 800237c:	e000      	b.n	8002380 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
}
 8002380:	4618      	mov	r0, r3
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	20000014 	.word	0x20000014
 800238c:	2000001c 	.word	0x2000001c
 8002390:	20000018 	.word	0x20000018

08002394 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002398:	4b05      	ldr	r3, [pc, #20]	; (80023b0 <HAL_IncTick+0x1c>)
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	461a      	mov	r2, r3
 800239e:	4b05      	ldr	r3, [pc, #20]	; (80023b4 <HAL_IncTick+0x20>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4413      	add	r3, r2
 80023a4:	4a03      	ldr	r2, [pc, #12]	; (80023b4 <HAL_IncTick+0x20>)
 80023a6:	6013      	str	r3, [r2, #0]
}
 80023a8:	bf00      	nop
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bc80      	pop	{r7}
 80023ae:	4770      	bx	lr
 80023b0:	2000001c 	.word	0x2000001c
 80023b4:	200009d8 	.word	0x200009d8

080023b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  return uwTick;
 80023bc:	4b02      	ldr	r3, [pc, #8]	; (80023c8 <HAL_GetTick+0x10>)
 80023be:	681b      	ldr	r3, [r3, #0]
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr
 80023c8:	200009d8 	.word	0x200009d8

080023cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023d4:	f7ff fff0 	bl	80023b8 <HAL_GetTick>
 80023d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e4:	d005      	beq.n	80023f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023e6:	4b0a      	ldr	r3, [pc, #40]	; (8002410 <HAL_Delay+0x44>)
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	461a      	mov	r2, r3
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	4413      	add	r3, r2
 80023f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023f2:	bf00      	nop
 80023f4:	f7ff ffe0 	bl	80023b8 <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	68fa      	ldr	r2, [r7, #12]
 8002400:	429a      	cmp	r2, r3
 8002402:	d8f7      	bhi.n	80023f4 <HAL_Delay+0x28>
  {
  }
}
 8002404:	bf00      	nop
 8002406:	bf00      	nop
 8002408:	3710      	adds	r7, #16
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	2000001c 	.word	0x2000001c

08002414 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b086      	sub	sp, #24
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800241c:	2300      	movs	r3, #0
 800241e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002420:	2300      	movs	r3, #0
 8002422:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002424:	2300      	movs	r3, #0
 8002426:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002428:	2300      	movs	r3, #0
 800242a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d101      	bne.n	8002436 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e0be      	b.n	80025b4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002440:	2b00      	cmp	r3, #0
 8002442:	d109      	bne.n	8002458 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f7ff fcfa 	bl	8001e4c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 fb8b 	bl	8002b74 <ADC_ConversionStop_Disable>
 800245e:	4603      	mov	r3, r0
 8002460:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002466:	f003 0310 	and.w	r3, r3, #16
 800246a:	2b00      	cmp	r3, #0
 800246c:	f040 8099 	bne.w	80025a2 <HAL_ADC_Init+0x18e>
 8002470:	7dfb      	ldrb	r3, [r7, #23]
 8002472:	2b00      	cmp	r3, #0
 8002474:	f040 8095 	bne.w	80025a2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800247c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002480:	f023 0302 	bic.w	r3, r3, #2
 8002484:	f043 0202 	orr.w	r2, r3, #2
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002494:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	7b1b      	ldrb	r3, [r3, #12]
 800249a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800249c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800249e:	68ba      	ldr	r2, [r7, #8]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024ac:	d003      	beq.n	80024b6 <HAL_ADC_Init+0xa2>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d102      	bne.n	80024bc <HAL_ADC_Init+0xa8>
 80024b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024ba:	e000      	b.n	80024be <HAL_ADC_Init+0xaa>
 80024bc:	2300      	movs	r3, #0
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	7d1b      	ldrb	r3, [r3, #20]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d119      	bne.n	8002500 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	7b1b      	ldrb	r3, [r3, #12]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d109      	bne.n	80024e8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	3b01      	subs	r3, #1
 80024da:	035a      	lsls	r2, r3, #13
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	4313      	orrs	r3, r2
 80024e0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024e4:	613b      	str	r3, [r7, #16]
 80024e6:	e00b      	b.n	8002500 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ec:	f043 0220 	orr.w	r2, r3, #32
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f8:	f043 0201 	orr.w	r2, r3, #1
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	430a      	orrs	r2, r1
 8002512:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	689a      	ldr	r2, [r3, #8]
 800251a:	4b28      	ldr	r3, [pc, #160]	; (80025bc <HAL_ADC_Init+0x1a8>)
 800251c:	4013      	ands	r3, r2
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	6812      	ldr	r2, [r2, #0]
 8002522:	68b9      	ldr	r1, [r7, #8]
 8002524:	430b      	orrs	r3, r1
 8002526:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002530:	d003      	beq.n	800253a <HAL_ADC_Init+0x126>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	2b01      	cmp	r3, #1
 8002538:	d104      	bne.n	8002544 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	691b      	ldr	r3, [r3, #16]
 800253e:	3b01      	subs	r3, #1
 8002540:	051b      	lsls	r3, r3, #20
 8002542:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800254a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	68fa      	ldr	r2, [r7, #12]
 8002554:	430a      	orrs	r2, r1
 8002556:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	689a      	ldr	r2, [r3, #8]
 800255e:	4b18      	ldr	r3, [pc, #96]	; (80025c0 <HAL_ADC_Init+0x1ac>)
 8002560:	4013      	ands	r3, r2
 8002562:	68ba      	ldr	r2, [r7, #8]
 8002564:	429a      	cmp	r2, r3
 8002566:	d10b      	bne.n	8002580 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2200      	movs	r2, #0
 800256c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002572:	f023 0303 	bic.w	r3, r3, #3
 8002576:	f043 0201 	orr.w	r2, r3, #1
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800257e:	e018      	b.n	80025b2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002584:	f023 0312 	bic.w	r3, r3, #18
 8002588:	f043 0210 	orr.w	r2, r3, #16
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002594:	f043 0201 	orr.w	r2, r3, #1
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80025a0:	e007      	b.n	80025b2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a6:	f043 0210 	orr.w	r2, r3, #16
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80025b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3718      	adds	r7, #24
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	ffe1f7fd 	.word	0xffe1f7fd
 80025c0:	ff1f0efe 	.word	0xff1f0efe

080025c4 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025cc:	2300      	movs	r3, #0
 80025ce:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d101      	bne.n	80025de <HAL_ADC_Start_IT+0x1a>
 80025da:	2302      	movs	r3, #2
 80025dc:	e0a0      	b.n	8002720 <HAL_ADC_Start_IT+0x15c>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2201      	movs	r2, #1
 80025e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 fa72 	bl	8002ad0 <ADC_Enable>
 80025ec:	4603      	mov	r3, r0
 80025ee:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80025f0:	7bfb      	ldrb	r3, [r7, #15]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	f040 808f 	bne.w	8002716 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025fc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002600:	f023 0301 	bic.w	r3, r3, #1
 8002604:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a45      	ldr	r2, [pc, #276]	; (8002728 <HAL_ADC_Start_IT+0x164>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d105      	bne.n	8002622 <HAL_ADC_Start_IT+0x5e>
 8002616:	4b45      	ldr	r3, [pc, #276]	; (800272c <HAL_ADC_Start_IT+0x168>)
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d115      	bne.n	800264e <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002626:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002638:	2b00      	cmp	r3, #0
 800263a:	d026      	beq.n	800268a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002640:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002644:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800264c:	e01d      	b.n	800268a <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002652:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a33      	ldr	r2, [pc, #204]	; (800272c <HAL_ADC_Start_IT+0x168>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d004      	beq.n	800266e <HAL_ADC_Start_IT+0xaa>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a2f      	ldr	r2, [pc, #188]	; (8002728 <HAL_ADC_Start_IT+0x164>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d10d      	bne.n	800268a <HAL_ADC_Start_IT+0xc6>
 800266e:	4b2f      	ldr	r3, [pc, #188]	; (800272c <HAL_ADC_Start_IT+0x168>)
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002676:	2b00      	cmp	r3, #0
 8002678:	d007      	beq.n	800268a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800267e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002682:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800268e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d006      	beq.n	80026a4 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269a:	f023 0206 	bic.w	r2, r3, #6
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	62da      	str	r2, [r3, #44]	; 0x2c
 80026a2:	e002      	b.n	80026aa <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2200      	movs	r2, #0
 80026ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f06f 0202 	mvn.w	r2, #2
 80026ba:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	685a      	ldr	r2, [r3, #4]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f042 0220 	orr.w	r2, r2, #32
 80026ca:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80026d6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80026da:	d113      	bne.n	8002704 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80026e0:	4a11      	ldr	r2, [pc, #68]	; (8002728 <HAL_ADC_Start_IT+0x164>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d105      	bne.n	80026f2 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80026e6:	4b11      	ldr	r3, [pc, #68]	; (800272c <HAL_ADC_Start_IT+0x168>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d108      	bne.n	8002704 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002700:	609a      	str	r2, [r3, #8]
 8002702:	e00c      	b.n	800271e <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	689a      	ldr	r2, [r3, #8]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002712:	609a      	str	r2, [r3, #8]
 8002714:	e003      	b.n	800271e <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 800271e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002720:	4618      	mov	r0, r3
 8002722:	3710      	adds	r7, #16
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	40012800 	.word	0x40012800
 800272c:	40012400 	.word	0x40012400

08002730 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800273e:	4618      	mov	r0, r3
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	bc80      	pop	{r7}
 8002746:	4770      	bx	lr

08002748 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f003 0320 	and.w	r3, r3, #32
 800275a:	2b20      	cmp	r3, #32
 800275c:	d140      	bne.n	80027e0 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	2b02      	cmp	r3, #2
 800276a:	d139      	bne.n	80027e0 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002770:	f003 0310 	and.w	r3, r3, #16
 8002774:	2b00      	cmp	r3, #0
 8002776:	d105      	bne.n	8002784 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800278e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002792:	d11d      	bne.n	80027d0 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002798:	2b00      	cmp	r3, #0
 800279a:	d119      	bne.n	80027d0 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	685a      	ldr	r2, [r3, #4]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f022 0220 	bic.w	r2, r2, #32
 80027aa:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d105      	bne.n	80027d0 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c8:	f043 0201 	orr.w	r2, r3, #1
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f7fe fd93 	bl	80012fc <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f06f 0212 	mvn.w	r2, #18
 80027de:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027ea:	2b80      	cmp	r3, #128	; 0x80
 80027ec:	d14f      	bne.n	800288e <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0304 	and.w	r3, r3, #4
 80027f8:	2b04      	cmp	r3, #4
 80027fa:	d148      	bne.n	800288e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002800:	f003 0310 	and.w	r3, r3, #16
 8002804:	2b00      	cmp	r3, #0
 8002806:	d105      	bne.n	8002814 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800280c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800281e:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8002822:	d012      	beq.n	800284a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800282e:	2b00      	cmp	r3, #0
 8002830:	d125      	bne.n	800287e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800283c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002840:	d11d      	bne.n	800287e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002846:	2b00      	cmp	r3, #0
 8002848:	d119      	bne.n	800287e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	685a      	ldr	r2, [r3, #4]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002858:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800285e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800286a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800286e:	2b00      	cmp	r3, #0
 8002870:	d105      	bne.n	800287e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002876:	f043 0201 	orr.w	r2, r3, #1
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f000 fa4e 	bl	8002d20 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f06f 020c 	mvn.w	r2, #12
 800288c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002898:	2b40      	cmp	r3, #64	; 0x40
 800289a:	d114      	bne.n	80028c6 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d10d      	bne.n	80028c6 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ae:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f000 f809 	bl	80028ce <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f06f 0201 	mvn.w	r2, #1
 80028c4:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80028c6:	bf00      	nop
 80028c8:	3708      	adds	r7, #8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80028ce:	b480      	push	{r7}
 80028d0:	b083      	sub	sp, #12
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80028d6:	bf00      	nop
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr

080028e0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80028e0:	b480      	push	{r7}
 80028e2:	b085      	sub	sp, #20
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028ea:	2300      	movs	r3, #0
 80028ec:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80028ee:	2300      	movs	r3, #0
 80028f0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d101      	bne.n	8002900 <HAL_ADC_ConfigChannel+0x20>
 80028fc:	2302      	movs	r3, #2
 80028fe:	e0dc      	b.n	8002aba <HAL_ADC_ConfigChannel+0x1da>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	2b06      	cmp	r3, #6
 800290e:	d81c      	bhi.n	800294a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	685a      	ldr	r2, [r3, #4]
 800291a:	4613      	mov	r3, r2
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	4413      	add	r3, r2
 8002920:	3b05      	subs	r3, #5
 8002922:	221f      	movs	r2, #31
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	43db      	mvns	r3, r3
 800292a:	4019      	ands	r1, r3
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	6818      	ldr	r0, [r3, #0]
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685a      	ldr	r2, [r3, #4]
 8002934:	4613      	mov	r3, r2
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	4413      	add	r3, r2
 800293a:	3b05      	subs	r3, #5
 800293c:	fa00 f203 	lsl.w	r2, r0, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	430a      	orrs	r2, r1
 8002946:	635a      	str	r2, [r3, #52]	; 0x34
 8002948:	e03c      	b.n	80029c4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	2b0c      	cmp	r3, #12
 8002950:	d81c      	bhi.n	800298c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	685a      	ldr	r2, [r3, #4]
 800295c:	4613      	mov	r3, r2
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	4413      	add	r3, r2
 8002962:	3b23      	subs	r3, #35	; 0x23
 8002964:	221f      	movs	r2, #31
 8002966:	fa02 f303 	lsl.w	r3, r2, r3
 800296a:	43db      	mvns	r3, r3
 800296c:	4019      	ands	r1, r3
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	6818      	ldr	r0, [r3, #0]
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	685a      	ldr	r2, [r3, #4]
 8002976:	4613      	mov	r3, r2
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	4413      	add	r3, r2
 800297c:	3b23      	subs	r3, #35	; 0x23
 800297e:	fa00 f203 	lsl.w	r2, r0, r3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	430a      	orrs	r2, r1
 8002988:	631a      	str	r2, [r3, #48]	; 0x30
 800298a:	e01b      	b.n	80029c4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685a      	ldr	r2, [r3, #4]
 8002996:	4613      	mov	r3, r2
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	4413      	add	r3, r2
 800299c:	3b41      	subs	r3, #65	; 0x41
 800299e:	221f      	movs	r2, #31
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	43db      	mvns	r3, r3
 80029a6:	4019      	ands	r1, r3
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	6818      	ldr	r0, [r3, #0]
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685a      	ldr	r2, [r3, #4]
 80029b0:	4613      	mov	r3, r2
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	4413      	add	r3, r2
 80029b6:	3b41      	subs	r3, #65	; 0x41
 80029b8:	fa00 f203 	lsl.w	r2, r0, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	430a      	orrs	r2, r1
 80029c2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2b09      	cmp	r3, #9
 80029ca:	d91c      	bls.n	8002a06 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	68d9      	ldr	r1, [r3, #12]
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	4613      	mov	r3, r2
 80029d8:	005b      	lsls	r3, r3, #1
 80029da:	4413      	add	r3, r2
 80029dc:	3b1e      	subs	r3, #30
 80029de:	2207      	movs	r2, #7
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	43db      	mvns	r3, r3
 80029e6:	4019      	ands	r1, r3
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	6898      	ldr	r0, [r3, #8]
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	4613      	mov	r3, r2
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	4413      	add	r3, r2
 80029f6:	3b1e      	subs	r3, #30
 80029f8:	fa00 f203 	lsl.w	r2, r0, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	430a      	orrs	r2, r1
 8002a02:	60da      	str	r2, [r3, #12]
 8002a04:	e019      	b.n	8002a3a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	6919      	ldr	r1, [r3, #16]
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	4613      	mov	r3, r2
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	4413      	add	r3, r2
 8002a16:	2207      	movs	r2, #7
 8002a18:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1c:	43db      	mvns	r3, r3
 8002a1e:	4019      	ands	r1, r3
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	6898      	ldr	r0, [r3, #8]
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	4613      	mov	r3, r2
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	4413      	add	r3, r2
 8002a2e:	fa00 f203 	lsl.w	r2, r0, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	430a      	orrs	r2, r1
 8002a38:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2b10      	cmp	r3, #16
 8002a40:	d003      	beq.n	8002a4a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a46:	2b11      	cmp	r3, #17
 8002a48:	d132      	bne.n	8002ab0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a1d      	ldr	r2, [pc, #116]	; (8002ac4 <HAL_ADC_ConfigChannel+0x1e4>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d125      	bne.n	8002aa0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d126      	bne.n	8002ab0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	689a      	ldr	r2, [r3, #8]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002a70:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	2b10      	cmp	r3, #16
 8002a78:	d11a      	bne.n	8002ab0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a7a:	4b13      	ldr	r3, [pc, #76]	; (8002ac8 <HAL_ADC_ConfigChannel+0x1e8>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a13      	ldr	r2, [pc, #76]	; (8002acc <HAL_ADC_ConfigChannel+0x1ec>)
 8002a80:	fba2 2303 	umull	r2, r3, r2, r3
 8002a84:	0c9a      	lsrs	r2, r3, #18
 8002a86:	4613      	mov	r3, r2
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	4413      	add	r3, r2
 8002a8c:	005b      	lsls	r3, r3, #1
 8002a8e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a90:	e002      	b.n	8002a98 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	3b01      	subs	r3, #1
 8002a96:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d1f9      	bne.n	8002a92 <HAL_ADC_ConfigChannel+0x1b2>
 8002a9e:	e007      	b.n	8002ab0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aa4:	f043 0220 	orr.w	r2, r3, #32
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3714      	adds	r7, #20
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr
 8002ac4:	40012400 	.word	0x40012400
 8002ac8:	20000014 	.word	0x20000014
 8002acc:	431bde83 	.word	0x431bde83

08002ad0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002adc:	2300      	movs	r3, #0
 8002ade:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f003 0301 	and.w	r3, r3, #1
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d039      	beq.n	8002b62 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	689a      	ldr	r2, [r3, #8]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f042 0201 	orr.w	r2, r2, #1
 8002afc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002afe:	4b1b      	ldr	r3, [pc, #108]	; (8002b6c <ADC_Enable+0x9c>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a1b      	ldr	r2, [pc, #108]	; (8002b70 <ADC_Enable+0xa0>)
 8002b04:	fba2 2303 	umull	r2, r3, r2, r3
 8002b08:	0c9b      	lsrs	r3, r3, #18
 8002b0a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002b0c:	e002      	b.n	8002b14 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	3b01      	subs	r3, #1
 8002b12:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d1f9      	bne.n	8002b0e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b1a:	f7ff fc4d 	bl	80023b8 <HAL_GetTick>
 8002b1e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002b20:	e018      	b.n	8002b54 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b22:	f7ff fc49 	bl	80023b8 <HAL_GetTick>
 8002b26:	4602      	mov	r2, r0
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d911      	bls.n	8002b54 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b34:	f043 0210 	orr.w	r2, r3, #16
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b40:	f043 0201 	orr.w	r2, r3, #1
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e007      	b.n	8002b64 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d1df      	bne.n	8002b22 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002b62:	2300      	movs	r3, #0
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3710      	adds	r7, #16
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	20000014 	.word	0x20000014
 8002b70:	431bde83 	.word	0x431bde83

08002b74 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d127      	bne.n	8002bde <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f022 0201 	bic.w	r2, r2, #1
 8002b9c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b9e:	f7ff fc0b 	bl	80023b8 <HAL_GetTick>
 8002ba2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002ba4:	e014      	b.n	8002bd0 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ba6:	f7ff fc07 	bl	80023b8 <HAL_GetTick>
 8002baa:	4602      	mov	r2, r0
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d90d      	bls.n	8002bd0 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb8:	f043 0210 	orr.w	r2, r3, #16
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc4:	f043 0201 	orr.w	r2, r3, #1
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e007      	b.n	8002be0 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 0301 	and.w	r3, r3, #1
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d0e3      	beq.n	8002ba6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002bde:	2300      	movs	r3, #0
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3710      	adds	r7, #16
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002be8:	b590      	push	{r4, r7, lr}
 8002bea:	b087      	sub	sp, #28
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d101      	bne.n	8002c06 <HAL_ADCEx_Calibration_Start+0x1e>
 8002c02:	2302      	movs	r3, #2
 8002c04:	e086      	b.n	8002d14 <HAL_ADCEx_Calibration_Start+0x12c>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f7ff ffb0 	bl	8002b74 <ADC_ConversionStop_Disable>
 8002c14:	4603      	mov	r3, r0
 8002c16:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002c18:	7dfb      	ldrb	r3, [r7, #23]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d175      	bne.n	8002d0a <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c22:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c26:	f023 0302 	bic.w	r3, r3, #2
 8002c2a:	f043 0202 	orr.w	r2, r3, #2
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002c32:	4b3a      	ldr	r3, [pc, #232]	; (8002d1c <HAL_ADCEx_Calibration_Start+0x134>)
 8002c34:	681c      	ldr	r4, [r3, #0]
 8002c36:	2002      	movs	r0, #2
 8002c38:	f002 fda6 	bl	8005788 <HAL_RCCEx_GetPeriphCLKFreq>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002c42:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002c44:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002c46:	e002      	b.n	8002c4e <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	3b01      	subs	r3, #1
 8002c4c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d1f9      	bne.n	8002c48 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f7ff ff3b 	bl	8002ad0 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f042 0208 	orr.w	r2, r2, #8
 8002c68:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002c6a:	f7ff fba5 	bl	80023b8 <HAL_GetTick>
 8002c6e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002c70:	e014      	b.n	8002c9c <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002c72:	f7ff fba1 	bl	80023b8 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b0a      	cmp	r3, #10
 8002c7e:	d90d      	bls.n	8002c9c <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c84:	f023 0312 	bic.w	r3, r3, #18
 8002c88:	f043 0210 	orr.w	r2, r3, #16
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e03b      	b.n	8002d14 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f003 0308 	and.w	r3, r3, #8
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d1e3      	bne.n	8002c72 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	689a      	ldr	r2, [r3, #8]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f042 0204 	orr.w	r2, r2, #4
 8002cb8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002cba:	f7ff fb7d 	bl	80023b8 <HAL_GetTick>
 8002cbe:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002cc0:	e014      	b.n	8002cec <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002cc2:	f7ff fb79 	bl	80023b8 <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	2b0a      	cmp	r3, #10
 8002cce:	d90d      	bls.n	8002cec <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd4:	f023 0312 	bic.w	r3, r3, #18
 8002cd8:	f043 0210 	orr.w	r2, r3, #16
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e013      	b.n	8002d14 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	f003 0304 	and.w	r3, r3, #4
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d1e3      	bne.n	8002cc2 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cfe:	f023 0303 	bic.w	r3, r3, #3
 8002d02:	f043 0201 	orr.w	r2, r3, #1
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002d12:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	371c      	adds	r7, #28
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd90      	pop	{r4, r7, pc}
 8002d1c:	20000014 	.word	0x20000014

08002d20 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bc80      	pop	{r7}
 8002d30:	4770      	bx	lr
	...

08002d34 <__NVIC_SetPriorityGrouping>:
{
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	f003 0307 	and.w	r3, r3, #7
 8002d42:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d44:	4b0c      	ldr	r3, [pc, #48]	; (8002d78 <__NVIC_SetPriorityGrouping+0x44>)
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d4a:	68ba      	ldr	r2, [r7, #8]
 8002d4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d50:	4013      	ands	r3, r2
 8002d52:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d66:	4a04      	ldr	r2, [pc, #16]	; (8002d78 <__NVIC_SetPriorityGrouping+0x44>)
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	60d3      	str	r3, [r2, #12]
}
 8002d6c:	bf00      	nop
 8002d6e:	3714      	adds	r7, #20
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bc80      	pop	{r7}
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	e000ed00 	.word	0xe000ed00

08002d7c <__NVIC_GetPriorityGrouping>:
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d80:	4b04      	ldr	r3, [pc, #16]	; (8002d94 <__NVIC_GetPriorityGrouping+0x18>)
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	0a1b      	lsrs	r3, r3, #8
 8002d86:	f003 0307 	and.w	r3, r3, #7
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bc80      	pop	{r7}
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	e000ed00 	.word	0xe000ed00

08002d98 <__NVIC_EnableIRQ>:
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	db0b      	blt.n	8002dc2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002daa:	79fb      	ldrb	r3, [r7, #7]
 8002dac:	f003 021f 	and.w	r2, r3, #31
 8002db0:	4906      	ldr	r1, [pc, #24]	; (8002dcc <__NVIC_EnableIRQ+0x34>)
 8002db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db6:	095b      	lsrs	r3, r3, #5
 8002db8:	2001      	movs	r0, #1
 8002dba:	fa00 f202 	lsl.w	r2, r0, r2
 8002dbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002dc2:	bf00      	nop
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bc80      	pop	{r7}
 8002dca:	4770      	bx	lr
 8002dcc:	e000e100 	.word	0xe000e100

08002dd0 <__NVIC_SetPriority>:
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	6039      	str	r1, [r7, #0]
 8002dda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	db0a      	blt.n	8002dfa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	b2da      	uxtb	r2, r3
 8002de8:	490c      	ldr	r1, [pc, #48]	; (8002e1c <__NVIC_SetPriority+0x4c>)
 8002dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dee:	0112      	lsls	r2, r2, #4
 8002df0:	b2d2      	uxtb	r2, r2
 8002df2:	440b      	add	r3, r1
 8002df4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002df8:	e00a      	b.n	8002e10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	b2da      	uxtb	r2, r3
 8002dfe:	4908      	ldr	r1, [pc, #32]	; (8002e20 <__NVIC_SetPriority+0x50>)
 8002e00:	79fb      	ldrb	r3, [r7, #7]
 8002e02:	f003 030f 	and.w	r3, r3, #15
 8002e06:	3b04      	subs	r3, #4
 8002e08:	0112      	lsls	r2, r2, #4
 8002e0a:	b2d2      	uxtb	r2, r2
 8002e0c:	440b      	add	r3, r1
 8002e0e:	761a      	strb	r2, [r3, #24]
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bc80      	pop	{r7}
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	e000e100 	.word	0xe000e100
 8002e20:	e000ed00 	.word	0xe000ed00

08002e24 <NVIC_EncodePriority>:
{
 8002e24:	b480      	push	{r7}
 8002e26:	b089      	sub	sp, #36	; 0x24
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	60b9      	str	r1, [r7, #8]
 8002e2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f003 0307 	and.w	r3, r3, #7
 8002e36:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	f1c3 0307 	rsb	r3, r3, #7
 8002e3e:	2b04      	cmp	r3, #4
 8002e40:	bf28      	it	cs
 8002e42:	2304      	movcs	r3, #4
 8002e44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	3304      	adds	r3, #4
 8002e4a:	2b06      	cmp	r3, #6
 8002e4c:	d902      	bls.n	8002e54 <NVIC_EncodePriority+0x30>
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	3b03      	subs	r3, #3
 8002e52:	e000      	b.n	8002e56 <NVIC_EncodePriority+0x32>
 8002e54:	2300      	movs	r3, #0
 8002e56:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e58:	f04f 32ff 	mov.w	r2, #4294967295
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e62:	43da      	mvns	r2, r3
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	401a      	ands	r2, r3
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e6c:	f04f 31ff 	mov.w	r1, #4294967295
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	fa01 f303 	lsl.w	r3, r1, r3
 8002e76:	43d9      	mvns	r1, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e7c:	4313      	orrs	r3, r2
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3724      	adds	r7, #36	; 0x24
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bc80      	pop	{r7}
 8002e86:	4770      	bx	lr

08002e88 <SysTick_Config>:
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	3b01      	subs	r3, #1
 8002e94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e98:	d301      	bcc.n	8002e9e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e00f      	b.n	8002ebe <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e9e:	4a0a      	ldr	r2, [pc, #40]	; (8002ec8 <SysTick_Config+0x40>)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ea6:	210f      	movs	r1, #15
 8002ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8002eac:	f7ff ff90 	bl	8002dd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002eb0:	4b05      	ldr	r3, [pc, #20]	; (8002ec8 <SysTick_Config+0x40>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002eb6:	4b04      	ldr	r3, [pc, #16]	; (8002ec8 <SysTick_Config+0x40>)
 8002eb8:	2207      	movs	r2, #7
 8002eba:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3708      	adds	r7, #8
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	e000e010 	.word	0xe000e010

08002ecc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f7ff ff2d 	bl	8002d34 <__NVIC_SetPriorityGrouping>
}
 8002eda:	bf00      	nop
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b086      	sub	sp, #24
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	4603      	mov	r3, r0
 8002eea:	60b9      	str	r1, [r7, #8]
 8002eec:	607a      	str	r2, [r7, #4]
 8002eee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ef4:	f7ff ff42 	bl	8002d7c <__NVIC_GetPriorityGrouping>
 8002ef8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	68b9      	ldr	r1, [r7, #8]
 8002efe:	6978      	ldr	r0, [r7, #20]
 8002f00:	f7ff ff90 	bl	8002e24 <NVIC_EncodePriority>
 8002f04:	4602      	mov	r2, r0
 8002f06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f0a:	4611      	mov	r1, r2
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7ff ff5f 	bl	8002dd0 <__NVIC_SetPriority>
}
 8002f12:	bf00      	nop
 8002f14:	3718      	adds	r7, #24
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b082      	sub	sp, #8
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	4603      	mov	r3, r0
 8002f22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7ff ff35 	bl	8002d98 <__NVIC_EnableIRQ>
}
 8002f2e:	bf00      	nop
 8002f30:	3708      	adds	r7, #8
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b082      	sub	sp, #8
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f7ff ffa2 	bl	8002e88 <SysTick_Config>
 8002f44:	4603      	mov	r3, r0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3708      	adds	r7, #8
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	b082      	sub	sp, #8
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d101      	bne.n	8002f60 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e00e      	b.n	8002f7e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	795b      	ldrb	r3, [r3, #5]
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d105      	bne.n	8002f76 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f7fe ffaf 	bl	8001ed4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
	...

08002f88 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002f88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f8a:	b087      	sub	sp, #28
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002fa2:	4b2f      	ldr	r3, [pc, #188]	; (8003060 <HAL_FLASH_Program+0xd8>)
 8002fa4:	7e1b      	ldrb	r3, [r3, #24]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d101      	bne.n	8002fae <HAL_FLASH_Program+0x26>
 8002faa:	2302      	movs	r3, #2
 8002fac:	e054      	b.n	8003058 <HAL_FLASH_Program+0xd0>
 8002fae:	4b2c      	ldr	r3, [pc, #176]	; (8003060 <HAL_FLASH_Program+0xd8>)
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002fb4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002fb8:	f000 f8a8 	bl	800310c <FLASH_WaitForLastOperation>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002fc0:	7dfb      	ldrb	r3, [r7, #23]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d144      	bne.n	8003050 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d102      	bne.n	8002fd2 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	757b      	strb	r3, [r7, #21]
 8002fd0:	e007      	b.n	8002fe2 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2b02      	cmp	r3, #2
 8002fd6:	d102      	bne.n	8002fde <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002fd8:	2302      	movs	r3, #2
 8002fda:	757b      	strb	r3, [r7, #21]
 8002fdc:	e001      	b.n	8002fe2 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002fde:	2304      	movs	r3, #4
 8002fe0:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	75bb      	strb	r3, [r7, #22]
 8002fe6:	e02d      	b.n	8003044 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002fe8:	7dbb      	ldrb	r3, [r7, #22]
 8002fea:	005a      	lsls	r2, r3, #1
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	eb02 0c03 	add.w	ip, r2, r3
 8002ff2:	7dbb      	ldrb	r3, [r7, #22]
 8002ff4:	0119      	lsls	r1, r3, #4
 8002ff6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ffa:	f1c1 0620 	rsb	r6, r1, #32
 8002ffe:	f1a1 0020 	sub.w	r0, r1, #32
 8003002:	fa22 f401 	lsr.w	r4, r2, r1
 8003006:	fa03 f606 	lsl.w	r6, r3, r6
 800300a:	4334      	orrs	r4, r6
 800300c:	fa23 f000 	lsr.w	r0, r3, r0
 8003010:	4304      	orrs	r4, r0
 8003012:	fa23 f501 	lsr.w	r5, r3, r1
 8003016:	b2a3      	uxth	r3, r4
 8003018:	4619      	mov	r1, r3
 800301a:	4660      	mov	r0, ip
 800301c:	f000 f85a 	bl	80030d4 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003020:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003024:	f000 f872 	bl	800310c <FLASH_WaitForLastOperation>
 8003028:	4603      	mov	r3, r0
 800302a:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800302c:	4b0d      	ldr	r3, [pc, #52]	; (8003064 <HAL_FLASH_Program+0xdc>)
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	4a0c      	ldr	r2, [pc, #48]	; (8003064 <HAL_FLASH_Program+0xdc>)
 8003032:	f023 0301 	bic.w	r3, r3, #1
 8003036:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8003038:	7dfb      	ldrb	r3, [r7, #23]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d107      	bne.n	800304e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 800303e:	7dbb      	ldrb	r3, [r7, #22]
 8003040:	3301      	adds	r3, #1
 8003042:	75bb      	strb	r3, [r7, #22]
 8003044:	7dba      	ldrb	r2, [r7, #22]
 8003046:	7d7b      	ldrb	r3, [r7, #21]
 8003048:	429a      	cmp	r2, r3
 800304a:	d3cd      	bcc.n	8002fe8 <HAL_FLASH_Program+0x60>
 800304c:	e000      	b.n	8003050 <HAL_FLASH_Program+0xc8>
      {
        break;
 800304e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003050:	4b03      	ldr	r3, [pc, #12]	; (8003060 <HAL_FLASH_Program+0xd8>)
 8003052:	2200      	movs	r2, #0
 8003054:	761a      	strb	r2, [r3, #24]

  return status;
 8003056:	7dfb      	ldrb	r3, [r7, #23]
}
 8003058:	4618      	mov	r0, r3
 800305a:	371c      	adds	r7, #28
 800305c:	46bd      	mov	sp, r7
 800305e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003060:	200009e0 	.word	0x200009e0
 8003064:	40022000 	.word	0x40022000

08003068 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800306e:	2300      	movs	r3, #0
 8003070:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003072:	4b0d      	ldr	r3, [pc, #52]	; (80030a8 <HAL_FLASH_Unlock+0x40>)
 8003074:	691b      	ldr	r3, [r3, #16]
 8003076:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800307a:	2b00      	cmp	r3, #0
 800307c:	d00d      	beq.n	800309a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800307e:	4b0a      	ldr	r3, [pc, #40]	; (80030a8 <HAL_FLASH_Unlock+0x40>)
 8003080:	4a0a      	ldr	r2, [pc, #40]	; (80030ac <HAL_FLASH_Unlock+0x44>)
 8003082:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003084:	4b08      	ldr	r3, [pc, #32]	; (80030a8 <HAL_FLASH_Unlock+0x40>)
 8003086:	4a0a      	ldr	r2, [pc, #40]	; (80030b0 <HAL_FLASH_Unlock+0x48>)
 8003088:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800308a:	4b07      	ldr	r3, [pc, #28]	; (80030a8 <HAL_FLASH_Unlock+0x40>)
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003092:	2b00      	cmp	r3, #0
 8003094:	d001      	beq.n	800309a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800309a:	79fb      	ldrb	r3, [r7, #7]
}
 800309c:	4618      	mov	r0, r3
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bc80      	pop	{r7}
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	40022000 	.word	0x40022000
 80030ac:	45670123 	.word	0x45670123
 80030b0:	cdef89ab 	.word	0xcdef89ab

080030b4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80030b8:	4b05      	ldr	r3, [pc, #20]	; (80030d0 <HAL_FLASH_Lock+0x1c>)
 80030ba:	691b      	ldr	r3, [r3, #16]
 80030bc:	4a04      	ldr	r2, [pc, #16]	; (80030d0 <HAL_FLASH_Lock+0x1c>)
 80030be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030c2:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bc80      	pop	{r7}
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	40022000 	.word	0x40022000

080030d4 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	460b      	mov	r3, r1
 80030de:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80030e0:	4b08      	ldr	r3, [pc, #32]	; (8003104 <FLASH_Program_HalfWord+0x30>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80030e6:	4b08      	ldr	r3, [pc, #32]	; (8003108 <FLASH_Program_HalfWord+0x34>)
 80030e8:	691b      	ldr	r3, [r3, #16]
 80030ea:	4a07      	ldr	r2, [pc, #28]	; (8003108 <FLASH_Program_HalfWord+0x34>)
 80030ec:	f043 0301 	orr.w	r3, r3, #1
 80030f0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	887a      	ldrh	r2, [r7, #2]
 80030f6:	801a      	strh	r2, [r3, #0]
}
 80030f8:	bf00      	nop
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bc80      	pop	{r7}
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	200009e0 	.word	0x200009e0
 8003108:	40022000 	.word	0x40022000

0800310c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003114:	f7ff f950 	bl	80023b8 <HAL_GetTick>
 8003118:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800311a:	e010      	b.n	800313e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003122:	d00c      	beq.n	800313e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d007      	beq.n	800313a <FLASH_WaitForLastOperation+0x2e>
 800312a:	f7ff f945 	bl	80023b8 <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	429a      	cmp	r2, r3
 8003138:	d201      	bcs.n	800313e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e025      	b.n	800318a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800313e:	4b15      	ldr	r3, [pc, #84]	; (8003194 <FLASH_WaitForLastOperation+0x88>)
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b00      	cmp	r3, #0
 8003148:	d1e8      	bne.n	800311c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800314a:	4b12      	ldr	r3, [pc, #72]	; (8003194 <FLASH_WaitForLastOperation+0x88>)
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	f003 0320 	and.w	r3, r3, #32
 8003152:	2b00      	cmp	r3, #0
 8003154:	d002      	beq.n	800315c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003156:	4b0f      	ldr	r3, [pc, #60]	; (8003194 <FLASH_WaitForLastOperation+0x88>)
 8003158:	2220      	movs	r2, #32
 800315a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800315c:	4b0d      	ldr	r3, [pc, #52]	; (8003194 <FLASH_WaitForLastOperation+0x88>)
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	f003 0310 	and.w	r3, r3, #16
 8003164:	2b00      	cmp	r3, #0
 8003166:	d10b      	bne.n	8003180 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003168:	4b0a      	ldr	r3, [pc, #40]	; (8003194 <FLASH_WaitForLastOperation+0x88>)
 800316a:	69db      	ldr	r3, [r3, #28]
 800316c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003170:	2b00      	cmp	r3, #0
 8003172:	d105      	bne.n	8003180 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003174:	4b07      	ldr	r3, [pc, #28]	; (8003194 <FLASH_WaitForLastOperation+0x88>)
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800317c:	2b00      	cmp	r3, #0
 800317e:	d003      	beq.n	8003188 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003180:	f000 f80a 	bl	8003198 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e000      	b.n	800318a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003188:	2300      	movs	r3, #0
}
 800318a:	4618      	mov	r0, r3
 800318c:	3710      	adds	r7, #16
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	40022000 	.word	0x40022000

08003198 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800319e:	2300      	movs	r3, #0
 80031a0:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80031a2:	4b23      	ldr	r3, [pc, #140]	; (8003230 <FLASH_SetErrorCode+0x98>)
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	f003 0310 	and.w	r3, r3, #16
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d009      	beq.n	80031c2 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80031ae:	4b21      	ldr	r3, [pc, #132]	; (8003234 <FLASH_SetErrorCode+0x9c>)
 80031b0:	69db      	ldr	r3, [r3, #28]
 80031b2:	f043 0302 	orr.w	r3, r3, #2
 80031b6:	4a1f      	ldr	r2, [pc, #124]	; (8003234 <FLASH_SetErrorCode+0x9c>)
 80031b8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	f043 0310 	orr.w	r3, r3, #16
 80031c0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80031c2:	4b1b      	ldr	r3, [pc, #108]	; (8003230 <FLASH_SetErrorCode+0x98>)
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	f003 0304 	and.w	r3, r3, #4
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d009      	beq.n	80031e2 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80031ce:	4b19      	ldr	r3, [pc, #100]	; (8003234 <FLASH_SetErrorCode+0x9c>)
 80031d0:	69db      	ldr	r3, [r3, #28]
 80031d2:	f043 0301 	orr.w	r3, r3, #1
 80031d6:	4a17      	ldr	r2, [pc, #92]	; (8003234 <FLASH_SetErrorCode+0x9c>)
 80031d8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f043 0304 	orr.w	r3, r3, #4
 80031e0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80031e2:	4b13      	ldr	r3, [pc, #76]	; (8003230 <FLASH_SetErrorCode+0x98>)
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d00b      	beq.n	8003206 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80031ee:	4b11      	ldr	r3, [pc, #68]	; (8003234 <FLASH_SetErrorCode+0x9c>)
 80031f0:	69db      	ldr	r3, [r3, #28]
 80031f2:	f043 0304 	orr.w	r3, r3, #4
 80031f6:	4a0f      	ldr	r2, [pc, #60]	; (8003234 <FLASH_SetErrorCode+0x9c>)
 80031f8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80031fa:	4b0d      	ldr	r3, [pc, #52]	; (8003230 <FLASH_SetErrorCode+0x98>)
 80031fc:	69db      	ldr	r3, [r3, #28]
 80031fe:	4a0c      	ldr	r2, [pc, #48]	; (8003230 <FLASH_SetErrorCode+0x98>)
 8003200:	f023 0301 	bic.w	r3, r3, #1
 8003204:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f240 1201 	movw	r2, #257	; 0x101
 800320c:	4293      	cmp	r3, r2
 800320e:	d106      	bne.n	800321e <FLASH_SetErrorCode+0x86>
 8003210:	4b07      	ldr	r3, [pc, #28]	; (8003230 <FLASH_SetErrorCode+0x98>)
 8003212:	69db      	ldr	r3, [r3, #28]
 8003214:	4a06      	ldr	r2, [pc, #24]	; (8003230 <FLASH_SetErrorCode+0x98>)
 8003216:	f023 0301 	bic.w	r3, r3, #1
 800321a:	61d3      	str	r3, [r2, #28]
}  
 800321c:	e002      	b.n	8003224 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800321e:	4a04      	ldr	r2, [pc, #16]	; (8003230 <FLASH_SetErrorCode+0x98>)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	60d3      	str	r3, [r2, #12]
}  
 8003224:	bf00      	nop
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	bc80      	pop	{r7}
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	40022000 	.word	0x40022000
 8003234:	200009e0 	.word	0x200009e0

08003238 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8003246:	2300      	movs	r3, #0
 8003248:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800324a:	4b2f      	ldr	r3, [pc, #188]	; (8003308 <HAL_FLASHEx_Erase+0xd0>)
 800324c:	7e1b      	ldrb	r3, [r3, #24]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d101      	bne.n	8003256 <HAL_FLASHEx_Erase+0x1e>
 8003252:	2302      	movs	r3, #2
 8003254:	e053      	b.n	80032fe <HAL_FLASHEx_Erase+0xc6>
 8003256:	4b2c      	ldr	r3, [pc, #176]	; (8003308 <HAL_FLASHEx_Erase+0xd0>)
 8003258:	2201      	movs	r2, #1
 800325a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2b02      	cmp	r3, #2
 8003262:	d116      	bne.n	8003292 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003264:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003268:	f7ff ff50 	bl	800310c <FLASH_WaitForLastOperation>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d141      	bne.n	80032f6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8003272:	2001      	movs	r0, #1
 8003274:	f000 f84c 	bl	8003310 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003278:	f24c 3050 	movw	r0, #50000	; 0xc350
 800327c:	f7ff ff46 	bl	800310c <FLASH_WaitForLastOperation>
 8003280:	4603      	mov	r3, r0
 8003282:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003284:	4b21      	ldr	r3, [pc, #132]	; (800330c <HAL_FLASHEx_Erase+0xd4>)
 8003286:	691b      	ldr	r3, [r3, #16]
 8003288:	4a20      	ldr	r2, [pc, #128]	; (800330c <HAL_FLASHEx_Erase+0xd4>)
 800328a:	f023 0304 	bic.w	r3, r3, #4
 800328e:	6113      	str	r3, [r2, #16]
 8003290:	e031      	b.n	80032f6 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003292:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003296:	f7ff ff39 	bl	800310c <FLASH_WaitForLastOperation>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d12a      	bne.n	80032f6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	f04f 32ff 	mov.w	r2, #4294967295
 80032a6:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	60bb      	str	r3, [r7, #8]
 80032ae:	e019      	b.n	80032e4 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80032b0:	68b8      	ldr	r0, [r7, #8]
 80032b2:	f000 f849 	bl	8003348 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80032b6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80032ba:	f7ff ff27 	bl	800310c <FLASH_WaitForLastOperation>
 80032be:	4603      	mov	r3, r0
 80032c0:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80032c2:	4b12      	ldr	r3, [pc, #72]	; (800330c <HAL_FLASHEx_Erase+0xd4>)
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	4a11      	ldr	r2, [pc, #68]	; (800330c <HAL_FLASHEx_Erase+0xd4>)
 80032c8:	f023 0302 	bic.w	r3, r3, #2
 80032cc:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80032ce:	7bfb      	ldrb	r3, [r7, #15]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d003      	beq.n	80032dc <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	68ba      	ldr	r2, [r7, #8]
 80032d8:	601a      	str	r2, [r3, #0]
            break;
 80032da:	e00c      	b.n	80032f6 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80032e2:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	029a      	lsls	r2, r3, #10
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 80032f0:	68ba      	ldr	r2, [r7, #8]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d3dc      	bcc.n	80032b0 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80032f6:	4b04      	ldr	r3, [pc, #16]	; (8003308 <HAL_FLASHEx_Erase+0xd0>)
 80032f8:	2200      	movs	r2, #0
 80032fa:	761a      	strb	r2, [r3, #24]

  return status;
 80032fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	200009e0 	.word	0x200009e0
 800330c:	40022000 	.word	0x40022000

08003310 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003318:	4b09      	ldr	r3, [pc, #36]	; (8003340 <FLASH_MassErase+0x30>)
 800331a:	2200      	movs	r2, #0
 800331c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800331e:	4b09      	ldr	r3, [pc, #36]	; (8003344 <FLASH_MassErase+0x34>)
 8003320:	691b      	ldr	r3, [r3, #16]
 8003322:	4a08      	ldr	r2, [pc, #32]	; (8003344 <FLASH_MassErase+0x34>)
 8003324:	f043 0304 	orr.w	r3, r3, #4
 8003328:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800332a:	4b06      	ldr	r3, [pc, #24]	; (8003344 <FLASH_MassErase+0x34>)
 800332c:	691b      	ldr	r3, [r3, #16]
 800332e:	4a05      	ldr	r2, [pc, #20]	; (8003344 <FLASH_MassErase+0x34>)
 8003330:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003334:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003336:	bf00      	nop
 8003338:	370c      	adds	r7, #12
 800333a:	46bd      	mov	sp, r7
 800333c:	bc80      	pop	{r7}
 800333e:	4770      	bx	lr
 8003340:	200009e0 	.word	0x200009e0
 8003344:	40022000 	.word	0x40022000

08003348 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003350:	4b0b      	ldr	r3, [pc, #44]	; (8003380 <FLASH_PageErase+0x38>)
 8003352:	2200      	movs	r2, #0
 8003354:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003356:	4b0b      	ldr	r3, [pc, #44]	; (8003384 <FLASH_PageErase+0x3c>)
 8003358:	691b      	ldr	r3, [r3, #16]
 800335a:	4a0a      	ldr	r2, [pc, #40]	; (8003384 <FLASH_PageErase+0x3c>)
 800335c:	f043 0302 	orr.w	r3, r3, #2
 8003360:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003362:	4a08      	ldr	r2, [pc, #32]	; (8003384 <FLASH_PageErase+0x3c>)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003368:	4b06      	ldr	r3, [pc, #24]	; (8003384 <FLASH_PageErase+0x3c>)
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	4a05      	ldr	r2, [pc, #20]	; (8003384 <FLASH_PageErase+0x3c>)
 800336e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003372:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	bc80      	pop	{r7}
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	200009e0 	.word	0x200009e0
 8003384:	40022000 	.word	0x40022000

08003388 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003388:	b480      	push	{r7}
 800338a:	b08b      	sub	sp, #44	; 0x2c
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003392:	2300      	movs	r3, #0
 8003394:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003396:	2300      	movs	r3, #0
 8003398:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800339a:	e169      	b.n	8003670 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800339c:	2201      	movs	r2, #1
 800339e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a0:	fa02 f303 	lsl.w	r3, r2, r3
 80033a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	69fa      	ldr	r2, [r7, #28]
 80033ac:	4013      	ands	r3, r2
 80033ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80033b0:	69ba      	ldr	r2, [r7, #24]
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	f040 8158 	bne.w	800366a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	4a9a      	ldr	r2, [pc, #616]	; (8003628 <HAL_GPIO_Init+0x2a0>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d05e      	beq.n	8003482 <HAL_GPIO_Init+0xfa>
 80033c4:	4a98      	ldr	r2, [pc, #608]	; (8003628 <HAL_GPIO_Init+0x2a0>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d875      	bhi.n	80034b6 <HAL_GPIO_Init+0x12e>
 80033ca:	4a98      	ldr	r2, [pc, #608]	; (800362c <HAL_GPIO_Init+0x2a4>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d058      	beq.n	8003482 <HAL_GPIO_Init+0xfa>
 80033d0:	4a96      	ldr	r2, [pc, #600]	; (800362c <HAL_GPIO_Init+0x2a4>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d86f      	bhi.n	80034b6 <HAL_GPIO_Init+0x12e>
 80033d6:	4a96      	ldr	r2, [pc, #600]	; (8003630 <HAL_GPIO_Init+0x2a8>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d052      	beq.n	8003482 <HAL_GPIO_Init+0xfa>
 80033dc:	4a94      	ldr	r2, [pc, #592]	; (8003630 <HAL_GPIO_Init+0x2a8>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d869      	bhi.n	80034b6 <HAL_GPIO_Init+0x12e>
 80033e2:	4a94      	ldr	r2, [pc, #592]	; (8003634 <HAL_GPIO_Init+0x2ac>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d04c      	beq.n	8003482 <HAL_GPIO_Init+0xfa>
 80033e8:	4a92      	ldr	r2, [pc, #584]	; (8003634 <HAL_GPIO_Init+0x2ac>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d863      	bhi.n	80034b6 <HAL_GPIO_Init+0x12e>
 80033ee:	4a92      	ldr	r2, [pc, #584]	; (8003638 <HAL_GPIO_Init+0x2b0>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d046      	beq.n	8003482 <HAL_GPIO_Init+0xfa>
 80033f4:	4a90      	ldr	r2, [pc, #576]	; (8003638 <HAL_GPIO_Init+0x2b0>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d85d      	bhi.n	80034b6 <HAL_GPIO_Init+0x12e>
 80033fa:	2b12      	cmp	r3, #18
 80033fc:	d82a      	bhi.n	8003454 <HAL_GPIO_Init+0xcc>
 80033fe:	2b12      	cmp	r3, #18
 8003400:	d859      	bhi.n	80034b6 <HAL_GPIO_Init+0x12e>
 8003402:	a201      	add	r2, pc, #4	; (adr r2, 8003408 <HAL_GPIO_Init+0x80>)
 8003404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003408:	08003483 	.word	0x08003483
 800340c:	0800345d 	.word	0x0800345d
 8003410:	0800346f 	.word	0x0800346f
 8003414:	080034b1 	.word	0x080034b1
 8003418:	080034b7 	.word	0x080034b7
 800341c:	080034b7 	.word	0x080034b7
 8003420:	080034b7 	.word	0x080034b7
 8003424:	080034b7 	.word	0x080034b7
 8003428:	080034b7 	.word	0x080034b7
 800342c:	080034b7 	.word	0x080034b7
 8003430:	080034b7 	.word	0x080034b7
 8003434:	080034b7 	.word	0x080034b7
 8003438:	080034b7 	.word	0x080034b7
 800343c:	080034b7 	.word	0x080034b7
 8003440:	080034b7 	.word	0x080034b7
 8003444:	080034b7 	.word	0x080034b7
 8003448:	080034b7 	.word	0x080034b7
 800344c:	08003465 	.word	0x08003465
 8003450:	08003479 	.word	0x08003479
 8003454:	4a79      	ldr	r2, [pc, #484]	; (800363c <HAL_GPIO_Init+0x2b4>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d013      	beq.n	8003482 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800345a:	e02c      	b.n	80034b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	623b      	str	r3, [r7, #32]
          break;
 8003462:	e029      	b.n	80034b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	3304      	adds	r3, #4
 800346a:	623b      	str	r3, [r7, #32]
          break;
 800346c:	e024      	b.n	80034b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	68db      	ldr	r3, [r3, #12]
 8003472:	3308      	adds	r3, #8
 8003474:	623b      	str	r3, [r7, #32]
          break;
 8003476:	e01f      	b.n	80034b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	330c      	adds	r3, #12
 800347e:	623b      	str	r3, [r7, #32]
          break;
 8003480:	e01a      	b.n	80034b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d102      	bne.n	8003490 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800348a:	2304      	movs	r3, #4
 800348c:	623b      	str	r3, [r7, #32]
          break;
 800348e:	e013      	b.n	80034b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d105      	bne.n	80034a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003498:	2308      	movs	r3, #8
 800349a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	69fa      	ldr	r2, [r7, #28]
 80034a0:	611a      	str	r2, [r3, #16]
          break;
 80034a2:	e009      	b.n	80034b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80034a4:	2308      	movs	r3, #8
 80034a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	69fa      	ldr	r2, [r7, #28]
 80034ac:	615a      	str	r2, [r3, #20]
          break;
 80034ae:	e003      	b.n	80034b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80034b0:	2300      	movs	r3, #0
 80034b2:	623b      	str	r3, [r7, #32]
          break;
 80034b4:	e000      	b.n	80034b8 <HAL_GPIO_Init+0x130>
          break;
 80034b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	2bff      	cmp	r3, #255	; 0xff
 80034bc:	d801      	bhi.n	80034c2 <HAL_GPIO_Init+0x13a>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	e001      	b.n	80034c6 <HAL_GPIO_Init+0x13e>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	3304      	adds	r3, #4
 80034c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	2bff      	cmp	r3, #255	; 0xff
 80034cc:	d802      	bhi.n	80034d4 <HAL_GPIO_Init+0x14c>
 80034ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	e002      	b.n	80034da <HAL_GPIO_Init+0x152>
 80034d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d6:	3b08      	subs	r3, #8
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	210f      	movs	r1, #15
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	fa01 f303 	lsl.w	r3, r1, r3
 80034e8:	43db      	mvns	r3, r3
 80034ea:	401a      	ands	r2, r3
 80034ec:	6a39      	ldr	r1, [r7, #32]
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	fa01 f303 	lsl.w	r3, r1, r3
 80034f4:	431a      	orrs	r2, r3
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003502:	2b00      	cmp	r3, #0
 8003504:	f000 80b1 	beq.w	800366a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003508:	4b4d      	ldr	r3, [pc, #308]	; (8003640 <HAL_GPIO_Init+0x2b8>)
 800350a:	699b      	ldr	r3, [r3, #24]
 800350c:	4a4c      	ldr	r2, [pc, #304]	; (8003640 <HAL_GPIO_Init+0x2b8>)
 800350e:	f043 0301 	orr.w	r3, r3, #1
 8003512:	6193      	str	r3, [r2, #24]
 8003514:	4b4a      	ldr	r3, [pc, #296]	; (8003640 <HAL_GPIO_Init+0x2b8>)
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	f003 0301 	and.w	r3, r3, #1
 800351c:	60bb      	str	r3, [r7, #8]
 800351e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003520:	4a48      	ldr	r2, [pc, #288]	; (8003644 <HAL_GPIO_Init+0x2bc>)
 8003522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003524:	089b      	lsrs	r3, r3, #2
 8003526:	3302      	adds	r3, #2
 8003528:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800352c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800352e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003530:	f003 0303 	and.w	r3, r3, #3
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	220f      	movs	r2, #15
 8003538:	fa02 f303 	lsl.w	r3, r2, r3
 800353c:	43db      	mvns	r3, r3
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	4013      	ands	r3, r2
 8003542:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	4a40      	ldr	r2, [pc, #256]	; (8003648 <HAL_GPIO_Init+0x2c0>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d013      	beq.n	8003574 <HAL_GPIO_Init+0x1ec>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	4a3f      	ldr	r2, [pc, #252]	; (800364c <HAL_GPIO_Init+0x2c4>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d00d      	beq.n	8003570 <HAL_GPIO_Init+0x1e8>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4a3e      	ldr	r2, [pc, #248]	; (8003650 <HAL_GPIO_Init+0x2c8>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d007      	beq.n	800356c <HAL_GPIO_Init+0x1e4>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a3d      	ldr	r2, [pc, #244]	; (8003654 <HAL_GPIO_Init+0x2cc>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d101      	bne.n	8003568 <HAL_GPIO_Init+0x1e0>
 8003564:	2303      	movs	r3, #3
 8003566:	e006      	b.n	8003576 <HAL_GPIO_Init+0x1ee>
 8003568:	2304      	movs	r3, #4
 800356a:	e004      	b.n	8003576 <HAL_GPIO_Init+0x1ee>
 800356c:	2302      	movs	r3, #2
 800356e:	e002      	b.n	8003576 <HAL_GPIO_Init+0x1ee>
 8003570:	2301      	movs	r3, #1
 8003572:	e000      	b.n	8003576 <HAL_GPIO_Init+0x1ee>
 8003574:	2300      	movs	r3, #0
 8003576:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003578:	f002 0203 	and.w	r2, r2, #3
 800357c:	0092      	lsls	r2, r2, #2
 800357e:	4093      	lsls	r3, r2
 8003580:	68fa      	ldr	r2, [r7, #12]
 8003582:	4313      	orrs	r3, r2
 8003584:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003586:	492f      	ldr	r1, [pc, #188]	; (8003644 <HAL_GPIO_Init+0x2bc>)
 8003588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358a:	089b      	lsrs	r3, r3, #2
 800358c:	3302      	adds	r3, #2
 800358e:	68fa      	ldr	r2, [r7, #12]
 8003590:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d006      	beq.n	80035ae <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80035a0:	4b2d      	ldr	r3, [pc, #180]	; (8003658 <HAL_GPIO_Init+0x2d0>)
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	492c      	ldr	r1, [pc, #176]	; (8003658 <HAL_GPIO_Init+0x2d0>)
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	600b      	str	r3, [r1, #0]
 80035ac:	e006      	b.n	80035bc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80035ae:	4b2a      	ldr	r3, [pc, #168]	; (8003658 <HAL_GPIO_Init+0x2d0>)
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	43db      	mvns	r3, r3
 80035b6:	4928      	ldr	r1, [pc, #160]	; (8003658 <HAL_GPIO_Init+0x2d0>)
 80035b8:	4013      	ands	r3, r2
 80035ba:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d006      	beq.n	80035d6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80035c8:	4b23      	ldr	r3, [pc, #140]	; (8003658 <HAL_GPIO_Init+0x2d0>)
 80035ca:	685a      	ldr	r2, [r3, #4]
 80035cc:	4922      	ldr	r1, [pc, #136]	; (8003658 <HAL_GPIO_Init+0x2d0>)
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	604b      	str	r3, [r1, #4]
 80035d4:	e006      	b.n	80035e4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80035d6:	4b20      	ldr	r3, [pc, #128]	; (8003658 <HAL_GPIO_Init+0x2d0>)
 80035d8:	685a      	ldr	r2, [r3, #4]
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	43db      	mvns	r3, r3
 80035de:	491e      	ldr	r1, [pc, #120]	; (8003658 <HAL_GPIO_Init+0x2d0>)
 80035e0:	4013      	ands	r3, r2
 80035e2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d006      	beq.n	80035fe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80035f0:	4b19      	ldr	r3, [pc, #100]	; (8003658 <HAL_GPIO_Init+0x2d0>)
 80035f2:	689a      	ldr	r2, [r3, #8]
 80035f4:	4918      	ldr	r1, [pc, #96]	; (8003658 <HAL_GPIO_Init+0x2d0>)
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	608b      	str	r3, [r1, #8]
 80035fc:	e006      	b.n	800360c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80035fe:	4b16      	ldr	r3, [pc, #88]	; (8003658 <HAL_GPIO_Init+0x2d0>)
 8003600:	689a      	ldr	r2, [r3, #8]
 8003602:	69bb      	ldr	r3, [r7, #24]
 8003604:	43db      	mvns	r3, r3
 8003606:	4914      	ldr	r1, [pc, #80]	; (8003658 <HAL_GPIO_Init+0x2d0>)
 8003608:	4013      	ands	r3, r2
 800360a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d021      	beq.n	800365c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003618:	4b0f      	ldr	r3, [pc, #60]	; (8003658 <HAL_GPIO_Init+0x2d0>)
 800361a:	68da      	ldr	r2, [r3, #12]
 800361c:	490e      	ldr	r1, [pc, #56]	; (8003658 <HAL_GPIO_Init+0x2d0>)
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	4313      	orrs	r3, r2
 8003622:	60cb      	str	r3, [r1, #12]
 8003624:	e021      	b.n	800366a <HAL_GPIO_Init+0x2e2>
 8003626:	bf00      	nop
 8003628:	10320000 	.word	0x10320000
 800362c:	10310000 	.word	0x10310000
 8003630:	10220000 	.word	0x10220000
 8003634:	10210000 	.word	0x10210000
 8003638:	10120000 	.word	0x10120000
 800363c:	10110000 	.word	0x10110000
 8003640:	40021000 	.word	0x40021000
 8003644:	40010000 	.word	0x40010000
 8003648:	40010800 	.word	0x40010800
 800364c:	40010c00 	.word	0x40010c00
 8003650:	40011000 	.word	0x40011000
 8003654:	40011400 	.word	0x40011400
 8003658:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800365c:	4b0b      	ldr	r3, [pc, #44]	; (800368c <HAL_GPIO_Init+0x304>)
 800365e:	68da      	ldr	r2, [r3, #12]
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	43db      	mvns	r3, r3
 8003664:	4909      	ldr	r1, [pc, #36]	; (800368c <HAL_GPIO_Init+0x304>)
 8003666:	4013      	ands	r3, r2
 8003668:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800366a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366c:	3301      	adds	r3, #1
 800366e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003676:	fa22 f303 	lsr.w	r3, r2, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	f47f ae8e 	bne.w	800339c <HAL_GPIO_Init+0x14>
  }
}
 8003680:	bf00      	nop
 8003682:	bf00      	nop
 8003684:	372c      	adds	r7, #44	; 0x2c
 8003686:	46bd      	mov	sp, r7
 8003688:	bc80      	pop	{r7}
 800368a:	4770      	bx	lr
 800368c:	40010400 	.word	0x40010400

08003690 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003690:	b480      	push	{r7}
 8003692:	b085      	sub	sp, #20
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	460b      	mov	r3, r1
 800369a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	689a      	ldr	r2, [r3, #8]
 80036a0:	887b      	ldrh	r3, [r7, #2]
 80036a2:	4013      	ands	r3, r2
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d002      	beq.n	80036ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80036a8:	2301      	movs	r3, #1
 80036aa:	73fb      	strb	r3, [r7, #15]
 80036ac:	e001      	b.n	80036b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80036ae:	2300      	movs	r3, #0
 80036b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80036b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bc80      	pop	{r7}
 80036bc:	4770      	bx	lr

080036be <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036be:	b480      	push	{r7}
 80036c0:	b083      	sub	sp, #12
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
 80036c6:	460b      	mov	r3, r1
 80036c8:	807b      	strh	r3, [r7, #2]
 80036ca:	4613      	mov	r3, r2
 80036cc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80036ce:	787b      	ldrb	r3, [r7, #1]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d003      	beq.n	80036dc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036d4:	887a      	ldrh	r2, [r7, #2]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80036da:	e003      	b.n	80036e4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80036dc:	887b      	ldrh	r3, [r7, #2]
 80036de:	041a      	lsls	r2, r3, #16
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	611a      	str	r2, [r3, #16]
}
 80036e4:	bf00      	nop
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bc80      	pop	{r7}
 80036ec:	4770      	bx	lr

080036ee <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80036ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036f0:	b08b      	sub	sp, #44	; 0x2c
 80036f2:	af06      	add	r7, sp, #24
 80036f4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d101      	bne.n	8003700 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e0fd      	b.n	80038fc <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8003706:	b2db      	uxtb	r3, r3
 8003708:	2b00      	cmp	r3, #0
 800370a:	d106      	bne.n	800371a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f007 f867 	bl	800a7e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2203      	movs	r2, #3
 800371e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4618      	mov	r0, r3
 8003728:	f003 f8dc 	bl	80068e4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	603b      	str	r3, [r7, #0]
 8003732:	687e      	ldr	r6, [r7, #4]
 8003734:	466d      	mov	r5, sp
 8003736:	f106 0410 	add.w	r4, r6, #16
 800373a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800373c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800373e:	6823      	ldr	r3, [r4, #0]
 8003740:	602b      	str	r3, [r5, #0]
 8003742:	1d33      	adds	r3, r6, #4
 8003744:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003746:	6838      	ldr	r0, [r7, #0]
 8003748:	f003 f8a6 	bl	8006898 <USB_CoreInit>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d005      	beq.n	800375e <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2202      	movs	r2, #2
 8003756:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e0ce      	b.n	80038fc <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	2100      	movs	r1, #0
 8003764:	4618      	mov	r0, r3
 8003766:	f003 f8d7 	bl	8006918 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800376a:	2300      	movs	r3, #0
 800376c:	73fb      	strb	r3, [r7, #15]
 800376e:	e04c      	b.n	800380a <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003770:	7bfb      	ldrb	r3, [r7, #15]
 8003772:	6879      	ldr	r1, [r7, #4]
 8003774:	1c5a      	adds	r2, r3, #1
 8003776:	4613      	mov	r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	4413      	add	r3, r2
 800377c:	00db      	lsls	r3, r3, #3
 800377e:	440b      	add	r3, r1
 8003780:	3301      	adds	r3, #1
 8003782:	2201      	movs	r2, #1
 8003784:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003786:	7bfb      	ldrb	r3, [r7, #15]
 8003788:	6879      	ldr	r1, [r7, #4]
 800378a:	1c5a      	adds	r2, r3, #1
 800378c:	4613      	mov	r3, r2
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	4413      	add	r3, r2
 8003792:	00db      	lsls	r3, r3, #3
 8003794:	440b      	add	r3, r1
 8003796:	7bfa      	ldrb	r2, [r7, #15]
 8003798:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800379a:	7bfa      	ldrb	r2, [r7, #15]
 800379c:	7bfb      	ldrb	r3, [r7, #15]
 800379e:	b298      	uxth	r0, r3
 80037a0:	6879      	ldr	r1, [r7, #4]
 80037a2:	4613      	mov	r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	4413      	add	r3, r2
 80037a8:	00db      	lsls	r3, r3, #3
 80037aa:	440b      	add	r3, r1
 80037ac:	3336      	adds	r3, #54	; 0x36
 80037ae:	4602      	mov	r2, r0
 80037b0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80037b2:	7bfb      	ldrb	r3, [r7, #15]
 80037b4:	6879      	ldr	r1, [r7, #4]
 80037b6:	1c5a      	adds	r2, r3, #1
 80037b8:	4613      	mov	r3, r2
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	4413      	add	r3, r2
 80037be:	00db      	lsls	r3, r3, #3
 80037c0:	440b      	add	r3, r1
 80037c2:	3303      	adds	r3, #3
 80037c4:	2200      	movs	r2, #0
 80037c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80037c8:	7bfa      	ldrb	r2, [r7, #15]
 80037ca:	6879      	ldr	r1, [r7, #4]
 80037cc:	4613      	mov	r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	4413      	add	r3, r2
 80037d2:	00db      	lsls	r3, r3, #3
 80037d4:	440b      	add	r3, r1
 80037d6:	3338      	adds	r3, #56	; 0x38
 80037d8:	2200      	movs	r2, #0
 80037da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80037dc:	7bfa      	ldrb	r2, [r7, #15]
 80037de:	6879      	ldr	r1, [r7, #4]
 80037e0:	4613      	mov	r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	4413      	add	r3, r2
 80037e6:	00db      	lsls	r3, r3, #3
 80037e8:	440b      	add	r3, r1
 80037ea:	333c      	adds	r3, #60	; 0x3c
 80037ec:	2200      	movs	r2, #0
 80037ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80037f0:	7bfa      	ldrb	r2, [r7, #15]
 80037f2:	6879      	ldr	r1, [r7, #4]
 80037f4:	4613      	mov	r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	4413      	add	r3, r2
 80037fa:	00db      	lsls	r3, r3, #3
 80037fc:	440b      	add	r3, r1
 80037fe:	3340      	adds	r3, #64	; 0x40
 8003800:	2200      	movs	r2, #0
 8003802:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003804:	7bfb      	ldrb	r3, [r7, #15]
 8003806:	3301      	adds	r3, #1
 8003808:	73fb      	strb	r3, [r7, #15]
 800380a:	7bfa      	ldrb	r2, [r7, #15]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	429a      	cmp	r2, r3
 8003812:	d3ad      	bcc.n	8003770 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003814:	2300      	movs	r3, #0
 8003816:	73fb      	strb	r3, [r7, #15]
 8003818:	e044      	b.n	80038a4 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800381a:	7bfa      	ldrb	r2, [r7, #15]
 800381c:	6879      	ldr	r1, [r7, #4]
 800381e:	4613      	mov	r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	4413      	add	r3, r2
 8003824:	00db      	lsls	r3, r3, #3
 8003826:	440b      	add	r3, r1
 8003828:	f203 1369 	addw	r3, r3, #361	; 0x169
 800382c:	2200      	movs	r2, #0
 800382e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003830:	7bfa      	ldrb	r2, [r7, #15]
 8003832:	6879      	ldr	r1, [r7, #4]
 8003834:	4613      	mov	r3, r2
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	4413      	add	r3, r2
 800383a:	00db      	lsls	r3, r3, #3
 800383c:	440b      	add	r3, r1
 800383e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003842:	7bfa      	ldrb	r2, [r7, #15]
 8003844:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003846:	7bfa      	ldrb	r2, [r7, #15]
 8003848:	6879      	ldr	r1, [r7, #4]
 800384a:	4613      	mov	r3, r2
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	4413      	add	r3, r2
 8003850:	00db      	lsls	r3, r3, #3
 8003852:	440b      	add	r3, r1
 8003854:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8003858:	2200      	movs	r2, #0
 800385a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800385c:	7bfa      	ldrb	r2, [r7, #15]
 800385e:	6879      	ldr	r1, [r7, #4]
 8003860:	4613      	mov	r3, r2
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	4413      	add	r3, r2
 8003866:	00db      	lsls	r3, r3, #3
 8003868:	440b      	add	r3, r1
 800386a:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800386e:	2200      	movs	r2, #0
 8003870:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003872:	7bfa      	ldrb	r2, [r7, #15]
 8003874:	6879      	ldr	r1, [r7, #4]
 8003876:	4613      	mov	r3, r2
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	4413      	add	r3, r2
 800387c:	00db      	lsls	r3, r3, #3
 800387e:	440b      	add	r3, r1
 8003880:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8003884:	2200      	movs	r2, #0
 8003886:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003888:	7bfa      	ldrb	r2, [r7, #15]
 800388a:	6879      	ldr	r1, [r7, #4]
 800388c:	4613      	mov	r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	4413      	add	r3, r2
 8003892:	00db      	lsls	r3, r3, #3
 8003894:	440b      	add	r3, r1
 8003896:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800389a:	2200      	movs	r2, #0
 800389c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800389e:	7bfb      	ldrb	r3, [r7, #15]
 80038a0:	3301      	adds	r3, #1
 80038a2:	73fb      	strb	r3, [r7, #15]
 80038a4:	7bfa      	ldrb	r2, [r7, #15]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d3b5      	bcc.n	800381a <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	603b      	str	r3, [r7, #0]
 80038b4:	687e      	ldr	r6, [r7, #4]
 80038b6:	466d      	mov	r5, sp
 80038b8:	f106 0410 	add.w	r4, r6, #16
 80038bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038c0:	6823      	ldr	r3, [r4, #0]
 80038c2:	602b      	str	r3, [r5, #0]
 80038c4:	1d33      	adds	r3, r6, #4
 80038c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038c8:	6838      	ldr	r0, [r7, #0]
 80038ca:	f003 f831 	bl	8006930 <USB_DevInit>
 80038ce:	4603      	mov	r3, r0
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d005      	beq.n	80038e0 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2202      	movs	r2, #2
 80038d8:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e00d      	b.n	80038fc <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2200      	movs	r2, #0
 80038e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4618      	mov	r0, r3
 80038f6:	f004 ffcb 	bl	8008890 <USB_DevDisconnect>

  return HAL_OK;
 80038fa:	2300      	movs	r3, #0
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3714      	adds	r7, #20
 8003900:	46bd      	mov	sp, r7
 8003902:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003904 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003912:	2b01      	cmp	r3, #1
 8003914:	d101      	bne.n	800391a <HAL_PCD_Start+0x16>
 8003916:	2302      	movs	r3, #2
 8003918:	e016      	b.n	8003948 <HAL_PCD_Start+0x44>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2201      	movs	r2, #1
 800391e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4618      	mov	r0, r3
 8003928:	f002 ffc6 	bl	80068b8 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800392c:	2101      	movs	r1, #1
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f007 f9cd 	bl	800acce <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4618      	mov	r0, r3
 800393a:	f004 ff9f 	bl	800887c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003946:	2300      	movs	r3, #0
}
 8003948:	4618      	mov	r0, r3
 800394a:	3708      	adds	r7, #8
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b088      	sub	sp, #32
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4618      	mov	r0, r3
 800395e:	f004 ffa1 	bl	80088a4 <USB_ReadInterrupts>
 8003962:	4603      	mov	r3, r0
 8003964:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003968:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800396c:	d102      	bne.n	8003974 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f000 fb61 	bl	8004036 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4618      	mov	r0, r3
 800397a:	f004 ff93 	bl	80088a4 <USB_ReadInterrupts>
 800397e:	4603      	mov	r3, r0
 8003980:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003984:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003988:	d112      	bne.n	80039b0 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003992:	b29a      	uxth	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800399c:	b292      	uxth	r2, r2
 800399e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f006 ff9b 	bl	800a8de <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80039a8:	2100      	movs	r1, #0
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f000 f925 	bl	8003bfa <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4618      	mov	r0, r3
 80039b6:	f004 ff75 	bl	80088a4 <USB_ReadInterrupts>
 80039ba:	4603      	mov	r3, r0
 80039bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039c0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039c4:	d10b      	bne.n	80039de <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80039ce:	b29a      	uxth	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80039d8:	b292      	uxth	r2, r2
 80039da:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f004 ff5e 	bl	80088a4 <USB_ReadInterrupts>
 80039e8:	4603      	mov	r3, r0
 80039ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039f2:	d10b      	bne.n	8003a0c <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80039fc:	b29a      	uxth	r2, r3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a06:	b292      	uxth	r2, r2
 8003a08:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4618      	mov	r0, r3
 8003a12:	f004 ff47 	bl	80088a4 <USB_ReadInterrupts>
 8003a16:	4603      	mov	r3, r0
 8003a18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a20:	d126      	bne.n	8003a70 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003a2a:	b29a      	uxth	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f022 0204 	bic.w	r2, r2, #4
 8003a34:	b292      	uxth	r2, r2
 8003a36:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003a42:	b29a      	uxth	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f022 0208 	bic.w	r2, r2, #8
 8003a4c:	b292      	uxth	r2, r2
 8003a4e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f006 ff7c 	bl	800a950 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003a60:	b29a      	uxth	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003a6a:	b292      	uxth	r2, r2
 8003a6c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4618      	mov	r0, r3
 8003a76:	f004 ff15 	bl	80088a4 <USB_ReadInterrupts>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a84:	f040 8084 	bne.w	8003b90 <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8003a88:	2300      	movs	r3, #0
 8003a8a:	77fb      	strb	r3, [r7, #31]
 8003a8c:	e011      	b.n	8003ab2 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	461a      	mov	r2, r3
 8003a94:	7ffb      	ldrb	r3, [r7, #31]
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	441a      	add	r2, r3
 8003a9a:	7ffb      	ldrb	r3, [r7, #31]
 8003a9c:	8812      	ldrh	r2, [r2, #0]
 8003a9e:	b292      	uxth	r2, r2
 8003aa0:	005b      	lsls	r3, r3, #1
 8003aa2:	f107 0120 	add.w	r1, r7, #32
 8003aa6:	440b      	add	r3, r1
 8003aa8:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8003aac:	7ffb      	ldrb	r3, [r7, #31]
 8003aae:	3301      	adds	r3, #1
 8003ab0:	77fb      	strb	r3, [r7, #31]
 8003ab2:	7ffb      	ldrb	r3, [r7, #31]
 8003ab4:	2b07      	cmp	r3, #7
 8003ab6:	d9ea      	bls.n	8003a8e <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003ac0:	b29a      	uxth	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f042 0201 	orr.w	r2, r2, #1
 8003aca:	b292      	uxth	r2, r2
 8003acc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003ad8:	b29a      	uxth	r2, r3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f022 0201 	bic.w	r2, r2, #1
 8003ae2:	b292      	uxth	r2, r2
 8003ae4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8003ae8:	bf00      	nop
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d0f6      	beq.n	8003aea <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003b04:	b29a      	uxth	r2, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b0e:	b292      	uxth	r2, r2
 8003b10:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8003b14:	2300      	movs	r3, #0
 8003b16:	77fb      	strb	r3, [r7, #31]
 8003b18:	e010      	b.n	8003b3c <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8003b1a:	7ffb      	ldrb	r3, [r7, #31]
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	6812      	ldr	r2, [r2, #0]
 8003b20:	4611      	mov	r1, r2
 8003b22:	7ffa      	ldrb	r2, [r7, #31]
 8003b24:	0092      	lsls	r2, r2, #2
 8003b26:	440a      	add	r2, r1
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	f107 0120 	add.w	r1, r7, #32
 8003b2e:	440b      	add	r3, r1
 8003b30:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8003b34:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8003b36:	7ffb      	ldrb	r3, [r7, #31]
 8003b38:	3301      	adds	r3, #1
 8003b3a:	77fb      	strb	r3, [r7, #31]
 8003b3c:	7ffb      	ldrb	r3, [r7, #31]
 8003b3e:	2b07      	cmp	r3, #7
 8003b40:	d9eb      	bls.n	8003b1a <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f042 0208 	orr.w	r2, r2, #8
 8003b54:	b292      	uxth	r2, r2
 8003b56:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003b62:	b29a      	uxth	r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b6c:	b292      	uxth	r2, r2
 8003b6e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003b7a:	b29a      	uxth	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f042 0204 	orr.w	r2, r2, #4
 8003b84:	b292      	uxth	r2, r2
 8003b86:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f006 fec6 	bl	800a91c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4618      	mov	r0, r3
 8003b96:	f004 fe85 	bl	80088a4 <USB_ReadInterrupts>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ba0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ba4:	d10e      	bne.n	8003bc4 <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003bb8:	b292      	uxth	r2, r2
 8003bba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f006 fe7f 	bl	800a8c2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f004 fe6b 	bl	80088a4 <USB_ReadInterrupts>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bd8:	d10b      	bne.n	8003bf2 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003be2:	b29a      	uxth	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003bec:	b292      	uxth	r2, r2
 8003bee:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8003bf2:	bf00      	nop
 8003bf4:	3720      	adds	r7, #32
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}

08003bfa <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003bfa:	b580      	push	{r7, lr}
 8003bfc:	b082      	sub	sp, #8
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	6078      	str	r0, [r7, #4]
 8003c02:	460b      	mov	r3, r1
 8003c04:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d101      	bne.n	8003c14 <HAL_PCD_SetAddress+0x1a>
 8003c10:	2302      	movs	r3, #2
 8003c12:	e013      	b.n	8003c3c <HAL_PCD_SetAddress+0x42>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	78fa      	ldrb	r2, [r7, #3]
 8003c20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	78fa      	ldrb	r2, [r7, #3]
 8003c2a:	4611      	mov	r1, r2
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f004 fe12 	bl	8008856 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3708      	adds	r7, #8
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	4608      	mov	r0, r1
 8003c4e:	4611      	mov	r1, r2
 8003c50:	461a      	mov	r2, r3
 8003c52:	4603      	mov	r3, r0
 8003c54:	70fb      	strb	r3, [r7, #3]
 8003c56:	460b      	mov	r3, r1
 8003c58:	803b      	strh	r3, [r7, #0]
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003c62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	da0e      	bge.n	8003c88 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c6a:	78fb      	ldrb	r3, [r7, #3]
 8003c6c:	f003 0307 	and.w	r3, r3, #7
 8003c70:	1c5a      	adds	r2, r3, #1
 8003c72:	4613      	mov	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	4413      	add	r3, r2
 8003c78:	00db      	lsls	r3, r3, #3
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	4413      	add	r3, r2
 8003c7e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2201      	movs	r2, #1
 8003c84:	705a      	strb	r2, [r3, #1]
 8003c86:	e00e      	b.n	8003ca6 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c88:	78fb      	ldrb	r3, [r7, #3]
 8003c8a:	f003 0207 	and.w	r2, r3, #7
 8003c8e:	4613      	mov	r3, r2
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	4413      	add	r3, r2
 8003c94:	00db      	lsls	r3, r3, #3
 8003c96:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	4413      	add	r3, r2
 8003c9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003ca6:	78fb      	ldrb	r3, [r7, #3]
 8003ca8:	f003 0307 	and.w	r3, r3, #7
 8003cac:	b2da      	uxtb	r2, r3
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003cb2:	883a      	ldrh	r2, [r7, #0]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	78ba      	ldrb	r2, [r7, #2]
 8003cbc:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	785b      	ldrb	r3, [r3, #1]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d004      	beq.n	8003cd0 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003cd0:	78bb      	ldrb	r3, [r7, #2]
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d102      	bne.n	8003cdc <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d101      	bne.n	8003cea <HAL_PCD_EP_Open+0xa6>
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	e00e      	b.n	8003d08 <HAL_PCD_EP_Open+0xc4>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2201      	movs	r2, #1
 8003cee:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	68f9      	ldr	r1, [r7, #12]
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f002 fe39 	bl	8006970 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8003d06:	7afb      	ldrb	r3, [r7, #11]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	460b      	mov	r3, r1
 8003d1a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003d1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	da0e      	bge.n	8003d42 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d24:	78fb      	ldrb	r3, [r7, #3]
 8003d26:	f003 0307 	and.w	r3, r3, #7
 8003d2a:	1c5a      	adds	r2, r3, #1
 8003d2c:	4613      	mov	r3, r2
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	4413      	add	r3, r2
 8003d32:	00db      	lsls	r3, r3, #3
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	4413      	add	r3, r2
 8003d38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	705a      	strb	r2, [r3, #1]
 8003d40:	e00e      	b.n	8003d60 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d42:	78fb      	ldrb	r3, [r7, #3]
 8003d44:	f003 0207 	and.w	r2, r3, #7
 8003d48:	4613      	mov	r3, r2
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	4413      	add	r3, r2
 8003d4e:	00db      	lsls	r3, r3, #3
 8003d50:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	4413      	add	r3, r2
 8003d58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003d60:	78fb      	ldrb	r3, [r7, #3]
 8003d62:	f003 0307 	and.w	r3, r3, #7
 8003d66:	b2da      	uxtb	r2, r3
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d101      	bne.n	8003d7a <HAL_PCD_EP_Close+0x6a>
 8003d76:	2302      	movs	r3, #2
 8003d78:	e00e      	b.n	8003d98 <HAL_PCD_EP_Close+0x88>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68f9      	ldr	r1, [r7, #12]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f003 f95b 	bl	8007044 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8003d96:	2300      	movs	r3, #0
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3710      	adds	r7, #16
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b086      	sub	sp, #24
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	607a      	str	r2, [r7, #4]
 8003daa:	603b      	str	r3, [r7, #0]
 8003dac:	460b      	mov	r3, r1
 8003dae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003db0:	7afb      	ldrb	r3, [r7, #11]
 8003db2:	f003 0207 	and.w	r2, r3, #7
 8003db6:	4613      	mov	r3, r2
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	4413      	add	r3, r2
 8003dbc:	00db      	lsls	r3, r3, #3
 8003dbe:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003dc2:	68fa      	ldr	r2, [r7, #12]
 8003dc4:	4413      	add	r3, r2
 8003dc6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	683a      	ldr	r2, [r7, #0]
 8003dd2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003de0:	7afb      	ldrb	r3, [r7, #11]
 8003de2:	f003 0307 	and.w	r3, r3, #7
 8003de6:	b2da      	uxtb	r2, r3
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003dec:	7afb      	ldrb	r3, [r7, #11]
 8003dee:	f003 0307 	and.w	r3, r3, #7
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d106      	bne.n	8003e04 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	6979      	ldr	r1, [r7, #20]
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f003 fb0d 	bl	800741c <USB_EPStartXfer>
 8003e02:	e005      	b.n	8003e10 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	6979      	ldr	r1, [r7, #20]
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f003 fb06 	bl	800741c <USB_EPStartXfer>
  }

  return HAL_OK;
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3718      	adds	r7, #24
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}

08003e1a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	b083      	sub	sp, #12
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
 8003e22:	460b      	mov	r3, r1
 8003e24:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003e26:	78fb      	ldrb	r3, [r7, #3]
 8003e28:	f003 0207 	and.w	r2, r3, #7
 8003e2c:	6879      	ldr	r1, [r7, #4]
 8003e2e:	4613      	mov	r3, r2
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	4413      	add	r3, r2
 8003e34:	00db      	lsls	r3, r3, #3
 8003e36:	440b      	add	r3, r1
 8003e38:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8003e3c:	681b      	ldr	r3, [r3, #0]
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	370c      	adds	r7, #12
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bc80      	pop	{r7}
 8003e46:	4770      	bx	lr

08003e48 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b086      	sub	sp, #24
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	607a      	str	r2, [r7, #4]
 8003e52:	603b      	str	r3, [r7, #0]
 8003e54:	460b      	mov	r3, r1
 8003e56:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e58:	7afb      	ldrb	r3, [r7, #11]
 8003e5a:	f003 0307 	and.w	r3, r3, #7
 8003e5e:	1c5a      	adds	r2, r3, #1
 8003e60:	4613      	mov	r3, r2
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	4413      	add	r3, r2
 8003e66:	00db      	lsls	r3, r3, #3
 8003e68:	68fa      	ldr	r2, [r7, #12]
 8003e6a:	4413      	add	r3, r2
 8003e6c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	683a      	ldr	r2, [r7, #0]
 8003e78:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	683a      	ldr	r2, [r7, #0]
 8003e86:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	2201      	movs	r2, #1
 8003e92:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e94:	7afb      	ldrb	r3, [r7, #11]
 8003e96:	f003 0307 	and.w	r3, r3, #7
 8003e9a:	b2da      	uxtb	r2, r3
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003ea0:	7afb      	ldrb	r3, [r7, #11]
 8003ea2:	f003 0307 	and.w	r3, r3, #7
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d106      	bne.n	8003eb8 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	6979      	ldr	r1, [r7, #20]
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f003 fab3 	bl	800741c <USB_EPStartXfer>
 8003eb6:	e005      	b.n	8003ec4 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	6979      	ldr	r1, [r7, #20]
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f003 faac 	bl	800741c <USB_EPStartXfer>
  }

  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3718      	adds	r7, #24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b084      	sub	sp, #16
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003eda:	78fb      	ldrb	r3, [r7, #3]
 8003edc:	f003 0207 	and.w	r2, r3, #7
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d901      	bls.n	8003eec <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e04c      	b.n	8003f86 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003eec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	da0e      	bge.n	8003f12 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ef4:	78fb      	ldrb	r3, [r7, #3]
 8003ef6:	f003 0307 	and.w	r3, r3, #7
 8003efa:	1c5a      	adds	r2, r3, #1
 8003efc:	4613      	mov	r3, r2
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	4413      	add	r3, r2
 8003f02:	00db      	lsls	r3, r3, #3
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	4413      	add	r3, r2
 8003f08:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	705a      	strb	r2, [r3, #1]
 8003f10:	e00c      	b.n	8003f2c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003f12:	78fa      	ldrb	r2, [r7, #3]
 8003f14:	4613      	mov	r3, r2
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	4413      	add	r3, r2
 8003f1a:	00db      	lsls	r3, r3, #3
 8003f1c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	4413      	add	r3, r2
 8003f24:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f32:	78fb      	ldrb	r3, [r7, #3]
 8003f34:	f003 0307 	and.w	r3, r3, #7
 8003f38:	b2da      	uxtb	r2, r3
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d101      	bne.n	8003f4c <HAL_PCD_EP_SetStall+0x7e>
 8003f48:	2302      	movs	r3, #2
 8003f4a:	e01c      	b.n	8003f86 <HAL_PCD_EP_SetStall+0xb8>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68f9      	ldr	r1, [r7, #12]
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f004 fb7e 	bl	800865c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003f60:	78fb      	ldrb	r3, [r7, #3]
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d108      	bne.n	8003f7c <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8003f74:	4619      	mov	r1, r3
 8003f76:	4610      	mov	r0, r2
 8003f78:	f004 fca3 	bl	80088c2 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b084      	sub	sp, #16
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
 8003f96:	460b      	mov	r3, r1
 8003f98:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003f9a:	78fb      	ldrb	r3, [r7, #3]
 8003f9c:	f003 020f 	and.w	r2, r3, #15
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d901      	bls.n	8003fac <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e040      	b.n	800402e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003fac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	da0e      	bge.n	8003fd2 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fb4:	78fb      	ldrb	r3, [r7, #3]
 8003fb6:	f003 0307 	and.w	r3, r3, #7
 8003fba:	1c5a      	adds	r2, r3, #1
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	4413      	add	r3, r2
 8003fc2:	00db      	lsls	r3, r3, #3
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	4413      	add	r3, r2
 8003fc8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	705a      	strb	r2, [r3, #1]
 8003fd0:	e00e      	b.n	8003ff0 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003fd2:	78fb      	ldrb	r3, [r7, #3]
 8003fd4:	f003 0207 	and.w	r2, r3, #7
 8003fd8:	4613      	mov	r3, r2
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	4413      	add	r3, r2
 8003fde:	00db      	lsls	r3, r3, #3
 8003fe0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ff6:	78fb      	ldrb	r3, [r7, #3]
 8003ff8:	f003 0307 	and.w	r3, r3, #7
 8003ffc:	b2da      	uxtb	r2, r3
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004008:	2b01      	cmp	r3, #1
 800400a:	d101      	bne.n	8004010 <HAL_PCD_EP_ClrStall+0x82>
 800400c:	2302      	movs	r3, #2
 800400e:	e00e      	b.n	800402e <HAL_PCD_EP_ClrStall+0xa0>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	68f9      	ldr	r1, [r7, #12]
 800401e:	4618      	mov	r0, r3
 8004020:	f004 fb6c 	bl	80086fc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8004036:	b580      	push	{r7, lr}
 8004038:	b08e      	sub	sp, #56	; 0x38
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800403e:	e2df      	b.n	8004600 <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004048:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800404a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800404c:	b2db      	uxtb	r3, r3
 800404e:	f003 030f 	and.w	r3, r3, #15
 8004052:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8004056:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800405a:	2b00      	cmp	r3, #0
 800405c:	f040 8158 	bne.w	8004310 <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004060:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004062:	f003 0310 	and.w	r3, r3, #16
 8004066:	2b00      	cmp	r3, #0
 8004068:	d152      	bne.n	8004110 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	881b      	ldrh	r3, [r3, #0]
 8004070:	b29b      	uxth	r3, r3
 8004072:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004076:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800407a:	81fb      	strh	r3, [r7, #14]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	89fb      	ldrh	r3, [r7, #14]
 8004082:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004086:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800408a:	b29b      	uxth	r3, r3
 800408c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	3328      	adds	r3, #40	; 0x28
 8004092:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800409c:	b29b      	uxth	r3, r3
 800409e:	461a      	mov	r2, r3
 80040a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	00db      	lsls	r3, r3, #3
 80040a6:	4413      	add	r3, r2
 80040a8:	3302      	adds	r3, #2
 80040aa:	005b      	lsls	r3, r3, #1
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	6812      	ldr	r2, [r2, #0]
 80040b0:	4413      	add	r3, r2
 80040b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80040b6:	881b      	ldrh	r3, [r3, #0]
 80040b8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80040bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040be:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80040c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c2:	695a      	ldr	r2, [r3, #20]
 80040c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c6:	69db      	ldr	r3, [r3, #28]
 80040c8:	441a      	add	r2, r3
 80040ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040cc:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80040ce:	2100      	movs	r1, #0
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f006 fbdc 	bl	800a88e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	f000 828e 	beq.w	8004600 <PCD_EP_ISR_Handler+0x5ca>
 80040e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e6:	699b      	ldr	r3, [r3, #24]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	f040 8289 	bne.w	8004600 <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80040fa:	b2da      	uxtb	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	b292      	uxth	r2, r2
 8004102:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2200      	movs	r2, #0
 800410a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800410e:	e277      	b.n	8004600 <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004116:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	881b      	ldrh	r3, [r3, #0]
 800411e:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004120:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004122:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004126:	2b00      	cmp	r3, #0
 8004128:	d034      	beq.n	8004194 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004132:	b29b      	uxth	r3, r3
 8004134:	461a      	mov	r2, r3
 8004136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004138:	781b      	ldrb	r3, [r3, #0]
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	4413      	add	r3, r2
 800413e:	3306      	adds	r3, #6
 8004140:	005b      	lsls	r3, r3, #1
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	6812      	ldr	r2, [r2, #0]
 8004146:	4413      	add	r3, r2
 8004148:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800414c:	881b      	ldrh	r3, [r3, #0]
 800414e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004154:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6818      	ldr	r0, [r3, #0]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8004160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004162:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004166:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004168:	b29b      	uxth	r3, r3
 800416a:	f004 fbfa 	bl	8008962 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	881b      	ldrh	r3, [r3, #0]
 8004174:	b29a      	uxth	r2, r3
 8004176:	f640 738f 	movw	r3, #3983	; 0xf8f
 800417a:	4013      	ands	r3, r2
 800417c:	823b      	strh	r3, [r7, #16]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	8a3a      	ldrh	r2, [r7, #16]
 8004184:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004188:	b292      	uxth	r2, r2
 800418a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f006 fb51 	bl	800a834 <HAL_PCD_SetupStageCallback>
 8004192:	e235      	b.n	8004600 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004194:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8004198:	2b00      	cmp	r3, #0
 800419a:	f280 8231 	bge.w	8004600 <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	881b      	ldrh	r3, [r3, #0]
 80041a4:	b29a      	uxth	r2, r3
 80041a6:	f640 738f 	movw	r3, #3983	; 0xf8f
 80041aa:	4013      	ands	r3, r2
 80041ac:	83bb      	strh	r3, [r7, #28]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	8bba      	ldrh	r2, [r7, #28]
 80041b4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80041b8:	b292      	uxth	r2, r2
 80041ba:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	461a      	mov	r2, r3
 80041c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	00db      	lsls	r3, r3, #3
 80041ce:	4413      	add	r3, r2
 80041d0:	3306      	adds	r3, #6
 80041d2:	005b      	lsls	r3, r3, #1
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	6812      	ldr	r2, [r2, #0]
 80041d8:	4413      	add	r3, r2
 80041da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80041de:	881b      	ldrh	r3, [r3, #0]
 80041e0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80041e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e6:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80041e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ea:	69db      	ldr	r3, [r3, #28]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d019      	beq.n	8004224 <PCD_EP_ISR_Handler+0x1ee>
 80041f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f2:	695b      	ldr	r3, [r3, #20]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d015      	beq.n	8004224 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6818      	ldr	r0, [r3, #0]
 80041fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fe:	6959      	ldr	r1, [r3, #20]
 8004200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004202:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004206:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004208:	b29b      	uxth	r3, r3
 800420a:	f004 fbaa 	bl	8008962 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800420e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004210:	695a      	ldr	r2, [r3, #20]
 8004212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004214:	69db      	ldr	r3, [r3, #28]
 8004216:	441a      	add	r2, r3
 8004218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800421a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800421c:	2100      	movs	r1, #0
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f006 fb1a 	bl	800a858 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	61bb      	str	r3, [r7, #24]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004232:	b29b      	uxth	r3, r3
 8004234:	461a      	mov	r2, r3
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	4413      	add	r3, r2
 800423a:	61bb      	str	r3, [r7, #24]
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004242:	617b      	str	r3, [r7, #20]
 8004244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004246:	691b      	ldr	r3, [r3, #16]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d112      	bne.n	8004272 <PCD_EP_ISR_Handler+0x23c>
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	881b      	ldrh	r3, [r3, #0]
 8004250:	b29b      	uxth	r3, r3
 8004252:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004256:	b29a      	uxth	r2, r3
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	801a      	strh	r2, [r3, #0]
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	881b      	ldrh	r3, [r3, #0]
 8004260:	b29b      	uxth	r3, r3
 8004262:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004266:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800426a:	b29a      	uxth	r2, r3
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	801a      	strh	r2, [r3, #0]
 8004270:	e02f      	b.n	80042d2 <PCD_EP_ISR_Handler+0x29c>
 8004272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004274:	691b      	ldr	r3, [r3, #16]
 8004276:	2b3e      	cmp	r3, #62	; 0x3e
 8004278:	d813      	bhi.n	80042a2 <PCD_EP_ISR_Handler+0x26c>
 800427a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427c:	691b      	ldr	r3, [r3, #16]
 800427e:	085b      	lsrs	r3, r3, #1
 8004280:	633b      	str	r3, [r7, #48]	; 0x30
 8004282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	f003 0301 	and.w	r3, r3, #1
 800428a:	2b00      	cmp	r3, #0
 800428c:	d002      	beq.n	8004294 <PCD_EP_ISR_Handler+0x25e>
 800428e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004290:	3301      	adds	r3, #1
 8004292:	633b      	str	r3, [r7, #48]	; 0x30
 8004294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004296:	b29b      	uxth	r3, r3
 8004298:	029b      	lsls	r3, r3, #10
 800429a:	b29a      	uxth	r2, r3
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	801a      	strh	r2, [r3, #0]
 80042a0:	e017      	b.n	80042d2 <PCD_EP_ISR_Handler+0x29c>
 80042a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a4:	691b      	ldr	r3, [r3, #16]
 80042a6:	095b      	lsrs	r3, r3, #5
 80042a8:	633b      	str	r3, [r7, #48]	; 0x30
 80042aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	f003 031f 	and.w	r3, r3, #31
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d102      	bne.n	80042bc <PCD_EP_ISR_Handler+0x286>
 80042b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042b8:	3b01      	subs	r3, #1
 80042ba:	633b      	str	r3, [r7, #48]	; 0x30
 80042bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042be:	b29b      	uxth	r3, r3
 80042c0:	029b      	lsls	r3, r3, #10
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80042cc:	b29a      	uxth	r2, r3
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	881b      	ldrh	r3, [r3, #0]
 80042d8:	b29b      	uxth	r3, r3
 80042da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042e2:	827b      	strh	r3, [r7, #18]
 80042e4:	8a7b      	ldrh	r3, [r7, #18]
 80042e6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80042ea:	827b      	strh	r3, [r7, #18]
 80042ec:	8a7b      	ldrh	r3, [r7, #18]
 80042ee:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80042f2:	827b      	strh	r3, [r7, #18]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	8a7b      	ldrh	r3, [r7, #18]
 80042fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80042fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004302:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004306:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800430a:	b29b      	uxth	r3, r3
 800430c:	8013      	strh	r3, [r2, #0]
 800430e:	e177      	b.n	8004600 <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	461a      	mov	r2, r3
 8004316:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	4413      	add	r3, r2
 800431e:	881b      	ldrh	r3, [r3, #0]
 8004320:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004322:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8004326:	2b00      	cmp	r3, #0
 8004328:	f280 80ea 	bge.w	8004500 <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	461a      	mov	r2, r3
 8004332:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	4413      	add	r3, r2
 800433a:	881b      	ldrh	r3, [r3, #0]
 800433c:	b29a      	uxth	r2, r3
 800433e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004342:	4013      	ands	r3, r2
 8004344:	853b      	strh	r3, [r7, #40]	; 0x28
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	461a      	mov	r2, r3
 800434c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	4413      	add	r3, r2
 8004354:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004356:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800435a:	b292      	uxth	r2, r2
 800435c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800435e:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8004362:	4613      	mov	r3, r2
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	4413      	add	r3, r2
 8004368:	00db      	lsls	r3, r3, #3
 800436a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	4413      	add	r3, r2
 8004372:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8004374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004376:	7b1b      	ldrb	r3, [r3, #12]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d122      	bne.n	80043c2 <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004384:	b29b      	uxth	r3, r3
 8004386:	461a      	mov	r2, r3
 8004388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	00db      	lsls	r3, r3, #3
 800438e:	4413      	add	r3, r2
 8004390:	3306      	adds	r3, #6
 8004392:	005b      	lsls	r3, r3, #1
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	6812      	ldr	r2, [r2, #0]
 8004398:	4413      	add	r3, r2
 800439a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800439e:	881b      	ldrh	r3, [r3, #0]
 80043a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043a4:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 80043a6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	f000 8087 	beq.w	80044bc <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6818      	ldr	r0, [r3, #0]
 80043b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b4:	6959      	ldr	r1, [r3, #20]
 80043b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b8:	88da      	ldrh	r2, [r3, #6]
 80043ba:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80043bc:	f004 fad1 	bl	8008962 <USB_ReadPMA>
 80043c0:	e07c      	b.n	80044bc <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80043c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c4:	78db      	ldrb	r3, [r3, #3]
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d108      	bne.n	80043dc <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80043ca:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80043cc:	461a      	mov	r2, r3
 80043ce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	f000 f923 	bl	800461c <HAL_PCD_EP_DB_Receive>
 80043d6:	4603      	mov	r3, r0
 80043d8:	86fb      	strh	r3, [r7, #54]	; 0x36
 80043da:	e06f      	b.n	80044bc <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	461a      	mov	r2, r3
 80043e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e4:	781b      	ldrb	r3, [r3, #0]
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	4413      	add	r3, r2
 80043ea:	881b      	ldrh	r3, [r3, #0]
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043f6:	847b      	strh	r3, [r7, #34]	; 0x22
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	461a      	mov	r2, r3
 80043fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	441a      	add	r2, r3
 8004406:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004408:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800440c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004410:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004414:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004418:	b29b      	uxth	r3, r3
 800441a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	461a      	mov	r2, r3
 8004422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	4413      	add	r3, r2
 800442a:	881b      	ldrh	r3, [r3, #0]
 800442c:	b29b      	uxth	r3, r3
 800442e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d021      	beq.n	800447a <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800443e:	b29b      	uxth	r3, r3
 8004440:	461a      	mov	r2, r3
 8004442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	00db      	lsls	r3, r3, #3
 8004448:	4413      	add	r3, r2
 800444a:	3302      	adds	r3, #2
 800444c:	005b      	lsls	r3, r3, #1
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6812      	ldr	r2, [r2, #0]
 8004452:	4413      	add	r3, r2
 8004454:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004458:	881b      	ldrh	r3, [r3, #0]
 800445a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800445e:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8004460:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004462:	2b00      	cmp	r3, #0
 8004464:	d02a      	beq.n	80044bc <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6818      	ldr	r0, [r3, #0]
 800446a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446c:	6959      	ldr	r1, [r3, #20]
 800446e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004470:	891a      	ldrh	r2, [r3, #8]
 8004472:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004474:	f004 fa75 	bl	8008962 <USB_ReadPMA>
 8004478:	e020      	b.n	80044bc <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004482:	b29b      	uxth	r3, r3
 8004484:	461a      	mov	r2, r3
 8004486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004488:	781b      	ldrb	r3, [r3, #0]
 800448a:	00db      	lsls	r3, r3, #3
 800448c:	4413      	add	r3, r2
 800448e:	3306      	adds	r3, #6
 8004490:	005b      	lsls	r3, r3, #1
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	6812      	ldr	r2, [r2, #0]
 8004496:	4413      	add	r3, r2
 8004498:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800449c:	881b      	ldrh	r3, [r3, #0]
 800449e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044a2:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80044a4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d008      	beq.n	80044bc <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6818      	ldr	r0, [r3, #0]
 80044ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b0:	6959      	ldr	r1, [r3, #20]
 80044b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b4:	895a      	ldrh	r2, [r3, #10]
 80044b6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80044b8:	f004 fa53 	bl	8008962 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80044bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044be:	69da      	ldr	r2, [r3, #28]
 80044c0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80044c2:	441a      	add	r2, r3
 80044c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80044c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ca:	695a      	ldr	r2, [r3, #20]
 80044cc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80044ce:	441a      	add	r2, r3
 80044d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80044d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d6:	699b      	ldr	r3, [r3, #24]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d004      	beq.n	80044e6 <PCD_EP_ISR_Handler+0x4b0>
 80044dc:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80044de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d206      	bcs.n	80044f4 <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80044e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e8:	781b      	ldrb	r3, [r3, #0]
 80044ea:	4619      	mov	r1, r3
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f006 f9b3 	bl	800a858 <HAL_PCD_DataOutStageCallback>
 80044f2:	e005      	b.n	8004500 <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80044fa:	4618      	mov	r0, r3
 80044fc:	f002 ff8e 	bl	800741c <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004500:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004502:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004506:	2b00      	cmp	r3, #0
 8004508:	d07a      	beq.n	8004600 <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 800450a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800450e:	1c5a      	adds	r2, r3, #1
 8004510:	4613      	mov	r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	4413      	add	r3, r2
 8004516:	00db      	lsls	r3, r3, #3
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	4413      	add	r3, r2
 800451c:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	461a      	mov	r2, r3
 8004524:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	4413      	add	r3, r2
 800452c:	881b      	ldrh	r3, [r3, #0]
 800452e:	b29b      	uxth	r3, r3
 8004530:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004534:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004538:	843b      	strh	r3, [r7, #32]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	461a      	mov	r2, r3
 8004540:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	441a      	add	r2, r3
 8004548:	8c3b      	ldrh	r3, [r7, #32]
 800454a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800454e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004552:	b29b      	uxth	r3, r3
 8004554:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 8004556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004558:	78db      	ldrb	r3, [r3, #3]
 800455a:	2b02      	cmp	r3, #2
 800455c:	d108      	bne.n	8004570 <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 800455e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004560:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 8004562:	2b02      	cmp	r3, #2
 8004564:	d146      	bne.n	80045f4 <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8004566:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800456c:	2b00      	cmp	r3, #0
 800456e:	d141      	bne.n	80045f4 <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004578:	b29b      	uxth	r3, r3
 800457a:	461a      	mov	r2, r3
 800457c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	00db      	lsls	r3, r3, #3
 8004582:	4413      	add	r3, r2
 8004584:	3302      	adds	r3, #2
 8004586:	005b      	lsls	r3, r3, #1
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	6812      	ldr	r2, [r2, #0]
 800458c:	4413      	add	r3, r2
 800458e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004592:	881b      	ldrh	r3, [r3, #0]
 8004594:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004598:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 800459a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800459c:	699a      	ldr	r2, [r3, #24]
 800459e:	8bfb      	ldrh	r3, [r7, #30]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d906      	bls.n	80045b2 <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 80045a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a6:	699a      	ldr	r2, [r3, #24]
 80045a8:	8bfb      	ldrh	r3, [r7, #30]
 80045aa:	1ad2      	subs	r2, r2, r3
 80045ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ae:	619a      	str	r2, [r3, #24]
 80045b0:	e002      	b.n	80045b8 <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 80045b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b4:	2200      	movs	r2, #0
 80045b6:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80045b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ba:	699b      	ldr	r3, [r3, #24]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d106      	bne.n	80045ce <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80045c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	4619      	mov	r1, r3
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f006 f961 	bl	800a88e <HAL_PCD_DataInStageCallback>
 80045cc:	e018      	b.n	8004600 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80045ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d0:	695a      	ldr	r2, [r3, #20]
 80045d2:	8bfb      	ldrh	r3, [r7, #30]
 80045d4:	441a      	add	r2, r3
 80045d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d8:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80045da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045dc:	69da      	ldr	r2, [r3, #28]
 80045de:	8bfb      	ldrh	r3, [r7, #30]
 80045e0:	441a      	add	r2, r3
 80045e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e4:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80045ec:	4618      	mov	r0, r3
 80045ee:	f002 ff15 	bl	800741c <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 80045f2:	e005      	b.n	8004600 <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80045f4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80045f6:	461a      	mov	r2, r3
 80045f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f000 f91b 	bl	8004836 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004608:	b29b      	uxth	r3, r3
 800460a:	b21b      	sxth	r3, r3
 800460c:	2b00      	cmp	r3, #0
 800460e:	f6ff ad17 	blt.w	8004040 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004612:	2300      	movs	r3, #0
}
 8004614:	4618      	mov	r0, r3
 8004616:	3738      	adds	r7, #56	; 0x38
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}

0800461c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b088      	sub	sp, #32
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	4613      	mov	r3, r2
 8004628:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800462a:	88fb      	ldrh	r3, [r7, #6]
 800462c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004630:	2b00      	cmp	r3, #0
 8004632:	d07e      	beq.n	8004732 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800463c:	b29b      	uxth	r3, r3
 800463e:	461a      	mov	r2, r3
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	781b      	ldrb	r3, [r3, #0]
 8004644:	00db      	lsls	r3, r3, #3
 8004646:	4413      	add	r3, r2
 8004648:	3302      	adds	r3, #2
 800464a:	005b      	lsls	r3, r3, #1
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	6812      	ldr	r2, [r2, #0]
 8004650:	4413      	add	r3, r2
 8004652:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004656:	881b      	ldrh	r3, [r3, #0]
 8004658:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800465c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	699a      	ldr	r2, [r3, #24]
 8004662:	8b7b      	ldrh	r3, [r7, #26]
 8004664:	429a      	cmp	r2, r3
 8004666:	d306      	bcc.n	8004676 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	699a      	ldr	r2, [r3, #24]
 800466c:	8b7b      	ldrh	r3, [r7, #26]
 800466e:	1ad2      	subs	r2, r2, r3
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	619a      	str	r2, [r3, #24]
 8004674:	e002      	b.n	800467c <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	2200      	movs	r2, #0
 800467a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	699b      	ldr	r3, [r3, #24]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d123      	bne.n	80046cc <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	461a      	mov	r2, r3
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	781b      	ldrb	r3, [r3, #0]
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	4413      	add	r3, r2
 8004692:	881b      	ldrh	r3, [r3, #0]
 8004694:	b29b      	uxth	r3, r3
 8004696:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800469a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800469e:	833b      	strh	r3, [r7, #24]
 80046a0:	8b3b      	ldrh	r3, [r7, #24]
 80046a2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80046a6:	833b      	strh	r3, [r7, #24]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	461a      	mov	r2, r3
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	781b      	ldrb	r3, [r3, #0]
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	441a      	add	r2, r3
 80046b6:	8b3b      	ldrh	r3, [r7, #24]
 80046b8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80046bc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80046c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80046c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046c8:	b29b      	uxth	r3, r3
 80046ca:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80046cc:	88fb      	ldrh	r3, [r7, #6]
 80046ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d01f      	beq.n	8004716 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	461a      	mov	r2, r3
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	4413      	add	r3, r2
 80046e4:	881b      	ldrh	r3, [r3, #0]
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046f0:	82fb      	strh	r3, [r7, #22]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	461a      	mov	r2, r3
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	009b      	lsls	r3, r3, #2
 80046fe:	441a      	add	r2, r3
 8004700:	8afb      	ldrh	r3, [r7, #22]
 8004702:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004706:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800470a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800470e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004712:	b29b      	uxth	r3, r3
 8004714:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004716:	8b7b      	ldrh	r3, [r7, #26]
 8004718:	2b00      	cmp	r3, #0
 800471a:	f000 8087 	beq.w	800482c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6818      	ldr	r0, [r3, #0]
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	6959      	ldr	r1, [r3, #20]
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	891a      	ldrh	r2, [r3, #8]
 800472a:	8b7b      	ldrh	r3, [r7, #26]
 800472c:	f004 f919 	bl	8008962 <USB_ReadPMA>
 8004730:	e07c      	b.n	800482c <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800473a:	b29b      	uxth	r3, r3
 800473c:	461a      	mov	r2, r3
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	781b      	ldrb	r3, [r3, #0]
 8004742:	00db      	lsls	r3, r3, #3
 8004744:	4413      	add	r3, r2
 8004746:	3306      	adds	r3, #6
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	6812      	ldr	r2, [r2, #0]
 800474e:	4413      	add	r3, r2
 8004750:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004754:	881b      	ldrh	r3, [r3, #0]
 8004756:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800475a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	699a      	ldr	r2, [r3, #24]
 8004760:	8b7b      	ldrh	r3, [r7, #26]
 8004762:	429a      	cmp	r2, r3
 8004764:	d306      	bcc.n	8004774 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	699a      	ldr	r2, [r3, #24]
 800476a:	8b7b      	ldrh	r3, [r7, #26]
 800476c:	1ad2      	subs	r2, r2, r3
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	619a      	str	r2, [r3, #24]
 8004772:	e002      	b.n	800477a <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	2200      	movs	r2, #0
 8004778:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d123      	bne.n	80047ca <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	461a      	mov	r2, r3
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	4413      	add	r3, r2
 8004790:	881b      	ldrh	r3, [r3, #0]
 8004792:	b29b      	uxth	r3, r3
 8004794:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004798:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800479c:	83fb      	strh	r3, [r7, #30]
 800479e:	8bfb      	ldrh	r3, [r7, #30]
 80047a0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80047a4:	83fb      	strh	r3, [r7, #30]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	461a      	mov	r2, r3
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	441a      	add	r2, r3
 80047b4:	8bfb      	ldrh	r3, [r7, #30]
 80047b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80047ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80047be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80047c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80047ca:	88fb      	ldrh	r3, [r7, #6]
 80047cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d11f      	bne.n	8004814 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	461a      	mov	r2, r3
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	781b      	ldrb	r3, [r3, #0]
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	4413      	add	r3, r2
 80047e2:	881b      	ldrh	r3, [r3, #0]
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ee:	83bb      	strh	r3, [r7, #28]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	461a      	mov	r2, r3
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	441a      	add	r2, r3
 80047fe:	8bbb      	ldrh	r3, [r7, #28]
 8004800:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004804:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004808:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800480c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004810:	b29b      	uxth	r3, r3
 8004812:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004814:	8b7b      	ldrh	r3, [r7, #26]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d008      	beq.n	800482c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6818      	ldr	r0, [r3, #0]
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	6959      	ldr	r1, [r3, #20]
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	895a      	ldrh	r2, [r3, #10]
 8004826:	8b7b      	ldrh	r3, [r7, #26]
 8004828:	f004 f89b 	bl	8008962 <USB_ReadPMA>
    }
  }

  return count;
 800482c:	8b7b      	ldrh	r3, [r7, #26]
}
 800482e:	4618      	mov	r0, r3
 8004830:	3720      	adds	r7, #32
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}

08004836 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004836:	b580      	push	{r7, lr}
 8004838:	b094      	sub	sp, #80	; 0x50
 800483a:	af00      	add	r7, sp, #0
 800483c:	60f8      	str	r0, [r7, #12]
 800483e:	60b9      	str	r1, [r7, #8]
 8004840:	4613      	mov	r3, r2
 8004842:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004844:	88fb      	ldrh	r3, [r7, #6]
 8004846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800484a:	2b00      	cmp	r3, #0
 800484c:	f000 8138 	beq.w	8004ac0 <HAL_PCD_EP_DB_Transmit+0x28a>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004858:	b29b      	uxth	r3, r3
 800485a:	461a      	mov	r2, r3
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	00db      	lsls	r3, r3, #3
 8004862:	4413      	add	r3, r2
 8004864:	3302      	adds	r3, #2
 8004866:	005b      	lsls	r3, r3, #1
 8004868:	68fa      	ldr	r2, [r7, #12]
 800486a:	6812      	ldr	r2, [r2, #0]
 800486c:	4413      	add	r3, r2
 800486e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004872:	881b      	ldrh	r3, [r3, #0]
 8004874:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004878:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len > TxByteNbre)
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	699a      	ldr	r2, [r3, #24]
 8004880:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004884:	429a      	cmp	r2, r3
 8004886:	d907      	bls.n	8004898 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	699a      	ldr	r2, [r3, #24]
 800488c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004890:	1ad2      	subs	r2, r2, r3
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	619a      	str	r2, [r3, #24]
 8004896:	e002      	b.n	800489e <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	2200      	movs	r2, #0
 800489c:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	699b      	ldr	r3, [r3, #24]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d12c      	bne.n	8004900 <HAL_PCD_EP_DB_Transmit+0xca>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	781b      	ldrb	r3, [r3, #0]
 80048aa:	4619      	mov	r1, r3
 80048ac:	68f8      	ldr	r0, [r7, #12]
 80048ae:	f005 ffee 	bl	800a88e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80048b2:	88fb      	ldrh	r3, [r7, #6]
 80048b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	f000 823a 	beq.w	8004d32 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	461a      	mov	r2, r3
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	781b      	ldrb	r3, [r3, #0]
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	4413      	add	r3, r2
 80048cc:	881b      	ldrh	r3, [r3, #0]
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048d8:	82fb      	strh	r3, [r7, #22]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	461a      	mov	r2, r3
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	441a      	add	r2, r3
 80048e8:	8afb      	ldrh	r3, [r7, #22]
 80048ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80048ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80048f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80048f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	8013      	strh	r3, [r2, #0]
 80048fe:	e218      	b.n	8004d32 <HAL_PCD_EP_DB_Transmit+0x4fc>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004900:	88fb      	ldrh	r3, [r7, #6]
 8004902:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d01f      	beq.n	800494a <HAL_PCD_EP_DB_Transmit+0x114>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	461a      	mov	r2, r3
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	4413      	add	r3, r2
 8004918:	881b      	ldrh	r3, [r3, #0]
 800491a:	b29b      	uxth	r3, r3
 800491c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004920:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004924:	857b      	strh	r3, [r7, #42]	; 0x2a
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	461a      	mov	r2, r3
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	781b      	ldrb	r3, [r3, #0]
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	441a      	add	r2, r3
 8004934:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004936:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800493a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800493e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004942:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004946:	b29b      	uxth	r3, r3
 8004948:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004950:	2b01      	cmp	r3, #1
 8004952:	f040 81ee 	bne.w	8004d32 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        ep->xfer_buff += TxByteNbre;
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	695a      	ldr	r2, [r3, #20]
 800495a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800495e:	441a      	add	r2, r3
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	69da      	ldr	r2, [r3, #28]
 8004968:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800496c:	441a      	add	r2, r3
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	6a1a      	ldr	r2, [r3, #32]
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	691b      	ldr	r3, [r3, #16]
 800497a:	429a      	cmp	r2, r3
 800497c:	d309      	bcc.n	8004992 <HAL_PCD_EP_DB_Transmit+0x15c>
        {
          len = ep->maxpacket;
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	6a1a      	ldr	r2, [r3, #32]
 8004988:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800498a:	1ad2      	subs	r2, r2, r3
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	621a      	str	r2, [r3, #32]
 8004990:	e015      	b.n	80049be <HAL_PCD_EP_DB_Transmit+0x188>
        }
        else if (ep->xfer_len_db == 0U)
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d107      	bne.n	80049aa <HAL_PCD_EP_DB_Transmit+0x174>
        {
          len = TxByteNbre;
 800499a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800499e:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80049a8:	e009      	b.n	80049be <HAL_PCD_EP_DB_Transmit+0x188>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	2200      	movs	r2, #0
 80049ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	6a1b      	ldr	r3, [r3, #32]
 80049b6:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	2200      	movs	r2, #0
 80049bc:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	785b      	ldrb	r3, [r3, #1]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d155      	bne.n	8004a72 <HAL_PCD_EP_DB_Transmit+0x23c>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	61fb      	str	r3, [r7, #28]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	461a      	mov	r2, r3
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	4413      	add	r3, r2
 80049dc:	61fb      	str	r3, [r7, #28]
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	011a      	lsls	r2, r3, #4
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	4413      	add	r3, r2
 80049e8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80049ec:	61bb      	str	r3, [r7, #24]
 80049ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d112      	bne.n	8004a1a <HAL_PCD_EP_DB_Transmit+0x1e4>
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	881b      	ldrh	r3, [r3, #0]
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80049fe:	b29a      	uxth	r2, r3
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	801a      	strh	r2, [r3, #0]
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	881b      	ldrh	r3, [r3, #0]
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a12:	b29a      	uxth	r2, r3
 8004a14:	69bb      	ldr	r3, [r7, #24]
 8004a16:	801a      	strh	r2, [r3, #0]
 8004a18:	e047      	b.n	8004aaa <HAL_PCD_EP_DB_Transmit+0x274>
 8004a1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a1c:	2b3e      	cmp	r3, #62	; 0x3e
 8004a1e:	d811      	bhi.n	8004a44 <HAL_PCD_EP_DB_Transmit+0x20e>
 8004a20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a22:	085b      	lsrs	r3, r3, #1
 8004a24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a28:	f003 0301 	and.w	r3, r3, #1
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d002      	beq.n	8004a36 <HAL_PCD_EP_DB_Transmit+0x200>
 8004a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a32:	3301      	adds	r3, #1
 8004a34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	029b      	lsls	r3, r3, #10
 8004a3c:	b29a      	uxth	r2, r3
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	801a      	strh	r2, [r3, #0]
 8004a42:	e032      	b.n	8004aaa <HAL_PCD_EP_DB_Transmit+0x274>
 8004a44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a46:	095b      	lsrs	r3, r3, #5
 8004a48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a4c:	f003 031f 	and.w	r3, r3, #31
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d102      	bne.n	8004a5a <HAL_PCD_EP_DB_Transmit+0x224>
 8004a54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a56:	3b01      	subs	r3, #1
 8004a58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	029b      	lsls	r3, r3, #10
 8004a60:	b29b      	uxth	r3, r3
 8004a62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	801a      	strh	r2, [r3, #0]
 8004a70:	e01b      	b.n	8004aaa <HAL_PCD_EP_DB_Transmit+0x274>
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	785b      	ldrb	r3, [r3, #1]
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d117      	bne.n	8004aaa <HAL_PCD_EP_DB_Transmit+0x274>
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	627b      	str	r3, [r7, #36]	; 0x24
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8e:	4413      	add	r3, r2
 8004a90:	627b      	str	r3, [r7, #36]	; 0x24
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	781b      	ldrb	r3, [r3, #0]
 8004a96:	011a      	lsls	r2, r3, #4
 8004a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9a:	4413      	add	r3, r2
 8004a9c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004aa0:	623b      	str	r3, [r7, #32]
 8004aa2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004aa4:	b29a      	uxth	r2, r3
 8004aa6:	6a3b      	ldr	r3, [r7, #32]
 8004aa8:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6818      	ldr	r0, [r3, #0]
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	6959      	ldr	r1, [r3, #20]
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	891a      	ldrh	r2, [r3, #8]
 8004ab6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	f003 ff0d 	bl	80088d8 <USB_WritePMA>
 8004abe:	e138      	b.n	8004d32 <HAL_PCD_EP_DB_Transmit+0x4fc>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	461a      	mov	r2, r3
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	00db      	lsls	r3, r3, #3
 8004ad2:	4413      	add	r3, r2
 8004ad4:	3306      	adds	r3, #6
 8004ad6:	005b      	lsls	r3, r3, #1
 8004ad8:	68fa      	ldr	r2, [r7, #12]
 8004ada:	6812      	ldr	r2, [r2, #0]
 8004adc:	4413      	add	r3, r2
 8004ade:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ae2:	881b      	ldrh	r3, [r3, #0]
 8004ae4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ae8:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len >= TxByteNbre)
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	699a      	ldr	r2, [r3, #24]
 8004af0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d307      	bcc.n	8004b08 <HAL_PCD_EP_DB_Transmit+0x2d2>
    {
      ep->xfer_len -= TxByteNbre;
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	699a      	ldr	r2, [r3, #24]
 8004afc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004b00:	1ad2      	subs	r2, r2, r3
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	619a      	str	r2, [r3, #24]
 8004b06:	e002      	b.n	8004b0e <HAL_PCD_EP_DB_Transmit+0x2d8>
    }
    else
    {
      ep->xfer_len = 0U;
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d12e      	bne.n	8004b74 <HAL_PCD_EP_DB_Transmit+0x33e>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	4619      	mov	r1, r3
 8004b1c:	68f8      	ldr	r0, [r7, #12]
 8004b1e:	f005 feb6 	bl	800a88e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004b22:	88fb      	ldrh	r3, [r7, #6]
 8004b24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	f040 8102 	bne.w	8004d32 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	461a      	mov	r2, r3
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	781b      	ldrb	r3, [r3, #0]
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	4413      	add	r3, r2
 8004b3c:	881b      	ldrh	r3, [r3, #0]
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b48:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	461a      	mov	r2, r3
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	441a      	add	r2, r3
 8004b5a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004b5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004b62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004b66:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004b6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	8013      	strh	r3, [r2, #0]
 8004b72:	e0de      	b.n	8004d32 <HAL_PCD_EP_DB_Transmit+0x4fc>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004b74:	88fb      	ldrh	r3, [r7, #6]
 8004b76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d11f      	bne.n	8004bbe <HAL_PCD_EP_DB_Transmit+0x388>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	461a      	mov	r2, r3
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	781b      	ldrb	r3, [r3, #0]
 8004b88:	009b      	lsls	r3, r3, #2
 8004b8a:	4413      	add	r3, r2
 8004b8c:	881b      	ldrh	r3, [r3, #0]
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b98:	867b      	strh	r3, [r7, #50]	; 0x32
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	781b      	ldrb	r3, [r3, #0]
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	441a      	add	r2, r3
 8004ba8:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8004baa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004bae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004bb2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004bb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	f040 80b4 	bne.w	8004d32 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        ep->xfer_buff += TxByteNbre;
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	695a      	ldr	r2, [r3, #20]
 8004bce:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004bd2:	441a      	add	r2, r3
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	69da      	ldr	r2, [r3, #28]
 8004bdc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004be0:	441a      	add	r2, r3
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	6a1a      	ldr	r2, [r3, #32]
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	691b      	ldr	r3, [r3, #16]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d309      	bcc.n	8004c06 <HAL_PCD_EP_DB_Transmit+0x3d0>
        {
          len = ep->maxpacket;
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	691b      	ldr	r3, [r3, #16]
 8004bf6:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	6a1a      	ldr	r2, [r3, #32]
 8004bfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004bfe:	1ad2      	subs	r2, r2, r3
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	621a      	str	r2, [r3, #32]
 8004c04:	e015      	b.n	8004c32 <HAL_PCD_EP_DB_Transmit+0x3fc>
        }
        else if (ep->xfer_len_db == 0U)
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d107      	bne.n	8004c1e <HAL_PCD_EP_DB_Transmit+0x3e8>
        {
          len = TxByteNbre;
 8004c0e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004c12:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	2200      	movs	r2, #0
 8004c18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004c1c:	e009      	b.n	8004c32 <HAL_PCD_EP_DB_Transmit+0x3fc>
        }
        else
        {
          len = ep->xfer_len_db;
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	2200      	movs	r2, #0
 8004c28:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	643b      	str	r3, [r7, #64]	; 0x40
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	785b      	ldrb	r3, [r3, #1]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d155      	bne.n	8004cec <HAL_PCD_EP_DB_Transmit+0x4b6>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c4e:	b29b      	uxth	r3, r3
 8004c50:	461a      	mov	r2, r3
 8004c52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c54:	4413      	add	r3, r2
 8004c56:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	011a      	lsls	r2, r3, #4
 8004c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c60:	4413      	add	r3, r2
 8004c62:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004c66:	637b      	str	r3, [r7, #52]	; 0x34
 8004c68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d112      	bne.n	8004c94 <HAL_PCD_EP_DB_Transmit+0x45e>
 8004c6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c70:	881b      	ldrh	r3, [r3, #0]
 8004c72:	b29b      	uxth	r3, r3
 8004c74:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004c78:	b29a      	uxth	r2, r3
 8004c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c7c:	801a      	strh	r2, [r3, #0]
 8004c7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c80:	881b      	ldrh	r3, [r3, #0]
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c8c:	b29a      	uxth	r2, r3
 8004c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c90:	801a      	strh	r2, [r3, #0]
 8004c92:	e044      	b.n	8004d1e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004c94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c96:	2b3e      	cmp	r3, #62	; 0x3e
 8004c98:	d811      	bhi.n	8004cbe <HAL_PCD_EP_DB_Transmit+0x488>
 8004c9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c9c:	085b      	lsrs	r3, r3, #1
 8004c9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ca0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ca2:	f003 0301 	and.w	r3, r3, #1
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d002      	beq.n	8004cb0 <HAL_PCD_EP_DB_Transmit+0x47a>
 8004caa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cac:	3301      	adds	r3, #1
 8004cae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cb2:	b29b      	uxth	r3, r3
 8004cb4:	029b      	lsls	r3, r3, #10
 8004cb6:	b29a      	uxth	r2, r3
 8004cb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cba:	801a      	strh	r2, [r3, #0]
 8004cbc:	e02f      	b.n	8004d1e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004cbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cc0:	095b      	lsrs	r3, r3, #5
 8004cc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cc6:	f003 031f 	and.w	r3, r3, #31
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d102      	bne.n	8004cd4 <HAL_PCD_EP_DB_Transmit+0x49e>
 8004cce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	029b      	lsls	r3, r3, #10
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ce0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ce4:	b29a      	uxth	r2, r3
 8004ce6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ce8:	801a      	strh	r2, [r3, #0]
 8004cea:	e018      	b.n	8004d1e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	785b      	ldrb	r3, [r3, #1]
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d114      	bne.n	8004d1e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	461a      	mov	r2, r3
 8004d00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d02:	4413      	add	r3, r2
 8004d04:	643b      	str	r3, [r7, #64]	; 0x40
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	781b      	ldrb	r3, [r3, #0]
 8004d0a:	011a      	lsls	r2, r3, #4
 8004d0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d0e:	4413      	add	r3, r2
 8004d10:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004d14:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d18:	b29a      	uxth	r2, r3
 8004d1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d1c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6818      	ldr	r0, [r3, #0]
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	6959      	ldr	r1, [r3, #20]
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	895a      	ldrh	r2, [r3, #10]
 8004d2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	f003 fdd3 	bl	80088d8 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	461a      	mov	r2, r3
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	781b      	ldrb	r3, [r3, #0]
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	4413      	add	r3, r2
 8004d40:	881b      	ldrh	r3, [r3, #0]
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d4c:	82bb      	strh	r3, [r7, #20]
 8004d4e:	8abb      	ldrh	r3, [r7, #20]
 8004d50:	f083 0310 	eor.w	r3, r3, #16
 8004d54:	82bb      	strh	r3, [r7, #20]
 8004d56:	8abb      	ldrh	r3, [r7, #20]
 8004d58:	f083 0320 	eor.w	r3, r3, #32
 8004d5c:	82bb      	strh	r3, [r7, #20]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	461a      	mov	r2, r3
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	781b      	ldrb	r3, [r3, #0]
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	441a      	add	r2, r3
 8004d6c:	8abb      	ldrh	r3, [r7, #20]
 8004d6e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d72:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004d82:	2300      	movs	r3, #0
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3750      	adds	r7, #80	; 0x50
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b087      	sub	sp, #28
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	607b      	str	r3, [r7, #4]
 8004d96:	460b      	mov	r3, r1
 8004d98:	817b      	strh	r3, [r7, #10]
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004d9e:	897b      	ldrh	r3, [r7, #10]
 8004da0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00b      	beq.n	8004dc2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004daa:	897b      	ldrh	r3, [r7, #10]
 8004dac:	f003 0307 	and.w	r3, r3, #7
 8004db0:	1c5a      	adds	r2, r3, #1
 8004db2:	4613      	mov	r3, r2
 8004db4:	009b      	lsls	r3, r3, #2
 8004db6:	4413      	add	r3, r2
 8004db8:	00db      	lsls	r3, r3, #3
 8004dba:	68fa      	ldr	r2, [r7, #12]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	617b      	str	r3, [r7, #20]
 8004dc0:	e009      	b.n	8004dd6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004dc2:	897a      	ldrh	r2, [r7, #10]
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	4413      	add	r3, r2
 8004dca:	00db      	lsls	r3, r3, #3
 8004dcc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004dd0:	68fa      	ldr	r2, [r7, #12]
 8004dd2:	4413      	add	r3, r2
 8004dd4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004dd6:	893b      	ldrh	r3, [r7, #8]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d107      	bne.n	8004dec <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	2200      	movs	r2, #0
 8004de0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	b29a      	uxth	r2, r3
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	80da      	strh	r2, [r3, #6]
 8004dea:	e00b      	b.n	8004e04 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	2201      	movs	r2, #1
 8004df0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	0c1b      	lsrs	r3, r3, #16
 8004dfe:	b29a      	uxth	r2, r3
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8004e04:	2300      	movs	r3, #0
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	371c      	adds	r7, #28
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bc80      	pop	{r7}
 8004e0e:	4770      	bx	lr

08004e10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b086      	sub	sp, #24
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d101      	bne.n	8004e22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e26c      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0301 	and.w	r3, r3, #1
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	f000 8087 	beq.w	8004f3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004e30:	4b92      	ldr	r3, [pc, #584]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f003 030c 	and.w	r3, r3, #12
 8004e38:	2b04      	cmp	r3, #4
 8004e3a:	d00c      	beq.n	8004e56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004e3c:	4b8f      	ldr	r3, [pc, #572]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f003 030c 	and.w	r3, r3, #12
 8004e44:	2b08      	cmp	r3, #8
 8004e46:	d112      	bne.n	8004e6e <HAL_RCC_OscConfig+0x5e>
 8004e48:	4b8c      	ldr	r3, [pc, #560]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e54:	d10b      	bne.n	8004e6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e56:	4b89      	ldr	r3, [pc, #548]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d06c      	beq.n	8004f3c <HAL_RCC_OscConfig+0x12c>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d168      	bne.n	8004f3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e246      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e76:	d106      	bne.n	8004e86 <HAL_RCC_OscConfig+0x76>
 8004e78:	4b80      	ldr	r3, [pc, #512]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a7f      	ldr	r2, [pc, #508]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004e7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e82:	6013      	str	r3, [r2, #0]
 8004e84:	e02e      	b.n	8004ee4 <HAL_RCC_OscConfig+0xd4>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d10c      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x98>
 8004e8e:	4b7b      	ldr	r3, [pc, #492]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a7a      	ldr	r2, [pc, #488]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004e94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e98:	6013      	str	r3, [r2, #0]
 8004e9a:	4b78      	ldr	r3, [pc, #480]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a77      	ldr	r2, [pc, #476]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004ea0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ea4:	6013      	str	r3, [r2, #0]
 8004ea6:	e01d      	b.n	8004ee4 <HAL_RCC_OscConfig+0xd4>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004eb0:	d10c      	bne.n	8004ecc <HAL_RCC_OscConfig+0xbc>
 8004eb2:	4b72      	ldr	r3, [pc, #456]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a71      	ldr	r2, [pc, #452]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004eb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ebc:	6013      	str	r3, [r2, #0]
 8004ebe:	4b6f      	ldr	r3, [pc, #444]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a6e      	ldr	r2, [pc, #440]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004ec4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ec8:	6013      	str	r3, [r2, #0]
 8004eca:	e00b      	b.n	8004ee4 <HAL_RCC_OscConfig+0xd4>
 8004ecc:	4b6b      	ldr	r3, [pc, #428]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a6a      	ldr	r2, [pc, #424]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004ed2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ed6:	6013      	str	r3, [r2, #0]
 8004ed8:	4b68      	ldr	r3, [pc, #416]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a67      	ldr	r2, [pc, #412]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004ede:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ee2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d013      	beq.n	8004f14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eec:	f7fd fa64 	bl	80023b8 <HAL_GetTick>
 8004ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ef2:	e008      	b.n	8004f06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ef4:	f7fd fa60 	bl	80023b8 <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	2b64      	cmp	r3, #100	; 0x64
 8004f00:	d901      	bls.n	8004f06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e1fa      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f06:	4b5d      	ldr	r3, [pc, #372]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d0f0      	beq.n	8004ef4 <HAL_RCC_OscConfig+0xe4>
 8004f12:	e014      	b.n	8004f3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f14:	f7fd fa50 	bl	80023b8 <HAL_GetTick>
 8004f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f1a:	e008      	b.n	8004f2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f1c:	f7fd fa4c 	bl	80023b8 <HAL_GetTick>
 8004f20:	4602      	mov	r2, r0
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	2b64      	cmp	r3, #100	; 0x64
 8004f28:	d901      	bls.n	8004f2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e1e6      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f2e:	4b53      	ldr	r3, [pc, #332]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d1f0      	bne.n	8004f1c <HAL_RCC_OscConfig+0x10c>
 8004f3a:	e000      	b.n	8004f3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0302 	and.w	r3, r3, #2
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d063      	beq.n	8005012 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004f4a:	4b4c      	ldr	r3, [pc, #304]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	f003 030c 	and.w	r3, r3, #12
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d00b      	beq.n	8004f6e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004f56:	4b49      	ldr	r3, [pc, #292]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	f003 030c 	and.w	r3, r3, #12
 8004f5e:	2b08      	cmp	r3, #8
 8004f60:	d11c      	bne.n	8004f9c <HAL_RCC_OscConfig+0x18c>
 8004f62:	4b46      	ldr	r3, [pc, #280]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d116      	bne.n	8004f9c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f6e:	4b43      	ldr	r3, [pc, #268]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0302 	and.w	r3, r3, #2
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d005      	beq.n	8004f86 <HAL_RCC_OscConfig+0x176>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d001      	beq.n	8004f86 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e1ba      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f86:	4b3d      	ldr	r3, [pc, #244]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	695b      	ldr	r3, [r3, #20]
 8004f92:	00db      	lsls	r3, r3, #3
 8004f94:	4939      	ldr	r1, [pc, #228]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004f96:	4313      	orrs	r3, r2
 8004f98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f9a:	e03a      	b.n	8005012 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	691b      	ldr	r3, [r3, #16]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d020      	beq.n	8004fe6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fa4:	4b36      	ldr	r3, [pc, #216]	; (8005080 <HAL_RCC_OscConfig+0x270>)
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004faa:	f7fd fa05 	bl	80023b8 <HAL_GetTick>
 8004fae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fb0:	e008      	b.n	8004fc4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fb2:	f7fd fa01 	bl	80023b8 <HAL_GetTick>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d901      	bls.n	8004fc4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e19b      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fc4:	4b2d      	ldr	r3, [pc, #180]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 0302 	and.w	r3, r3, #2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d0f0      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fd0:	4b2a      	ldr	r3, [pc, #168]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	695b      	ldr	r3, [r3, #20]
 8004fdc:	00db      	lsls	r3, r3, #3
 8004fde:	4927      	ldr	r1, [pc, #156]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	600b      	str	r3, [r1, #0]
 8004fe4:	e015      	b.n	8005012 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004fe6:	4b26      	ldr	r3, [pc, #152]	; (8005080 <HAL_RCC_OscConfig+0x270>)
 8004fe8:	2200      	movs	r2, #0
 8004fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fec:	f7fd f9e4 	bl	80023b8 <HAL_GetTick>
 8004ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ff2:	e008      	b.n	8005006 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ff4:	f7fd f9e0 	bl	80023b8 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	2b02      	cmp	r3, #2
 8005000:	d901      	bls.n	8005006 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e17a      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005006:	4b1d      	ldr	r3, [pc, #116]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 0302 	and.w	r3, r3, #2
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1f0      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0308 	and.w	r3, r3, #8
 800501a:	2b00      	cmp	r3, #0
 800501c:	d03a      	beq.n	8005094 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	699b      	ldr	r3, [r3, #24]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d019      	beq.n	800505a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005026:	4b17      	ldr	r3, [pc, #92]	; (8005084 <HAL_RCC_OscConfig+0x274>)
 8005028:	2201      	movs	r2, #1
 800502a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800502c:	f7fd f9c4 	bl	80023b8 <HAL_GetTick>
 8005030:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005032:	e008      	b.n	8005046 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005034:	f7fd f9c0 	bl	80023b8 <HAL_GetTick>
 8005038:	4602      	mov	r2, r0
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	2b02      	cmp	r3, #2
 8005040:	d901      	bls.n	8005046 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e15a      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005046:	4b0d      	ldr	r3, [pc, #52]	; (800507c <HAL_RCC_OscConfig+0x26c>)
 8005048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d0f0      	beq.n	8005034 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005052:	2001      	movs	r0, #1
 8005054:	f000 fac4 	bl	80055e0 <RCC_Delay>
 8005058:	e01c      	b.n	8005094 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800505a:	4b0a      	ldr	r3, [pc, #40]	; (8005084 <HAL_RCC_OscConfig+0x274>)
 800505c:	2200      	movs	r2, #0
 800505e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005060:	f7fd f9aa 	bl	80023b8 <HAL_GetTick>
 8005064:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005066:	e00f      	b.n	8005088 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005068:	f7fd f9a6 	bl	80023b8 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	2b02      	cmp	r3, #2
 8005074:	d908      	bls.n	8005088 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e140      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>
 800507a:	bf00      	nop
 800507c:	40021000 	.word	0x40021000
 8005080:	42420000 	.word	0x42420000
 8005084:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005088:	4b9e      	ldr	r3, [pc, #632]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 800508a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508c:	f003 0302 	and.w	r3, r3, #2
 8005090:	2b00      	cmp	r3, #0
 8005092:	d1e9      	bne.n	8005068 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 0304 	and.w	r3, r3, #4
 800509c:	2b00      	cmp	r3, #0
 800509e:	f000 80a6 	beq.w	80051ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050a2:	2300      	movs	r3, #0
 80050a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050a6:	4b97      	ldr	r3, [pc, #604]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 80050a8:	69db      	ldr	r3, [r3, #28]
 80050aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d10d      	bne.n	80050ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050b2:	4b94      	ldr	r3, [pc, #592]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 80050b4:	69db      	ldr	r3, [r3, #28]
 80050b6:	4a93      	ldr	r2, [pc, #588]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 80050b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050bc:	61d3      	str	r3, [r2, #28]
 80050be:	4b91      	ldr	r3, [pc, #580]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 80050c0:	69db      	ldr	r3, [r3, #28]
 80050c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050c6:	60bb      	str	r3, [r7, #8]
 80050c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050ca:	2301      	movs	r3, #1
 80050cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050ce:	4b8e      	ldr	r3, [pc, #568]	; (8005308 <HAL_RCC_OscConfig+0x4f8>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d118      	bne.n	800510c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050da:	4b8b      	ldr	r3, [pc, #556]	; (8005308 <HAL_RCC_OscConfig+0x4f8>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a8a      	ldr	r2, [pc, #552]	; (8005308 <HAL_RCC_OscConfig+0x4f8>)
 80050e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050e6:	f7fd f967 	bl	80023b8 <HAL_GetTick>
 80050ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050ec:	e008      	b.n	8005100 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050ee:	f7fd f963 	bl	80023b8 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	2b64      	cmp	r3, #100	; 0x64
 80050fa:	d901      	bls.n	8005100 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80050fc:	2303      	movs	r3, #3
 80050fe:	e0fd      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005100:	4b81      	ldr	r3, [pc, #516]	; (8005308 <HAL_RCC_OscConfig+0x4f8>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005108:	2b00      	cmp	r3, #0
 800510a:	d0f0      	beq.n	80050ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	2b01      	cmp	r3, #1
 8005112:	d106      	bne.n	8005122 <HAL_RCC_OscConfig+0x312>
 8005114:	4b7b      	ldr	r3, [pc, #492]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 8005116:	6a1b      	ldr	r3, [r3, #32]
 8005118:	4a7a      	ldr	r2, [pc, #488]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 800511a:	f043 0301 	orr.w	r3, r3, #1
 800511e:	6213      	str	r3, [r2, #32]
 8005120:	e02d      	b.n	800517e <HAL_RCC_OscConfig+0x36e>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d10c      	bne.n	8005144 <HAL_RCC_OscConfig+0x334>
 800512a:	4b76      	ldr	r3, [pc, #472]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 800512c:	6a1b      	ldr	r3, [r3, #32]
 800512e:	4a75      	ldr	r2, [pc, #468]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 8005130:	f023 0301 	bic.w	r3, r3, #1
 8005134:	6213      	str	r3, [r2, #32]
 8005136:	4b73      	ldr	r3, [pc, #460]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 8005138:	6a1b      	ldr	r3, [r3, #32]
 800513a:	4a72      	ldr	r2, [pc, #456]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 800513c:	f023 0304 	bic.w	r3, r3, #4
 8005140:	6213      	str	r3, [r2, #32]
 8005142:	e01c      	b.n	800517e <HAL_RCC_OscConfig+0x36e>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	2b05      	cmp	r3, #5
 800514a:	d10c      	bne.n	8005166 <HAL_RCC_OscConfig+0x356>
 800514c:	4b6d      	ldr	r3, [pc, #436]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 800514e:	6a1b      	ldr	r3, [r3, #32]
 8005150:	4a6c      	ldr	r2, [pc, #432]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 8005152:	f043 0304 	orr.w	r3, r3, #4
 8005156:	6213      	str	r3, [r2, #32]
 8005158:	4b6a      	ldr	r3, [pc, #424]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 800515a:	6a1b      	ldr	r3, [r3, #32]
 800515c:	4a69      	ldr	r2, [pc, #420]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 800515e:	f043 0301 	orr.w	r3, r3, #1
 8005162:	6213      	str	r3, [r2, #32]
 8005164:	e00b      	b.n	800517e <HAL_RCC_OscConfig+0x36e>
 8005166:	4b67      	ldr	r3, [pc, #412]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 8005168:	6a1b      	ldr	r3, [r3, #32]
 800516a:	4a66      	ldr	r2, [pc, #408]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 800516c:	f023 0301 	bic.w	r3, r3, #1
 8005170:	6213      	str	r3, [r2, #32]
 8005172:	4b64      	ldr	r3, [pc, #400]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 8005174:	6a1b      	ldr	r3, [r3, #32]
 8005176:	4a63      	ldr	r2, [pc, #396]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 8005178:	f023 0304 	bic.w	r3, r3, #4
 800517c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	68db      	ldr	r3, [r3, #12]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d015      	beq.n	80051b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005186:	f7fd f917 	bl	80023b8 <HAL_GetTick>
 800518a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800518c:	e00a      	b.n	80051a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800518e:	f7fd f913 	bl	80023b8 <HAL_GetTick>
 8005192:	4602      	mov	r2, r0
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	1ad3      	subs	r3, r2, r3
 8005198:	f241 3288 	movw	r2, #5000	; 0x1388
 800519c:	4293      	cmp	r3, r2
 800519e:	d901      	bls.n	80051a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e0ab      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051a4:	4b57      	ldr	r3, [pc, #348]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	f003 0302 	and.w	r3, r3, #2
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d0ee      	beq.n	800518e <HAL_RCC_OscConfig+0x37e>
 80051b0:	e014      	b.n	80051dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051b2:	f7fd f901 	bl	80023b8 <HAL_GetTick>
 80051b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051b8:	e00a      	b.n	80051d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051ba:	f7fd f8fd 	bl	80023b8 <HAL_GetTick>
 80051be:	4602      	mov	r2, r0
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d901      	bls.n	80051d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80051cc:	2303      	movs	r3, #3
 80051ce:	e095      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051d0:	4b4c      	ldr	r3, [pc, #304]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 80051d2:	6a1b      	ldr	r3, [r3, #32]
 80051d4:	f003 0302 	and.w	r3, r3, #2
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d1ee      	bne.n	80051ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80051dc:	7dfb      	ldrb	r3, [r7, #23]
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d105      	bne.n	80051ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051e2:	4b48      	ldr	r3, [pc, #288]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 80051e4:	69db      	ldr	r3, [r3, #28]
 80051e6:	4a47      	ldr	r2, [pc, #284]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 80051e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	69db      	ldr	r3, [r3, #28]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	f000 8081 	beq.w	80052fa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80051f8:	4b42      	ldr	r3, [pc, #264]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	f003 030c 	and.w	r3, r3, #12
 8005200:	2b08      	cmp	r3, #8
 8005202:	d061      	beq.n	80052c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	69db      	ldr	r3, [r3, #28]
 8005208:	2b02      	cmp	r3, #2
 800520a:	d146      	bne.n	800529a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800520c:	4b3f      	ldr	r3, [pc, #252]	; (800530c <HAL_RCC_OscConfig+0x4fc>)
 800520e:	2200      	movs	r2, #0
 8005210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005212:	f7fd f8d1 	bl	80023b8 <HAL_GetTick>
 8005216:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005218:	e008      	b.n	800522c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800521a:	f7fd f8cd 	bl	80023b8 <HAL_GetTick>
 800521e:	4602      	mov	r2, r0
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	2b02      	cmp	r3, #2
 8005226:	d901      	bls.n	800522c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005228:	2303      	movs	r3, #3
 800522a:	e067      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800522c:	4b35      	ldr	r3, [pc, #212]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005234:	2b00      	cmp	r3, #0
 8005236:	d1f0      	bne.n	800521a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6a1b      	ldr	r3, [r3, #32]
 800523c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005240:	d108      	bne.n	8005254 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005242:	4b30      	ldr	r3, [pc, #192]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	492d      	ldr	r1, [pc, #180]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 8005250:	4313      	orrs	r3, r2
 8005252:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005254:	4b2b      	ldr	r3, [pc, #172]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a19      	ldr	r1, [r3, #32]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005264:	430b      	orrs	r3, r1
 8005266:	4927      	ldr	r1, [pc, #156]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 8005268:	4313      	orrs	r3, r2
 800526a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800526c:	4b27      	ldr	r3, [pc, #156]	; (800530c <HAL_RCC_OscConfig+0x4fc>)
 800526e:	2201      	movs	r2, #1
 8005270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005272:	f7fd f8a1 	bl	80023b8 <HAL_GetTick>
 8005276:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005278:	e008      	b.n	800528c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800527a:	f7fd f89d 	bl	80023b8 <HAL_GetTick>
 800527e:	4602      	mov	r2, r0
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	2b02      	cmp	r3, #2
 8005286:	d901      	bls.n	800528c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e037      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800528c:	4b1d      	ldr	r3, [pc, #116]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005294:	2b00      	cmp	r3, #0
 8005296:	d0f0      	beq.n	800527a <HAL_RCC_OscConfig+0x46a>
 8005298:	e02f      	b.n	80052fa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800529a:	4b1c      	ldr	r3, [pc, #112]	; (800530c <HAL_RCC_OscConfig+0x4fc>)
 800529c:	2200      	movs	r2, #0
 800529e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052a0:	f7fd f88a 	bl	80023b8 <HAL_GetTick>
 80052a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052a6:	e008      	b.n	80052ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052a8:	f7fd f886 	bl	80023b8 <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	2b02      	cmp	r3, #2
 80052b4:	d901      	bls.n	80052ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80052b6:	2303      	movs	r3, #3
 80052b8:	e020      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052ba:	4b12      	ldr	r3, [pc, #72]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d1f0      	bne.n	80052a8 <HAL_RCC_OscConfig+0x498>
 80052c6:	e018      	b.n	80052fa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	69db      	ldr	r3, [r3, #28]
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d101      	bne.n	80052d4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e013      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80052d4:	4b0b      	ldr	r3, [pc, #44]	; (8005304 <HAL_RCC_OscConfig+0x4f4>)
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6a1b      	ldr	r3, [r3, #32]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d106      	bne.n	80052f6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d001      	beq.n	80052fa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e000      	b.n	80052fc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3718      	adds	r7, #24
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}
 8005304:	40021000 	.word	0x40021000
 8005308:	40007000 	.word	0x40007000
 800530c:	42420060 	.word	0x42420060

08005310 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	e0d0      	b.n	80054c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005324:	4b6a      	ldr	r3, [pc, #424]	; (80054d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 0307 	and.w	r3, r3, #7
 800532c:	683a      	ldr	r2, [r7, #0]
 800532e:	429a      	cmp	r2, r3
 8005330:	d910      	bls.n	8005354 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005332:	4b67      	ldr	r3, [pc, #412]	; (80054d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f023 0207 	bic.w	r2, r3, #7
 800533a:	4965      	ldr	r1, [pc, #404]	; (80054d0 <HAL_RCC_ClockConfig+0x1c0>)
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	4313      	orrs	r3, r2
 8005340:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005342:	4b63      	ldr	r3, [pc, #396]	; (80054d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 0307 	and.w	r3, r3, #7
 800534a:	683a      	ldr	r2, [r7, #0]
 800534c:	429a      	cmp	r2, r3
 800534e:	d001      	beq.n	8005354 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e0b8      	b.n	80054c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0302 	and.w	r3, r3, #2
 800535c:	2b00      	cmp	r3, #0
 800535e:	d020      	beq.n	80053a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 0304 	and.w	r3, r3, #4
 8005368:	2b00      	cmp	r3, #0
 800536a:	d005      	beq.n	8005378 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800536c:	4b59      	ldr	r3, [pc, #356]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	4a58      	ldr	r2, [pc, #352]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005372:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005376:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 0308 	and.w	r3, r3, #8
 8005380:	2b00      	cmp	r3, #0
 8005382:	d005      	beq.n	8005390 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005384:	4b53      	ldr	r3, [pc, #332]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	4a52      	ldr	r2, [pc, #328]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 800538a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800538e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005390:	4b50      	ldr	r3, [pc, #320]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	494d      	ldr	r1, [pc, #308]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d040      	beq.n	8005430 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d107      	bne.n	80053c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053b6:	4b47      	ldr	r3, [pc, #284]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d115      	bne.n	80053ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e07f      	b.n	80054c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d107      	bne.n	80053de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053ce:	4b41      	ldr	r3, [pc, #260]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d109      	bne.n	80053ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e073      	b.n	80054c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053de:	4b3d      	ldr	r3, [pc, #244]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 0302 	and.w	r3, r3, #2
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d101      	bne.n	80053ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e06b      	b.n	80054c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053ee:	4b39      	ldr	r3, [pc, #228]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	f023 0203 	bic.w	r2, r3, #3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	4936      	ldr	r1, [pc, #216]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 80053fc:	4313      	orrs	r3, r2
 80053fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005400:	f7fc ffda 	bl	80023b8 <HAL_GetTick>
 8005404:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005406:	e00a      	b.n	800541e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005408:	f7fc ffd6 	bl	80023b8 <HAL_GetTick>
 800540c:	4602      	mov	r2, r0
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	1ad3      	subs	r3, r2, r3
 8005412:	f241 3288 	movw	r2, #5000	; 0x1388
 8005416:	4293      	cmp	r3, r2
 8005418:	d901      	bls.n	800541e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800541a:	2303      	movs	r3, #3
 800541c:	e053      	b.n	80054c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800541e:	4b2d      	ldr	r3, [pc, #180]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	f003 020c 	and.w	r2, r3, #12
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	429a      	cmp	r2, r3
 800542e:	d1eb      	bne.n	8005408 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005430:	4b27      	ldr	r3, [pc, #156]	; (80054d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0307 	and.w	r3, r3, #7
 8005438:	683a      	ldr	r2, [r7, #0]
 800543a:	429a      	cmp	r2, r3
 800543c:	d210      	bcs.n	8005460 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800543e:	4b24      	ldr	r3, [pc, #144]	; (80054d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f023 0207 	bic.w	r2, r3, #7
 8005446:	4922      	ldr	r1, [pc, #136]	; (80054d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	4313      	orrs	r3, r2
 800544c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800544e:	4b20      	ldr	r3, [pc, #128]	; (80054d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 0307 	and.w	r3, r3, #7
 8005456:	683a      	ldr	r2, [r7, #0]
 8005458:	429a      	cmp	r2, r3
 800545a:	d001      	beq.n	8005460 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e032      	b.n	80054c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f003 0304 	and.w	r3, r3, #4
 8005468:	2b00      	cmp	r3, #0
 800546a:	d008      	beq.n	800547e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800546c:	4b19      	ldr	r3, [pc, #100]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	4916      	ldr	r1, [pc, #88]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 800547a:	4313      	orrs	r3, r2
 800547c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f003 0308 	and.w	r3, r3, #8
 8005486:	2b00      	cmp	r3, #0
 8005488:	d009      	beq.n	800549e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800548a:	4b12      	ldr	r3, [pc, #72]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	691b      	ldr	r3, [r3, #16]
 8005496:	00db      	lsls	r3, r3, #3
 8005498:	490e      	ldr	r1, [pc, #56]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 800549a:	4313      	orrs	r3, r2
 800549c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800549e:	f000 f821 	bl	80054e4 <HAL_RCC_GetSysClockFreq>
 80054a2:	4602      	mov	r2, r0
 80054a4:	4b0b      	ldr	r3, [pc, #44]	; (80054d4 <HAL_RCC_ClockConfig+0x1c4>)
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	091b      	lsrs	r3, r3, #4
 80054aa:	f003 030f 	and.w	r3, r3, #15
 80054ae:	490a      	ldr	r1, [pc, #40]	; (80054d8 <HAL_RCC_ClockConfig+0x1c8>)
 80054b0:	5ccb      	ldrb	r3, [r1, r3]
 80054b2:	fa22 f303 	lsr.w	r3, r2, r3
 80054b6:	4a09      	ldr	r2, [pc, #36]	; (80054dc <HAL_RCC_ClockConfig+0x1cc>)
 80054b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80054ba:	4b09      	ldr	r3, [pc, #36]	; (80054e0 <HAL_RCC_ClockConfig+0x1d0>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4618      	mov	r0, r3
 80054c0:	f7fc ff38 	bl	8002334 <HAL_InitTick>

  return HAL_OK;
 80054c4:	2300      	movs	r3, #0
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3710      	adds	r7, #16
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	bf00      	nop
 80054d0:	40022000 	.word	0x40022000
 80054d4:	40021000 	.word	0x40021000
 80054d8:	0800c260 	.word	0x0800c260
 80054dc:	20000014 	.word	0x20000014
 80054e0:	20000018 	.word	0x20000018

080054e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054e4:	b490      	push	{r4, r7}
 80054e6:	b08a      	sub	sp, #40	; 0x28
 80054e8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80054ea:	4b2a      	ldr	r3, [pc, #168]	; (8005594 <HAL_RCC_GetSysClockFreq+0xb0>)
 80054ec:	1d3c      	adds	r4, r7, #4
 80054ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80054f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80054f4:	f240 2301 	movw	r3, #513	; 0x201
 80054f8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80054fa:	2300      	movs	r3, #0
 80054fc:	61fb      	str	r3, [r7, #28]
 80054fe:	2300      	movs	r3, #0
 8005500:	61bb      	str	r3, [r7, #24]
 8005502:	2300      	movs	r3, #0
 8005504:	627b      	str	r3, [r7, #36]	; 0x24
 8005506:	2300      	movs	r3, #0
 8005508:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800550a:	2300      	movs	r3, #0
 800550c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800550e:	4b22      	ldr	r3, [pc, #136]	; (8005598 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	f003 030c 	and.w	r3, r3, #12
 800551a:	2b04      	cmp	r3, #4
 800551c:	d002      	beq.n	8005524 <HAL_RCC_GetSysClockFreq+0x40>
 800551e:	2b08      	cmp	r3, #8
 8005520:	d003      	beq.n	800552a <HAL_RCC_GetSysClockFreq+0x46>
 8005522:	e02d      	b.n	8005580 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005524:	4b1d      	ldr	r3, [pc, #116]	; (800559c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005526:	623b      	str	r3, [r7, #32]
      break;
 8005528:	e02d      	b.n	8005586 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800552a:	69fb      	ldr	r3, [r7, #28]
 800552c:	0c9b      	lsrs	r3, r3, #18
 800552e:	f003 030f 	and.w	r3, r3, #15
 8005532:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005536:	4413      	add	r3, r2
 8005538:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800553c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800553e:	69fb      	ldr	r3, [r7, #28]
 8005540:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005544:	2b00      	cmp	r3, #0
 8005546:	d013      	beq.n	8005570 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005548:	4b13      	ldr	r3, [pc, #76]	; (8005598 <HAL_RCC_GetSysClockFreq+0xb4>)
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	0c5b      	lsrs	r3, r3, #17
 800554e:	f003 0301 	and.w	r3, r3, #1
 8005552:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005556:	4413      	add	r3, r2
 8005558:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800555c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	4a0e      	ldr	r2, [pc, #56]	; (800559c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005562:	fb02 f203 	mul.w	r2, r2, r3
 8005566:	69bb      	ldr	r3, [r7, #24]
 8005568:	fbb2 f3f3 	udiv	r3, r2, r3
 800556c:	627b      	str	r3, [r7, #36]	; 0x24
 800556e:	e004      	b.n	800557a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	4a0b      	ldr	r2, [pc, #44]	; (80055a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005574:	fb02 f303 	mul.w	r3, r2, r3
 8005578:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800557a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557c:	623b      	str	r3, [r7, #32]
      break;
 800557e:	e002      	b.n	8005586 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005580:	4b06      	ldr	r3, [pc, #24]	; (800559c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005582:	623b      	str	r3, [r7, #32]
      break;
 8005584:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005586:	6a3b      	ldr	r3, [r7, #32]
}
 8005588:	4618      	mov	r0, r3
 800558a:	3728      	adds	r7, #40	; 0x28
 800558c:	46bd      	mov	sp, r7
 800558e:	bc90      	pop	{r4, r7}
 8005590:	4770      	bx	lr
 8005592:	bf00      	nop
 8005594:	0800c1a4 	.word	0x0800c1a4
 8005598:	40021000 	.word	0x40021000
 800559c:	007a1200 	.word	0x007a1200
 80055a0:	003d0900 	.word	0x003d0900

080055a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055a4:	b480      	push	{r7}
 80055a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80055a8:	4b02      	ldr	r3, [pc, #8]	; (80055b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80055aa:	681b      	ldr	r3, [r3, #0]
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bc80      	pop	{r7}
 80055b2:	4770      	bx	lr
 80055b4:	20000014 	.word	0x20000014

080055b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80055bc:	f7ff fff2 	bl	80055a4 <HAL_RCC_GetHCLKFreq>
 80055c0:	4602      	mov	r2, r0
 80055c2:	4b05      	ldr	r3, [pc, #20]	; (80055d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	0adb      	lsrs	r3, r3, #11
 80055c8:	f003 0307 	and.w	r3, r3, #7
 80055cc:	4903      	ldr	r1, [pc, #12]	; (80055dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80055ce:	5ccb      	ldrb	r3, [r1, r3]
 80055d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	40021000 	.word	0x40021000
 80055dc:	0800c270 	.word	0x0800c270

080055e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b085      	sub	sp, #20
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80055e8:	4b0a      	ldr	r3, [pc, #40]	; (8005614 <RCC_Delay+0x34>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a0a      	ldr	r2, [pc, #40]	; (8005618 <RCC_Delay+0x38>)
 80055ee:	fba2 2303 	umull	r2, r3, r2, r3
 80055f2:	0a5b      	lsrs	r3, r3, #9
 80055f4:	687a      	ldr	r2, [r7, #4]
 80055f6:	fb02 f303 	mul.w	r3, r2, r3
 80055fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80055fc:	bf00      	nop
  }
  while (Delay --);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	1e5a      	subs	r2, r3, #1
 8005602:	60fa      	str	r2, [r7, #12]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d1f9      	bne.n	80055fc <RCC_Delay+0x1c>
}
 8005608:	bf00      	nop
 800560a:	bf00      	nop
 800560c:	3714      	adds	r7, #20
 800560e:	46bd      	mov	sp, r7
 8005610:	bc80      	pop	{r7}
 8005612:	4770      	bx	lr
 8005614:	20000014 	.word	0x20000014
 8005618:	10624dd3 	.word	0x10624dd3

0800561c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b086      	sub	sp, #24
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005624:	2300      	movs	r3, #0
 8005626:	613b      	str	r3, [r7, #16]
 8005628:	2300      	movs	r3, #0
 800562a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f003 0301 	and.w	r3, r3, #1
 8005634:	2b00      	cmp	r3, #0
 8005636:	d07d      	beq.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8005638:	2300      	movs	r3, #0
 800563a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800563c:	4b4f      	ldr	r3, [pc, #316]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800563e:	69db      	ldr	r3, [r3, #28]
 8005640:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d10d      	bne.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005648:	4b4c      	ldr	r3, [pc, #304]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800564a:	69db      	ldr	r3, [r3, #28]
 800564c:	4a4b      	ldr	r2, [pc, #300]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800564e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005652:	61d3      	str	r3, [r2, #28]
 8005654:	4b49      	ldr	r3, [pc, #292]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005656:	69db      	ldr	r3, [r3, #28]
 8005658:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800565c:	60bb      	str	r3, [r7, #8]
 800565e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005660:	2301      	movs	r3, #1
 8005662:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005664:	4b46      	ldr	r3, [pc, #280]	; (8005780 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800566c:	2b00      	cmp	r3, #0
 800566e:	d118      	bne.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005670:	4b43      	ldr	r3, [pc, #268]	; (8005780 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a42      	ldr	r2, [pc, #264]	; (8005780 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005676:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800567a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800567c:	f7fc fe9c 	bl	80023b8 <HAL_GetTick>
 8005680:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005682:	e008      	b.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005684:	f7fc fe98 	bl	80023b8 <HAL_GetTick>
 8005688:	4602      	mov	r2, r0
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	2b64      	cmp	r3, #100	; 0x64
 8005690:	d901      	bls.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005692:	2303      	movs	r3, #3
 8005694:	e06d      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005696:	4b3a      	ldr	r3, [pc, #232]	; (8005780 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d0f0      	beq.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80056a2:	4b36      	ldr	r3, [pc, #216]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056a4:	6a1b      	ldr	r3, [r3, #32]
 80056a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056aa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d02e      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056ba:	68fa      	ldr	r2, [r7, #12]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d027      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80056c0:	4b2e      	ldr	r3, [pc, #184]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056c2:	6a1b      	ldr	r3, [r3, #32]
 80056c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056c8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80056ca:	4b2e      	ldr	r3, [pc, #184]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80056cc:	2201      	movs	r2, #1
 80056ce:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80056d0:	4b2c      	ldr	r3, [pc, #176]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80056d2:	2200      	movs	r2, #0
 80056d4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80056d6:	4a29      	ldr	r2, [pc, #164]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f003 0301 	and.w	r3, r3, #1
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d014      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056e6:	f7fc fe67 	bl	80023b8 <HAL_GetTick>
 80056ea:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056ec:	e00a      	b.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056ee:	f7fc fe63 	bl	80023b8 <HAL_GetTick>
 80056f2:	4602      	mov	r2, r0
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d901      	bls.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005700:	2303      	movs	r3, #3
 8005702:	e036      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005704:	4b1d      	ldr	r3, [pc, #116]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005706:	6a1b      	ldr	r3, [r3, #32]
 8005708:	f003 0302 	and.w	r3, r3, #2
 800570c:	2b00      	cmp	r3, #0
 800570e:	d0ee      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005710:	4b1a      	ldr	r3, [pc, #104]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005712:	6a1b      	ldr	r3, [r3, #32]
 8005714:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	4917      	ldr	r1, [pc, #92]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800571e:	4313      	orrs	r3, r2
 8005720:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005722:	7dfb      	ldrb	r3, [r7, #23]
 8005724:	2b01      	cmp	r3, #1
 8005726:	d105      	bne.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005728:	4b14      	ldr	r3, [pc, #80]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800572a:	69db      	ldr	r3, [r3, #28]
 800572c:	4a13      	ldr	r2, [pc, #76]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800572e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005732:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0302 	and.w	r3, r3, #2
 800573c:	2b00      	cmp	r3, #0
 800573e:	d008      	beq.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005740:	4b0e      	ldr	r3, [pc, #56]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	490b      	ldr	r1, [pc, #44]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800574e:	4313      	orrs	r3, r2
 8005750:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 0310 	and.w	r3, r3, #16
 800575a:	2b00      	cmp	r3, #0
 800575c:	d008      	beq.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800575e:	4b07      	ldr	r3, [pc, #28]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	68db      	ldr	r3, [r3, #12]
 800576a:	4904      	ldr	r1, [pc, #16]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800576c:	4313      	orrs	r3, r2
 800576e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3718      	adds	r7, #24
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	40021000 	.word	0x40021000
 8005780:	40007000 	.word	0x40007000
 8005784:	42420440 	.word	0x42420440

08005788 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005788:	b590      	push	{r4, r7, lr}
 800578a:	b08d      	sub	sp, #52	; 0x34
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005790:	4b5a      	ldr	r3, [pc, #360]	; (80058fc <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8005792:	f107 040c 	add.w	r4, r7, #12
 8005796:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005798:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800579c:	f240 2301 	movw	r3, #513	; 0x201
 80057a0:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80057a2:	2300      	movs	r3, #0
 80057a4:	627b      	str	r3, [r7, #36]	; 0x24
 80057a6:	2300      	movs	r3, #0
 80057a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80057aa:	2300      	movs	r3, #0
 80057ac:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80057ae:	2300      	movs	r3, #0
 80057b0:	61fb      	str	r3, [r7, #28]
 80057b2:	2300      	movs	r3, #0
 80057b4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2b10      	cmp	r3, #16
 80057ba:	d00a      	beq.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2b10      	cmp	r3, #16
 80057c0:	f200 8091 	bhi.w	80058e6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d04c      	beq.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2b02      	cmp	r3, #2
 80057ce:	d07c      	beq.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80057d0:	e089      	b.n	80058e6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 80057d2:	4b4b      	ldr	r3, [pc, #300]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80057d8:	4b49      	ldr	r3, [pc, #292]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	f000 8082 	beq.w	80058ea <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	0c9b      	lsrs	r3, r3, #18
 80057ea:	f003 030f 	and.w	r3, r3, #15
 80057ee:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80057f2:	4413      	add	r3, r2
 80057f4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80057f8:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005800:	2b00      	cmp	r3, #0
 8005802:	d018      	beq.n	8005836 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005804:	4b3e      	ldr	r3, [pc, #248]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	0c5b      	lsrs	r3, r3, #17
 800580a:	f003 0301 	and.w	r3, r3, #1
 800580e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005812:	4413      	add	r3, r2
 8005814:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005818:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800581a:	69fb      	ldr	r3, [r7, #28]
 800581c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d00d      	beq.n	8005840 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005824:	4a37      	ldr	r2, [pc, #220]	; (8005904 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8005826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005828:	fbb2 f2f3 	udiv	r2, r2, r3
 800582c:	6a3b      	ldr	r3, [r7, #32]
 800582e:	fb02 f303 	mul.w	r3, r2, r3
 8005832:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005834:	e004      	b.n	8005840 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005836:	6a3b      	ldr	r3, [r7, #32]
 8005838:	4a33      	ldr	r2, [pc, #204]	; (8005908 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 800583a:	fb02 f303 	mul.w	r3, r2, r3
 800583e:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005840:	4b2f      	ldr	r3, [pc, #188]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005848:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800584c:	d102      	bne.n	8005854 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 800584e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005850:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005852:	e04a      	b.n	80058ea <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8005854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005856:	005b      	lsls	r3, r3, #1
 8005858:	4a2c      	ldr	r2, [pc, #176]	; (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 800585a:	fba2 2303 	umull	r2, r3, r2, r3
 800585e:	085b      	lsrs	r3, r3, #1
 8005860:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005862:	e042      	b.n	80058ea <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8005864:	4b26      	ldr	r3, [pc, #152]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005866:	6a1b      	ldr	r3, [r3, #32]
 8005868:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005870:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005874:	d108      	bne.n	8005888 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	f003 0302 	and.w	r3, r3, #2
 800587c:	2b00      	cmp	r3, #0
 800587e:	d003      	beq.n	8005888 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8005880:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005884:	62bb      	str	r3, [r7, #40]	; 0x28
 8005886:	e01f      	b.n	80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800588e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005892:	d109      	bne.n	80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8005894:	4b1a      	ldr	r3, [pc, #104]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005898:	f003 0302 	and.w	r3, r3, #2
 800589c:	2b00      	cmp	r3, #0
 800589e:	d003      	beq.n	80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 80058a0:	f649 4340 	movw	r3, #40000	; 0x9c40
 80058a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80058a6:	e00f      	b.n	80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80058a8:	69fb      	ldr	r3, [r7, #28]
 80058aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80058b2:	d11c      	bne.n	80058ee <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80058b4:	4b12      	ldr	r3, [pc, #72]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d016      	beq.n	80058ee <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 80058c0:	f24f 4324 	movw	r3, #62500	; 0xf424
 80058c4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80058c6:	e012      	b.n	80058ee <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80058c8:	e011      	b.n	80058ee <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80058ca:	f7ff fe75 	bl	80055b8 <HAL_RCC_GetPCLK2Freq>
 80058ce:	4602      	mov	r2, r0
 80058d0:	4b0b      	ldr	r3, [pc, #44]	; (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	0b9b      	lsrs	r3, r3, #14
 80058d6:	f003 0303 	and.w	r3, r3, #3
 80058da:	3301      	adds	r3, #1
 80058dc:	005b      	lsls	r3, r3, #1
 80058de:	fbb2 f3f3 	udiv	r3, r2, r3
 80058e2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80058e4:	e004      	b.n	80058f0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80058e6:	bf00      	nop
 80058e8:	e002      	b.n	80058f0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80058ea:	bf00      	nop
 80058ec:	e000      	b.n	80058f0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80058ee:	bf00      	nop
    }
  }
  return (frequency);
 80058f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3734      	adds	r7, #52	; 0x34
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd90      	pop	{r4, r7, pc}
 80058fa:	bf00      	nop
 80058fc:	0800c1b4 	.word	0x0800c1b4
 8005900:	40021000 	.word	0x40021000
 8005904:	007a1200 	.word	0x007a1200
 8005908:	003d0900 	.word	0x003d0900
 800590c:	aaaaaaab 	.word	0xaaaaaaab

08005910 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b082      	sub	sp, #8
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d101      	bne.n	8005922 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e076      	b.n	8005a10 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005926:	2b00      	cmp	r3, #0
 8005928:	d108      	bne.n	800593c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005932:	d009      	beq.n	8005948 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2200      	movs	r2, #0
 8005938:	61da      	str	r2, [r3, #28]
 800593a:	e005      	b.n	8005948 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2200      	movs	r2, #0
 8005940:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005954:	b2db      	uxtb	r3, r3
 8005956:	2b00      	cmp	r3, #0
 8005958:	d106      	bne.n	8005968 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2200      	movs	r2, #0
 800595e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f7fc fad4 	bl	8001f10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2202      	movs	r2, #2
 800596c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800597e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005990:	431a      	orrs	r2, r3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	68db      	ldr	r3, [r3, #12]
 8005996:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800599a:	431a      	orrs	r2, r3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	691b      	ldr	r3, [r3, #16]
 80059a0:	f003 0302 	and.w	r3, r3, #2
 80059a4:	431a      	orrs	r2, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	695b      	ldr	r3, [r3, #20]
 80059aa:	f003 0301 	and.w	r3, r3, #1
 80059ae:	431a      	orrs	r2, r3
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	699b      	ldr	r3, [r3, #24]
 80059b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059b8:	431a      	orrs	r2, r3
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	69db      	ldr	r3, [r3, #28]
 80059be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80059c2:	431a      	orrs	r2, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6a1b      	ldr	r3, [r3, #32]
 80059c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059cc:	ea42 0103 	orr.w	r1, r2, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059d4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	430a      	orrs	r2, r1
 80059de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	699b      	ldr	r3, [r3, #24]
 80059e4:	0c1a      	lsrs	r2, r3, #16
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f002 0204 	and.w	r2, r2, #4
 80059ee:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	69da      	ldr	r2, [r3, #28]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059fe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2201      	movs	r2, #1
 8005a0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005a0e:	2300      	movs	r3, #0
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3708      	adds	r7, #8
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b088      	sub	sp, #32
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	60f8      	str	r0, [r7, #12]
 8005a20:	60b9      	str	r1, [r7, #8]
 8005a22:	603b      	str	r3, [r7, #0]
 8005a24:	4613      	mov	r3, r2
 8005a26:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d101      	bne.n	8005a3a <HAL_SPI_Transmit+0x22>
 8005a36:	2302      	movs	r3, #2
 8005a38:	e126      	b.n	8005c88 <HAL_SPI_Transmit+0x270>
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a42:	f7fc fcb9 	bl	80023b8 <HAL_GetTick>
 8005a46:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005a48:	88fb      	ldrh	r3, [r7, #6]
 8005a4a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d002      	beq.n	8005a5e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005a58:	2302      	movs	r3, #2
 8005a5a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005a5c:	e10b      	b.n	8005c76 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d002      	beq.n	8005a6a <HAL_SPI_Transmit+0x52>
 8005a64:	88fb      	ldrh	r3, [r7, #6]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d102      	bne.n	8005a70 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005a6e:	e102      	b.n	8005c76 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2203      	movs	r2, #3
 8005a74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	68ba      	ldr	r2, [r7, #8]
 8005a82:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	88fa      	ldrh	r2, [r7, #6]
 8005a88:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	88fa      	ldrh	r2, [r7, #6]
 8005a8e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2200      	movs	r2, #0
 8005a94:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ab6:	d10f      	bne.n	8005ad8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ac6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ad6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae2:	2b40      	cmp	r3, #64	; 0x40
 8005ae4:	d007      	beq.n	8005af6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005af4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005afe:	d14b      	bne.n	8005b98 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d002      	beq.n	8005b0e <HAL_SPI_Transmit+0xf6>
 8005b08:	8afb      	ldrh	r3, [r7, #22]
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d13e      	bne.n	8005b8c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b12:	881a      	ldrh	r2, [r3, #0]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b1e:	1c9a      	adds	r2, r3, #2
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	3b01      	subs	r3, #1
 8005b2c:	b29a      	uxth	r2, r3
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005b32:	e02b      	b.n	8005b8c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	f003 0302 	and.w	r3, r3, #2
 8005b3e:	2b02      	cmp	r3, #2
 8005b40:	d112      	bne.n	8005b68 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b46:	881a      	ldrh	r2, [r3, #0]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b52:	1c9a      	adds	r2, r3, #2
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b5c:	b29b      	uxth	r3, r3
 8005b5e:	3b01      	subs	r3, #1
 8005b60:	b29a      	uxth	r2, r3
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	86da      	strh	r2, [r3, #54]	; 0x36
 8005b66:	e011      	b.n	8005b8c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b68:	f7fc fc26 	bl	80023b8 <HAL_GetTick>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	1ad3      	subs	r3, r2, r3
 8005b72:	683a      	ldr	r2, [r7, #0]
 8005b74:	429a      	cmp	r2, r3
 8005b76:	d803      	bhi.n	8005b80 <HAL_SPI_Transmit+0x168>
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b7e:	d102      	bne.n	8005b86 <HAL_SPI_Transmit+0x16e>
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d102      	bne.n	8005b8c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005b8a:	e074      	b.n	8005c76 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b90:	b29b      	uxth	r3, r3
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d1ce      	bne.n	8005b34 <HAL_SPI_Transmit+0x11c>
 8005b96:	e04c      	b.n	8005c32 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d002      	beq.n	8005ba6 <HAL_SPI_Transmit+0x18e>
 8005ba0:	8afb      	ldrh	r3, [r7, #22]
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d140      	bne.n	8005c28 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	330c      	adds	r3, #12
 8005bb0:	7812      	ldrb	r2, [r2, #0]
 8005bb2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb8:	1c5a      	adds	r2, r3, #1
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bc2:	b29b      	uxth	r3, r3
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	b29a      	uxth	r2, r3
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005bcc:	e02c      	b.n	8005c28 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	f003 0302 	and.w	r3, r3, #2
 8005bd8:	2b02      	cmp	r3, #2
 8005bda:	d113      	bne.n	8005c04 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	330c      	adds	r3, #12
 8005be6:	7812      	ldrb	r2, [r2, #0]
 8005be8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bee:	1c5a      	adds	r2, r3, #1
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bf8:	b29b      	uxth	r3, r3
 8005bfa:	3b01      	subs	r3, #1
 8005bfc:	b29a      	uxth	r2, r3
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	86da      	strh	r2, [r3, #54]	; 0x36
 8005c02:	e011      	b.n	8005c28 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c04:	f7fc fbd8 	bl	80023b8 <HAL_GetTick>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	683a      	ldr	r2, [r7, #0]
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d803      	bhi.n	8005c1c <HAL_SPI_Transmit+0x204>
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c1a:	d102      	bne.n	8005c22 <HAL_SPI_Transmit+0x20a>
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d102      	bne.n	8005c28 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c26:	e026      	b.n	8005c76 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1cd      	bne.n	8005bce <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c32:	69ba      	ldr	r2, [r7, #24]
 8005c34:	6839      	ldr	r1, [r7, #0]
 8005c36:	68f8      	ldr	r0, [r7, #12]
 8005c38:	f000 f8b2 	bl	8005da0 <SPI_EndRxTxTransaction>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d002      	beq.n	8005c48 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2220      	movs	r2, #32
 8005c46:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d10a      	bne.n	8005c66 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c50:	2300      	movs	r3, #0
 8005c52:	613b      	str	r3, [r7, #16]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68db      	ldr	r3, [r3, #12]
 8005c5a:	613b      	str	r3, [r7, #16]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	613b      	str	r3, [r7, #16]
 8005c64:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d002      	beq.n	8005c74 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	77fb      	strb	r3, [r7, #31]
 8005c72:	e000      	b.n	8005c76 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005c74:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005c86:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3720      	adds	r7, #32
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b088      	sub	sp, #32
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	60f8      	str	r0, [r7, #12]
 8005c98:	60b9      	str	r1, [r7, #8]
 8005c9a:	603b      	str	r3, [r7, #0]
 8005c9c:	4613      	mov	r3, r2
 8005c9e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ca0:	f7fc fb8a 	bl	80023b8 <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ca8:	1a9b      	subs	r3, r3, r2
 8005caa:	683a      	ldr	r2, [r7, #0]
 8005cac:	4413      	add	r3, r2
 8005cae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005cb0:	f7fc fb82 	bl	80023b8 <HAL_GetTick>
 8005cb4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005cb6:	4b39      	ldr	r3, [pc, #228]	; (8005d9c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	015b      	lsls	r3, r3, #5
 8005cbc:	0d1b      	lsrs	r3, r3, #20
 8005cbe:	69fa      	ldr	r2, [r7, #28]
 8005cc0:	fb02 f303 	mul.w	r3, r2, r3
 8005cc4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cc6:	e054      	b.n	8005d72 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cce:	d050      	beq.n	8005d72 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005cd0:	f7fc fb72 	bl	80023b8 <HAL_GetTick>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	69bb      	ldr	r3, [r7, #24]
 8005cd8:	1ad3      	subs	r3, r2, r3
 8005cda:	69fa      	ldr	r2, [r7, #28]
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d902      	bls.n	8005ce6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d13d      	bne.n	8005d62 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	685a      	ldr	r2, [r3, #4]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005cf4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cfe:	d111      	bne.n	8005d24 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d08:	d004      	beq.n	8005d14 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d12:	d107      	bne.n	8005d24 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d2c:	d10f      	bne.n	8005d4e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d3c:	601a      	str	r2, [r3, #0]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d4c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2201      	movs	r2, #1
 8005d52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005d5e:	2303      	movs	r3, #3
 8005d60:	e017      	b.n	8005d92 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d101      	bne.n	8005d6c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	3b01      	subs	r3, #1
 8005d70:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	689a      	ldr	r2, [r3, #8]
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	68ba      	ldr	r2, [r7, #8]
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	bf0c      	ite	eq
 8005d82:	2301      	moveq	r3, #1
 8005d84:	2300      	movne	r3, #0
 8005d86:	b2db      	uxtb	r3, r3
 8005d88:	461a      	mov	r2, r3
 8005d8a:	79fb      	ldrb	r3, [r7, #7]
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d19b      	bne.n	8005cc8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3720      	adds	r7, #32
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}
 8005d9a:	bf00      	nop
 8005d9c:	20000014 	.word	0x20000014

08005da0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b086      	sub	sp, #24
 8005da4:	af02      	add	r7, sp, #8
 8005da6:	60f8      	str	r0, [r7, #12]
 8005da8:	60b9      	str	r1, [r7, #8]
 8005daa:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	9300      	str	r3, [sp, #0]
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	2200      	movs	r2, #0
 8005db4:	2180      	movs	r1, #128	; 0x80
 8005db6:	68f8      	ldr	r0, [r7, #12]
 8005db8:	f7ff ff6a 	bl	8005c90 <SPI_WaitFlagStateUntilTimeout>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d007      	beq.n	8005dd2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dc6:	f043 0220 	orr.w	r2, r3, #32
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005dce:	2303      	movs	r3, #3
 8005dd0:	e000      	b.n	8005dd4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005dd2:	2300      	movs	r3, #0
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3710      	adds	r7, #16
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d101      	bne.n	8005dee <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e041      	b.n	8005e72 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d106      	bne.n	8005e08 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f7fc f8c2 	bl	8001f8c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2202      	movs	r2, #2
 8005e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	3304      	adds	r3, #4
 8005e18:	4619      	mov	r1, r3
 8005e1a:	4610      	mov	r0, r2
 8005e1c:	f000 fb38 	bl	8006490 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2201      	movs	r2, #1
 8005e54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3708      	adds	r7, #8
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
	...

08005e7c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d104      	bne.n	8005e96 <HAL_TIM_IC_Start_IT+0x1a>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	e013      	b.n	8005ebe <HAL_TIM_IC_Start_IT+0x42>
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	2b04      	cmp	r3, #4
 8005e9a:	d104      	bne.n	8005ea6 <HAL_TIM_IC_Start_IT+0x2a>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	e00b      	b.n	8005ebe <HAL_TIM_IC_Start_IT+0x42>
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	2b08      	cmp	r3, #8
 8005eaa:	d104      	bne.n	8005eb6 <HAL_TIM_IC_Start_IT+0x3a>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005eb2:	b2db      	uxtb	r3, r3
 8005eb4:	e003      	b.n	8005ebe <HAL_TIM_IC_Start_IT+0x42>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d104      	bne.n	8005ed0 <HAL_TIM_IC_Start_IT+0x54>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	e013      	b.n	8005ef8 <HAL_TIM_IC_Start_IT+0x7c>
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	2b04      	cmp	r3, #4
 8005ed4:	d104      	bne.n	8005ee0 <HAL_TIM_IC_Start_IT+0x64>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	e00b      	b.n	8005ef8 <HAL_TIM_IC_Start_IT+0x7c>
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	2b08      	cmp	r3, #8
 8005ee4:	d104      	bne.n	8005ef0 <HAL_TIM_IC_Start_IT+0x74>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	e003      	b.n	8005ef8 <HAL_TIM_IC_Start_IT+0x7c>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005efa:	7bfb      	ldrb	r3, [r7, #15]
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d102      	bne.n	8005f06 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005f00:	7bbb      	ldrb	r3, [r7, #14]
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d001      	beq.n	8005f0a <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e0b3      	b.n	8006072 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d104      	bne.n	8005f1a <HAL_TIM_IC_Start_IT+0x9e>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2202      	movs	r2, #2
 8005f14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f18:	e013      	b.n	8005f42 <HAL_TIM_IC_Start_IT+0xc6>
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	2b04      	cmp	r3, #4
 8005f1e:	d104      	bne.n	8005f2a <HAL_TIM_IC_Start_IT+0xae>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2202      	movs	r2, #2
 8005f24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f28:	e00b      	b.n	8005f42 <HAL_TIM_IC_Start_IT+0xc6>
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	2b08      	cmp	r3, #8
 8005f2e:	d104      	bne.n	8005f3a <HAL_TIM_IC_Start_IT+0xbe>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2202      	movs	r2, #2
 8005f34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f38:	e003      	b.n	8005f42 <HAL_TIM_IC_Start_IT+0xc6>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2202      	movs	r2, #2
 8005f3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d104      	bne.n	8005f52 <HAL_TIM_IC_Start_IT+0xd6>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2202      	movs	r2, #2
 8005f4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f50:	e013      	b.n	8005f7a <HAL_TIM_IC_Start_IT+0xfe>
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	2b04      	cmp	r3, #4
 8005f56:	d104      	bne.n	8005f62 <HAL_TIM_IC_Start_IT+0xe6>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2202      	movs	r2, #2
 8005f5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f60:	e00b      	b.n	8005f7a <HAL_TIM_IC_Start_IT+0xfe>
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	2b08      	cmp	r3, #8
 8005f66:	d104      	bne.n	8005f72 <HAL_TIM_IC_Start_IT+0xf6>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2202      	movs	r2, #2
 8005f6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f70:	e003      	b.n	8005f7a <HAL_TIM_IC_Start_IT+0xfe>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2202      	movs	r2, #2
 8005f76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	2b0c      	cmp	r3, #12
 8005f7e:	d841      	bhi.n	8006004 <HAL_TIM_IC_Start_IT+0x188>
 8005f80:	a201      	add	r2, pc, #4	; (adr r2, 8005f88 <HAL_TIM_IC_Start_IT+0x10c>)
 8005f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f86:	bf00      	nop
 8005f88:	08005fbd 	.word	0x08005fbd
 8005f8c:	08006005 	.word	0x08006005
 8005f90:	08006005 	.word	0x08006005
 8005f94:	08006005 	.word	0x08006005
 8005f98:	08005fcf 	.word	0x08005fcf
 8005f9c:	08006005 	.word	0x08006005
 8005fa0:	08006005 	.word	0x08006005
 8005fa4:	08006005 	.word	0x08006005
 8005fa8:	08005fe1 	.word	0x08005fe1
 8005fac:	08006005 	.word	0x08006005
 8005fb0:	08006005 	.word	0x08006005
 8005fb4:	08006005 	.word	0x08006005
 8005fb8:	08005ff3 	.word	0x08005ff3
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	68da      	ldr	r2, [r3, #12]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f042 0202 	orr.w	r2, r2, #2
 8005fca:	60da      	str	r2, [r3, #12]
      break;
 8005fcc:	e01b      	b.n	8006006 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	68da      	ldr	r2, [r3, #12]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f042 0204 	orr.w	r2, r2, #4
 8005fdc:	60da      	str	r2, [r3, #12]
      break;
 8005fde:	e012      	b.n	8006006 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68da      	ldr	r2, [r3, #12]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f042 0208 	orr.w	r2, r2, #8
 8005fee:	60da      	str	r2, [r3, #12]
      break;
 8005ff0:	e009      	b.n	8006006 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	68da      	ldr	r2, [r3, #12]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f042 0210 	orr.w	r2, r2, #16
 8006000:	60da      	str	r2, [r3, #12]
      break;
 8006002:	e000      	b.n	8006006 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8006004:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	2201      	movs	r2, #1
 800600c:	6839      	ldr	r1, [r7, #0]
 800600e:	4618      	mov	r0, r3
 8006010:	f000 fbad 	bl	800676e <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a18      	ldr	r2, [pc, #96]	; (800607c <HAL_TIM_IC_Start_IT+0x200>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d00e      	beq.n	800603c <HAL_TIM_IC_Start_IT+0x1c0>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006026:	d009      	beq.n	800603c <HAL_TIM_IC_Start_IT+0x1c0>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a14      	ldr	r2, [pc, #80]	; (8006080 <HAL_TIM_IC_Start_IT+0x204>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d004      	beq.n	800603c <HAL_TIM_IC_Start_IT+0x1c0>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a13      	ldr	r2, [pc, #76]	; (8006084 <HAL_TIM_IC_Start_IT+0x208>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d111      	bne.n	8006060 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	f003 0307 	and.w	r3, r3, #7
 8006046:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	2b06      	cmp	r3, #6
 800604c:	d010      	beq.n	8006070 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f042 0201 	orr.w	r2, r2, #1
 800605c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800605e:	e007      	b.n	8006070 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f042 0201 	orr.w	r2, r2, #1
 800606e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006070:	2300      	movs	r3, #0
}
 8006072:	4618      	mov	r0, r3
 8006074:	3710      	adds	r7, #16
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop
 800607c:	40012c00 	.word	0x40012c00
 8006080:	40000400 	.word	0x40000400
 8006084:	40000800 	.word	0x40000800

08006088 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b082      	sub	sp, #8
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	691b      	ldr	r3, [r3, #16]
 8006096:	f003 0302 	and.w	r3, r3, #2
 800609a:	2b02      	cmp	r3, #2
 800609c:	d122      	bne.n	80060e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	f003 0302 	and.w	r3, r3, #2
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d11b      	bne.n	80060e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f06f 0202 	mvn.w	r2, #2
 80060b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2201      	movs	r2, #1
 80060ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	699b      	ldr	r3, [r3, #24]
 80060c2:	f003 0303 	and.w	r3, r3, #3
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d003      	beq.n	80060d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f7fb f8a0 	bl	8001210 <HAL_TIM_IC_CaptureCallback>
 80060d0:	e005      	b.n	80060de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 f9c1 	bl	800645a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f000 f9c7 	bl	800646c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	691b      	ldr	r3, [r3, #16]
 80060ea:	f003 0304 	and.w	r3, r3, #4
 80060ee:	2b04      	cmp	r3, #4
 80060f0:	d122      	bne.n	8006138 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	68db      	ldr	r3, [r3, #12]
 80060f8:	f003 0304 	and.w	r3, r3, #4
 80060fc:	2b04      	cmp	r3, #4
 80060fe:	d11b      	bne.n	8006138 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f06f 0204 	mvn.w	r2, #4
 8006108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2202      	movs	r2, #2
 800610e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	699b      	ldr	r3, [r3, #24]
 8006116:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800611a:	2b00      	cmp	r3, #0
 800611c:	d003      	beq.n	8006126 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f7fb f876 	bl	8001210 <HAL_TIM_IC_CaptureCallback>
 8006124:	e005      	b.n	8006132 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 f997 	bl	800645a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f000 f99d 	bl	800646c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	691b      	ldr	r3, [r3, #16]
 800613e:	f003 0308 	and.w	r3, r3, #8
 8006142:	2b08      	cmp	r3, #8
 8006144:	d122      	bne.n	800618c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	f003 0308 	and.w	r3, r3, #8
 8006150:	2b08      	cmp	r3, #8
 8006152:	d11b      	bne.n	800618c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f06f 0208 	mvn.w	r2, #8
 800615c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2204      	movs	r2, #4
 8006162:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	69db      	ldr	r3, [r3, #28]
 800616a:	f003 0303 	and.w	r3, r3, #3
 800616e:	2b00      	cmp	r3, #0
 8006170:	d003      	beq.n	800617a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f7fb f84c 	bl	8001210 <HAL_TIM_IC_CaptureCallback>
 8006178:	e005      	b.n	8006186 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f000 f96d 	bl	800645a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f000 f973 	bl	800646c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2200      	movs	r2, #0
 800618a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	f003 0310 	and.w	r3, r3, #16
 8006196:	2b10      	cmp	r3, #16
 8006198:	d122      	bne.n	80061e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	f003 0310 	and.w	r3, r3, #16
 80061a4:	2b10      	cmp	r3, #16
 80061a6:	d11b      	bne.n	80061e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f06f 0210 	mvn.w	r2, #16
 80061b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2208      	movs	r2, #8
 80061b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	69db      	ldr	r3, [r3, #28]
 80061be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d003      	beq.n	80061ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f7fb f822 	bl	8001210 <HAL_TIM_IC_CaptureCallback>
 80061cc:	e005      	b.n	80061da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 f943 	bl	800645a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 f949 	bl	800646c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	691b      	ldr	r3, [r3, #16]
 80061e6:	f003 0301 	and.w	r3, r3, #1
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d10e      	bne.n	800620c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68db      	ldr	r3, [r3, #12]
 80061f4:	f003 0301 	and.w	r3, r3, #1
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d107      	bne.n	800620c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f06f 0201 	mvn.w	r2, #1
 8006204:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 f91e 	bl	8006448 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	691b      	ldr	r3, [r3, #16]
 8006212:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006216:	2b80      	cmp	r3, #128	; 0x80
 8006218:	d10e      	bne.n	8006238 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006224:	2b80      	cmp	r3, #128	; 0x80
 8006226:	d107      	bne.n	8006238 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006230:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 fb27 	bl	8006886 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	691b      	ldr	r3, [r3, #16]
 800623e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006242:	2b40      	cmp	r3, #64	; 0x40
 8006244:	d10e      	bne.n	8006264 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	68db      	ldr	r3, [r3, #12]
 800624c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006250:	2b40      	cmp	r3, #64	; 0x40
 8006252:	d107      	bne.n	8006264 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800625c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f000 f90d 	bl	800647e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	691b      	ldr	r3, [r3, #16]
 800626a:	f003 0320 	and.w	r3, r3, #32
 800626e:	2b20      	cmp	r3, #32
 8006270:	d10e      	bne.n	8006290 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	68db      	ldr	r3, [r3, #12]
 8006278:	f003 0320 	and.w	r3, r3, #32
 800627c:	2b20      	cmp	r3, #32
 800627e:	d107      	bne.n	8006290 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f06f 0220 	mvn.w	r2, #32
 8006288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f000 faf2 	bl	8006874 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006290:	bf00      	nop
 8006292:	3708      	adds	r7, #8
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}

08006298 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	60b9      	str	r1, [r7, #8]
 80062a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d101      	bne.n	80062b2 <HAL_TIM_IC_ConfigChannel+0x1a>
 80062ae:	2302      	movs	r3, #2
 80062b0:	e082      	b.n	80063b8 <HAL_TIM_IC_ConfigChannel+0x120>
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2201      	movs	r2, #1
 80062b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d11b      	bne.n	80062f8 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6818      	ldr	r0, [r3, #0]
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	6819      	ldr	r1, [r3, #0]
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	685a      	ldr	r2, [r3, #4]
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	f000 f940 	bl	8006554 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	699a      	ldr	r2, [r3, #24]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f022 020c 	bic.w	r2, r2, #12
 80062e2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	6999      	ldr	r1, [r3, #24]
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	689a      	ldr	r2, [r3, #8]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	430a      	orrs	r2, r1
 80062f4:	619a      	str	r2, [r3, #24]
 80062f6:	e05a      	b.n	80063ae <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2b04      	cmp	r3, #4
 80062fc:	d11c      	bne.n	8006338 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	6818      	ldr	r0, [r3, #0]
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	6819      	ldr	r1, [r3, #0]
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	685a      	ldr	r2, [r3, #4]
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	f000 f97b 	bl	8006608 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	699a      	ldr	r2, [r3, #24]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006320:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	6999      	ldr	r1, [r3, #24]
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	021a      	lsls	r2, r3, #8
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	430a      	orrs	r2, r1
 8006334:	619a      	str	r2, [r3, #24]
 8006336:	e03a      	b.n	80063ae <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2b08      	cmp	r3, #8
 800633c:	d11b      	bne.n	8006376 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6818      	ldr	r0, [r3, #0]
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	6819      	ldr	r1, [r3, #0]
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	685a      	ldr	r2, [r3, #4]
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	68db      	ldr	r3, [r3, #12]
 800634e:	f000 f997 	bl	8006680 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	69da      	ldr	r2, [r3, #28]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f022 020c 	bic.w	r2, r2, #12
 8006360:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	69d9      	ldr	r1, [r3, #28]
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	689a      	ldr	r2, [r3, #8]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	430a      	orrs	r2, r1
 8006372:	61da      	str	r2, [r3, #28]
 8006374:	e01b      	b.n	80063ae <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6818      	ldr	r0, [r3, #0]
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	6819      	ldr	r1, [r3, #0]
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	685a      	ldr	r2, [r3, #4]
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	68db      	ldr	r3, [r3, #12]
 8006386:	f000 f9b6 	bl	80066f6 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	69da      	ldr	r2, [r3, #28]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006398:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	69d9      	ldr	r1, [r3, #28]
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	021a      	lsls	r2, r3, #8
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	430a      	orrs	r2, r1
 80063ac:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80063b6:	2300      	movs	r3, #0
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3710      	adds	r7, #16
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}

080063c0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063c0:	b480      	push	{r7}
 80063c2:	b085      	sub	sp, #20
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80063ca:	2300      	movs	r3, #0
 80063cc:	60fb      	str	r3, [r7, #12]
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	2b0c      	cmp	r3, #12
 80063d2:	d831      	bhi.n	8006438 <HAL_TIM_ReadCapturedValue+0x78>
 80063d4:	a201      	add	r2, pc, #4	; (adr r2, 80063dc <HAL_TIM_ReadCapturedValue+0x1c>)
 80063d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063da:	bf00      	nop
 80063dc:	08006411 	.word	0x08006411
 80063e0:	08006439 	.word	0x08006439
 80063e4:	08006439 	.word	0x08006439
 80063e8:	08006439 	.word	0x08006439
 80063ec:	0800641b 	.word	0x0800641b
 80063f0:	08006439 	.word	0x08006439
 80063f4:	08006439 	.word	0x08006439
 80063f8:	08006439 	.word	0x08006439
 80063fc:	08006425 	.word	0x08006425
 8006400:	08006439 	.word	0x08006439
 8006404:	08006439 	.word	0x08006439
 8006408:	08006439 	.word	0x08006439
 800640c:	0800642f 	.word	0x0800642f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006416:	60fb      	str	r3, [r7, #12]

      break;
 8006418:	e00f      	b.n	800643a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006420:	60fb      	str	r3, [r7, #12]

      break;
 8006422:	e00a      	b.n	800643a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800642a:	60fb      	str	r3, [r7, #12]

      break;
 800642c:	e005      	b.n	800643a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006434:	60fb      	str	r3, [r7, #12]

      break;
 8006436:	e000      	b.n	800643a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006438:	bf00      	nop
  }

  return tmpreg;
 800643a:	68fb      	ldr	r3, [r7, #12]
}
 800643c:	4618      	mov	r0, r3
 800643e:	3714      	adds	r7, #20
 8006440:	46bd      	mov	sp, r7
 8006442:	bc80      	pop	{r7}
 8006444:	4770      	bx	lr
 8006446:	bf00      	nop

08006448 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006448:	b480      	push	{r7}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006450:	bf00      	nop
 8006452:	370c      	adds	r7, #12
 8006454:	46bd      	mov	sp, r7
 8006456:	bc80      	pop	{r7}
 8006458:	4770      	bx	lr

0800645a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800645a:	b480      	push	{r7}
 800645c:	b083      	sub	sp, #12
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006462:	bf00      	nop
 8006464:	370c      	adds	r7, #12
 8006466:	46bd      	mov	sp, r7
 8006468:	bc80      	pop	{r7}
 800646a:	4770      	bx	lr

0800646c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800646c:	b480      	push	{r7}
 800646e:	b083      	sub	sp, #12
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006474:	bf00      	nop
 8006476:	370c      	adds	r7, #12
 8006478:	46bd      	mov	sp, r7
 800647a:	bc80      	pop	{r7}
 800647c:	4770      	bx	lr

0800647e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800647e:	b480      	push	{r7}
 8006480:	b083      	sub	sp, #12
 8006482:	af00      	add	r7, sp, #0
 8006484:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006486:	bf00      	nop
 8006488:	370c      	adds	r7, #12
 800648a:	46bd      	mov	sp, r7
 800648c:	bc80      	pop	{r7}
 800648e:	4770      	bx	lr

08006490 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006490:	b480      	push	{r7}
 8006492:	b085      	sub	sp, #20
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	4a29      	ldr	r2, [pc, #164]	; (8006548 <TIM_Base_SetConfig+0xb8>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d00b      	beq.n	80064c0 <TIM_Base_SetConfig+0x30>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064ae:	d007      	beq.n	80064c0 <TIM_Base_SetConfig+0x30>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	4a26      	ldr	r2, [pc, #152]	; (800654c <TIM_Base_SetConfig+0xbc>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d003      	beq.n	80064c0 <TIM_Base_SetConfig+0x30>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a25      	ldr	r2, [pc, #148]	; (8006550 <TIM_Base_SetConfig+0xc0>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d108      	bne.n	80064d2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	68fa      	ldr	r2, [r7, #12]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	4a1c      	ldr	r2, [pc, #112]	; (8006548 <TIM_Base_SetConfig+0xb8>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d00b      	beq.n	80064f2 <TIM_Base_SetConfig+0x62>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064e0:	d007      	beq.n	80064f2 <TIM_Base_SetConfig+0x62>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	4a19      	ldr	r2, [pc, #100]	; (800654c <TIM_Base_SetConfig+0xbc>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d003      	beq.n	80064f2 <TIM_Base_SetConfig+0x62>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a18      	ldr	r2, [pc, #96]	; (8006550 <TIM_Base_SetConfig+0xc0>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d108      	bne.n	8006504 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	68fa      	ldr	r2, [r7, #12]
 8006500:	4313      	orrs	r3, r2
 8006502:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	695b      	ldr	r3, [r3, #20]
 800650e:	4313      	orrs	r3, r2
 8006510:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	68fa      	ldr	r2, [r7, #12]
 8006516:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	689a      	ldr	r2, [r3, #8]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a07      	ldr	r2, [pc, #28]	; (8006548 <TIM_Base_SetConfig+0xb8>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d103      	bne.n	8006538 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	691a      	ldr	r2, [r3, #16]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2201      	movs	r2, #1
 800653c:	615a      	str	r2, [r3, #20]
}
 800653e:	bf00      	nop
 8006540:	3714      	adds	r7, #20
 8006542:	46bd      	mov	sp, r7
 8006544:	bc80      	pop	{r7}
 8006546:	4770      	bx	lr
 8006548:	40012c00 	.word	0x40012c00
 800654c:	40000400 	.word	0x40000400
 8006550:	40000800 	.word	0x40000800

08006554 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006554:	b480      	push	{r7}
 8006556:	b087      	sub	sp, #28
 8006558:	af00      	add	r7, sp, #0
 800655a:	60f8      	str	r0, [r7, #12]
 800655c:	60b9      	str	r1, [r7, #8]
 800655e:	607a      	str	r2, [r7, #4]
 8006560:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	6a1b      	ldr	r3, [r3, #32]
 8006566:	f023 0201 	bic.w	r2, r3, #1
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	699b      	ldr	r3, [r3, #24]
 8006572:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	6a1b      	ldr	r3, [r3, #32]
 8006578:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	4a1f      	ldr	r2, [pc, #124]	; (80065fc <TIM_TI1_SetConfig+0xa8>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d00b      	beq.n	800659a <TIM_TI1_SetConfig+0x46>
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006588:	d007      	beq.n	800659a <TIM_TI1_SetConfig+0x46>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	4a1c      	ldr	r2, [pc, #112]	; (8006600 <TIM_TI1_SetConfig+0xac>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d003      	beq.n	800659a <TIM_TI1_SetConfig+0x46>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	4a1b      	ldr	r2, [pc, #108]	; (8006604 <TIM_TI1_SetConfig+0xb0>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d101      	bne.n	800659e <TIM_TI1_SetConfig+0x4a>
 800659a:	2301      	movs	r3, #1
 800659c:	e000      	b.n	80065a0 <TIM_TI1_SetConfig+0x4c>
 800659e:	2300      	movs	r3, #0
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d008      	beq.n	80065b6 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	f023 0303 	bic.w	r3, r3, #3
 80065aa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80065ac:	697a      	ldr	r2, [r7, #20]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	4313      	orrs	r3, r2
 80065b2:	617b      	str	r3, [r7, #20]
 80065b4:	e003      	b.n	80065be <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	f043 0301 	orr.w	r3, r3, #1
 80065bc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80065c4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	011b      	lsls	r3, r3, #4
 80065ca:	b2db      	uxtb	r3, r3
 80065cc:	697a      	ldr	r2, [r7, #20]
 80065ce:	4313      	orrs	r3, r2
 80065d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	f023 030a 	bic.w	r3, r3, #10
 80065d8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	f003 030a 	and.w	r3, r3, #10
 80065e0:	693a      	ldr	r2, [r7, #16]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	697a      	ldr	r2, [r7, #20]
 80065ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	693a      	ldr	r2, [r7, #16]
 80065f0:	621a      	str	r2, [r3, #32]
}
 80065f2:	bf00      	nop
 80065f4:	371c      	adds	r7, #28
 80065f6:	46bd      	mov	sp, r7
 80065f8:	bc80      	pop	{r7}
 80065fa:	4770      	bx	lr
 80065fc:	40012c00 	.word	0x40012c00
 8006600:	40000400 	.word	0x40000400
 8006604:	40000800 	.word	0x40000800

08006608 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006608:	b480      	push	{r7}
 800660a:	b087      	sub	sp, #28
 800660c:	af00      	add	r7, sp, #0
 800660e:	60f8      	str	r0, [r7, #12]
 8006610:	60b9      	str	r1, [r7, #8]
 8006612:	607a      	str	r2, [r7, #4]
 8006614:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	6a1b      	ldr	r3, [r3, #32]
 800661a:	f023 0210 	bic.w	r2, r3, #16
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	699b      	ldr	r3, [r3, #24]
 8006626:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6a1b      	ldr	r3, [r3, #32]
 800662c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006634:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	021b      	lsls	r3, r3, #8
 800663a:	697a      	ldr	r2, [r7, #20]
 800663c:	4313      	orrs	r3, r2
 800663e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006646:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	031b      	lsls	r3, r3, #12
 800664c:	b29b      	uxth	r3, r3
 800664e:	697a      	ldr	r2, [r7, #20]
 8006650:	4313      	orrs	r3, r2
 8006652:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800665a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	011b      	lsls	r3, r3, #4
 8006660:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006664:	693a      	ldr	r2, [r7, #16]
 8006666:	4313      	orrs	r3, r2
 8006668:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	697a      	ldr	r2, [r7, #20]
 800666e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	693a      	ldr	r2, [r7, #16]
 8006674:	621a      	str	r2, [r3, #32]
}
 8006676:	bf00      	nop
 8006678:	371c      	adds	r7, #28
 800667a:	46bd      	mov	sp, r7
 800667c:	bc80      	pop	{r7}
 800667e:	4770      	bx	lr

08006680 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006680:	b480      	push	{r7}
 8006682:	b087      	sub	sp, #28
 8006684:	af00      	add	r7, sp, #0
 8006686:	60f8      	str	r0, [r7, #12]
 8006688:	60b9      	str	r1, [r7, #8]
 800668a:	607a      	str	r2, [r7, #4]
 800668c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6a1b      	ldr	r3, [r3, #32]
 8006692:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	69db      	ldr	r3, [r3, #28]
 800669e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6a1b      	ldr	r3, [r3, #32]
 80066a4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	f023 0303 	bic.w	r3, r3, #3
 80066ac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80066ae:	697a      	ldr	r2, [r7, #20]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	4313      	orrs	r3, r2
 80066b4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80066bc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	011b      	lsls	r3, r3, #4
 80066c2:	b2db      	uxtb	r3, r3
 80066c4:	697a      	ldr	r2, [r7, #20]
 80066c6:	4313      	orrs	r3, r2
 80066c8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80066d0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	021b      	lsls	r3, r3, #8
 80066d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066da:	693a      	ldr	r2, [r7, #16]
 80066dc:	4313      	orrs	r3, r2
 80066de:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	697a      	ldr	r2, [r7, #20]
 80066e4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	693a      	ldr	r2, [r7, #16]
 80066ea:	621a      	str	r2, [r3, #32]
}
 80066ec:	bf00      	nop
 80066ee:	371c      	adds	r7, #28
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bc80      	pop	{r7}
 80066f4:	4770      	bx	lr

080066f6 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80066f6:	b480      	push	{r7}
 80066f8:	b087      	sub	sp, #28
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	60f8      	str	r0, [r7, #12]
 80066fe:	60b9      	str	r1, [r7, #8]
 8006700:	607a      	str	r2, [r7, #4]
 8006702:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	6a1b      	ldr	r3, [r3, #32]
 8006708:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	69db      	ldr	r3, [r3, #28]
 8006714:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6a1b      	ldr	r3, [r3, #32]
 800671a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006722:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	021b      	lsls	r3, r3, #8
 8006728:	697a      	ldr	r2, [r7, #20]
 800672a:	4313      	orrs	r3, r2
 800672c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006734:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	031b      	lsls	r3, r3, #12
 800673a:	b29b      	uxth	r3, r3
 800673c:	697a      	ldr	r2, [r7, #20]
 800673e:	4313      	orrs	r3, r2
 8006740:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006748:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	031b      	lsls	r3, r3, #12
 800674e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006752:	693a      	ldr	r2, [r7, #16]
 8006754:	4313      	orrs	r3, r2
 8006756:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	697a      	ldr	r2, [r7, #20]
 800675c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	693a      	ldr	r2, [r7, #16]
 8006762:	621a      	str	r2, [r3, #32]
}
 8006764:	bf00      	nop
 8006766:	371c      	adds	r7, #28
 8006768:	46bd      	mov	sp, r7
 800676a:	bc80      	pop	{r7}
 800676c:	4770      	bx	lr

0800676e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800676e:	b480      	push	{r7}
 8006770:	b087      	sub	sp, #28
 8006772:	af00      	add	r7, sp, #0
 8006774:	60f8      	str	r0, [r7, #12]
 8006776:	60b9      	str	r1, [r7, #8]
 8006778:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	f003 031f 	and.w	r3, r3, #31
 8006780:	2201      	movs	r2, #1
 8006782:	fa02 f303 	lsl.w	r3, r2, r3
 8006786:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6a1a      	ldr	r2, [r3, #32]
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	43db      	mvns	r3, r3
 8006790:	401a      	ands	r2, r3
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	6a1a      	ldr	r2, [r3, #32]
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	f003 031f 	and.w	r3, r3, #31
 80067a0:	6879      	ldr	r1, [r7, #4]
 80067a2:	fa01 f303 	lsl.w	r3, r1, r3
 80067a6:	431a      	orrs	r2, r3
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	621a      	str	r2, [r3, #32]
}
 80067ac:	bf00      	nop
 80067ae:	371c      	adds	r7, #28
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bc80      	pop	{r7}
 80067b4:	4770      	bx	lr
	...

080067b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b085      	sub	sp, #20
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d101      	bne.n	80067d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80067cc:	2302      	movs	r3, #2
 80067ce:	e046      	b.n	800685e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2202      	movs	r2, #2
 80067dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	68fa      	ldr	r2, [r7, #12]
 80067fe:	4313      	orrs	r3, r2
 8006800:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	68fa      	ldr	r2, [r7, #12]
 8006808:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a16      	ldr	r2, [pc, #88]	; (8006868 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d00e      	beq.n	8006832 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800681c:	d009      	beq.n	8006832 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a12      	ldr	r2, [pc, #72]	; (800686c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d004      	beq.n	8006832 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a10      	ldr	r2, [pc, #64]	; (8006870 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d10c      	bne.n	800684c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006838:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	68ba      	ldr	r2, [r7, #8]
 8006840:	4313      	orrs	r3, r2
 8006842:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	68ba      	ldr	r2, [r7, #8]
 800684a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2201      	movs	r2, #1
 8006850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800685c:	2300      	movs	r3, #0
}
 800685e:	4618      	mov	r0, r3
 8006860:	3714      	adds	r7, #20
 8006862:	46bd      	mov	sp, r7
 8006864:	bc80      	pop	{r7}
 8006866:	4770      	bx	lr
 8006868:	40012c00 	.word	0x40012c00
 800686c:	40000400 	.word	0x40000400
 8006870:	40000800 	.word	0x40000800

08006874 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800687c:	bf00      	nop
 800687e:	370c      	adds	r7, #12
 8006880:	46bd      	mov	sp, r7
 8006882:	bc80      	pop	{r7}
 8006884:	4770      	bx	lr

08006886 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006886:	b480      	push	{r7}
 8006888:	b083      	sub	sp, #12
 800688a:	af00      	add	r7, sp, #0
 800688c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800688e:	bf00      	nop
 8006890:	370c      	adds	r7, #12
 8006892:	46bd      	mov	sp, r7
 8006894:	bc80      	pop	{r7}
 8006896:	4770      	bx	lr

08006898 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006898:	b084      	sub	sp, #16
 800689a:	b480      	push	{r7}
 800689c:	b083      	sub	sp, #12
 800689e:	af00      	add	r7, sp, #0
 80068a0:	6078      	str	r0, [r7, #4]
 80068a2:	f107 0014 	add.w	r0, r7, #20
 80068a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80068aa:	2300      	movs	r3, #0
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	370c      	adds	r7, #12
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bc80      	pop	{r7}
 80068b4:	b004      	add	sp, #16
 80068b6:	4770      	bx	lr

080068b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b085      	sub	sp, #20
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2200      	movs	r2, #0
 80068c4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80068c8:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80068cc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	b29a      	uxth	r2, r3
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80068d8:	2300      	movs	r3, #0
}
 80068da:	4618      	mov	r0, r3
 80068dc:	3714      	adds	r7, #20
 80068de:	46bd      	mov	sp, r7
 80068e0:	bc80      	pop	{r7}
 80068e2:	4770      	bx	lr

080068e4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b085      	sub	sp, #20
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80068ec:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80068f0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80068f8:	b29a      	uxth	r2, r3
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	b29b      	uxth	r3, r3
 80068fe:	43db      	mvns	r3, r3
 8006900:	b29b      	uxth	r3, r3
 8006902:	4013      	ands	r3, r2
 8006904:	b29a      	uxth	r2, r3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800690c:	2300      	movs	r3, #0
}
 800690e:	4618      	mov	r0, r3
 8006910:	3714      	adds	r7, #20
 8006912:	46bd      	mov	sp, r7
 8006914:	bc80      	pop	{r7}
 8006916:	4770      	bx	lr

08006918 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	460b      	mov	r3, r1
 8006922:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006924:	2300      	movs	r3, #0
}
 8006926:	4618      	mov	r0, r3
 8006928:	370c      	adds	r7, #12
 800692a:	46bd      	mov	sp, r7
 800692c:	bc80      	pop	{r7}
 800692e:	4770      	bx	lr

08006930 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006930:	b084      	sub	sp, #16
 8006932:	b480      	push	{r7}
 8006934:	b083      	sub	sp, #12
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
 800693a:	f107 0014 	add.w	r0, r7, #20
 800693e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2201      	movs	r2, #1
 8006946:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006962:	2300      	movs	r3, #0
}
 8006964:	4618      	mov	r0, r3
 8006966:	370c      	adds	r7, #12
 8006968:	46bd      	mov	sp, r7
 800696a:	bc80      	pop	{r7}
 800696c:	b004      	add	sp, #16
 800696e:	4770      	bx	lr

08006970 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006970:	b480      	push	{r7}
 8006972:	b09b      	sub	sp, #108	; 0x6c
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800697a:	2300      	movs	r3, #0
 800697c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	781b      	ldrb	r3, [r3, #0]
 8006986:	009b      	lsls	r3, r3, #2
 8006988:	4413      	add	r3, r2
 800698a:	881b      	ldrh	r3, [r3, #0]
 800698c:	b29b      	uxth	r3, r3
 800698e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8006992:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006996:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	78db      	ldrb	r3, [r3, #3]
 800699e:	2b03      	cmp	r3, #3
 80069a0:	d81f      	bhi.n	80069e2 <USB_ActivateEndpoint+0x72>
 80069a2:	a201      	add	r2, pc, #4	; (adr r2, 80069a8 <USB_ActivateEndpoint+0x38>)
 80069a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069a8:	080069b9 	.word	0x080069b9
 80069ac:	080069d5 	.word	0x080069d5
 80069b0:	080069eb 	.word	0x080069eb
 80069b4:	080069c7 	.word	0x080069c7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80069b8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80069bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80069c0:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80069c4:	e012      	b.n	80069ec <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80069c6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80069ca:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80069ce:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80069d2:	e00b      	b.n	80069ec <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80069d4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80069d8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80069dc:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80069e0:	e004      	b.n	80069ec <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 80069e8:	e000      	b.n	80069ec <USB_ActivateEndpoint+0x7c>
      break;
 80069ea:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80069ec:	687a      	ldr	r2, [r7, #4]
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	009b      	lsls	r3, r3, #2
 80069f4:	441a      	add	r2, r3
 80069f6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80069fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	781b      	ldrb	r3, [r3, #0]
 8006a14:	009b      	lsls	r3, r3, #2
 8006a16:	4413      	add	r3, r2
 8006a18:	881b      	ldrh	r3, [r3, #0]
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a24:	b29a      	uxth	r2, r3
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	781b      	ldrb	r3, [r3, #0]
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8006a32:	687a      	ldr	r2, [r7, #4]
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	441a      	add	r2, r3
 8006a3c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8006a40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	7b1b      	ldrb	r3, [r3, #12]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	f040 8149 	bne.w	8006cf0 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	785b      	ldrb	r3, [r3, #1]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	f000 8084 	beq.w	8006b70 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	617b      	str	r3, [r7, #20]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	461a      	mov	r2, r3
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	4413      	add	r3, r2
 8006a7a:	617b      	str	r3, [r7, #20]
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	781b      	ldrb	r3, [r3, #0]
 8006a80:	011a      	lsls	r2, r3, #4
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	4413      	add	r3, r2
 8006a86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a8a:	613b      	str	r3, [r7, #16]
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	88db      	ldrh	r3, [r3, #6]
 8006a90:	085b      	lsrs	r3, r3, #1
 8006a92:	b29b      	uxth	r3, r3
 8006a94:	005b      	lsls	r3, r3, #1
 8006a96:	b29a      	uxth	r2, r3
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	781b      	ldrb	r3, [r3, #0]
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	4413      	add	r3, r2
 8006aa6:	881b      	ldrh	r3, [r3, #0]
 8006aa8:	81fb      	strh	r3, [r7, #14]
 8006aaa:	89fb      	ldrh	r3, [r7, #14]
 8006aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d01b      	beq.n	8006aec <USB_ActivateEndpoint+0x17c>
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	781b      	ldrb	r3, [r3, #0]
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	4413      	add	r3, r2
 8006abe:	881b      	ldrh	r3, [r3, #0]
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ac6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aca:	81bb      	strh	r3, [r7, #12]
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	781b      	ldrb	r3, [r3, #0]
 8006ad2:	009b      	lsls	r3, r3, #2
 8006ad4:	441a      	add	r2, r3
 8006ad6:	89bb      	ldrh	r3, [r7, #12]
 8006ad8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006adc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ae0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ae4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006ae8:	b29b      	uxth	r3, r3
 8006aea:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	78db      	ldrb	r3, [r3, #3]
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d020      	beq.n	8006b36 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	781b      	ldrb	r3, [r3, #0]
 8006afa:	009b      	lsls	r3, r3, #2
 8006afc:	4413      	add	r3, r2
 8006afe:	881b      	ldrh	r3, [r3, #0]
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b0a:	813b      	strh	r3, [r7, #8]
 8006b0c:	893b      	ldrh	r3, [r7, #8]
 8006b0e:	f083 0320 	eor.w	r3, r3, #32
 8006b12:	813b      	strh	r3, [r7, #8]
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	781b      	ldrb	r3, [r3, #0]
 8006b1a:	009b      	lsls	r3, r3, #2
 8006b1c:	441a      	add	r2, r3
 8006b1e:	893b      	ldrh	r3, [r7, #8]
 8006b20:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b24:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	8013      	strh	r3, [r2, #0]
 8006b34:	e27f      	b.n	8007036 <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006b36:	687a      	ldr	r2, [r7, #4]
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	781b      	ldrb	r3, [r3, #0]
 8006b3c:	009b      	lsls	r3, r3, #2
 8006b3e:	4413      	add	r3, r2
 8006b40:	881b      	ldrh	r3, [r3, #0]
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b4c:	817b      	strh	r3, [r7, #10]
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	781b      	ldrb	r3, [r3, #0]
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	441a      	add	r2, r3
 8006b58:	897b      	ldrh	r3, [r7, #10]
 8006b5a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b5e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	8013      	strh	r3, [r2, #0]
 8006b6e:	e262      	b.n	8007036 <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b80:	4413      	add	r3, r2
 8006b82:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	781b      	ldrb	r3, [r3, #0]
 8006b88:	011a      	lsls	r2, r3, #4
 8006b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b8c:	4413      	add	r3, r2
 8006b8e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006b92:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	88db      	ldrh	r3, [r3, #6]
 8006b98:	085b      	lsrs	r3, r3, #1
 8006b9a:	b29b      	uxth	r3, r3
 8006b9c:	005b      	lsls	r3, r3, #1
 8006b9e:	b29a      	uxth	r2, r3
 8006ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ba2:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	627b      	str	r3, [r7, #36]	; 0x24
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	461a      	mov	r2, r3
 8006bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb4:	4413      	add	r3, r2
 8006bb6:	627b      	str	r3, [r7, #36]	; 0x24
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	011a      	lsls	r2, r3, #4
 8006bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc0:	4413      	add	r3, r2
 8006bc2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006bc6:	623b      	str	r3, [r7, #32]
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	691b      	ldr	r3, [r3, #16]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d112      	bne.n	8006bf6 <USB_ActivateEndpoint+0x286>
 8006bd0:	6a3b      	ldr	r3, [r7, #32]
 8006bd2:	881b      	ldrh	r3, [r3, #0]
 8006bd4:	b29b      	uxth	r3, r3
 8006bd6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006bda:	b29a      	uxth	r2, r3
 8006bdc:	6a3b      	ldr	r3, [r7, #32]
 8006bde:	801a      	strh	r2, [r3, #0]
 8006be0:	6a3b      	ldr	r3, [r7, #32]
 8006be2:	881b      	ldrh	r3, [r3, #0]
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006bea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bee:	b29a      	uxth	r2, r3
 8006bf0:	6a3b      	ldr	r3, [r7, #32]
 8006bf2:	801a      	strh	r2, [r3, #0]
 8006bf4:	e02f      	b.n	8006c56 <USB_ActivateEndpoint+0x2e6>
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	691b      	ldr	r3, [r3, #16]
 8006bfa:	2b3e      	cmp	r3, #62	; 0x3e
 8006bfc:	d813      	bhi.n	8006c26 <USB_ActivateEndpoint+0x2b6>
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	691b      	ldr	r3, [r3, #16]
 8006c02:	085b      	lsrs	r3, r3, #1
 8006c04:	663b      	str	r3, [r7, #96]	; 0x60
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	691b      	ldr	r3, [r3, #16]
 8006c0a:	f003 0301 	and.w	r3, r3, #1
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d002      	beq.n	8006c18 <USB_ActivateEndpoint+0x2a8>
 8006c12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006c14:	3301      	adds	r3, #1
 8006c16:	663b      	str	r3, [r7, #96]	; 0x60
 8006c18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	029b      	lsls	r3, r3, #10
 8006c1e:	b29a      	uxth	r2, r3
 8006c20:	6a3b      	ldr	r3, [r7, #32]
 8006c22:	801a      	strh	r2, [r3, #0]
 8006c24:	e017      	b.n	8006c56 <USB_ActivateEndpoint+0x2e6>
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	691b      	ldr	r3, [r3, #16]
 8006c2a:	095b      	lsrs	r3, r3, #5
 8006c2c:	663b      	str	r3, [r7, #96]	; 0x60
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	691b      	ldr	r3, [r3, #16]
 8006c32:	f003 031f 	and.w	r3, r3, #31
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d102      	bne.n	8006c40 <USB_ActivateEndpoint+0x2d0>
 8006c3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006c3c:	3b01      	subs	r3, #1
 8006c3e:	663b      	str	r3, [r7, #96]	; 0x60
 8006c40:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006c42:	b29b      	uxth	r3, r3
 8006c44:	029b      	lsls	r3, r3, #10
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c50:	b29a      	uxth	r2, r3
 8006c52:	6a3b      	ldr	r3, [r7, #32]
 8006c54:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	781b      	ldrb	r3, [r3, #0]
 8006c5c:	009b      	lsls	r3, r3, #2
 8006c5e:	4413      	add	r3, r2
 8006c60:	881b      	ldrh	r3, [r3, #0]
 8006c62:	83fb      	strh	r3, [r7, #30]
 8006c64:	8bfb      	ldrh	r3, [r7, #30]
 8006c66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d01b      	beq.n	8006ca6 <USB_ActivateEndpoint+0x336>
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	009b      	lsls	r3, r3, #2
 8006c76:	4413      	add	r3, r2
 8006c78:	881b      	ldrh	r3, [r3, #0]
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c84:	83bb      	strh	r3, [r7, #28]
 8006c86:	687a      	ldr	r2, [r7, #4]
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	781b      	ldrb	r3, [r3, #0]
 8006c8c:	009b      	lsls	r3, r3, #2
 8006c8e:	441a      	add	r2, r3
 8006c90:	8bbb      	ldrh	r3, [r7, #28]
 8006c92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c9a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006c9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	781b      	ldrb	r3, [r3, #0]
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	4413      	add	r3, r2
 8006cb0:	881b      	ldrh	r3, [r3, #0]
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cbc:	837b      	strh	r3, [r7, #26]
 8006cbe:	8b7b      	ldrh	r3, [r7, #26]
 8006cc0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006cc4:	837b      	strh	r3, [r7, #26]
 8006cc6:	8b7b      	ldrh	r3, [r7, #26]
 8006cc8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006ccc:	837b      	strh	r3, [r7, #26]
 8006cce:	687a      	ldr	r2, [r7, #4]
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	781b      	ldrb	r3, [r3, #0]
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	441a      	add	r2, r3
 8006cd8:	8b7b      	ldrh	r3, [r7, #26]
 8006cda:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006cde:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ce2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ce6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	8013      	strh	r3, [r2, #0]
 8006cee:	e1a2      	b.n	8007036 <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	4413      	add	r3, r2
 8006cfa:	881b      	ldrh	r3, [r3, #0]
 8006cfc:	b29b      	uxth	r3, r3
 8006cfe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d06:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8006d0a:	687a      	ldr	r2, [r7, #4]
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	781b      	ldrb	r3, [r3, #0]
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	441a      	add	r2, r3
 8006d14:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8006d18:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d1c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d20:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8006d24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d28:	b29b      	uxth	r3, r3
 8006d2a:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	65bb      	str	r3, [r7, #88]	; 0x58
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d36:	b29b      	uxth	r3, r3
 8006d38:	461a      	mov	r2, r3
 8006d3a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006d3c:	4413      	add	r3, r2
 8006d3e:	65bb      	str	r3, [r7, #88]	; 0x58
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	011a      	lsls	r2, r3, #4
 8006d46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006d48:	4413      	add	r3, r2
 8006d4a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d4e:	657b      	str	r3, [r7, #84]	; 0x54
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	891b      	ldrh	r3, [r3, #8]
 8006d54:	085b      	lsrs	r3, r3, #1
 8006d56:	b29b      	uxth	r3, r3
 8006d58:	005b      	lsls	r3, r3, #1
 8006d5a:	b29a      	uxth	r2, r3
 8006d5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d5e:	801a      	strh	r2, [r3, #0]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	653b      	str	r3, [r7, #80]	; 0x50
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d70:	4413      	add	r3, r2
 8006d72:	653b      	str	r3, [r7, #80]	; 0x50
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	781b      	ldrb	r3, [r3, #0]
 8006d78:	011a      	lsls	r2, r3, #4
 8006d7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d7c:	4413      	add	r3, r2
 8006d7e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006d82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	895b      	ldrh	r3, [r3, #10]
 8006d88:	085b      	lsrs	r3, r3, #1
 8006d8a:	b29b      	uxth	r3, r3
 8006d8c:	005b      	lsls	r3, r3, #1
 8006d8e:	b29a      	uxth	r2, r3
 8006d90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d92:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	785b      	ldrb	r3, [r3, #1]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	f040 8091 	bne.w	8006ec0 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	781b      	ldrb	r3, [r3, #0]
 8006da4:	009b      	lsls	r3, r3, #2
 8006da6:	4413      	add	r3, r2
 8006da8:	881b      	ldrh	r3, [r3, #0]
 8006daa:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8006dac:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8006dae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d01b      	beq.n	8006dee <USB_ActivateEndpoint+0x47e>
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	781b      	ldrb	r3, [r3, #0]
 8006dbc:	009b      	lsls	r3, r3, #2
 8006dbe:	4413      	add	r3, r2
 8006dc0:	881b      	ldrh	r3, [r3, #0]
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006dc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dcc:	877b      	strh	r3, [r7, #58]	; 0x3a
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	781b      	ldrb	r3, [r3, #0]
 8006dd4:	009b      	lsls	r3, r3, #2
 8006dd6:	441a      	add	r2, r3
 8006dd8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8006dda:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006dde:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006de2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006de6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dea:	b29b      	uxth	r3, r3
 8006dec:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	781b      	ldrb	r3, [r3, #0]
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	4413      	add	r3, r2
 8006df8:	881b      	ldrh	r3, [r3, #0]
 8006dfa:	873b      	strh	r3, [r7, #56]	; 0x38
 8006dfc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006dfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d01b      	beq.n	8006e3e <USB_ActivateEndpoint+0x4ce>
 8006e06:	687a      	ldr	r2, [r7, #4]
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	781b      	ldrb	r3, [r3, #0]
 8006e0c:	009b      	lsls	r3, r3, #2
 8006e0e:	4413      	add	r3, r2
 8006e10:	881b      	ldrh	r3, [r3, #0]
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e1c:	86fb      	strh	r3, [r7, #54]	; 0x36
 8006e1e:	687a      	ldr	r2, [r7, #4]
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	781b      	ldrb	r3, [r3, #0]
 8006e24:	009b      	lsls	r3, r3, #2
 8006e26:	441a      	add	r2, r3
 8006e28:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006e2a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006e2e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e36:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	781b      	ldrb	r3, [r3, #0]
 8006e44:	009b      	lsls	r3, r3, #2
 8006e46:	4413      	add	r3, r2
 8006e48:	881b      	ldrh	r3, [r3, #0]
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e54:	86bb      	strh	r3, [r7, #52]	; 0x34
 8006e56:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006e58:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006e5c:	86bb      	strh	r3, [r7, #52]	; 0x34
 8006e5e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006e60:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006e64:	86bb      	strh	r3, [r7, #52]	; 0x34
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	781b      	ldrb	r3, [r3, #0]
 8006e6c:	009b      	lsls	r3, r3, #2
 8006e6e:	441a      	add	r2, r3
 8006e70:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006e72:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006e76:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e82:	b29b      	uxth	r3, r3
 8006e84:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006e86:	687a      	ldr	r2, [r7, #4]
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	009b      	lsls	r3, r3, #2
 8006e8e:	4413      	add	r3, r2
 8006e90:	881b      	ldrh	r3, [r3, #0]
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e9c:	867b      	strh	r3, [r7, #50]	; 0x32
 8006e9e:	687a      	ldr	r2, [r7, #4]
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	441a      	add	r2, r3
 8006ea8:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8006eaa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006eae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006eb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006eb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	8013      	strh	r3, [r2, #0]
 8006ebe:	e0ba      	b.n	8007036 <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	009b      	lsls	r3, r3, #2
 8006ec8:	4413      	add	r3, r2
 8006eca:	881b      	ldrh	r3, [r3, #0]
 8006ecc:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006ed0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006ed4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d01d      	beq.n	8006f18 <USB_ActivateEndpoint+0x5a8>
 8006edc:	687a      	ldr	r2, [r7, #4]
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	781b      	ldrb	r3, [r3, #0]
 8006ee2:	009b      	lsls	r3, r3, #2
 8006ee4:	4413      	add	r3, r2
 8006ee6:	881b      	ldrh	r3, [r3, #0]
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006eee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ef2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	781b      	ldrb	r3, [r3, #0]
 8006efc:	009b      	lsls	r3, r3, #2
 8006efe:	441a      	add	r2, r3
 8006f00:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006f04:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f08:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f0c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006f10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006f18:	687a      	ldr	r2, [r7, #4]
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	781b      	ldrb	r3, [r3, #0]
 8006f1e:	009b      	lsls	r3, r3, #2
 8006f20:	4413      	add	r3, r2
 8006f22:	881b      	ldrh	r3, [r3, #0]
 8006f24:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8006f28:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8006f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d01d      	beq.n	8006f70 <USB_ActivateEndpoint+0x600>
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	781b      	ldrb	r3, [r3, #0]
 8006f3a:	009b      	lsls	r3, r3, #2
 8006f3c:	4413      	add	r3, r2
 8006f3e:	881b      	ldrh	r3, [r3, #0]
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f4a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8006f4e:	687a      	ldr	r2, [r7, #4]
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	781b      	ldrb	r3, [r3, #0]
 8006f54:	009b      	lsls	r3, r3, #2
 8006f56:	441a      	add	r2, r3
 8006f58:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8006f5c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f60:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f68:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	78db      	ldrb	r3, [r3, #3]
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	d024      	beq.n	8006fc2 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006f78:	687a      	ldr	r2, [r7, #4]
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	781b      	ldrb	r3, [r3, #0]
 8006f7e:	009b      	lsls	r3, r3, #2
 8006f80:	4413      	add	r3, r2
 8006f82:	881b      	ldrh	r3, [r3, #0]
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f8e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006f92:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006f96:	f083 0320 	eor.w	r3, r3, #32
 8006f9a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006f9e:	687a      	ldr	r2, [r7, #4]
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	781b      	ldrb	r3, [r3, #0]
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	441a      	add	r2, r3
 8006fa8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006fac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fb0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006fb4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	8013      	strh	r3, [r2, #0]
 8006fc0:	e01d      	b.n	8006ffe <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	781b      	ldrb	r3, [r3, #0]
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	4413      	add	r3, r2
 8006fcc:	881b      	ldrh	r3, [r3, #0]
 8006fce:	b29b      	uxth	r3, r3
 8006fd0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006fd8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8006fdc:	687a      	ldr	r2, [r7, #4]
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	781b      	ldrb	r3, [r3, #0]
 8006fe2:	009b      	lsls	r3, r3, #2
 8006fe4:	441a      	add	r2, r3
 8006fe6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006fea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ff2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ff6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ffa:	b29b      	uxth	r3, r3
 8006ffc:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006ffe:	687a      	ldr	r2, [r7, #4]
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	781b      	ldrb	r3, [r3, #0]
 8007004:	009b      	lsls	r3, r3, #2
 8007006:	4413      	add	r3, r2
 8007008:	881b      	ldrh	r3, [r3, #0]
 800700a:	b29b      	uxth	r3, r3
 800700c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007010:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007014:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8007016:	687a      	ldr	r2, [r7, #4]
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	781b      	ldrb	r3, [r3, #0]
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	441a      	add	r2, r3
 8007020:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8007022:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007026:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800702a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800702e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007032:	b29b      	uxth	r3, r3
 8007034:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8007036:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800703a:	4618      	mov	r0, r3
 800703c:	376c      	adds	r7, #108	; 0x6c
 800703e:	46bd      	mov	sp, r7
 8007040:	bc80      	pop	{r7}
 8007042:	4770      	bx	lr

08007044 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007044:	b480      	push	{r7}
 8007046:	b08d      	sub	sp, #52	; 0x34
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	7b1b      	ldrb	r3, [r3, #12]
 8007052:	2b00      	cmp	r3, #0
 8007054:	f040 808e 	bne.w	8007174 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	785b      	ldrb	r3, [r3, #1]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d044      	beq.n	80070ea <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007060:	687a      	ldr	r2, [r7, #4]
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	4413      	add	r3, r2
 800706a:	881b      	ldrh	r3, [r3, #0]
 800706c:	81bb      	strh	r3, [r7, #12]
 800706e:	89bb      	ldrh	r3, [r7, #12]
 8007070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007074:	2b00      	cmp	r3, #0
 8007076:	d01b      	beq.n	80070b0 <USB_DeactivateEndpoint+0x6c>
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	781b      	ldrb	r3, [r3, #0]
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	4413      	add	r3, r2
 8007082:	881b      	ldrh	r3, [r3, #0]
 8007084:	b29b      	uxth	r3, r3
 8007086:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800708a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800708e:	817b      	strh	r3, [r7, #10]
 8007090:	687a      	ldr	r2, [r7, #4]
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	781b      	ldrb	r3, [r3, #0]
 8007096:	009b      	lsls	r3, r3, #2
 8007098:	441a      	add	r2, r3
 800709a:	897b      	ldrh	r3, [r7, #10]
 800709c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80070a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070a8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80070b0:	687a      	ldr	r2, [r7, #4]
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	781b      	ldrb	r3, [r3, #0]
 80070b6:	009b      	lsls	r3, r3, #2
 80070b8:	4413      	add	r3, r2
 80070ba:	881b      	ldrh	r3, [r3, #0]
 80070bc:	b29b      	uxth	r3, r3
 80070be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070c6:	813b      	strh	r3, [r7, #8]
 80070c8:	687a      	ldr	r2, [r7, #4]
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	781b      	ldrb	r3, [r3, #0]
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	441a      	add	r2, r3
 80070d2:	893b      	ldrh	r3, [r7, #8]
 80070d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80070d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	8013      	strh	r3, [r2, #0]
 80070e8:	e192      	b.n	8007410 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	009b      	lsls	r3, r3, #2
 80070f2:	4413      	add	r3, r2
 80070f4:	881b      	ldrh	r3, [r3, #0]
 80070f6:	827b      	strh	r3, [r7, #18]
 80070f8:	8a7b      	ldrh	r3, [r7, #18]
 80070fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d01b      	beq.n	800713a <USB_DeactivateEndpoint+0xf6>
 8007102:	687a      	ldr	r2, [r7, #4]
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	781b      	ldrb	r3, [r3, #0]
 8007108:	009b      	lsls	r3, r3, #2
 800710a:	4413      	add	r3, r2
 800710c:	881b      	ldrh	r3, [r3, #0]
 800710e:	b29b      	uxth	r3, r3
 8007110:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007114:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007118:	823b      	strh	r3, [r7, #16]
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	781b      	ldrb	r3, [r3, #0]
 8007120:	009b      	lsls	r3, r3, #2
 8007122:	441a      	add	r2, r3
 8007124:	8a3b      	ldrh	r3, [r7, #16]
 8007126:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800712a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800712e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007132:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007136:	b29b      	uxth	r3, r3
 8007138:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800713a:	687a      	ldr	r2, [r7, #4]
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	781b      	ldrb	r3, [r3, #0]
 8007140:	009b      	lsls	r3, r3, #2
 8007142:	4413      	add	r3, r2
 8007144:	881b      	ldrh	r3, [r3, #0]
 8007146:	b29b      	uxth	r3, r3
 8007148:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800714c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007150:	81fb      	strh	r3, [r7, #14]
 8007152:	687a      	ldr	r2, [r7, #4]
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	781b      	ldrb	r3, [r3, #0]
 8007158:	009b      	lsls	r3, r3, #2
 800715a:	441a      	add	r2, r3
 800715c:	89fb      	ldrh	r3, [r7, #14]
 800715e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007162:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007166:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800716a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800716e:	b29b      	uxth	r3, r3
 8007170:	8013      	strh	r3, [r2, #0]
 8007172:	e14d      	b.n	8007410 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	785b      	ldrb	r3, [r3, #1]
 8007178:	2b00      	cmp	r3, #0
 800717a:	f040 80a5 	bne.w	80072c8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800717e:	687a      	ldr	r2, [r7, #4]
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	781b      	ldrb	r3, [r3, #0]
 8007184:	009b      	lsls	r3, r3, #2
 8007186:	4413      	add	r3, r2
 8007188:	881b      	ldrh	r3, [r3, #0]
 800718a:	843b      	strh	r3, [r7, #32]
 800718c:	8c3b      	ldrh	r3, [r7, #32]
 800718e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007192:	2b00      	cmp	r3, #0
 8007194:	d01b      	beq.n	80071ce <USB_DeactivateEndpoint+0x18a>
 8007196:	687a      	ldr	r2, [r7, #4]
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	781b      	ldrb	r3, [r3, #0]
 800719c:	009b      	lsls	r3, r3, #2
 800719e:	4413      	add	r3, r2
 80071a0:	881b      	ldrh	r3, [r3, #0]
 80071a2:	b29b      	uxth	r3, r3
 80071a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071ac:	83fb      	strh	r3, [r7, #30]
 80071ae:	687a      	ldr	r2, [r7, #4]
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	781b      	ldrb	r3, [r3, #0]
 80071b4:	009b      	lsls	r3, r3, #2
 80071b6:	441a      	add	r2, r3
 80071b8:	8bfb      	ldrh	r3, [r7, #30]
 80071ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80071be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80071c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80071c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80071ce:	687a      	ldr	r2, [r7, #4]
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	781b      	ldrb	r3, [r3, #0]
 80071d4:	009b      	lsls	r3, r3, #2
 80071d6:	4413      	add	r3, r2
 80071d8:	881b      	ldrh	r3, [r3, #0]
 80071da:	83bb      	strh	r3, [r7, #28]
 80071dc:	8bbb      	ldrh	r3, [r7, #28]
 80071de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d01b      	beq.n	800721e <USB_DeactivateEndpoint+0x1da>
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	781b      	ldrb	r3, [r3, #0]
 80071ec:	009b      	lsls	r3, r3, #2
 80071ee:	4413      	add	r3, r2
 80071f0:	881b      	ldrh	r3, [r3, #0]
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071fc:	837b      	strh	r3, [r7, #26]
 80071fe:	687a      	ldr	r2, [r7, #4]
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	781b      	ldrb	r3, [r3, #0]
 8007204:	009b      	lsls	r3, r3, #2
 8007206:	441a      	add	r2, r3
 8007208:	8b7b      	ldrh	r3, [r7, #26]
 800720a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800720e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007212:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007216:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800721a:	b29b      	uxth	r3, r3
 800721c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800721e:	687a      	ldr	r2, [r7, #4]
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	781b      	ldrb	r3, [r3, #0]
 8007224:	009b      	lsls	r3, r3, #2
 8007226:	4413      	add	r3, r2
 8007228:	881b      	ldrh	r3, [r3, #0]
 800722a:	b29b      	uxth	r3, r3
 800722c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007230:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007234:	833b      	strh	r3, [r7, #24]
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	009b      	lsls	r3, r3, #2
 800723e:	441a      	add	r2, r3
 8007240:	8b3b      	ldrh	r3, [r7, #24]
 8007242:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007246:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800724a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800724e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007252:	b29b      	uxth	r3, r3
 8007254:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007256:	687a      	ldr	r2, [r7, #4]
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	009b      	lsls	r3, r3, #2
 800725e:	4413      	add	r3, r2
 8007260:	881b      	ldrh	r3, [r3, #0]
 8007262:	b29b      	uxth	r3, r3
 8007264:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007268:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800726c:	82fb      	strh	r3, [r7, #22]
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	781b      	ldrb	r3, [r3, #0]
 8007274:	009b      	lsls	r3, r3, #2
 8007276:	441a      	add	r2, r3
 8007278:	8afb      	ldrh	r3, [r7, #22]
 800727a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800727e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007282:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007286:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800728a:	b29b      	uxth	r3, r3
 800728c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	781b      	ldrb	r3, [r3, #0]
 8007294:	009b      	lsls	r3, r3, #2
 8007296:	4413      	add	r3, r2
 8007298:	881b      	ldrh	r3, [r3, #0]
 800729a:	b29b      	uxth	r3, r3
 800729c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072a4:	82bb      	strh	r3, [r7, #20]
 80072a6:	687a      	ldr	r2, [r7, #4]
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	781b      	ldrb	r3, [r3, #0]
 80072ac:	009b      	lsls	r3, r3, #2
 80072ae:	441a      	add	r2, r3
 80072b0:	8abb      	ldrh	r3, [r7, #20]
 80072b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80072b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80072ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80072be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072c2:	b29b      	uxth	r3, r3
 80072c4:	8013      	strh	r3, [r2, #0]
 80072c6:	e0a3      	b.n	8007410 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80072c8:	687a      	ldr	r2, [r7, #4]
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	781b      	ldrb	r3, [r3, #0]
 80072ce:	009b      	lsls	r3, r3, #2
 80072d0:	4413      	add	r3, r2
 80072d2:	881b      	ldrh	r3, [r3, #0]
 80072d4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80072d6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80072d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d01b      	beq.n	8007318 <USB_DeactivateEndpoint+0x2d4>
 80072e0:	687a      	ldr	r2, [r7, #4]
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	781b      	ldrb	r3, [r3, #0]
 80072e6:	009b      	lsls	r3, r3, #2
 80072e8:	4413      	add	r3, r2
 80072ea:	881b      	ldrh	r3, [r3, #0]
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072f6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	781b      	ldrb	r3, [r3, #0]
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	441a      	add	r2, r3
 8007302:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007304:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007308:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800730c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007310:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007314:	b29b      	uxth	r3, r3
 8007316:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007318:	687a      	ldr	r2, [r7, #4]
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	781b      	ldrb	r3, [r3, #0]
 800731e:	009b      	lsls	r3, r3, #2
 8007320:	4413      	add	r3, r2
 8007322:	881b      	ldrh	r3, [r3, #0]
 8007324:	857b      	strh	r3, [r7, #42]	; 0x2a
 8007326:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800732c:	2b00      	cmp	r3, #0
 800732e:	d01b      	beq.n	8007368 <USB_DeactivateEndpoint+0x324>
 8007330:	687a      	ldr	r2, [r7, #4]
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	781b      	ldrb	r3, [r3, #0]
 8007336:	009b      	lsls	r3, r3, #2
 8007338:	4413      	add	r3, r2
 800733a:	881b      	ldrh	r3, [r3, #0]
 800733c:	b29b      	uxth	r3, r3
 800733e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007346:	853b      	strh	r3, [r7, #40]	; 0x28
 8007348:	687a      	ldr	r2, [r7, #4]
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	781b      	ldrb	r3, [r3, #0]
 800734e:	009b      	lsls	r3, r3, #2
 8007350:	441a      	add	r2, r3
 8007352:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007354:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007358:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800735c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007360:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007364:	b29b      	uxth	r3, r3
 8007366:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007368:	687a      	ldr	r2, [r7, #4]
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	781b      	ldrb	r3, [r3, #0]
 800736e:	009b      	lsls	r3, r3, #2
 8007370:	4413      	add	r3, r2
 8007372:	881b      	ldrh	r3, [r3, #0]
 8007374:	b29b      	uxth	r3, r3
 8007376:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800737a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800737e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007380:	687a      	ldr	r2, [r7, #4]
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	009b      	lsls	r3, r3, #2
 8007388:	441a      	add	r2, r3
 800738a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800738c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007390:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007394:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007398:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800739c:	b29b      	uxth	r3, r3
 800739e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	781b      	ldrb	r3, [r3, #0]
 80073a6:	009b      	lsls	r3, r3, #2
 80073a8:	4413      	add	r3, r2
 80073aa:	881b      	ldrh	r3, [r3, #0]
 80073ac:	b29b      	uxth	r3, r3
 80073ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073b6:	84bb      	strh	r3, [r7, #36]	; 0x24
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	781b      	ldrb	r3, [r3, #0]
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	441a      	add	r2, r3
 80073c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80073c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80073c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80073cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80073d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80073d8:	687a      	ldr	r2, [r7, #4]
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	781b      	ldrb	r3, [r3, #0]
 80073de:	009b      	lsls	r3, r3, #2
 80073e0:	4413      	add	r3, r2
 80073e2:	881b      	ldrh	r3, [r3, #0]
 80073e4:	b29b      	uxth	r3, r3
 80073e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80073ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073ee:	847b      	strh	r3, [r7, #34]	; 0x22
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	781b      	ldrb	r3, [r3, #0]
 80073f6:	009b      	lsls	r3, r3, #2
 80073f8:	441a      	add	r2, r3
 80073fa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80073fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007400:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007404:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007408:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800740c:	b29b      	uxth	r3, r3
 800740e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007410:	2300      	movs	r3, #0
}
 8007412:	4618      	mov	r0, r3
 8007414:	3734      	adds	r7, #52	; 0x34
 8007416:	46bd      	mov	sp, r7
 8007418:	bc80      	pop	{r7}
 800741a:	4770      	bx	lr

0800741c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b0c4      	sub	sp, #272	; 0x110
 8007420:	af00      	add	r7, sp, #0
 8007422:	1d3b      	adds	r3, r7, #4
 8007424:	6018      	str	r0, [r3, #0]
 8007426:	463b      	mov	r3, r7
 8007428:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800742a:	463b      	mov	r3, r7
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	785b      	ldrb	r3, [r3, #1]
 8007430:	2b01      	cmp	r3, #1
 8007432:	f040 8557 	bne.w	8007ee4 <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007436:	463b      	mov	r3, r7
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	699a      	ldr	r2, [r3, #24]
 800743c:	463b      	mov	r3, r7
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	691b      	ldr	r3, [r3, #16]
 8007442:	429a      	cmp	r2, r3
 8007444:	d905      	bls.n	8007452 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 8007446:	463b      	mov	r3, r7
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	691b      	ldr	r3, [r3, #16]
 800744c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007450:	e004      	b.n	800745c <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8007452:	463b      	mov	r3, r7
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	699b      	ldr	r3, [r3, #24]
 8007458:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800745c:	463b      	mov	r3, r7
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	7b1b      	ldrb	r3, [r3, #12]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d12c      	bne.n	80074c0 <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007466:	463b      	mov	r3, r7
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	6959      	ldr	r1, [r3, #20]
 800746c:	463b      	mov	r3, r7
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	88da      	ldrh	r2, [r3, #6]
 8007472:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007476:	b29b      	uxth	r3, r3
 8007478:	1d38      	adds	r0, r7, #4
 800747a:	6800      	ldr	r0, [r0, #0]
 800747c:	f001 fa2c 	bl	80088d8 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007480:	1d3b      	adds	r3, r7, #4
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	617b      	str	r3, [r7, #20]
 8007486:	1d3b      	adds	r3, r7, #4
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800748e:	b29b      	uxth	r3, r3
 8007490:	461a      	mov	r2, r3
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	4413      	add	r3, r2
 8007496:	617b      	str	r3, [r7, #20]
 8007498:	463b      	mov	r3, r7
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	011a      	lsls	r2, r3, #4
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	4413      	add	r3, r2
 80074a4:	f203 4204 	addw	r2, r3, #1028	; 0x404
 80074a8:	f107 0310 	add.w	r3, r7, #16
 80074ac:	601a      	str	r2, [r3, #0]
 80074ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80074b2:	b29a      	uxth	r2, r3
 80074b4:	f107 0310 	add.w	r3, r7, #16
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	801a      	strh	r2, [r3, #0]
 80074bc:	f000 bcdd 	b.w	8007e7a <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80074c0:	463b      	mov	r3, r7
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	78db      	ldrb	r3, [r3, #3]
 80074c6:	2b02      	cmp	r3, #2
 80074c8:	f040 8347 	bne.w	8007b5a <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80074cc:	463b      	mov	r3, r7
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	6a1a      	ldr	r2, [r3, #32]
 80074d2:	463b      	mov	r3, r7
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	691b      	ldr	r3, [r3, #16]
 80074d8:	429a      	cmp	r2, r3
 80074da:	f240 82eb 	bls.w	8007ab4 <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 80074de:	1d3b      	adds	r3, r7, #4
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	463b      	mov	r3, r7
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	009b      	lsls	r3, r3, #2
 80074ea:	4413      	add	r3, r2
 80074ec:	881b      	ldrh	r3, [r3, #0]
 80074ee:	b29b      	uxth	r3, r3
 80074f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074f8:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 80074fc:	1d3b      	adds	r3, r7, #4
 80074fe:	681a      	ldr	r2, [r3, #0]
 8007500:	463b      	mov	r3, r7
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	781b      	ldrb	r3, [r3, #0]
 8007506:	009b      	lsls	r3, r3, #2
 8007508:	441a      	add	r2, r3
 800750a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800750e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007512:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007516:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800751a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800751e:	b29b      	uxth	r3, r3
 8007520:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8007522:	463b      	mov	r3, r7
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	6a1a      	ldr	r2, [r3, #32]
 8007528:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800752c:	1ad2      	subs	r2, r2, r3
 800752e:	463b      	mov	r3, r7
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007534:	1d3b      	adds	r3, r7, #4
 8007536:	681a      	ldr	r2, [r3, #0]
 8007538:	463b      	mov	r3, r7
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	781b      	ldrb	r3, [r3, #0]
 800753e:	009b      	lsls	r3, r3, #2
 8007540:	4413      	add	r3, r2
 8007542:	881b      	ldrh	r3, [r3, #0]
 8007544:	b29b      	uxth	r3, r3
 8007546:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800754a:	2b00      	cmp	r3, #0
 800754c:	f000 8159 	beq.w	8007802 <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007550:	1d3b      	adds	r3, r7, #4
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	637b      	str	r3, [r7, #52]	; 0x34
 8007556:	463b      	mov	r3, r7
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	785b      	ldrb	r3, [r3, #1]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d164      	bne.n	800762a <USB_EPStartXfer+0x20e>
 8007560:	1d3b      	adds	r3, r7, #4
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007566:	1d3b      	adds	r3, r7, #4
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800756e:	b29b      	uxth	r3, r3
 8007570:	461a      	mov	r2, r3
 8007572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007574:	4413      	add	r3, r2
 8007576:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007578:	463b      	mov	r3, r7
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	781b      	ldrb	r3, [r3, #0]
 800757e:	011a      	lsls	r2, r3, #4
 8007580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007582:	4413      	add	r3, r2
 8007584:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007588:	62bb      	str	r3, [r7, #40]	; 0x28
 800758a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800758e:	2b00      	cmp	r3, #0
 8007590:	d112      	bne.n	80075b8 <USB_EPStartXfer+0x19c>
 8007592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007594:	881b      	ldrh	r3, [r3, #0]
 8007596:	b29b      	uxth	r3, r3
 8007598:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800759c:	b29a      	uxth	r2, r3
 800759e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a0:	801a      	strh	r2, [r3, #0]
 80075a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a4:	881b      	ldrh	r3, [r3, #0]
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075b0:	b29a      	uxth	r2, r3
 80075b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b4:	801a      	strh	r2, [r3, #0]
 80075b6:	e054      	b.n	8007662 <USB_EPStartXfer+0x246>
 80075b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80075bc:	2b3e      	cmp	r3, #62	; 0x3e
 80075be:	d817      	bhi.n	80075f0 <USB_EPStartXfer+0x1d4>
 80075c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80075c4:	085b      	lsrs	r3, r3, #1
 80075c6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80075ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80075ce:	f003 0301 	and.w	r3, r3, #1
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d004      	beq.n	80075e0 <USB_EPStartXfer+0x1c4>
 80075d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80075da:	3301      	adds	r3, #1
 80075dc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80075e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	029b      	lsls	r3, r3, #10
 80075e8:	b29a      	uxth	r2, r3
 80075ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ec:	801a      	strh	r2, [r3, #0]
 80075ee:	e038      	b.n	8007662 <USB_EPStartXfer+0x246>
 80075f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80075f4:	095b      	lsrs	r3, r3, #5
 80075f6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80075fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80075fe:	f003 031f 	and.w	r3, r3, #31
 8007602:	2b00      	cmp	r3, #0
 8007604:	d104      	bne.n	8007610 <USB_EPStartXfer+0x1f4>
 8007606:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800760a:	3b01      	subs	r3, #1
 800760c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007610:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007614:	b29b      	uxth	r3, r3
 8007616:	029b      	lsls	r3, r3, #10
 8007618:	b29b      	uxth	r3, r3
 800761a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800761e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007622:	b29a      	uxth	r2, r3
 8007624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007626:	801a      	strh	r2, [r3, #0]
 8007628:	e01b      	b.n	8007662 <USB_EPStartXfer+0x246>
 800762a:	463b      	mov	r3, r7
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	785b      	ldrb	r3, [r3, #1]
 8007630:	2b01      	cmp	r3, #1
 8007632:	d116      	bne.n	8007662 <USB_EPStartXfer+0x246>
 8007634:	1d3b      	adds	r3, r7, #4
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800763c:	b29b      	uxth	r3, r3
 800763e:	461a      	mov	r2, r3
 8007640:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007642:	4413      	add	r3, r2
 8007644:	637b      	str	r3, [r7, #52]	; 0x34
 8007646:	463b      	mov	r3, r7
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	011a      	lsls	r2, r3, #4
 800764e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007650:	4413      	add	r3, r2
 8007652:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007656:	633b      	str	r3, [r7, #48]	; 0x30
 8007658:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800765c:	b29a      	uxth	r2, r3
 800765e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007660:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007662:	463b      	mov	r3, r7
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	895b      	ldrh	r3, [r3, #10]
 8007668:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800766c:	463b      	mov	r3, r7
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	6959      	ldr	r1, [r3, #20]
 8007672:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007676:	b29b      	uxth	r3, r3
 8007678:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800767c:	1d38      	adds	r0, r7, #4
 800767e:	6800      	ldr	r0, [r0, #0]
 8007680:	f001 f92a 	bl	80088d8 <USB_WritePMA>
            ep->xfer_buff += len;
 8007684:	463b      	mov	r3, r7
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	695a      	ldr	r2, [r3, #20]
 800768a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800768e:	441a      	add	r2, r3
 8007690:	463b      	mov	r3, r7
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007696:	463b      	mov	r3, r7
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	6a1a      	ldr	r2, [r3, #32]
 800769c:	463b      	mov	r3, r7
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	691b      	ldr	r3, [r3, #16]
 80076a2:	429a      	cmp	r2, r3
 80076a4:	d909      	bls.n	80076ba <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 80076a6:	463b      	mov	r3, r7
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	6a1a      	ldr	r2, [r3, #32]
 80076ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80076b0:	1ad2      	subs	r2, r2, r3
 80076b2:	463b      	mov	r3, r7
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	621a      	str	r2, [r3, #32]
 80076b8:	e008      	b.n	80076cc <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 80076ba:	463b      	mov	r3, r7
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	6a1b      	ldr	r3, [r3, #32]
 80076c0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 80076c4:	463b      	mov	r3, r7
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	2200      	movs	r2, #0
 80076ca:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80076cc:	463b      	mov	r3, r7
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	785b      	ldrb	r3, [r3, #1]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d164      	bne.n	80077a0 <USB_EPStartXfer+0x384>
 80076d6:	1d3b      	adds	r3, r7, #4
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	61fb      	str	r3, [r7, #28]
 80076dc:	1d3b      	adds	r3, r7, #4
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	461a      	mov	r2, r3
 80076e8:	69fb      	ldr	r3, [r7, #28]
 80076ea:	4413      	add	r3, r2
 80076ec:	61fb      	str	r3, [r7, #28]
 80076ee:	463b      	mov	r3, r7
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	011a      	lsls	r2, r3, #4
 80076f6:	69fb      	ldr	r3, [r7, #28]
 80076f8:	4413      	add	r3, r2
 80076fa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80076fe:	61bb      	str	r3, [r7, #24]
 8007700:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007704:	2b00      	cmp	r3, #0
 8007706:	d112      	bne.n	800772e <USB_EPStartXfer+0x312>
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	881b      	ldrh	r3, [r3, #0]
 800770c:	b29b      	uxth	r3, r3
 800770e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007712:	b29a      	uxth	r2, r3
 8007714:	69bb      	ldr	r3, [r7, #24]
 8007716:	801a      	strh	r2, [r3, #0]
 8007718:	69bb      	ldr	r3, [r7, #24]
 800771a:	881b      	ldrh	r3, [r3, #0]
 800771c:	b29b      	uxth	r3, r3
 800771e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007722:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007726:	b29a      	uxth	r2, r3
 8007728:	69bb      	ldr	r3, [r7, #24]
 800772a:	801a      	strh	r2, [r3, #0]
 800772c:	e057      	b.n	80077de <USB_EPStartXfer+0x3c2>
 800772e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007732:	2b3e      	cmp	r3, #62	; 0x3e
 8007734:	d817      	bhi.n	8007766 <USB_EPStartXfer+0x34a>
 8007736:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800773a:	085b      	lsrs	r3, r3, #1
 800773c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007740:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007744:	f003 0301 	and.w	r3, r3, #1
 8007748:	2b00      	cmp	r3, #0
 800774a:	d004      	beq.n	8007756 <USB_EPStartXfer+0x33a>
 800774c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007750:	3301      	adds	r3, #1
 8007752:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007756:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800775a:	b29b      	uxth	r3, r3
 800775c:	029b      	lsls	r3, r3, #10
 800775e:	b29a      	uxth	r2, r3
 8007760:	69bb      	ldr	r3, [r7, #24]
 8007762:	801a      	strh	r2, [r3, #0]
 8007764:	e03b      	b.n	80077de <USB_EPStartXfer+0x3c2>
 8007766:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800776a:	095b      	lsrs	r3, r3, #5
 800776c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007770:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007774:	f003 031f 	and.w	r3, r3, #31
 8007778:	2b00      	cmp	r3, #0
 800777a:	d104      	bne.n	8007786 <USB_EPStartXfer+0x36a>
 800777c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007780:	3b01      	subs	r3, #1
 8007782:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007786:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800778a:	b29b      	uxth	r3, r3
 800778c:	029b      	lsls	r3, r3, #10
 800778e:	b29b      	uxth	r3, r3
 8007790:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007794:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007798:	b29a      	uxth	r2, r3
 800779a:	69bb      	ldr	r3, [r7, #24]
 800779c:	801a      	strh	r2, [r3, #0]
 800779e:	e01e      	b.n	80077de <USB_EPStartXfer+0x3c2>
 80077a0:	463b      	mov	r3, r7
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	785b      	ldrb	r3, [r3, #1]
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d119      	bne.n	80077de <USB_EPStartXfer+0x3c2>
 80077aa:	1d3b      	adds	r3, r7, #4
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	627b      	str	r3, [r7, #36]	; 0x24
 80077b0:	1d3b      	adds	r3, r7, #4
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80077b8:	b29b      	uxth	r3, r3
 80077ba:	461a      	mov	r2, r3
 80077bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077be:	4413      	add	r3, r2
 80077c0:	627b      	str	r3, [r7, #36]	; 0x24
 80077c2:	463b      	mov	r3, r7
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	781b      	ldrb	r3, [r3, #0]
 80077c8:	011a      	lsls	r2, r3, #4
 80077ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077cc:	4413      	add	r3, r2
 80077ce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80077d2:	623b      	str	r3, [r7, #32]
 80077d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80077d8:	b29a      	uxth	r2, r3
 80077da:	6a3b      	ldr	r3, [r7, #32]
 80077dc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80077de:	463b      	mov	r3, r7
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	891b      	ldrh	r3, [r3, #8]
 80077e4:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80077e8:	463b      	mov	r3, r7
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	6959      	ldr	r1, [r3, #20]
 80077ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80077f2:	b29b      	uxth	r3, r3
 80077f4:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80077f8:	1d38      	adds	r0, r7, #4
 80077fa:	6800      	ldr	r0, [r0, #0]
 80077fc:	f001 f86c 	bl	80088d8 <USB_WritePMA>
 8007800:	e33b      	b.n	8007e7a <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007802:	463b      	mov	r3, r7
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	785b      	ldrb	r3, [r3, #1]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d164      	bne.n	80078d6 <USB_EPStartXfer+0x4ba>
 800780c:	1d3b      	adds	r3, r7, #4
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007812:	1d3b      	adds	r3, r7, #4
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800781a:	b29b      	uxth	r3, r3
 800781c:	461a      	mov	r2, r3
 800781e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007820:	4413      	add	r3, r2
 8007822:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007824:	463b      	mov	r3, r7
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	781b      	ldrb	r3, [r3, #0]
 800782a:	011a      	lsls	r2, r3, #4
 800782c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800782e:	4413      	add	r3, r2
 8007830:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007834:	64bb      	str	r3, [r7, #72]	; 0x48
 8007836:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800783a:	2b00      	cmp	r3, #0
 800783c:	d112      	bne.n	8007864 <USB_EPStartXfer+0x448>
 800783e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007840:	881b      	ldrh	r3, [r3, #0]
 8007842:	b29b      	uxth	r3, r3
 8007844:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007848:	b29a      	uxth	r2, r3
 800784a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800784c:	801a      	strh	r2, [r3, #0]
 800784e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007850:	881b      	ldrh	r3, [r3, #0]
 8007852:	b29b      	uxth	r3, r3
 8007854:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007858:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800785c:	b29a      	uxth	r2, r3
 800785e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007860:	801a      	strh	r2, [r3, #0]
 8007862:	e057      	b.n	8007914 <USB_EPStartXfer+0x4f8>
 8007864:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007868:	2b3e      	cmp	r3, #62	; 0x3e
 800786a:	d817      	bhi.n	800789c <USB_EPStartXfer+0x480>
 800786c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007870:	085b      	lsrs	r3, r3, #1
 8007872:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007876:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800787a:	f003 0301 	and.w	r3, r3, #1
 800787e:	2b00      	cmp	r3, #0
 8007880:	d004      	beq.n	800788c <USB_EPStartXfer+0x470>
 8007882:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007886:	3301      	adds	r3, #1
 8007888:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800788c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007890:	b29b      	uxth	r3, r3
 8007892:	029b      	lsls	r3, r3, #10
 8007894:	b29a      	uxth	r2, r3
 8007896:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007898:	801a      	strh	r2, [r3, #0]
 800789a:	e03b      	b.n	8007914 <USB_EPStartXfer+0x4f8>
 800789c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078a0:	095b      	lsrs	r3, r3, #5
 80078a2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80078a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078aa:	f003 031f 	and.w	r3, r3, #31
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d104      	bne.n	80078bc <USB_EPStartXfer+0x4a0>
 80078b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80078b6:	3b01      	subs	r3, #1
 80078b8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80078bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	029b      	lsls	r3, r3, #10
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078ce:	b29a      	uxth	r2, r3
 80078d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078d2:	801a      	strh	r2, [r3, #0]
 80078d4:	e01e      	b.n	8007914 <USB_EPStartXfer+0x4f8>
 80078d6:	463b      	mov	r3, r7
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	785b      	ldrb	r3, [r3, #1]
 80078dc:	2b01      	cmp	r3, #1
 80078de:	d119      	bne.n	8007914 <USB_EPStartXfer+0x4f8>
 80078e0:	1d3b      	adds	r3, r7, #4
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	657b      	str	r3, [r7, #84]	; 0x54
 80078e6:	1d3b      	adds	r3, r7, #4
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	461a      	mov	r2, r3
 80078f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80078f4:	4413      	add	r3, r2
 80078f6:	657b      	str	r3, [r7, #84]	; 0x54
 80078f8:	463b      	mov	r3, r7
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	781b      	ldrb	r3, [r3, #0]
 80078fe:	011a      	lsls	r2, r3, #4
 8007900:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007902:	4413      	add	r3, r2
 8007904:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007908:	653b      	str	r3, [r7, #80]	; 0x50
 800790a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800790e:	b29a      	uxth	r2, r3
 8007910:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007912:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007914:	463b      	mov	r3, r7
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	891b      	ldrh	r3, [r3, #8]
 800791a:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800791e:	463b      	mov	r3, r7
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	6959      	ldr	r1, [r3, #20]
 8007924:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007928:	b29b      	uxth	r3, r3
 800792a:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800792e:	1d38      	adds	r0, r7, #4
 8007930:	6800      	ldr	r0, [r0, #0]
 8007932:	f000 ffd1 	bl	80088d8 <USB_WritePMA>
            ep->xfer_buff += len;
 8007936:	463b      	mov	r3, r7
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	695a      	ldr	r2, [r3, #20]
 800793c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007940:	441a      	add	r2, r3
 8007942:	463b      	mov	r3, r7
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007948:	463b      	mov	r3, r7
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	6a1a      	ldr	r2, [r3, #32]
 800794e:	463b      	mov	r3, r7
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	691b      	ldr	r3, [r3, #16]
 8007954:	429a      	cmp	r2, r3
 8007956:	d909      	bls.n	800796c <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 8007958:	463b      	mov	r3, r7
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	6a1a      	ldr	r2, [r3, #32]
 800795e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007962:	1ad2      	subs	r2, r2, r3
 8007964:	463b      	mov	r3, r7
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	621a      	str	r2, [r3, #32]
 800796a:	e008      	b.n	800797e <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 800796c:	463b      	mov	r3, r7
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	6a1b      	ldr	r3, [r3, #32]
 8007972:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8007976:	463b      	mov	r3, r7
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2200      	movs	r2, #0
 800797c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800797e:	1d3b      	adds	r3, r7, #4
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	647b      	str	r3, [r7, #68]	; 0x44
 8007984:	463b      	mov	r3, r7
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	785b      	ldrb	r3, [r3, #1]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d164      	bne.n	8007a58 <USB_EPStartXfer+0x63c>
 800798e:	1d3b      	adds	r3, r7, #4
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007994:	1d3b      	adds	r3, r7, #4
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800799c:	b29b      	uxth	r3, r3
 800799e:	461a      	mov	r2, r3
 80079a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079a2:	4413      	add	r3, r2
 80079a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80079a6:	463b      	mov	r3, r7
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	781b      	ldrb	r3, [r3, #0]
 80079ac:	011a      	lsls	r2, r3, #4
 80079ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079b0:	4413      	add	r3, r2
 80079b2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80079b6:	63bb      	str	r3, [r7, #56]	; 0x38
 80079b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d112      	bne.n	80079e6 <USB_EPStartXfer+0x5ca>
 80079c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079c2:	881b      	ldrh	r3, [r3, #0]
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80079ca:	b29a      	uxth	r2, r3
 80079cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ce:	801a      	strh	r2, [r3, #0]
 80079d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079d2:	881b      	ldrh	r3, [r3, #0]
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079de:	b29a      	uxth	r2, r3
 80079e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079e2:	801a      	strh	r2, [r3, #0]
 80079e4:	e054      	b.n	8007a90 <USB_EPStartXfer+0x674>
 80079e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079ea:	2b3e      	cmp	r3, #62	; 0x3e
 80079ec:	d817      	bhi.n	8007a1e <USB_EPStartXfer+0x602>
 80079ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079f2:	085b      	lsrs	r3, r3, #1
 80079f4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80079f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079fc:	f003 0301 	and.w	r3, r3, #1
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d004      	beq.n	8007a0e <USB_EPStartXfer+0x5f2>
 8007a04:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007a08:	3301      	adds	r3, #1
 8007a0a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007a0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	029b      	lsls	r3, r3, #10
 8007a16:	b29a      	uxth	r2, r3
 8007a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a1a:	801a      	strh	r2, [r3, #0]
 8007a1c:	e038      	b.n	8007a90 <USB_EPStartXfer+0x674>
 8007a1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a22:	095b      	lsrs	r3, r3, #5
 8007a24:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007a28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a2c:	f003 031f 	and.w	r3, r3, #31
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d104      	bne.n	8007a3e <USB_EPStartXfer+0x622>
 8007a34:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007a38:	3b01      	subs	r3, #1
 8007a3a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007a3e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007a42:	b29b      	uxth	r3, r3
 8007a44:	029b      	lsls	r3, r3, #10
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a50:	b29a      	uxth	r2, r3
 8007a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a54:	801a      	strh	r2, [r3, #0]
 8007a56:	e01b      	b.n	8007a90 <USB_EPStartXfer+0x674>
 8007a58:	463b      	mov	r3, r7
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	785b      	ldrb	r3, [r3, #1]
 8007a5e:	2b01      	cmp	r3, #1
 8007a60:	d116      	bne.n	8007a90 <USB_EPStartXfer+0x674>
 8007a62:	1d3b      	adds	r3, r7, #4
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a6a:	b29b      	uxth	r3, r3
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a70:	4413      	add	r3, r2
 8007a72:	647b      	str	r3, [r7, #68]	; 0x44
 8007a74:	463b      	mov	r3, r7
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	781b      	ldrb	r3, [r3, #0]
 8007a7a:	011a      	lsls	r2, r3, #4
 8007a7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a7e:	4413      	add	r3, r2
 8007a80:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007a84:	643b      	str	r3, [r7, #64]	; 0x40
 8007a86:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a8a:	b29a      	uxth	r2, r3
 8007a8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007a8e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007a90:	463b      	mov	r3, r7
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	895b      	ldrh	r3, [r3, #10]
 8007a96:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007a9a:	463b      	mov	r3, r7
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	6959      	ldr	r1, [r3, #20]
 8007aa0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8007aaa:	1d38      	adds	r0, r7, #4
 8007aac:	6800      	ldr	r0, [r0, #0]
 8007aae:	f000 ff13 	bl	80088d8 <USB_WritePMA>
 8007ab2:	e1e2      	b.n	8007e7a <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007ab4:	463b      	mov	r3, r7
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	6a1b      	ldr	r3, [r3, #32]
 8007aba:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8007abe:	1d3b      	adds	r3, r7, #4
 8007ac0:	681a      	ldr	r2, [r3, #0]
 8007ac2:	463b      	mov	r3, r7
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	781b      	ldrb	r3, [r3, #0]
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	4413      	add	r3, r2
 8007acc:	881b      	ldrh	r3, [r3, #0]
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8007ad4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ad8:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8007adc:	1d3b      	adds	r3, r7, #4
 8007ade:	681a      	ldr	r2, [r3, #0]
 8007ae0:	463b      	mov	r3, r7
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	781b      	ldrb	r3, [r3, #0]
 8007ae6:	009b      	lsls	r3, r3, #2
 8007ae8:	441a      	add	r2, r3
 8007aea:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8007aee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007af2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007af6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007afa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007b02:	1d3b      	adds	r3, r7, #4
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	663b      	str	r3, [r7, #96]	; 0x60
 8007b08:	1d3b      	adds	r3, r7, #4
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	461a      	mov	r2, r3
 8007b14:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007b16:	4413      	add	r3, r2
 8007b18:	663b      	str	r3, [r7, #96]	; 0x60
 8007b1a:	463b      	mov	r3, r7
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	011a      	lsls	r2, r3, #4
 8007b22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007b24:	4413      	add	r3, r2
 8007b26:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007b2a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b2c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b30:	b29a      	uxth	r2, r3
 8007b32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b34:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007b36:	463b      	mov	r3, r7
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	891b      	ldrh	r3, [r3, #8]
 8007b3c:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007b40:	463b      	mov	r3, r7
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	6959      	ldr	r1, [r3, #20]
 8007b46:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8007b50:	1d38      	adds	r0, r7, #4
 8007b52:	6800      	ldr	r0, [r0, #0]
 8007b54:	f000 fec0 	bl	80088d8 <USB_WritePMA>
 8007b58:	e18f      	b.n	8007e7a <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007b5a:	1d3b      	adds	r3, r7, #4
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	463b      	mov	r3, r7
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	781b      	ldrb	r3, [r3, #0]
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	4413      	add	r3, r2
 8007b68:	881b      	ldrh	r3, [r3, #0]
 8007b6a:	b29b      	uxth	r3, r3
 8007b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	f000 808f 	beq.w	8007c94 <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007b76:	1d3b      	adds	r3, r7, #4
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	67bb      	str	r3, [r7, #120]	; 0x78
 8007b7c:	463b      	mov	r3, r7
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	785b      	ldrb	r3, [r3, #1]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d164      	bne.n	8007c50 <USB_EPStartXfer+0x834>
 8007b86:	1d3b      	adds	r3, r7, #4
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	673b      	str	r3, [r7, #112]	; 0x70
 8007b8c:	1d3b      	adds	r3, r7, #4
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b94:	b29b      	uxth	r3, r3
 8007b96:	461a      	mov	r2, r3
 8007b98:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007b9a:	4413      	add	r3, r2
 8007b9c:	673b      	str	r3, [r7, #112]	; 0x70
 8007b9e:	463b      	mov	r3, r7
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	781b      	ldrb	r3, [r3, #0]
 8007ba4:	011a      	lsls	r2, r3, #4
 8007ba6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007ba8:	4413      	add	r3, r2
 8007baa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007bae:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007bb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d112      	bne.n	8007bde <USB_EPStartXfer+0x7c2>
 8007bb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bba:	881b      	ldrh	r3, [r3, #0]
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007bc2:	b29a      	uxth	r2, r3
 8007bc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bc6:	801a      	strh	r2, [r3, #0]
 8007bc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bca:	881b      	ldrh	r3, [r3, #0]
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bd6:	b29a      	uxth	r2, r3
 8007bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bda:	801a      	strh	r2, [r3, #0]
 8007bdc:	e054      	b.n	8007c88 <USB_EPStartXfer+0x86c>
 8007bde:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007be2:	2b3e      	cmp	r3, #62	; 0x3e
 8007be4:	d817      	bhi.n	8007c16 <USB_EPStartXfer+0x7fa>
 8007be6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007bea:	085b      	lsrs	r3, r3, #1
 8007bec:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007bf0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007bf4:	f003 0301 	and.w	r3, r3, #1
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d004      	beq.n	8007c06 <USB_EPStartXfer+0x7ea>
 8007bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c00:	3301      	adds	r3, #1
 8007c02:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c0a:	b29b      	uxth	r3, r3
 8007c0c:	029b      	lsls	r3, r3, #10
 8007c0e:	b29a      	uxth	r2, r3
 8007c10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c12:	801a      	strh	r2, [r3, #0]
 8007c14:	e038      	b.n	8007c88 <USB_EPStartXfer+0x86c>
 8007c16:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c1a:	095b      	lsrs	r3, r3, #5
 8007c1c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007c20:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c24:	f003 031f 	and.w	r3, r3, #31
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d104      	bne.n	8007c36 <USB_EPStartXfer+0x81a>
 8007c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c30:	3b01      	subs	r3, #1
 8007c32:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007c36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c3a:	b29b      	uxth	r3, r3
 8007c3c:	029b      	lsls	r3, r3, #10
 8007c3e:	b29b      	uxth	r3, r3
 8007c40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c48:	b29a      	uxth	r2, r3
 8007c4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c4c:	801a      	strh	r2, [r3, #0]
 8007c4e:	e01b      	b.n	8007c88 <USB_EPStartXfer+0x86c>
 8007c50:	463b      	mov	r3, r7
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	785b      	ldrb	r3, [r3, #1]
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	d116      	bne.n	8007c88 <USB_EPStartXfer+0x86c>
 8007c5a:	1d3b      	adds	r3, r7, #4
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007c62:	b29b      	uxth	r3, r3
 8007c64:	461a      	mov	r2, r3
 8007c66:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007c68:	4413      	add	r3, r2
 8007c6a:	67bb      	str	r3, [r7, #120]	; 0x78
 8007c6c:	463b      	mov	r3, r7
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	781b      	ldrb	r3, [r3, #0]
 8007c72:	011a      	lsls	r2, r3, #4
 8007c74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007c76:	4413      	add	r3, r2
 8007c78:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007c7c:	677b      	str	r3, [r7, #116]	; 0x74
 8007c7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c82:	b29a      	uxth	r2, r3
 8007c84:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007c86:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007c88:	463b      	mov	r3, r7
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	895b      	ldrh	r3, [r3, #10]
 8007c8e:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 8007c92:	e097      	b.n	8007dc4 <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007c94:	463b      	mov	r3, r7
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	785b      	ldrb	r3, [r3, #1]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d168      	bne.n	8007d70 <USB_EPStartXfer+0x954>
 8007c9e:	1d3b      	adds	r3, r7, #4
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007ca6:	1d3b      	adds	r3, r7, #4
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	461a      	mov	r2, r3
 8007cb2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007cb6:	4413      	add	r3, r2
 8007cb8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007cbc:	463b      	mov	r3, r7
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	781b      	ldrb	r3, [r3, #0]
 8007cc2:	011a      	lsls	r2, r3, #4
 8007cc4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007cc8:	4413      	add	r3, r2
 8007cca:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007cce:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007cd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d112      	bne.n	8007cfe <USB_EPStartXfer+0x8e2>
 8007cd8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007cda:	881b      	ldrh	r3, [r3, #0]
 8007cdc:	b29b      	uxth	r3, r3
 8007cde:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007ce2:	b29a      	uxth	r2, r3
 8007ce4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007ce6:	801a      	strh	r2, [r3, #0]
 8007ce8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007cea:	881b      	ldrh	r3, [r3, #0]
 8007cec:	b29b      	uxth	r3, r3
 8007cee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007cf2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007cf6:	b29a      	uxth	r2, r3
 8007cf8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007cfa:	801a      	strh	r2, [r3, #0]
 8007cfc:	e05d      	b.n	8007dba <USB_EPStartXfer+0x99e>
 8007cfe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d02:	2b3e      	cmp	r3, #62	; 0x3e
 8007d04:	d817      	bhi.n	8007d36 <USB_EPStartXfer+0x91a>
 8007d06:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d0a:	085b      	lsrs	r3, r3, #1
 8007d0c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007d10:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d14:	f003 0301 	and.w	r3, r3, #1
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d004      	beq.n	8007d26 <USB_EPStartXfer+0x90a>
 8007d1c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007d20:	3301      	adds	r3, #1
 8007d22:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007d26:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	029b      	lsls	r3, r3, #10
 8007d2e:	b29a      	uxth	r2, r3
 8007d30:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007d32:	801a      	strh	r2, [r3, #0]
 8007d34:	e041      	b.n	8007dba <USB_EPStartXfer+0x99e>
 8007d36:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d3a:	095b      	lsrs	r3, r3, #5
 8007d3c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007d40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d44:	f003 031f 	and.w	r3, r3, #31
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d104      	bne.n	8007d56 <USB_EPStartXfer+0x93a>
 8007d4c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007d50:	3b01      	subs	r3, #1
 8007d52:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007d56:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007d5a:	b29b      	uxth	r3, r3
 8007d5c:	029b      	lsls	r3, r3, #10
 8007d5e:	b29b      	uxth	r3, r3
 8007d60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d68:	b29a      	uxth	r2, r3
 8007d6a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007d6c:	801a      	strh	r2, [r3, #0]
 8007d6e:	e024      	b.n	8007dba <USB_EPStartXfer+0x99e>
 8007d70:	463b      	mov	r3, r7
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	785b      	ldrb	r3, [r3, #1]
 8007d76:	2b01      	cmp	r3, #1
 8007d78:	d11f      	bne.n	8007dba <USB_EPStartXfer+0x99e>
 8007d7a:	1d3b      	adds	r3, r7, #4
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007d82:	1d3b      	adds	r3, r7, #4
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007d8a:	b29b      	uxth	r3, r3
 8007d8c:	461a      	mov	r2, r3
 8007d8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007d92:	4413      	add	r3, r2
 8007d94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007d98:	463b      	mov	r3, r7
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	781b      	ldrb	r3, [r3, #0]
 8007d9e:	011a      	lsls	r2, r3, #4
 8007da0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007da4:	4413      	add	r3, r2
 8007da6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007daa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007dae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007db2:	b29a      	uxth	r2, r3
 8007db4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007db8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007dba:	463b      	mov	r3, r7
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	891b      	ldrh	r3, [r3, #8]
 8007dc0:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007dc4:	463b      	mov	r3, r7
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	6959      	ldr	r1, [r3, #20]
 8007dca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8007dd4:	1d38      	adds	r0, r7, #4
 8007dd6:	6800      	ldr	r0, [r0, #0]
 8007dd8:	f000 fd7e 	bl	80088d8 <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8007ddc:	463b      	mov	r3, r7
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	785b      	ldrb	r3, [r3, #1]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d122      	bne.n	8007e2c <USB_EPStartXfer+0xa10>
 8007de6:	1d3b      	adds	r3, r7, #4
 8007de8:	681a      	ldr	r2, [r3, #0]
 8007dea:	463b      	mov	r3, r7
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	781b      	ldrb	r3, [r3, #0]
 8007df0:	009b      	lsls	r3, r3, #2
 8007df2:	4413      	add	r3, r2
 8007df4:	881b      	ldrh	r3, [r3, #0]
 8007df6:	b29b      	uxth	r3, r3
 8007df8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007dfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e00:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8007e04:	1d3b      	adds	r3, r7, #4
 8007e06:	681a      	ldr	r2, [r3, #0]
 8007e08:	463b      	mov	r3, r7
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	781b      	ldrb	r3, [r3, #0]
 8007e0e:	009b      	lsls	r3, r3, #2
 8007e10:	441a      	add	r2, r3
 8007e12:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8007e16:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e1a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e22:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007e26:	b29b      	uxth	r3, r3
 8007e28:	8013      	strh	r3, [r2, #0]
 8007e2a:	e026      	b.n	8007e7a <USB_EPStartXfer+0xa5e>
 8007e2c:	463b      	mov	r3, r7
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	785b      	ldrb	r3, [r3, #1]
 8007e32:	2b01      	cmp	r3, #1
 8007e34:	d121      	bne.n	8007e7a <USB_EPStartXfer+0xa5e>
 8007e36:	1d3b      	adds	r3, r7, #4
 8007e38:	681a      	ldr	r2, [r3, #0]
 8007e3a:	463b      	mov	r3, r7
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	781b      	ldrb	r3, [r3, #0]
 8007e40:	009b      	lsls	r3, r3, #2
 8007e42:	4413      	add	r3, r2
 8007e44:	881b      	ldrh	r3, [r3, #0]
 8007e46:	b29b      	uxth	r3, r3
 8007e48:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e50:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8007e54:	1d3b      	adds	r3, r7, #4
 8007e56:	681a      	ldr	r2, [r3, #0]
 8007e58:	463b      	mov	r3, r7
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	781b      	ldrb	r3, [r3, #0]
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	441a      	add	r2, r3
 8007e62:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8007e66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e6e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007e72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e76:	b29b      	uxth	r3, r3
 8007e78:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007e7a:	1d3b      	adds	r3, r7, #4
 8007e7c:	681a      	ldr	r2, [r3, #0]
 8007e7e:	463b      	mov	r3, r7
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	781b      	ldrb	r3, [r3, #0]
 8007e84:	009b      	lsls	r3, r3, #2
 8007e86:	4413      	add	r3, r2
 8007e88:	881b      	ldrh	r3, [r3, #0]
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	f107 020e 	add.w	r2, r7, #14
 8007e90:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e98:	8013      	strh	r3, [r2, #0]
 8007e9a:	f107 030e 	add.w	r3, r7, #14
 8007e9e:	f107 020e 	add.w	r2, r7, #14
 8007ea2:	8812      	ldrh	r2, [r2, #0]
 8007ea4:	f082 0210 	eor.w	r2, r2, #16
 8007ea8:	801a      	strh	r2, [r3, #0]
 8007eaa:	f107 030e 	add.w	r3, r7, #14
 8007eae:	f107 020e 	add.w	r2, r7, #14
 8007eb2:	8812      	ldrh	r2, [r2, #0]
 8007eb4:	f082 0220 	eor.w	r2, r2, #32
 8007eb8:	801a      	strh	r2, [r3, #0]
 8007eba:	1d3b      	adds	r3, r7, #4
 8007ebc:	681a      	ldr	r2, [r3, #0]
 8007ebe:	463b      	mov	r3, r7
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	781b      	ldrb	r3, [r3, #0]
 8007ec4:	009b      	lsls	r3, r3, #2
 8007ec6:	441a      	add	r2, r3
 8007ec8:	f107 030e 	add.w	r3, r7, #14
 8007ecc:	881b      	ldrh	r3, [r3, #0]
 8007ece:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ed2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ed6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007eda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ede:	b29b      	uxth	r3, r3
 8007ee0:	8013      	strh	r3, [r2, #0]
 8007ee2:	e3b5      	b.n	8008650 <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007ee4:	463b      	mov	r3, r7
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	7b1b      	ldrb	r3, [r3, #12]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	f040 8090 	bne.w	8008010 <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007ef0:	463b      	mov	r3, r7
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	699a      	ldr	r2, [r3, #24]
 8007ef6:	463b      	mov	r3, r7
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	691b      	ldr	r3, [r3, #16]
 8007efc:	429a      	cmp	r2, r3
 8007efe:	d90e      	bls.n	8007f1e <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 8007f00:	463b      	mov	r3, r7
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	691b      	ldr	r3, [r3, #16]
 8007f06:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 8007f0a:	463b      	mov	r3, r7
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	699a      	ldr	r2, [r3, #24]
 8007f10:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f14:	1ad2      	subs	r2, r2, r3
 8007f16:	463b      	mov	r3, r7
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	619a      	str	r2, [r3, #24]
 8007f1c:	e008      	b.n	8007f30 <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 8007f1e:	463b      	mov	r3, r7
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	699b      	ldr	r3, [r3, #24]
 8007f24:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 8007f28:	463b      	mov	r3, r7
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007f30:	1d3b      	adds	r3, r7, #4
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007f38:	1d3b      	adds	r3, r7, #4
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f40:	b29b      	uxth	r3, r3
 8007f42:	461a      	mov	r2, r3
 8007f44:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f48:	4413      	add	r3, r2
 8007f4a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007f4e:	463b      	mov	r3, r7
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	781b      	ldrb	r3, [r3, #0]
 8007f54:	011a      	lsls	r2, r3, #4
 8007f56:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f5a:	4413      	add	r3, r2
 8007f5c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007f60:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007f64:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d116      	bne.n	8007f9a <USB_EPStartXfer+0xb7e>
 8007f6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007f70:	881b      	ldrh	r3, [r3, #0]
 8007f72:	b29b      	uxth	r3, r3
 8007f74:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007f78:	b29a      	uxth	r2, r3
 8007f7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007f7e:	801a      	strh	r2, [r3, #0]
 8007f80:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007f84:	881b      	ldrh	r3, [r3, #0]
 8007f86:	b29b      	uxth	r3, r3
 8007f88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f90:	b29a      	uxth	r2, r3
 8007f92:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007f96:	801a      	strh	r2, [r3, #0]
 8007f98:	e32c      	b.n	80085f4 <USB_EPStartXfer+0x11d8>
 8007f9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f9e:	2b3e      	cmp	r3, #62	; 0x3e
 8007fa0:	d818      	bhi.n	8007fd4 <USB_EPStartXfer+0xbb8>
 8007fa2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fa6:	085b      	lsrs	r3, r3, #1
 8007fa8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007fac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fb0:	f003 0301 	and.w	r3, r3, #1
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d004      	beq.n	8007fc2 <USB_EPStartXfer+0xba6>
 8007fb8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007fbc:	3301      	adds	r3, #1
 8007fbe:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007fc2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007fc6:	b29b      	uxth	r3, r3
 8007fc8:	029b      	lsls	r3, r3, #10
 8007fca:	b29a      	uxth	r2, r3
 8007fcc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007fd0:	801a      	strh	r2, [r3, #0]
 8007fd2:	e30f      	b.n	80085f4 <USB_EPStartXfer+0x11d8>
 8007fd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fd8:	095b      	lsrs	r3, r3, #5
 8007fda:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007fde:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fe2:	f003 031f 	and.w	r3, r3, #31
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d104      	bne.n	8007ff4 <USB_EPStartXfer+0xbd8>
 8007fea:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007fee:	3b01      	subs	r3, #1
 8007ff0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007ff4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	029b      	lsls	r3, r3, #10
 8007ffc:	b29b      	uxth	r3, r3
 8007ffe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008002:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008006:	b29a      	uxth	r2, r3
 8008008:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800800c:	801a      	strh	r2, [r3, #0]
 800800e:	e2f1      	b.n	80085f4 <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008010:	463b      	mov	r3, r7
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	78db      	ldrb	r3, [r3, #3]
 8008016:	2b02      	cmp	r3, #2
 8008018:	f040 818f 	bne.w	800833a <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800801c:	463b      	mov	r3, r7
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	785b      	ldrb	r3, [r3, #1]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d175      	bne.n	8008112 <USB_EPStartXfer+0xcf6>
 8008026:	1d3b      	adds	r3, r7, #4
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800802e:	1d3b      	adds	r3, r7, #4
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008036:	b29b      	uxth	r3, r3
 8008038:	461a      	mov	r2, r3
 800803a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800803e:	4413      	add	r3, r2
 8008040:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008044:	463b      	mov	r3, r7
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	781b      	ldrb	r3, [r3, #0]
 800804a:	011a      	lsls	r2, r3, #4
 800804c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008050:	4413      	add	r3, r2
 8008052:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008056:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800805a:	463b      	mov	r3, r7
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	691b      	ldr	r3, [r3, #16]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d116      	bne.n	8008092 <USB_EPStartXfer+0xc76>
 8008064:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008068:	881b      	ldrh	r3, [r3, #0]
 800806a:	b29b      	uxth	r3, r3
 800806c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008070:	b29a      	uxth	r2, r3
 8008072:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008076:	801a      	strh	r2, [r3, #0]
 8008078:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800807c:	881b      	ldrh	r3, [r3, #0]
 800807e:	b29b      	uxth	r3, r3
 8008080:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008084:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008088:	b29a      	uxth	r2, r3
 800808a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800808e:	801a      	strh	r2, [r3, #0]
 8008090:	e065      	b.n	800815e <USB_EPStartXfer+0xd42>
 8008092:	463b      	mov	r3, r7
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	691b      	ldr	r3, [r3, #16]
 8008098:	2b3e      	cmp	r3, #62	; 0x3e
 800809a:	d81a      	bhi.n	80080d2 <USB_EPStartXfer+0xcb6>
 800809c:	463b      	mov	r3, r7
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	691b      	ldr	r3, [r3, #16]
 80080a2:	085b      	lsrs	r3, r3, #1
 80080a4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80080a8:	463b      	mov	r3, r7
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	691b      	ldr	r3, [r3, #16]
 80080ae:	f003 0301 	and.w	r3, r3, #1
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d004      	beq.n	80080c0 <USB_EPStartXfer+0xca4>
 80080b6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80080ba:	3301      	adds	r3, #1
 80080bc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80080c0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	029b      	lsls	r3, r3, #10
 80080c8:	b29a      	uxth	r2, r3
 80080ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80080ce:	801a      	strh	r2, [r3, #0]
 80080d0:	e045      	b.n	800815e <USB_EPStartXfer+0xd42>
 80080d2:	463b      	mov	r3, r7
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	691b      	ldr	r3, [r3, #16]
 80080d8:	095b      	lsrs	r3, r3, #5
 80080da:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80080de:	463b      	mov	r3, r7
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	691b      	ldr	r3, [r3, #16]
 80080e4:	f003 031f 	and.w	r3, r3, #31
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d104      	bne.n	80080f6 <USB_EPStartXfer+0xcda>
 80080ec:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80080f0:	3b01      	subs	r3, #1
 80080f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80080f6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80080fa:	b29b      	uxth	r3, r3
 80080fc:	029b      	lsls	r3, r3, #10
 80080fe:	b29b      	uxth	r3, r3
 8008100:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008104:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008108:	b29a      	uxth	r2, r3
 800810a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800810e:	801a      	strh	r2, [r3, #0]
 8008110:	e025      	b.n	800815e <USB_EPStartXfer+0xd42>
 8008112:	463b      	mov	r3, r7
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	785b      	ldrb	r3, [r3, #1]
 8008118:	2b01      	cmp	r3, #1
 800811a:	d120      	bne.n	800815e <USB_EPStartXfer+0xd42>
 800811c:	1d3b      	adds	r3, r7, #4
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008124:	1d3b      	adds	r3, r7, #4
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800812c:	b29b      	uxth	r3, r3
 800812e:	461a      	mov	r2, r3
 8008130:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008134:	4413      	add	r3, r2
 8008136:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800813a:	463b      	mov	r3, r7
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	781b      	ldrb	r3, [r3, #0]
 8008140:	011a      	lsls	r2, r3, #4
 8008142:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008146:	4413      	add	r3, r2
 8008148:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800814c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008150:	463b      	mov	r3, r7
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	691b      	ldr	r3, [r3, #16]
 8008156:	b29a      	uxth	r2, r3
 8008158:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800815c:	801a      	strh	r2, [r3, #0]
 800815e:	1d3b      	adds	r3, r7, #4
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008166:	463b      	mov	r3, r7
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	785b      	ldrb	r3, [r3, #1]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d175      	bne.n	800825c <USB_EPStartXfer+0xe40>
 8008170:	1d3b      	adds	r3, r7, #4
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008178:	1d3b      	adds	r3, r7, #4
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008180:	b29b      	uxth	r3, r3
 8008182:	461a      	mov	r2, r3
 8008184:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008188:	4413      	add	r3, r2
 800818a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800818e:	463b      	mov	r3, r7
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	781b      	ldrb	r3, [r3, #0]
 8008194:	011a      	lsls	r2, r3, #4
 8008196:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800819a:	4413      	add	r3, r2
 800819c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80081a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80081a4:	463b      	mov	r3, r7
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	691b      	ldr	r3, [r3, #16]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d116      	bne.n	80081dc <USB_EPStartXfer+0xdc0>
 80081ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80081b2:	881b      	ldrh	r3, [r3, #0]
 80081b4:	b29b      	uxth	r3, r3
 80081b6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80081ba:	b29a      	uxth	r2, r3
 80081bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80081c0:	801a      	strh	r2, [r3, #0]
 80081c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80081c6:	881b      	ldrh	r3, [r3, #0]
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081d2:	b29a      	uxth	r2, r3
 80081d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80081d8:	801a      	strh	r2, [r3, #0]
 80081da:	e061      	b.n	80082a0 <USB_EPStartXfer+0xe84>
 80081dc:	463b      	mov	r3, r7
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	691b      	ldr	r3, [r3, #16]
 80081e2:	2b3e      	cmp	r3, #62	; 0x3e
 80081e4:	d81a      	bhi.n	800821c <USB_EPStartXfer+0xe00>
 80081e6:	463b      	mov	r3, r7
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	691b      	ldr	r3, [r3, #16]
 80081ec:	085b      	lsrs	r3, r3, #1
 80081ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80081f2:	463b      	mov	r3, r7
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	691b      	ldr	r3, [r3, #16]
 80081f8:	f003 0301 	and.w	r3, r3, #1
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d004      	beq.n	800820a <USB_EPStartXfer+0xdee>
 8008200:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008204:	3301      	adds	r3, #1
 8008206:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800820a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800820e:	b29b      	uxth	r3, r3
 8008210:	029b      	lsls	r3, r3, #10
 8008212:	b29a      	uxth	r2, r3
 8008214:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008218:	801a      	strh	r2, [r3, #0]
 800821a:	e041      	b.n	80082a0 <USB_EPStartXfer+0xe84>
 800821c:	463b      	mov	r3, r7
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	691b      	ldr	r3, [r3, #16]
 8008222:	095b      	lsrs	r3, r3, #5
 8008224:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008228:	463b      	mov	r3, r7
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	691b      	ldr	r3, [r3, #16]
 800822e:	f003 031f 	and.w	r3, r3, #31
 8008232:	2b00      	cmp	r3, #0
 8008234:	d104      	bne.n	8008240 <USB_EPStartXfer+0xe24>
 8008236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800823a:	3b01      	subs	r3, #1
 800823c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008240:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008244:	b29b      	uxth	r3, r3
 8008246:	029b      	lsls	r3, r3, #10
 8008248:	b29b      	uxth	r3, r3
 800824a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800824e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008252:	b29a      	uxth	r2, r3
 8008254:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008258:	801a      	strh	r2, [r3, #0]
 800825a:	e021      	b.n	80082a0 <USB_EPStartXfer+0xe84>
 800825c:	463b      	mov	r3, r7
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	785b      	ldrb	r3, [r3, #1]
 8008262:	2b01      	cmp	r3, #1
 8008264:	d11c      	bne.n	80082a0 <USB_EPStartXfer+0xe84>
 8008266:	1d3b      	adds	r3, r7, #4
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800826e:	b29b      	uxth	r3, r3
 8008270:	461a      	mov	r2, r3
 8008272:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008276:	4413      	add	r3, r2
 8008278:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800827c:	463b      	mov	r3, r7
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	781b      	ldrb	r3, [r3, #0]
 8008282:	011a      	lsls	r2, r3, #4
 8008284:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008288:	4413      	add	r3, r2
 800828a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800828e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008292:	463b      	mov	r3, r7
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	691b      	ldr	r3, [r3, #16]
 8008298:	b29a      	uxth	r2, r3
 800829a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800829e:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80082a0:	463b      	mov	r3, r7
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	69db      	ldr	r3, [r3, #28]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	f000 81a4 	beq.w	80085f4 <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80082ac:	1d3b      	adds	r3, r7, #4
 80082ae:	681a      	ldr	r2, [r3, #0]
 80082b0:	463b      	mov	r3, r7
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	781b      	ldrb	r3, [r3, #0]
 80082b6:	009b      	lsls	r3, r3, #2
 80082b8:	4413      	add	r3, r2
 80082ba:	881b      	ldrh	r3, [r3, #0]
 80082bc:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80082c0:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80082c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d005      	beq.n	80082d8 <USB_EPStartXfer+0xebc>
 80082cc:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80082d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d10d      	bne.n	80082f4 <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80082d8:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80082dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	f040 8187 	bne.w	80085f4 <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80082e6:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80082ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	f040 8180 	bne.w	80085f4 <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 80082f4:	1d3b      	adds	r3, r7, #4
 80082f6:	681a      	ldr	r2, [r3, #0]
 80082f8:	463b      	mov	r3, r7
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	781b      	ldrb	r3, [r3, #0]
 80082fe:	009b      	lsls	r3, r3, #2
 8008300:	4413      	add	r3, r2
 8008302:	881b      	ldrh	r3, [r3, #0]
 8008304:	b29b      	uxth	r3, r3
 8008306:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800830a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800830e:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8008312:	1d3b      	adds	r3, r7, #4
 8008314:	681a      	ldr	r2, [r3, #0]
 8008316:	463b      	mov	r3, r7
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	781b      	ldrb	r3, [r3, #0]
 800831c:	009b      	lsls	r3, r3, #2
 800831e:	441a      	add	r2, r3
 8008320:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8008324:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008328:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800832c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008330:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008334:	b29b      	uxth	r3, r3
 8008336:	8013      	strh	r3, [r2, #0]
 8008338:	e15c      	b.n	80085f4 <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800833a:	463b      	mov	r3, r7
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	78db      	ldrb	r3, [r3, #3]
 8008340:	2b01      	cmp	r3, #1
 8008342:	f040 8155 	bne.w	80085f0 <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8008346:	463b      	mov	r3, r7
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	699a      	ldr	r2, [r3, #24]
 800834c:	463b      	mov	r3, r7
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	691b      	ldr	r3, [r3, #16]
 8008352:	429a      	cmp	r2, r3
 8008354:	d90e      	bls.n	8008374 <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 8008356:	463b      	mov	r3, r7
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	691b      	ldr	r3, [r3, #16]
 800835c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 8008360:	463b      	mov	r3, r7
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	699a      	ldr	r2, [r3, #24]
 8008366:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800836a:	1ad2      	subs	r2, r2, r3
 800836c:	463b      	mov	r3, r7
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	619a      	str	r2, [r3, #24]
 8008372:	e008      	b.n	8008386 <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 8008374:	463b      	mov	r3, r7
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	699b      	ldr	r3, [r3, #24]
 800837a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 800837e:	463b      	mov	r3, r7
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	2200      	movs	r2, #0
 8008384:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8008386:	463b      	mov	r3, r7
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	785b      	ldrb	r3, [r3, #1]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d16f      	bne.n	8008470 <USB_EPStartXfer+0x1054>
 8008390:	1d3b      	adds	r3, r7, #4
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008398:	1d3b      	adds	r3, r7, #4
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80083a0:	b29b      	uxth	r3, r3
 80083a2:	461a      	mov	r2, r3
 80083a4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80083a8:	4413      	add	r3, r2
 80083aa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80083ae:	463b      	mov	r3, r7
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	781b      	ldrb	r3, [r3, #0]
 80083b4:	011a      	lsls	r2, r3, #4
 80083b6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80083ba:	4413      	add	r3, r2
 80083bc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80083c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80083c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d116      	bne.n	80083fa <USB_EPStartXfer+0xfde>
 80083cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80083d0:	881b      	ldrh	r3, [r3, #0]
 80083d2:	b29b      	uxth	r3, r3
 80083d4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80083d8:	b29a      	uxth	r2, r3
 80083da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80083de:	801a      	strh	r2, [r3, #0]
 80083e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80083e4:	881b      	ldrh	r3, [r3, #0]
 80083e6:	b29b      	uxth	r3, r3
 80083e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80083ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80083f0:	b29a      	uxth	r2, r3
 80083f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80083f6:	801a      	strh	r2, [r3, #0]
 80083f8:	e05f      	b.n	80084ba <USB_EPStartXfer+0x109e>
 80083fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80083fe:	2b3e      	cmp	r3, #62	; 0x3e
 8008400:	d818      	bhi.n	8008434 <USB_EPStartXfer+0x1018>
 8008402:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008406:	085b      	lsrs	r3, r3, #1
 8008408:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800840c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008410:	f003 0301 	and.w	r3, r3, #1
 8008414:	2b00      	cmp	r3, #0
 8008416:	d004      	beq.n	8008422 <USB_EPStartXfer+0x1006>
 8008418:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800841c:	3301      	adds	r3, #1
 800841e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008422:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008426:	b29b      	uxth	r3, r3
 8008428:	029b      	lsls	r3, r3, #10
 800842a:	b29a      	uxth	r2, r3
 800842c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008430:	801a      	strh	r2, [r3, #0]
 8008432:	e042      	b.n	80084ba <USB_EPStartXfer+0x109e>
 8008434:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008438:	095b      	lsrs	r3, r3, #5
 800843a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800843e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008442:	f003 031f 	and.w	r3, r3, #31
 8008446:	2b00      	cmp	r3, #0
 8008448:	d104      	bne.n	8008454 <USB_EPStartXfer+0x1038>
 800844a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800844e:	3b01      	subs	r3, #1
 8008450:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008454:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008458:	b29b      	uxth	r3, r3
 800845a:	029b      	lsls	r3, r3, #10
 800845c:	b29b      	uxth	r3, r3
 800845e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008462:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008466:	b29a      	uxth	r2, r3
 8008468:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800846c:	801a      	strh	r2, [r3, #0]
 800846e:	e024      	b.n	80084ba <USB_EPStartXfer+0x109e>
 8008470:	463b      	mov	r3, r7
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	785b      	ldrb	r3, [r3, #1]
 8008476:	2b01      	cmp	r3, #1
 8008478:	d11f      	bne.n	80084ba <USB_EPStartXfer+0x109e>
 800847a:	1d3b      	adds	r3, r7, #4
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008482:	1d3b      	adds	r3, r7, #4
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800848a:	b29b      	uxth	r3, r3
 800848c:	461a      	mov	r2, r3
 800848e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008492:	4413      	add	r3, r2
 8008494:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008498:	463b      	mov	r3, r7
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	781b      	ldrb	r3, [r3, #0]
 800849e:	011a      	lsls	r2, r3, #4
 80084a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80084a4:	4413      	add	r3, r2
 80084a6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80084aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80084ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80084b2:	b29a      	uxth	r2, r3
 80084b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80084b8:	801a      	strh	r2, [r3, #0]
 80084ba:	1d3b      	adds	r3, r7, #4
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80084c2:	463b      	mov	r3, r7
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	785b      	ldrb	r3, [r3, #1]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d16f      	bne.n	80085ac <USB_EPStartXfer+0x1190>
 80084cc:	1d3b      	adds	r3, r7, #4
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80084d4:	1d3b      	adds	r3, r7, #4
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80084dc:	b29b      	uxth	r3, r3
 80084de:	461a      	mov	r2, r3
 80084e0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80084e4:	4413      	add	r3, r2
 80084e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80084ea:	463b      	mov	r3, r7
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	781b      	ldrb	r3, [r3, #0]
 80084f0:	011a      	lsls	r2, r3, #4
 80084f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80084f6:	4413      	add	r3, r2
 80084f8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80084fc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8008500:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008504:	2b00      	cmp	r3, #0
 8008506:	d116      	bne.n	8008536 <USB_EPStartXfer+0x111a>
 8008508:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800850c:	881b      	ldrh	r3, [r3, #0]
 800850e:	b29b      	uxth	r3, r3
 8008510:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008514:	b29a      	uxth	r2, r3
 8008516:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800851a:	801a      	strh	r2, [r3, #0]
 800851c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008520:	881b      	ldrh	r3, [r3, #0]
 8008522:	b29b      	uxth	r3, r3
 8008524:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008528:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800852c:	b29a      	uxth	r2, r3
 800852e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008532:	801a      	strh	r2, [r3, #0]
 8008534:	e05e      	b.n	80085f4 <USB_EPStartXfer+0x11d8>
 8008536:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800853a:	2b3e      	cmp	r3, #62	; 0x3e
 800853c:	d818      	bhi.n	8008570 <USB_EPStartXfer+0x1154>
 800853e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008542:	085b      	lsrs	r3, r3, #1
 8008544:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008548:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800854c:	f003 0301 	and.w	r3, r3, #1
 8008550:	2b00      	cmp	r3, #0
 8008552:	d004      	beq.n	800855e <USB_EPStartXfer+0x1142>
 8008554:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008558:	3301      	adds	r3, #1
 800855a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800855e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008562:	b29b      	uxth	r3, r3
 8008564:	029b      	lsls	r3, r3, #10
 8008566:	b29a      	uxth	r2, r3
 8008568:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800856c:	801a      	strh	r2, [r3, #0]
 800856e:	e041      	b.n	80085f4 <USB_EPStartXfer+0x11d8>
 8008570:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008574:	095b      	lsrs	r3, r3, #5
 8008576:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800857a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800857e:	f003 031f 	and.w	r3, r3, #31
 8008582:	2b00      	cmp	r3, #0
 8008584:	d104      	bne.n	8008590 <USB_EPStartXfer+0x1174>
 8008586:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800858a:	3b01      	subs	r3, #1
 800858c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008590:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008594:	b29b      	uxth	r3, r3
 8008596:	029b      	lsls	r3, r3, #10
 8008598:	b29b      	uxth	r3, r3
 800859a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800859e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085a2:	b29a      	uxth	r2, r3
 80085a4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80085a8:	801a      	strh	r2, [r3, #0]
 80085aa:	e023      	b.n	80085f4 <USB_EPStartXfer+0x11d8>
 80085ac:	463b      	mov	r3, r7
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	785b      	ldrb	r3, [r3, #1]
 80085b2:	2b01      	cmp	r3, #1
 80085b4:	d11e      	bne.n	80085f4 <USB_EPStartXfer+0x11d8>
 80085b6:	1d3b      	adds	r3, r7, #4
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80085be:	b29b      	uxth	r3, r3
 80085c0:	461a      	mov	r2, r3
 80085c2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80085c6:	4413      	add	r3, r2
 80085c8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80085cc:	463b      	mov	r3, r7
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	011a      	lsls	r2, r3, #4
 80085d4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80085d8:	4413      	add	r3, r2
 80085da:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80085de:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80085e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80085e6:	b29a      	uxth	r2, r3
 80085e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80085ec:	801a      	strh	r2, [r3, #0]
 80085ee:	e001      	b.n	80085f4 <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 80085f0:	2301      	movs	r3, #1
 80085f2:	e02e      	b.n	8008652 <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80085f4:	1d3b      	adds	r3, r7, #4
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	463b      	mov	r3, r7
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	781b      	ldrb	r3, [r3, #0]
 80085fe:	009b      	lsls	r3, r3, #2
 8008600:	4413      	add	r3, r2
 8008602:	881b      	ldrh	r3, [r3, #0]
 8008604:	b29b      	uxth	r3, r3
 8008606:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800860a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800860e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8008612:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8008616:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800861a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800861e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8008622:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008626:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800862a:	1d3b      	adds	r3, r7, #4
 800862c:	681a      	ldr	r2, [r3, #0]
 800862e:	463b      	mov	r3, r7
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	781b      	ldrb	r3, [r3, #0]
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	441a      	add	r2, r3
 8008638:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800863c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008640:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008644:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008648:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800864c:	b29b      	uxth	r3, r3
 800864e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008650:	2300      	movs	r3, #0
}
 8008652:	4618      	mov	r0, r3
 8008654:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800865c:	b480      	push	{r7}
 800865e:	b085      	sub	sp, #20
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
 8008664:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	785b      	ldrb	r3, [r3, #1]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d020      	beq.n	80086b0 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	781b      	ldrb	r3, [r3, #0]
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	4413      	add	r3, r2
 8008678:	881b      	ldrh	r3, [r3, #0]
 800867a:	b29b      	uxth	r3, r3
 800867c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008680:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008684:	81bb      	strh	r3, [r7, #12]
 8008686:	89bb      	ldrh	r3, [r7, #12]
 8008688:	f083 0310 	eor.w	r3, r3, #16
 800868c:	81bb      	strh	r3, [r7, #12]
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	781b      	ldrb	r3, [r3, #0]
 8008694:	009b      	lsls	r3, r3, #2
 8008696:	441a      	add	r2, r3
 8008698:	89bb      	ldrh	r3, [r7, #12]
 800869a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800869e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80086a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80086a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086aa:	b29b      	uxth	r3, r3
 80086ac:	8013      	strh	r3, [r2, #0]
 80086ae:	e01f      	b.n	80086f0 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80086b0:	687a      	ldr	r2, [r7, #4]
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	781b      	ldrb	r3, [r3, #0]
 80086b6:	009b      	lsls	r3, r3, #2
 80086b8:	4413      	add	r3, r2
 80086ba:	881b      	ldrh	r3, [r3, #0]
 80086bc:	b29b      	uxth	r3, r3
 80086be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80086c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086c6:	81fb      	strh	r3, [r7, #14]
 80086c8:	89fb      	ldrh	r3, [r7, #14]
 80086ca:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80086ce:	81fb      	strh	r3, [r7, #14]
 80086d0:	687a      	ldr	r2, [r7, #4]
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	781b      	ldrb	r3, [r3, #0]
 80086d6:	009b      	lsls	r3, r3, #2
 80086d8:	441a      	add	r2, r3
 80086da:	89fb      	ldrh	r3, [r7, #14]
 80086dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80086e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80086e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80086e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086ec:	b29b      	uxth	r3, r3
 80086ee:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80086f0:	2300      	movs	r3, #0
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	3714      	adds	r7, #20
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bc80      	pop	{r7}
 80086fa:	4770      	bx	lr

080086fc <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b087      	sub	sp, #28
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
 8008704:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	7b1b      	ldrb	r3, [r3, #12]
 800870a:	2b00      	cmp	r3, #0
 800870c:	f040 809d 	bne.w	800884a <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	785b      	ldrb	r3, [r3, #1]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d04c      	beq.n	80087b2 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008718:	687a      	ldr	r2, [r7, #4]
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	781b      	ldrb	r3, [r3, #0]
 800871e:	009b      	lsls	r3, r3, #2
 8008720:	4413      	add	r3, r2
 8008722:	881b      	ldrh	r3, [r3, #0]
 8008724:	823b      	strh	r3, [r7, #16]
 8008726:	8a3b      	ldrh	r3, [r7, #16]
 8008728:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800872c:	2b00      	cmp	r3, #0
 800872e:	d01b      	beq.n	8008768 <USB_EPClearStall+0x6c>
 8008730:	687a      	ldr	r2, [r7, #4]
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	781b      	ldrb	r3, [r3, #0]
 8008736:	009b      	lsls	r3, r3, #2
 8008738:	4413      	add	r3, r2
 800873a:	881b      	ldrh	r3, [r3, #0]
 800873c:	b29b      	uxth	r3, r3
 800873e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008742:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008746:	81fb      	strh	r3, [r7, #14]
 8008748:	687a      	ldr	r2, [r7, #4]
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	781b      	ldrb	r3, [r3, #0]
 800874e:	009b      	lsls	r3, r3, #2
 8008750:	441a      	add	r2, r3
 8008752:	89fb      	ldrh	r3, [r7, #14]
 8008754:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008758:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800875c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008760:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008764:	b29b      	uxth	r3, r3
 8008766:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	78db      	ldrb	r3, [r3, #3]
 800876c:	2b01      	cmp	r3, #1
 800876e:	d06c      	beq.n	800884a <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	781b      	ldrb	r3, [r3, #0]
 8008776:	009b      	lsls	r3, r3, #2
 8008778:	4413      	add	r3, r2
 800877a:	881b      	ldrh	r3, [r3, #0]
 800877c:	b29b      	uxth	r3, r3
 800877e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008782:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008786:	81bb      	strh	r3, [r7, #12]
 8008788:	89bb      	ldrh	r3, [r7, #12]
 800878a:	f083 0320 	eor.w	r3, r3, #32
 800878e:	81bb      	strh	r3, [r7, #12]
 8008790:	687a      	ldr	r2, [r7, #4]
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	781b      	ldrb	r3, [r3, #0]
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	441a      	add	r2, r3
 800879a:	89bb      	ldrh	r3, [r7, #12]
 800879c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80087a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80087a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80087a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087ac:	b29b      	uxth	r3, r3
 80087ae:	8013      	strh	r3, [r2, #0]
 80087b0:	e04b      	b.n	800884a <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80087b2:	687a      	ldr	r2, [r7, #4]
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	781b      	ldrb	r3, [r3, #0]
 80087b8:	009b      	lsls	r3, r3, #2
 80087ba:	4413      	add	r3, r2
 80087bc:	881b      	ldrh	r3, [r3, #0]
 80087be:	82fb      	strh	r3, [r7, #22]
 80087c0:	8afb      	ldrh	r3, [r7, #22]
 80087c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d01b      	beq.n	8008802 <USB_EPClearStall+0x106>
 80087ca:	687a      	ldr	r2, [r7, #4]
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	781b      	ldrb	r3, [r3, #0]
 80087d0:	009b      	lsls	r3, r3, #2
 80087d2:	4413      	add	r3, r2
 80087d4:	881b      	ldrh	r3, [r3, #0]
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087e0:	82bb      	strh	r3, [r7, #20]
 80087e2:	687a      	ldr	r2, [r7, #4]
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	781b      	ldrb	r3, [r3, #0]
 80087e8:	009b      	lsls	r3, r3, #2
 80087ea:	441a      	add	r2, r3
 80087ec:	8abb      	ldrh	r3, [r7, #20]
 80087ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80087f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80087f6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80087fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087fe:	b29b      	uxth	r3, r3
 8008800:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	781b      	ldrb	r3, [r3, #0]
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	4413      	add	r3, r2
 800880c:	881b      	ldrh	r3, [r3, #0]
 800880e:	b29b      	uxth	r3, r3
 8008810:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008814:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008818:	827b      	strh	r3, [r7, #18]
 800881a:	8a7b      	ldrh	r3, [r7, #18]
 800881c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008820:	827b      	strh	r3, [r7, #18]
 8008822:	8a7b      	ldrh	r3, [r7, #18]
 8008824:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008828:	827b      	strh	r3, [r7, #18]
 800882a:	687a      	ldr	r2, [r7, #4]
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	781b      	ldrb	r3, [r3, #0]
 8008830:	009b      	lsls	r3, r3, #2
 8008832:	441a      	add	r2, r3
 8008834:	8a7b      	ldrh	r3, [r7, #18]
 8008836:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800883a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800883e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008842:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008846:	b29b      	uxth	r3, r3
 8008848:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800884a:	2300      	movs	r3, #0
}
 800884c:	4618      	mov	r0, r3
 800884e:	371c      	adds	r7, #28
 8008850:	46bd      	mov	sp, r7
 8008852:	bc80      	pop	{r7}
 8008854:	4770      	bx	lr

08008856 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008856:	b480      	push	{r7}
 8008858:	b083      	sub	sp, #12
 800885a:	af00      	add	r7, sp, #0
 800885c:	6078      	str	r0, [r7, #4]
 800885e:	460b      	mov	r3, r1
 8008860:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008862:	78fb      	ldrb	r3, [r7, #3]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d103      	bne.n	8008870 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2280      	movs	r2, #128	; 0x80
 800886c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8008870:	2300      	movs	r3, #0
}
 8008872:	4618      	mov	r0, r3
 8008874:	370c      	adds	r7, #12
 8008876:	46bd      	mov	sp, r7
 8008878:	bc80      	pop	{r7}
 800887a:	4770      	bx	lr

0800887c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800887c:	b480      	push	{r7}
 800887e:	b083      	sub	sp, #12
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008884:	2300      	movs	r3, #0
}
 8008886:	4618      	mov	r0, r3
 8008888:	370c      	adds	r7, #12
 800888a:	46bd      	mov	sp, r7
 800888c:	bc80      	pop	{r7}
 800888e:	4770      	bx	lr

08008890 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8008890:	b480      	push	{r7}
 8008892:	b083      	sub	sp, #12
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008898:	2300      	movs	r3, #0
}
 800889a:	4618      	mov	r0, r3
 800889c:	370c      	adds	r7, #12
 800889e:	46bd      	mov	sp, r7
 80088a0:	bc80      	pop	{r7}
 80088a2:	4770      	bx	lr

080088a4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b085      	sub	sp, #20
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80088b2:	b29b      	uxth	r3, r3
 80088b4:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80088b6:	68fb      	ldr	r3, [r7, #12]
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	3714      	adds	r7, #20
 80088bc:	46bd      	mov	sp, r7
 80088be:	bc80      	pop	{r7}
 80088c0:	4770      	bx	lr

080088c2 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80088c2:	b480      	push	{r7}
 80088c4:	b083      	sub	sp, #12
 80088c6:	af00      	add	r7, sp, #0
 80088c8:	6078      	str	r0, [r7, #4]
 80088ca:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80088cc:	2300      	movs	r3, #0
}
 80088ce:	4618      	mov	r0, r3
 80088d0:	370c      	adds	r7, #12
 80088d2:	46bd      	mov	sp, r7
 80088d4:	bc80      	pop	{r7}
 80088d6:	4770      	bx	lr

080088d8 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80088d8:	b480      	push	{r7}
 80088da:	b08d      	sub	sp, #52	; 0x34
 80088dc:	af00      	add	r7, sp, #0
 80088de:	60f8      	str	r0, [r7, #12]
 80088e0:	60b9      	str	r1, [r7, #8]
 80088e2:	4611      	mov	r1, r2
 80088e4:	461a      	mov	r2, r3
 80088e6:	460b      	mov	r3, r1
 80088e8:	80fb      	strh	r3, [r7, #6]
 80088ea:	4613      	mov	r3, r2
 80088ec:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80088ee:	88bb      	ldrh	r3, [r7, #4]
 80088f0:	3301      	adds	r3, #1
 80088f2:	085b      	lsrs	r3, r3, #1
 80088f4:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80088fe:	88fb      	ldrh	r3, [r7, #6]
 8008900:	005a      	lsls	r2, r3, #1
 8008902:	69fb      	ldr	r3, [r7, #28]
 8008904:	4413      	add	r3, r2
 8008906:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800890a:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800890c:	6a3b      	ldr	r3, [r7, #32]
 800890e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008910:	e01e      	b.n	8008950 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8008912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008914:	781b      	ldrb	r3, [r3, #0]
 8008916:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8008918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800891a:	3301      	adds	r3, #1
 800891c:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800891e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008920:	781b      	ldrb	r3, [r3, #0]
 8008922:	b29b      	uxth	r3, r3
 8008924:	021b      	lsls	r3, r3, #8
 8008926:	b29b      	uxth	r3, r3
 8008928:	461a      	mov	r2, r3
 800892a:	69bb      	ldr	r3, [r7, #24]
 800892c:	4313      	orrs	r3, r2
 800892e:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	b29a      	uxth	r2, r3
 8008934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008936:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800893a:	3302      	adds	r3, #2
 800893c:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800893e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008940:	3302      	adds	r3, #2
 8008942:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8008944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008946:	3301      	adds	r3, #1
 8008948:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800894a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800894c:	3b01      	subs	r3, #1
 800894e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008952:	2b00      	cmp	r3, #0
 8008954:	d1dd      	bne.n	8008912 <USB_WritePMA+0x3a>
  }
}
 8008956:	bf00      	nop
 8008958:	bf00      	nop
 800895a:	3734      	adds	r7, #52	; 0x34
 800895c:	46bd      	mov	sp, r7
 800895e:	bc80      	pop	{r7}
 8008960:	4770      	bx	lr

08008962 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008962:	b480      	push	{r7}
 8008964:	b08b      	sub	sp, #44	; 0x2c
 8008966:	af00      	add	r7, sp, #0
 8008968:	60f8      	str	r0, [r7, #12]
 800896a:	60b9      	str	r1, [r7, #8]
 800896c:	4611      	mov	r1, r2
 800896e:	461a      	mov	r2, r3
 8008970:	460b      	mov	r3, r1
 8008972:	80fb      	strh	r3, [r7, #6]
 8008974:	4613      	mov	r3, r2
 8008976:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008978:	88bb      	ldrh	r3, [r7, #4]
 800897a:	085b      	lsrs	r3, r3, #1
 800897c:	b29b      	uxth	r3, r3
 800897e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008988:	88fb      	ldrh	r3, [r7, #6]
 800898a:	005a      	lsls	r2, r3, #1
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	4413      	add	r3, r2
 8008990:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008994:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8008996:	69bb      	ldr	r3, [r7, #24]
 8008998:	627b      	str	r3, [r7, #36]	; 0x24
 800899a:	e01b      	b.n	80089d4 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800899c:	6a3b      	ldr	r3, [r7, #32]
 800899e:	881b      	ldrh	r3, [r3, #0]
 80089a0:	b29b      	uxth	r3, r3
 80089a2:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80089a4:	6a3b      	ldr	r3, [r7, #32]
 80089a6:	3302      	adds	r3, #2
 80089a8:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	b2da      	uxtb	r2, r3
 80089ae:	69fb      	ldr	r3, [r7, #28]
 80089b0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80089b2:	69fb      	ldr	r3, [r7, #28]
 80089b4:	3301      	adds	r3, #1
 80089b6:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	0a1b      	lsrs	r3, r3, #8
 80089bc:	b2da      	uxtb	r2, r3
 80089be:	69fb      	ldr	r3, [r7, #28]
 80089c0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80089c2:	69fb      	ldr	r3, [r7, #28]
 80089c4:	3301      	adds	r3, #1
 80089c6:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80089c8:	6a3b      	ldr	r3, [r7, #32]
 80089ca:	3302      	adds	r3, #2
 80089cc:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 80089ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d0:	3b01      	subs	r3, #1
 80089d2:	627b      	str	r3, [r7, #36]	; 0x24
 80089d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d1e0      	bne.n	800899c <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80089da:	88bb      	ldrh	r3, [r7, #4]
 80089dc:	f003 0301 	and.w	r3, r3, #1
 80089e0:	b29b      	uxth	r3, r3
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d007      	beq.n	80089f6 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 80089e6:	6a3b      	ldr	r3, [r7, #32]
 80089e8:	881b      	ldrh	r3, [r3, #0]
 80089ea:	b29b      	uxth	r3, r3
 80089ec:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	b2da      	uxtb	r2, r3
 80089f2:	69fb      	ldr	r3, [r7, #28]
 80089f4:	701a      	strb	r2, [r3, #0]
  }
}
 80089f6:	bf00      	nop
 80089f8:	372c      	adds	r7, #44	; 0x2c
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bc80      	pop	{r7}
 80089fe:	4770      	bx	lr

08008a00 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b084      	sub	sp, #16
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
 8008a08:	460b      	mov	r3, r1
 8008a0a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	7c1b      	ldrb	r3, [r3, #16]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d115      	bne.n	8008a44 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008a18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008a1c:	2202      	movs	r2, #2
 8008a1e:	2181      	movs	r1, #129	; 0x81
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f002 f818 	bl	800aa56 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2201      	movs	r2, #1
 8008a2a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008a2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008a30:	2202      	movs	r2, #2
 8008a32:	2101      	movs	r1, #1
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f002 f80e 	bl	800aa56 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8008a42:	e012      	b.n	8008a6a <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008a44:	2340      	movs	r3, #64	; 0x40
 8008a46:	2202      	movs	r2, #2
 8008a48:	2181      	movs	r1, #129	; 0x81
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f002 f803 	bl	800aa56 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2201      	movs	r2, #1
 8008a54:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008a56:	2340      	movs	r3, #64	; 0x40
 8008a58:	2202      	movs	r2, #2
 8008a5a:	2101      	movs	r1, #1
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f001 fffa 	bl	800aa56 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2201      	movs	r2, #1
 8008a66:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008a6a:	2308      	movs	r3, #8
 8008a6c:	2203      	movs	r2, #3
 8008a6e:	2182      	movs	r1, #130	; 0x82
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f001 fff0 	bl	800aa56 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2201      	movs	r2, #1
 8008a7a:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008a7c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008a80:	f002 f910 	bl	800aca4 <USBD_static_malloc>
 8008a84:	4602      	mov	r2, r0
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d102      	bne.n	8008a9c <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8008a96:	2301      	movs	r3, #1
 8008a98:	73fb      	strb	r3, [r7, #15]
 8008a9a:	e026      	b.n	8008aea <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008aa2:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	7c1b      	ldrb	r3, [r3, #16]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d109      	bne.n	8008ada <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008acc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008ad0:	2101      	movs	r1, #1
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f002 f8b0 	bl	800ac38 <USBD_LL_PrepareReceive>
 8008ad8:	e007      	b.n	8008aea <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008ae0:	2340      	movs	r3, #64	; 0x40
 8008ae2:	2101      	movs	r1, #1
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f002 f8a7 	bl	800ac38 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008aea:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3710      	adds	r7, #16
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}

08008af4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b084      	sub	sp, #16
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
 8008afc:	460b      	mov	r3, r1
 8008afe:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008b00:	2300      	movs	r3, #0
 8008b02:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008b04:	2181      	movs	r1, #129	; 0x81
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f001 ffcb 	bl	800aaa2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008b12:	2101      	movs	r1, #1
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f001 ffc4 	bl	800aaa2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008b22:	2182      	movs	r1, #130	; 0x82
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f001 ffbc 	bl	800aaa2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d00e      	beq.n	8008b58 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f002 f8b6 	bl	800acbc <USBD_static_free>
    pdev->pClassData = NULL;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2200      	movs	r2, #0
 8008b54:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8008b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	3710      	adds	r7, #16
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	bd80      	pop	{r7, pc}

08008b62 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008b62:	b580      	push	{r7, lr}
 8008b64:	b086      	sub	sp, #24
 8008b66:	af00      	add	r7, sp, #0
 8008b68:	6078      	str	r0, [r7, #4]
 8008b6a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b72:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008b74:	2300      	movs	r3, #0
 8008b76:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008b78:	2300      	movs	r3, #0
 8008b7a:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	781b      	ldrb	r3, [r3, #0]
 8008b84:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d039      	beq.n	8008c00 <USBD_CDC_Setup+0x9e>
 8008b8c:	2b20      	cmp	r3, #32
 8008b8e:	d17f      	bne.n	8008c90 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	88db      	ldrh	r3, [r3, #6]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d029      	beq.n	8008bec <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	781b      	ldrb	r3, [r3, #0]
 8008b9c:	b25b      	sxtb	r3, r3
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	da11      	bge.n	8008bc6 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008ba8:	689b      	ldr	r3, [r3, #8]
 8008baa:	683a      	ldr	r2, [r7, #0]
 8008bac:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008bae:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008bb0:	683a      	ldr	r2, [r7, #0]
 8008bb2:	88d2      	ldrh	r2, [r2, #6]
 8008bb4:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008bb6:	6939      	ldr	r1, [r7, #16]
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	88db      	ldrh	r3, [r3, #6]
 8008bbc:	461a      	mov	r2, r3
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f001 fa09 	bl	8009fd6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008bc4:	e06b      	b.n	8008c9e <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	785a      	ldrb	r2, [r3, #1]
 8008bca:	693b      	ldr	r3, [r7, #16]
 8008bcc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	88db      	ldrh	r3, [r3, #6]
 8008bd4:	b2da      	uxtb	r2, r3
 8008bd6:	693b      	ldr	r3, [r7, #16]
 8008bd8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008bdc:	6939      	ldr	r1, [r7, #16]
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	88db      	ldrh	r3, [r3, #6]
 8008be2:	461a      	mov	r2, r3
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f001 fa24 	bl	800a032 <USBD_CtlPrepareRx>
      break;
 8008bea:	e058      	b.n	8008c9e <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008bf2:	689b      	ldr	r3, [r3, #8]
 8008bf4:	683a      	ldr	r2, [r7, #0]
 8008bf6:	7850      	ldrb	r0, [r2, #1]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	6839      	ldr	r1, [r7, #0]
 8008bfc:	4798      	blx	r3
      break;
 8008bfe:	e04e      	b.n	8008c9e <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	785b      	ldrb	r3, [r3, #1]
 8008c04:	2b0b      	cmp	r3, #11
 8008c06:	d02e      	beq.n	8008c66 <USBD_CDC_Setup+0x104>
 8008c08:	2b0b      	cmp	r3, #11
 8008c0a:	dc38      	bgt.n	8008c7e <USBD_CDC_Setup+0x11c>
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d002      	beq.n	8008c16 <USBD_CDC_Setup+0xb4>
 8008c10:	2b0a      	cmp	r3, #10
 8008c12:	d014      	beq.n	8008c3e <USBD_CDC_Setup+0xdc>
 8008c14:	e033      	b.n	8008c7e <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c1c:	2b03      	cmp	r3, #3
 8008c1e:	d107      	bne.n	8008c30 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008c20:	f107 030c 	add.w	r3, r7, #12
 8008c24:	2202      	movs	r2, #2
 8008c26:	4619      	mov	r1, r3
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f001 f9d4 	bl	8009fd6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008c2e:	e02e      	b.n	8008c8e <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008c30:	6839      	ldr	r1, [r7, #0]
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	f001 f965 	bl	8009f02 <USBD_CtlError>
            ret = USBD_FAIL;
 8008c38:	2302      	movs	r3, #2
 8008c3a:	75fb      	strb	r3, [r7, #23]
          break;
 8008c3c:	e027      	b.n	8008c8e <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c44:	2b03      	cmp	r3, #3
 8008c46:	d107      	bne.n	8008c58 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008c48:	f107 030f 	add.w	r3, r7, #15
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	4619      	mov	r1, r3
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f001 f9c0 	bl	8009fd6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008c56:	e01a      	b.n	8008c8e <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008c58:	6839      	ldr	r1, [r7, #0]
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f001 f951 	bl	8009f02 <USBD_CtlError>
            ret = USBD_FAIL;
 8008c60:	2302      	movs	r3, #2
 8008c62:	75fb      	strb	r3, [r7, #23]
          break;
 8008c64:	e013      	b.n	8008c8e <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c6c:	2b03      	cmp	r3, #3
 8008c6e:	d00d      	beq.n	8008c8c <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8008c70:	6839      	ldr	r1, [r7, #0]
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f001 f945 	bl	8009f02 <USBD_CtlError>
            ret = USBD_FAIL;
 8008c78:	2302      	movs	r3, #2
 8008c7a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008c7c:	e006      	b.n	8008c8c <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8008c7e:	6839      	ldr	r1, [r7, #0]
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f001 f93e 	bl	8009f02 <USBD_CtlError>
          ret = USBD_FAIL;
 8008c86:	2302      	movs	r3, #2
 8008c88:	75fb      	strb	r3, [r7, #23]
          break;
 8008c8a:	e000      	b.n	8008c8e <USBD_CDC_Setup+0x12c>
          break;
 8008c8c:	bf00      	nop
      }
      break;
 8008c8e:	e006      	b.n	8008c9e <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008c90:	6839      	ldr	r1, [r7, #0]
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f001 f935 	bl	8009f02 <USBD_CtlError>
      ret = USBD_FAIL;
 8008c98:	2302      	movs	r3, #2
 8008c9a:	75fb      	strb	r3, [r7, #23]
      break;
 8008c9c:	bf00      	nop
  }

  return ret;
 8008c9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	3718      	adds	r7, #24
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bd80      	pop	{r7, pc}

08008ca8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b084      	sub	sp, #16
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
 8008cb0:	460b      	mov	r3, r1
 8008cb2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008cba:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008cc2:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d03a      	beq.n	8008d44 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008cce:	78fa      	ldrb	r2, [r7, #3]
 8008cd0:	6879      	ldr	r1, [r7, #4]
 8008cd2:	4613      	mov	r3, r2
 8008cd4:	009b      	lsls	r3, r3, #2
 8008cd6:	4413      	add	r3, r2
 8008cd8:	009b      	lsls	r3, r3, #2
 8008cda:	440b      	add	r3, r1
 8008cdc:	331c      	adds	r3, #28
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d029      	beq.n	8008d38 <USBD_CDC_DataIn+0x90>
 8008ce4:	78fa      	ldrb	r2, [r7, #3]
 8008ce6:	6879      	ldr	r1, [r7, #4]
 8008ce8:	4613      	mov	r3, r2
 8008cea:	009b      	lsls	r3, r3, #2
 8008cec:	4413      	add	r3, r2
 8008cee:	009b      	lsls	r3, r3, #2
 8008cf0:	440b      	add	r3, r1
 8008cf2:	331c      	adds	r3, #28
 8008cf4:	681a      	ldr	r2, [r3, #0]
 8008cf6:	78f9      	ldrb	r1, [r7, #3]
 8008cf8:	68b8      	ldr	r0, [r7, #8]
 8008cfa:	460b      	mov	r3, r1
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	440b      	add	r3, r1
 8008d00:	00db      	lsls	r3, r3, #3
 8008d02:	4403      	add	r3, r0
 8008d04:	3338      	adds	r3, #56	; 0x38
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	fbb2 f1f3 	udiv	r1, r2, r3
 8008d0c:	fb03 f301 	mul.w	r3, r3, r1
 8008d10:	1ad3      	subs	r3, r2, r3
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d110      	bne.n	8008d38 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008d16:	78fa      	ldrb	r2, [r7, #3]
 8008d18:	6879      	ldr	r1, [r7, #4]
 8008d1a:	4613      	mov	r3, r2
 8008d1c:	009b      	lsls	r3, r3, #2
 8008d1e:	4413      	add	r3, r2
 8008d20:	009b      	lsls	r3, r3, #2
 8008d22:	440b      	add	r3, r1
 8008d24:	331c      	adds	r3, #28
 8008d26:	2200      	movs	r2, #0
 8008d28:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008d2a:	78f9      	ldrb	r1, [r7, #3]
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	2200      	movs	r2, #0
 8008d30:	6878      	ldr	r0, [r7, #4]
 8008d32:	f001 ff5e 	bl	800abf2 <USBD_LL_Transmit>
 8008d36:	e003      	b.n	8008d40 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8008d40:	2300      	movs	r3, #0
 8008d42:	e000      	b.n	8008d46 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8008d44:	2302      	movs	r3, #2
  }
}
 8008d46:	4618      	mov	r0, r3
 8008d48:	3710      	adds	r7, #16
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}

08008d4e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008d4e:	b580      	push	{r7, lr}
 8008d50:	b084      	sub	sp, #16
 8008d52:	af00      	add	r7, sp, #0
 8008d54:	6078      	str	r0, [r7, #4]
 8008d56:	460b      	mov	r3, r1
 8008d58:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d60:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008d62:	78fb      	ldrb	r3, [r7, #3]
 8008d64:	4619      	mov	r1, r3
 8008d66:	6878      	ldr	r0, [r7, #4]
 8008d68:	f001 ff89 	bl	800ac7e <USBD_LL_GetRxDataSize>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d00d      	beq.n	8008d9a <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008d84:	68db      	ldr	r3, [r3, #12]
 8008d86:	68fa      	ldr	r2, [r7, #12]
 8008d88:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008d8c:	68fa      	ldr	r2, [r7, #12]
 8008d8e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008d92:	4611      	mov	r1, r2
 8008d94:	4798      	blx	r3

    return USBD_OK;
 8008d96:	2300      	movs	r3, #0
 8008d98:	e000      	b.n	8008d9c <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008d9a:	2302      	movs	r3, #2
  }
}
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	3710      	adds	r7, #16
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bd80      	pop	{r7, pc}

08008da4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b084      	sub	sp, #16
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008db2:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d015      	beq.n	8008dea <USBD_CDC_EP0_RxReady+0x46>
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008dc4:	2bff      	cmp	r3, #255	; 0xff
 8008dc6:	d010      	beq.n	8008dea <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008dce:	689b      	ldr	r3, [r3, #8]
 8008dd0:	68fa      	ldr	r2, [r7, #12]
 8008dd2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8008dd6:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008dd8:	68fa      	ldr	r2, [r7, #12]
 8008dda:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008dde:	b292      	uxth	r2, r2
 8008de0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	22ff      	movs	r2, #255	; 0xff
 8008de6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8008dea:	2300      	movs	r3, #0
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3710      	adds	r7, #16
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}

08008df4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b083      	sub	sp, #12
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2243      	movs	r2, #67	; 0x43
 8008e00:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8008e02:	4b03      	ldr	r3, [pc, #12]	; (8008e10 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	370c      	adds	r7, #12
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bc80      	pop	{r7}
 8008e0c:	4770      	bx	lr
 8008e0e:	bf00      	nop
 8008e10:	200000a8 	.word	0x200000a8

08008e14 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b083      	sub	sp, #12
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2243      	movs	r2, #67	; 0x43
 8008e20:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8008e22:	4b03      	ldr	r3, [pc, #12]	; (8008e30 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	370c      	adds	r7, #12
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bc80      	pop	{r7}
 8008e2c:	4770      	bx	lr
 8008e2e:	bf00      	nop
 8008e30:	20000064 	.word	0x20000064

08008e34 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b083      	sub	sp, #12
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2243      	movs	r2, #67	; 0x43
 8008e40:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8008e42:	4b03      	ldr	r3, [pc, #12]	; (8008e50 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	370c      	adds	r7, #12
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bc80      	pop	{r7}
 8008e4c:	4770      	bx	lr
 8008e4e:	bf00      	nop
 8008e50:	200000ec 	.word	0x200000ec

08008e54 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008e54:	b480      	push	{r7}
 8008e56:	b083      	sub	sp, #12
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	220a      	movs	r2, #10
 8008e60:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8008e62:	4b03      	ldr	r3, [pc, #12]	; (8008e70 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	370c      	adds	r7, #12
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bc80      	pop	{r7}
 8008e6c:	4770      	bx	lr
 8008e6e:	bf00      	nop
 8008e70:	20000020 	.word	0x20000020

08008e74 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b085      	sub	sp, #20
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8008e7e:	2302      	movs	r3, #2
 8008e80:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d005      	beq.n	8008e94 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	683a      	ldr	r2, [r7, #0]
 8008e8c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8008e90:	2300      	movs	r3, #0
 8008e92:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3714      	adds	r7, #20
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bc80      	pop	{r7}
 8008e9e:	4770      	bx	lr

08008ea0 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b087      	sub	sp, #28
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	60f8      	str	r0, [r7, #12]
 8008ea8:	60b9      	str	r1, [r7, #8]
 8008eaa:	4613      	mov	r3, r2
 8008eac:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008eb4:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008eb6:	697b      	ldr	r3, [r7, #20]
 8008eb8:	68ba      	ldr	r2, [r7, #8]
 8008eba:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008ebe:	88fa      	ldrh	r2, [r7, #6]
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8008ec6:	2300      	movs	r3, #0
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	371c      	adds	r7, #28
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bc80      	pop	{r7}
 8008ed0:	4770      	bx	lr

08008ed2 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8008ed2:	b480      	push	{r7}
 8008ed4:	b085      	sub	sp, #20
 8008ed6:	af00      	add	r7, sp, #0
 8008ed8:	6078      	str	r0, [r7, #4]
 8008eda:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ee2:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	683a      	ldr	r2, [r7, #0]
 8008ee8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8008eec:	2300      	movs	r3, #0
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3714      	adds	r7, #20
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bc80      	pop	{r7}
 8008ef6:	4770      	bx	lr

08008ef8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b084      	sub	sp, #16
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f06:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d01c      	beq.n	8008f4c <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d115      	bne.n	8008f48 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2201      	movs	r2, #1
 8008f20:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008f3a:	b29b      	uxth	r3, r3
 8008f3c:	2181      	movs	r1, #129	; 0x81
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f001 fe57 	bl	800abf2 <USBD_LL_Transmit>

      return USBD_OK;
 8008f44:	2300      	movs	r3, #0
 8008f46:	e002      	b.n	8008f4e <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8008f48:	2301      	movs	r3, #1
 8008f4a:	e000      	b.n	8008f4e <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8008f4c:	2302      	movs	r3, #2
  }
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3710      	adds	r7, #16
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}

08008f56 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008f56:	b580      	push	{r7, lr}
 8008f58:	b084      	sub	sp, #16
 8008f5a:	af00      	add	r7, sp, #0
 8008f5c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f64:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d017      	beq.n	8008fa0 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	7c1b      	ldrb	r3, [r3, #16]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d109      	bne.n	8008f8c <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008f7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f82:	2101      	movs	r1, #1
 8008f84:	6878      	ldr	r0, [r7, #4]
 8008f86:	f001 fe57 	bl	800ac38 <USBD_LL_PrepareReceive>
 8008f8a:	e007      	b.n	8008f9c <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008f92:	2340      	movs	r3, #64	; 0x40
 8008f94:	2101      	movs	r1, #1
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f001 fe4e 	bl	800ac38 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	e000      	b.n	8008fa2 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8008fa0:	2302      	movs	r3, #2
  }
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3710      	adds	r7, #16
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}

08008faa <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008faa:	b580      	push	{r7, lr}
 8008fac:	b084      	sub	sp, #16
 8008fae:	af00      	add	r7, sp, #0
 8008fb0:	60f8      	str	r0, [r7, #12]
 8008fb2:	60b9      	str	r1, [r7, #8]
 8008fb4:	4613      	mov	r3, r2
 8008fb6:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d101      	bne.n	8008fc2 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008fbe:	2302      	movs	r3, #2
 8008fc0:	e01a      	b.n	8008ff8 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d003      	beq.n	8008fd4 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d003      	beq.n	8008fe2 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	68ba      	ldr	r2, [r7, #8]
 8008fde:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	2201      	movs	r2, #1
 8008fe6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	79fa      	ldrb	r2, [r7, #7]
 8008fee:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008ff0:	68f8      	ldr	r0, [r7, #12]
 8008ff2:	f001 fcbb 	bl	800a96c <USBD_LL_Init>

  return USBD_OK;
 8008ff6:	2300      	movs	r3, #0
}
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	3710      	adds	r7, #16
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}

08009000 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009000:	b480      	push	{r7}
 8009002:	b085      	sub	sp, #20
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800900a:	2300      	movs	r3, #0
 800900c:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d006      	beq.n	8009022 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	683a      	ldr	r2, [r7, #0]
 8009018:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800901c:	2300      	movs	r3, #0
 800901e:	73fb      	strb	r3, [r7, #15]
 8009020:	e001      	b.n	8009026 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009022:	2302      	movs	r3, #2
 8009024:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009026:	7bfb      	ldrb	r3, [r7, #15]
}
 8009028:	4618      	mov	r0, r3
 800902a:	3714      	adds	r7, #20
 800902c:	46bd      	mov	sp, r7
 800902e:	bc80      	pop	{r7}
 8009030:	4770      	bx	lr

08009032 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009032:	b580      	push	{r7, lr}
 8009034:	b082      	sub	sp, #8
 8009036:	af00      	add	r7, sp, #0
 8009038:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f001 fcf0 	bl	800aa20 <USBD_LL_Start>

  return USBD_OK;
 8009040:	2300      	movs	r3, #0
}
 8009042:	4618      	mov	r0, r3
 8009044:	3708      	adds	r7, #8
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}

0800904a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800904a:	b480      	push	{r7}
 800904c:	b083      	sub	sp, #12
 800904e:	af00      	add	r7, sp, #0
 8009050:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009052:	2300      	movs	r3, #0
}
 8009054:	4618      	mov	r0, r3
 8009056:	370c      	adds	r7, #12
 8009058:	46bd      	mov	sp, r7
 800905a:	bc80      	pop	{r7}
 800905c:	4770      	bx	lr

0800905e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800905e:	b580      	push	{r7, lr}
 8009060:	b084      	sub	sp, #16
 8009062:	af00      	add	r7, sp, #0
 8009064:	6078      	str	r0, [r7, #4]
 8009066:	460b      	mov	r3, r1
 8009068:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800906a:	2302      	movs	r3, #2
 800906c:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009074:	2b00      	cmp	r3, #0
 8009076:	d00c      	beq.n	8009092 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	78fa      	ldrb	r2, [r7, #3]
 8009082:	4611      	mov	r1, r2
 8009084:	6878      	ldr	r0, [r7, #4]
 8009086:	4798      	blx	r3
 8009088:	4603      	mov	r3, r0
 800908a:	2b00      	cmp	r3, #0
 800908c:	d101      	bne.n	8009092 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800908e:	2300      	movs	r3, #0
 8009090:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009092:	7bfb      	ldrb	r3, [r7, #15]
}
 8009094:	4618      	mov	r0, r3
 8009096:	3710      	adds	r7, #16
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}

0800909c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b082      	sub	sp, #8
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
 80090a4:	460b      	mov	r3, r1
 80090a6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80090ae:	685b      	ldr	r3, [r3, #4]
 80090b0:	78fa      	ldrb	r2, [r7, #3]
 80090b2:	4611      	mov	r1, r2
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	4798      	blx	r3

  return USBD_OK;
 80090b8:	2300      	movs	r3, #0
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3708      	adds	r7, #8
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b082      	sub	sp, #8
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	6078      	str	r0, [r7, #4]
 80090ca:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80090d2:	6839      	ldr	r1, [r7, #0]
 80090d4:	4618      	mov	r0, r3
 80090d6:	f000 fed8 	bl	8009e8a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2201      	movs	r2, #1
 80090de:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80090e8:	461a      	mov	r2, r3
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80090f6:	f003 031f 	and.w	r3, r3, #31
 80090fa:	2b02      	cmp	r3, #2
 80090fc:	d016      	beq.n	800912c <USBD_LL_SetupStage+0x6a>
 80090fe:	2b02      	cmp	r3, #2
 8009100:	d81c      	bhi.n	800913c <USBD_LL_SetupStage+0x7a>
 8009102:	2b00      	cmp	r3, #0
 8009104:	d002      	beq.n	800910c <USBD_LL_SetupStage+0x4a>
 8009106:	2b01      	cmp	r3, #1
 8009108:	d008      	beq.n	800911c <USBD_LL_SetupStage+0x5a>
 800910a:	e017      	b.n	800913c <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009112:	4619      	mov	r1, r3
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 f9cb 	bl	80094b0 <USBD_StdDevReq>
      break;
 800911a:	e01a      	b.n	8009152 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009122:	4619      	mov	r1, r3
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f000 fa2d 	bl	8009584 <USBD_StdItfReq>
      break;
 800912a:	e012      	b.n	8009152 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009132:	4619      	mov	r1, r3
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f000 fa6d 	bl	8009614 <USBD_StdEPReq>
      break;
 800913a:	e00a      	b.n	8009152 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009142:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009146:	b2db      	uxtb	r3, r3
 8009148:	4619      	mov	r1, r3
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	f001 fcc8 	bl	800aae0 <USBD_LL_StallEP>
      break;
 8009150:	bf00      	nop
  }

  return USBD_OK;
 8009152:	2300      	movs	r3, #0
}
 8009154:	4618      	mov	r0, r3
 8009156:	3708      	adds	r7, #8
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}

0800915c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b086      	sub	sp, #24
 8009160:	af00      	add	r7, sp, #0
 8009162:	60f8      	str	r0, [r7, #12]
 8009164:	460b      	mov	r3, r1
 8009166:	607a      	str	r2, [r7, #4]
 8009168:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800916a:	7afb      	ldrb	r3, [r7, #11]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d14b      	bne.n	8009208 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009176:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800917e:	2b03      	cmp	r3, #3
 8009180:	d134      	bne.n	80091ec <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009182:	697b      	ldr	r3, [r7, #20]
 8009184:	68da      	ldr	r2, [r3, #12]
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	691b      	ldr	r3, [r3, #16]
 800918a:	429a      	cmp	r2, r3
 800918c:	d919      	bls.n	80091c2 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	68da      	ldr	r2, [r3, #12]
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	691b      	ldr	r3, [r3, #16]
 8009196:	1ad2      	subs	r2, r2, r3
 8009198:	697b      	ldr	r3, [r7, #20]
 800919a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800919c:	697b      	ldr	r3, [r7, #20]
 800919e:	68da      	ldr	r2, [r3, #12]
 80091a0:	697b      	ldr	r3, [r7, #20]
 80091a2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80091a4:	429a      	cmp	r2, r3
 80091a6:	d203      	bcs.n	80091b0 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80091ac:	b29b      	uxth	r3, r3
 80091ae:	e002      	b.n	80091b6 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80091b0:	697b      	ldr	r3, [r7, #20]
 80091b2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80091b4:	b29b      	uxth	r3, r3
 80091b6:	461a      	mov	r2, r3
 80091b8:	6879      	ldr	r1, [r7, #4]
 80091ba:	68f8      	ldr	r0, [r7, #12]
 80091bc:	f000 ff57 	bl	800a06e <USBD_CtlContinueRx>
 80091c0:	e038      	b.n	8009234 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091c8:	691b      	ldr	r3, [r3, #16]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d00a      	beq.n	80091e4 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80091d4:	2b03      	cmp	r3, #3
 80091d6:	d105      	bne.n	80091e4 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091de:	691b      	ldr	r3, [r3, #16]
 80091e0:	68f8      	ldr	r0, [r7, #12]
 80091e2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80091e4:	68f8      	ldr	r0, [r7, #12]
 80091e6:	f000 ff54 	bl	800a092 <USBD_CtlSendStatus>
 80091ea:	e023      	b.n	8009234 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80091f2:	2b05      	cmp	r3, #5
 80091f4:	d11e      	bne.n	8009234 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	2200      	movs	r2, #0
 80091fa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80091fe:	2100      	movs	r1, #0
 8009200:	68f8      	ldr	r0, [r7, #12]
 8009202:	f001 fc6d 	bl	800aae0 <USBD_LL_StallEP>
 8009206:	e015      	b.n	8009234 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800920e:	699b      	ldr	r3, [r3, #24]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d00d      	beq.n	8009230 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800921a:	2b03      	cmp	r3, #3
 800921c:	d108      	bne.n	8009230 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009224:	699b      	ldr	r3, [r3, #24]
 8009226:	7afa      	ldrb	r2, [r7, #11]
 8009228:	4611      	mov	r1, r2
 800922a:	68f8      	ldr	r0, [r7, #12]
 800922c:	4798      	blx	r3
 800922e:	e001      	b.n	8009234 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009230:	2302      	movs	r3, #2
 8009232:	e000      	b.n	8009236 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009234:	2300      	movs	r3, #0
}
 8009236:	4618      	mov	r0, r3
 8009238:	3718      	adds	r7, #24
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}

0800923e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800923e:	b580      	push	{r7, lr}
 8009240:	b086      	sub	sp, #24
 8009242:	af00      	add	r7, sp, #0
 8009244:	60f8      	str	r0, [r7, #12]
 8009246:	460b      	mov	r3, r1
 8009248:	607a      	str	r2, [r7, #4]
 800924a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800924c:	7afb      	ldrb	r3, [r7, #11]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d17f      	bne.n	8009352 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	3314      	adds	r3, #20
 8009256:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800925e:	2b02      	cmp	r3, #2
 8009260:	d15c      	bne.n	800931c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	68da      	ldr	r2, [r3, #12]
 8009266:	697b      	ldr	r3, [r7, #20]
 8009268:	691b      	ldr	r3, [r3, #16]
 800926a:	429a      	cmp	r2, r3
 800926c:	d915      	bls.n	800929a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800926e:	697b      	ldr	r3, [r7, #20]
 8009270:	68da      	ldr	r2, [r3, #12]
 8009272:	697b      	ldr	r3, [r7, #20]
 8009274:	691b      	ldr	r3, [r3, #16]
 8009276:	1ad2      	subs	r2, r2, r3
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	68db      	ldr	r3, [r3, #12]
 8009280:	b29b      	uxth	r3, r3
 8009282:	461a      	mov	r2, r3
 8009284:	6879      	ldr	r1, [r7, #4]
 8009286:	68f8      	ldr	r0, [r7, #12]
 8009288:	f000 fec1 	bl	800a00e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800928c:	2300      	movs	r3, #0
 800928e:	2200      	movs	r2, #0
 8009290:	2100      	movs	r1, #0
 8009292:	68f8      	ldr	r0, [r7, #12]
 8009294:	f001 fcd0 	bl	800ac38 <USBD_LL_PrepareReceive>
 8009298:	e04e      	b.n	8009338 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	689b      	ldr	r3, [r3, #8]
 800929e:	697a      	ldr	r2, [r7, #20]
 80092a0:	6912      	ldr	r2, [r2, #16]
 80092a2:	fbb3 f1f2 	udiv	r1, r3, r2
 80092a6:	fb02 f201 	mul.w	r2, r2, r1
 80092aa:	1a9b      	subs	r3, r3, r2
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d11c      	bne.n	80092ea <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	689a      	ldr	r2, [r3, #8]
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80092b8:	429a      	cmp	r2, r3
 80092ba:	d316      	bcc.n	80092ea <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80092bc:	697b      	ldr	r3, [r7, #20]
 80092be:	689a      	ldr	r2, [r3, #8]
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80092c6:	429a      	cmp	r2, r3
 80092c8:	d20f      	bcs.n	80092ea <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80092ca:	2200      	movs	r2, #0
 80092cc:	2100      	movs	r1, #0
 80092ce:	68f8      	ldr	r0, [r7, #12]
 80092d0:	f000 fe9d 	bl	800a00e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2200      	movs	r2, #0
 80092d8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80092dc:	2300      	movs	r3, #0
 80092de:	2200      	movs	r2, #0
 80092e0:	2100      	movs	r1, #0
 80092e2:	68f8      	ldr	r0, [r7, #12]
 80092e4:	f001 fca8 	bl	800ac38 <USBD_LL_PrepareReceive>
 80092e8:	e026      	b.n	8009338 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80092f0:	68db      	ldr	r3, [r3, #12]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d00a      	beq.n	800930c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80092fc:	2b03      	cmp	r3, #3
 80092fe:	d105      	bne.n	800930c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009306:	68db      	ldr	r3, [r3, #12]
 8009308:	68f8      	ldr	r0, [r7, #12]
 800930a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800930c:	2180      	movs	r1, #128	; 0x80
 800930e:	68f8      	ldr	r0, [r7, #12]
 8009310:	f001 fbe6 	bl	800aae0 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009314:	68f8      	ldr	r0, [r7, #12]
 8009316:	f000 fecf 	bl	800a0b8 <USBD_CtlReceiveStatus>
 800931a:	e00d      	b.n	8009338 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009322:	2b04      	cmp	r3, #4
 8009324:	d004      	beq.n	8009330 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800932c:	2b00      	cmp	r3, #0
 800932e:	d103      	bne.n	8009338 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009330:	2180      	movs	r1, #128	; 0x80
 8009332:	68f8      	ldr	r0, [r7, #12]
 8009334:	f001 fbd4 	bl	800aae0 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800933e:	2b01      	cmp	r3, #1
 8009340:	d11d      	bne.n	800937e <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009342:	68f8      	ldr	r0, [r7, #12]
 8009344:	f7ff fe81 	bl	800904a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	2200      	movs	r2, #0
 800934c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009350:	e015      	b.n	800937e <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009358:	695b      	ldr	r3, [r3, #20]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d00d      	beq.n	800937a <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009364:	2b03      	cmp	r3, #3
 8009366:	d108      	bne.n	800937a <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800936e:	695b      	ldr	r3, [r3, #20]
 8009370:	7afa      	ldrb	r2, [r7, #11]
 8009372:	4611      	mov	r1, r2
 8009374:	68f8      	ldr	r0, [r7, #12]
 8009376:	4798      	blx	r3
 8009378:	e001      	b.n	800937e <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800937a:	2302      	movs	r3, #2
 800937c:	e000      	b.n	8009380 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800937e:	2300      	movs	r3, #0
}
 8009380:	4618      	mov	r0, r3
 8009382:	3718      	adds	r7, #24
 8009384:	46bd      	mov	sp, r7
 8009386:	bd80      	pop	{r7, pc}

08009388 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b082      	sub	sp, #8
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009390:	2340      	movs	r3, #64	; 0x40
 8009392:	2200      	movs	r2, #0
 8009394:	2100      	movs	r1, #0
 8009396:	6878      	ldr	r0, [r7, #4]
 8009398:	f001 fb5d 	bl	800aa56 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	2201      	movs	r2, #1
 80093a0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	2240      	movs	r2, #64	; 0x40
 80093a8:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80093ac:	2340      	movs	r3, #64	; 0x40
 80093ae:	2200      	movs	r2, #0
 80093b0:	2180      	movs	r1, #128	; 0x80
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f001 fb4f 	bl	800aa56 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2201      	movs	r2, #1
 80093bc:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2240      	movs	r2, #64	; 0x40
 80093c2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2201      	movs	r2, #1
 80093c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2200      	movs	r2, #0
 80093d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2200      	movs	r2, #0
 80093d8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2200      	movs	r2, #0
 80093de:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d009      	beq.n	8009400 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80093f2:	685b      	ldr	r3, [r3, #4]
 80093f4:	687a      	ldr	r2, [r7, #4]
 80093f6:	6852      	ldr	r2, [r2, #4]
 80093f8:	b2d2      	uxtb	r2, r2
 80093fa:	4611      	mov	r1, r2
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	4798      	blx	r3
  }

  return USBD_OK;
 8009400:	2300      	movs	r3, #0
}
 8009402:	4618      	mov	r0, r3
 8009404:	3708      	adds	r7, #8
 8009406:	46bd      	mov	sp, r7
 8009408:	bd80      	pop	{r7, pc}

0800940a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800940a:	b480      	push	{r7}
 800940c:	b083      	sub	sp, #12
 800940e:	af00      	add	r7, sp, #0
 8009410:	6078      	str	r0, [r7, #4]
 8009412:	460b      	mov	r3, r1
 8009414:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	78fa      	ldrb	r2, [r7, #3]
 800941a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800941c:	2300      	movs	r3, #0
}
 800941e:	4618      	mov	r0, r3
 8009420:	370c      	adds	r7, #12
 8009422:	46bd      	mov	sp, r7
 8009424:	bc80      	pop	{r7}
 8009426:	4770      	bx	lr

08009428 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009428:	b480      	push	{r7}
 800942a:	b083      	sub	sp, #12
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2204      	movs	r2, #4
 8009440:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009444:	2300      	movs	r3, #0
}
 8009446:	4618      	mov	r0, r3
 8009448:	370c      	adds	r7, #12
 800944a:	46bd      	mov	sp, r7
 800944c:	bc80      	pop	{r7}
 800944e:	4770      	bx	lr

08009450 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009450:	b480      	push	{r7}
 8009452:	b083      	sub	sp, #12
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800945e:	2b04      	cmp	r3, #4
 8009460:	d105      	bne.n	800946e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800946e:	2300      	movs	r3, #0
}
 8009470:	4618      	mov	r0, r3
 8009472:	370c      	adds	r7, #12
 8009474:	46bd      	mov	sp, r7
 8009476:	bc80      	pop	{r7}
 8009478:	4770      	bx	lr

0800947a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800947a:	b580      	push	{r7, lr}
 800947c:	b082      	sub	sp, #8
 800947e:	af00      	add	r7, sp, #0
 8009480:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009488:	2b03      	cmp	r3, #3
 800948a:	d10b      	bne.n	80094a4 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009492:	69db      	ldr	r3, [r3, #28]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d005      	beq.n	80094a4 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800949e:	69db      	ldr	r3, [r3, #28]
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80094a4:	2300      	movs	r3, #0
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3708      	adds	r7, #8
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}
	...

080094b0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b084      	sub	sp, #16
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
 80094b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80094ba:	2300      	movs	r3, #0
 80094bc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	781b      	ldrb	r3, [r3, #0]
 80094c2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80094c6:	2b40      	cmp	r3, #64	; 0x40
 80094c8:	d005      	beq.n	80094d6 <USBD_StdDevReq+0x26>
 80094ca:	2b40      	cmp	r3, #64	; 0x40
 80094cc:	d84f      	bhi.n	800956e <USBD_StdDevReq+0xbe>
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d009      	beq.n	80094e6 <USBD_StdDevReq+0x36>
 80094d2:	2b20      	cmp	r3, #32
 80094d4:	d14b      	bne.n	800956e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094dc:	689b      	ldr	r3, [r3, #8]
 80094de:	6839      	ldr	r1, [r7, #0]
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	4798      	blx	r3
      break;
 80094e4:	e048      	b.n	8009578 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	785b      	ldrb	r3, [r3, #1]
 80094ea:	2b09      	cmp	r3, #9
 80094ec:	d839      	bhi.n	8009562 <USBD_StdDevReq+0xb2>
 80094ee:	a201      	add	r2, pc, #4	; (adr r2, 80094f4 <USBD_StdDevReq+0x44>)
 80094f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094f4:	08009545 	.word	0x08009545
 80094f8:	08009559 	.word	0x08009559
 80094fc:	08009563 	.word	0x08009563
 8009500:	0800954f 	.word	0x0800954f
 8009504:	08009563 	.word	0x08009563
 8009508:	08009527 	.word	0x08009527
 800950c:	0800951d 	.word	0x0800951d
 8009510:	08009563 	.word	0x08009563
 8009514:	0800953b 	.word	0x0800953b
 8009518:	08009531 	.word	0x08009531
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800951c:	6839      	ldr	r1, [r7, #0]
 800951e:	6878      	ldr	r0, [r7, #4]
 8009520:	f000 f9dc 	bl	80098dc <USBD_GetDescriptor>
          break;
 8009524:	e022      	b.n	800956c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009526:	6839      	ldr	r1, [r7, #0]
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f000 fb3f 	bl	8009bac <USBD_SetAddress>
          break;
 800952e:	e01d      	b.n	800956c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009530:	6839      	ldr	r1, [r7, #0]
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f000 fb7e 	bl	8009c34 <USBD_SetConfig>
          break;
 8009538:	e018      	b.n	800956c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800953a:	6839      	ldr	r1, [r7, #0]
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f000 fc07 	bl	8009d50 <USBD_GetConfig>
          break;
 8009542:	e013      	b.n	800956c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009544:	6839      	ldr	r1, [r7, #0]
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f000 fc37 	bl	8009dba <USBD_GetStatus>
          break;
 800954c:	e00e      	b.n	800956c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800954e:	6839      	ldr	r1, [r7, #0]
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f000 fc65 	bl	8009e20 <USBD_SetFeature>
          break;
 8009556:	e009      	b.n	800956c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009558:	6839      	ldr	r1, [r7, #0]
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f000 fc74 	bl	8009e48 <USBD_ClrFeature>
          break;
 8009560:	e004      	b.n	800956c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009562:	6839      	ldr	r1, [r7, #0]
 8009564:	6878      	ldr	r0, [r7, #4]
 8009566:	f000 fccc 	bl	8009f02 <USBD_CtlError>
          break;
 800956a:	bf00      	nop
      }
      break;
 800956c:	e004      	b.n	8009578 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800956e:	6839      	ldr	r1, [r7, #0]
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f000 fcc6 	bl	8009f02 <USBD_CtlError>
      break;
 8009576:	bf00      	nop
  }

  return ret;
 8009578:	7bfb      	ldrb	r3, [r7, #15]
}
 800957a:	4618      	mov	r0, r3
 800957c:	3710      	adds	r7, #16
 800957e:	46bd      	mov	sp, r7
 8009580:	bd80      	pop	{r7, pc}
 8009582:	bf00      	nop

08009584 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b084      	sub	sp, #16
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
 800958c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800958e:	2300      	movs	r3, #0
 8009590:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	781b      	ldrb	r3, [r3, #0]
 8009596:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800959a:	2b40      	cmp	r3, #64	; 0x40
 800959c:	d005      	beq.n	80095aa <USBD_StdItfReq+0x26>
 800959e:	2b40      	cmp	r3, #64	; 0x40
 80095a0:	d82e      	bhi.n	8009600 <USBD_StdItfReq+0x7c>
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d001      	beq.n	80095aa <USBD_StdItfReq+0x26>
 80095a6:	2b20      	cmp	r3, #32
 80095a8:	d12a      	bne.n	8009600 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80095b0:	3b01      	subs	r3, #1
 80095b2:	2b02      	cmp	r3, #2
 80095b4:	d81d      	bhi.n	80095f2 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	889b      	ldrh	r3, [r3, #4]
 80095ba:	b2db      	uxtb	r3, r3
 80095bc:	2b01      	cmp	r3, #1
 80095be:	d813      	bhi.n	80095e8 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80095c6:	689b      	ldr	r3, [r3, #8]
 80095c8:	6839      	ldr	r1, [r7, #0]
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	4798      	blx	r3
 80095ce:	4603      	mov	r3, r0
 80095d0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	88db      	ldrh	r3, [r3, #6]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d110      	bne.n	80095fc <USBD_StdItfReq+0x78>
 80095da:	7bfb      	ldrb	r3, [r7, #15]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d10d      	bne.n	80095fc <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	f000 fd56 	bl	800a092 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80095e6:	e009      	b.n	80095fc <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80095e8:	6839      	ldr	r1, [r7, #0]
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f000 fc89 	bl	8009f02 <USBD_CtlError>
          break;
 80095f0:	e004      	b.n	80095fc <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80095f2:	6839      	ldr	r1, [r7, #0]
 80095f4:	6878      	ldr	r0, [r7, #4]
 80095f6:	f000 fc84 	bl	8009f02 <USBD_CtlError>
          break;
 80095fa:	e000      	b.n	80095fe <USBD_StdItfReq+0x7a>
          break;
 80095fc:	bf00      	nop
      }
      break;
 80095fe:	e004      	b.n	800960a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8009600:	6839      	ldr	r1, [r7, #0]
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	f000 fc7d 	bl	8009f02 <USBD_CtlError>
      break;
 8009608:	bf00      	nop
  }

  return USBD_OK;
 800960a:	2300      	movs	r3, #0
}
 800960c:	4618      	mov	r0, r3
 800960e:	3710      	adds	r7, #16
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}

08009614 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b084      	sub	sp, #16
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
 800961c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800961e:	2300      	movs	r3, #0
 8009620:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	889b      	ldrh	r3, [r3, #4]
 8009626:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	781b      	ldrb	r3, [r3, #0]
 800962c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009630:	2b40      	cmp	r3, #64	; 0x40
 8009632:	d007      	beq.n	8009644 <USBD_StdEPReq+0x30>
 8009634:	2b40      	cmp	r3, #64	; 0x40
 8009636:	f200 8146 	bhi.w	80098c6 <USBD_StdEPReq+0x2b2>
 800963a:	2b00      	cmp	r3, #0
 800963c:	d00a      	beq.n	8009654 <USBD_StdEPReq+0x40>
 800963e:	2b20      	cmp	r3, #32
 8009640:	f040 8141 	bne.w	80098c6 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800964a:	689b      	ldr	r3, [r3, #8]
 800964c:	6839      	ldr	r1, [r7, #0]
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	4798      	blx	r3
      break;
 8009652:	e13d      	b.n	80098d0 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	781b      	ldrb	r3, [r3, #0]
 8009658:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800965c:	2b20      	cmp	r3, #32
 800965e:	d10a      	bne.n	8009676 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009666:	689b      	ldr	r3, [r3, #8]
 8009668:	6839      	ldr	r1, [r7, #0]
 800966a:	6878      	ldr	r0, [r7, #4]
 800966c:	4798      	blx	r3
 800966e:	4603      	mov	r3, r0
 8009670:	73fb      	strb	r3, [r7, #15]

        return ret;
 8009672:	7bfb      	ldrb	r3, [r7, #15]
 8009674:	e12d      	b.n	80098d2 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	785b      	ldrb	r3, [r3, #1]
 800967a:	2b03      	cmp	r3, #3
 800967c:	d007      	beq.n	800968e <USBD_StdEPReq+0x7a>
 800967e:	2b03      	cmp	r3, #3
 8009680:	f300 811b 	bgt.w	80098ba <USBD_StdEPReq+0x2a6>
 8009684:	2b00      	cmp	r3, #0
 8009686:	d072      	beq.n	800976e <USBD_StdEPReq+0x15a>
 8009688:	2b01      	cmp	r3, #1
 800968a:	d03a      	beq.n	8009702 <USBD_StdEPReq+0xee>
 800968c:	e115      	b.n	80098ba <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009694:	2b02      	cmp	r3, #2
 8009696:	d002      	beq.n	800969e <USBD_StdEPReq+0x8a>
 8009698:	2b03      	cmp	r3, #3
 800969a:	d015      	beq.n	80096c8 <USBD_StdEPReq+0xb4>
 800969c:	e02b      	b.n	80096f6 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800969e:	7bbb      	ldrb	r3, [r7, #14]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d00c      	beq.n	80096be <USBD_StdEPReq+0xaa>
 80096a4:	7bbb      	ldrb	r3, [r7, #14]
 80096a6:	2b80      	cmp	r3, #128	; 0x80
 80096a8:	d009      	beq.n	80096be <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80096aa:	7bbb      	ldrb	r3, [r7, #14]
 80096ac:	4619      	mov	r1, r3
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f001 fa16 	bl	800aae0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80096b4:	2180      	movs	r1, #128	; 0x80
 80096b6:	6878      	ldr	r0, [r7, #4]
 80096b8:	f001 fa12 	bl	800aae0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80096bc:	e020      	b.n	8009700 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80096be:	6839      	ldr	r1, [r7, #0]
 80096c0:	6878      	ldr	r0, [r7, #4]
 80096c2:	f000 fc1e 	bl	8009f02 <USBD_CtlError>
              break;
 80096c6:	e01b      	b.n	8009700 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	885b      	ldrh	r3, [r3, #2]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d10e      	bne.n	80096ee <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80096d0:	7bbb      	ldrb	r3, [r7, #14]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d00b      	beq.n	80096ee <USBD_StdEPReq+0xda>
 80096d6:	7bbb      	ldrb	r3, [r7, #14]
 80096d8:	2b80      	cmp	r3, #128	; 0x80
 80096da:	d008      	beq.n	80096ee <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	88db      	ldrh	r3, [r3, #6]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d104      	bne.n	80096ee <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80096e4:	7bbb      	ldrb	r3, [r7, #14]
 80096e6:	4619      	mov	r1, r3
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	f001 f9f9 	bl	800aae0 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f000 fccf 	bl	800a092 <USBD_CtlSendStatus>

              break;
 80096f4:	e004      	b.n	8009700 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80096f6:	6839      	ldr	r1, [r7, #0]
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f000 fc02 	bl	8009f02 <USBD_CtlError>
              break;
 80096fe:	bf00      	nop
          }
          break;
 8009700:	e0e0      	b.n	80098c4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009708:	2b02      	cmp	r3, #2
 800970a:	d002      	beq.n	8009712 <USBD_StdEPReq+0xfe>
 800970c:	2b03      	cmp	r3, #3
 800970e:	d015      	beq.n	800973c <USBD_StdEPReq+0x128>
 8009710:	e026      	b.n	8009760 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009712:	7bbb      	ldrb	r3, [r7, #14]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d00c      	beq.n	8009732 <USBD_StdEPReq+0x11e>
 8009718:	7bbb      	ldrb	r3, [r7, #14]
 800971a:	2b80      	cmp	r3, #128	; 0x80
 800971c:	d009      	beq.n	8009732 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800971e:	7bbb      	ldrb	r3, [r7, #14]
 8009720:	4619      	mov	r1, r3
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f001 f9dc 	bl	800aae0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009728:	2180      	movs	r1, #128	; 0x80
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f001 f9d8 	bl	800aae0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009730:	e01c      	b.n	800976c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8009732:	6839      	ldr	r1, [r7, #0]
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	f000 fbe4 	bl	8009f02 <USBD_CtlError>
              break;
 800973a:	e017      	b.n	800976c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	885b      	ldrh	r3, [r3, #2]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d112      	bne.n	800976a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009744:	7bbb      	ldrb	r3, [r7, #14]
 8009746:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800974a:	2b00      	cmp	r3, #0
 800974c:	d004      	beq.n	8009758 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800974e:	7bbb      	ldrb	r3, [r7, #14]
 8009750:	4619      	mov	r1, r3
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f001 f9e3 	bl	800ab1e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f000 fc9a 	bl	800a092 <USBD_CtlSendStatus>
              }
              break;
 800975e:	e004      	b.n	800976a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8009760:	6839      	ldr	r1, [r7, #0]
 8009762:	6878      	ldr	r0, [r7, #4]
 8009764:	f000 fbcd 	bl	8009f02 <USBD_CtlError>
              break;
 8009768:	e000      	b.n	800976c <USBD_StdEPReq+0x158>
              break;
 800976a:	bf00      	nop
          }
          break;
 800976c:	e0aa      	b.n	80098c4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009774:	2b02      	cmp	r3, #2
 8009776:	d002      	beq.n	800977e <USBD_StdEPReq+0x16a>
 8009778:	2b03      	cmp	r3, #3
 800977a:	d032      	beq.n	80097e2 <USBD_StdEPReq+0x1ce>
 800977c:	e097      	b.n	80098ae <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800977e:	7bbb      	ldrb	r3, [r7, #14]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d007      	beq.n	8009794 <USBD_StdEPReq+0x180>
 8009784:	7bbb      	ldrb	r3, [r7, #14]
 8009786:	2b80      	cmp	r3, #128	; 0x80
 8009788:	d004      	beq.n	8009794 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800978a:	6839      	ldr	r1, [r7, #0]
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	f000 fbb8 	bl	8009f02 <USBD_CtlError>
                break;
 8009792:	e091      	b.n	80098b8 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009794:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009798:	2b00      	cmp	r3, #0
 800979a:	da0b      	bge.n	80097b4 <USBD_StdEPReq+0x1a0>
 800979c:	7bbb      	ldrb	r3, [r7, #14]
 800979e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80097a2:	4613      	mov	r3, r2
 80097a4:	009b      	lsls	r3, r3, #2
 80097a6:	4413      	add	r3, r2
 80097a8:	009b      	lsls	r3, r3, #2
 80097aa:	3310      	adds	r3, #16
 80097ac:	687a      	ldr	r2, [r7, #4]
 80097ae:	4413      	add	r3, r2
 80097b0:	3304      	adds	r3, #4
 80097b2:	e00b      	b.n	80097cc <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80097b4:	7bbb      	ldrb	r3, [r7, #14]
 80097b6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80097ba:	4613      	mov	r3, r2
 80097bc:	009b      	lsls	r3, r3, #2
 80097be:	4413      	add	r3, r2
 80097c0:	009b      	lsls	r3, r3, #2
 80097c2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80097c6:	687a      	ldr	r2, [r7, #4]
 80097c8:	4413      	add	r3, r2
 80097ca:	3304      	adds	r3, #4
 80097cc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80097ce:	68bb      	ldr	r3, [r7, #8]
 80097d0:	2200      	movs	r2, #0
 80097d2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	2202      	movs	r2, #2
 80097d8:	4619      	mov	r1, r3
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f000 fbfb 	bl	8009fd6 <USBD_CtlSendData>
              break;
 80097e0:	e06a      	b.n	80098b8 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80097e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	da11      	bge.n	800980e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80097ea:	7bbb      	ldrb	r3, [r7, #14]
 80097ec:	f003 020f 	and.w	r2, r3, #15
 80097f0:	6879      	ldr	r1, [r7, #4]
 80097f2:	4613      	mov	r3, r2
 80097f4:	009b      	lsls	r3, r3, #2
 80097f6:	4413      	add	r3, r2
 80097f8:	009b      	lsls	r3, r3, #2
 80097fa:	440b      	add	r3, r1
 80097fc:	3318      	adds	r3, #24
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d117      	bne.n	8009834 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009804:	6839      	ldr	r1, [r7, #0]
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	f000 fb7b 	bl	8009f02 <USBD_CtlError>
                  break;
 800980c:	e054      	b.n	80098b8 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800980e:	7bbb      	ldrb	r3, [r7, #14]
 8009810:	f003 020f 	and.w	r2, r3, #15
 8009814:	6879      	ldr	r1, [r7, #4]
 8009816:	4613      	mov	r3, r2
 8009818:	009b      	lsls	r3, r3, #2
 800981a:	4413      	add	r3, r2
 800981c:	009b      	lsls	r3, r3, #2
 800981e:	440b      	add	r3, r1
 8009820:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d104      	bne.n	8009834 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800982a:	6839      	ldr	r1, [r7, #0]
 800982c:	6878      	ldr	r0, [r7, #4]
 800982e:	f000 fb68 	bl	8009f02 <USBD_CtlError>
                  break;
 8009832:	e041      	b.n	80098b8 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009834:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009838:	2b00      	cmp	r3, #0
 800983a:	da0b      	bge.n	8009854 <USBD_StdEPReq+0x240>
 800983c:	7bbb      	ldrb	r3, [r7, #14]
 800983e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009842:	4613      	mov	r3, r2
 8009844:	009b      	lsls	r3, r3, #2
 8009846:	4413      	add	r3, r2
 8009848:	009b      	lsls	r3, r3, #2
 800984a:	3310      	adds	r3, #16
 800984c:	687a      	ldr	r2, [r7, #4]
 800984e:	4413      	add	r3, r2
 8009850:	3304      	adds	r3, #4
 8009852:	e00b      	b.n	800986c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009854:	7bbb      	ldrb	r3, [r7, #14]
 8009856:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800985a:	4613      	mov	r3, r2
 800985c:	009b      	lsls	r3, r3, #2
 800985e:	4413      	add	r3, r2
 8009860:	009b      	lsls	r3, r3, #2
 8009862:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009866:	687a      	ldr	r2, [r7, #4]
 8009868:	4413      	add	r3, r2
 800986a:	3304      	adds	r3, #4
 800986c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800986e:	7bbb      	ldrb	r3, [r7, #14]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d002      	beq.n	800987a <USBD_StdEPReq+0x266>
 8009874:	7bbb      	ldrb	r3, [r7, #14]
 8009876:	2b80      	cmp	r3, #128	; 0x80
 8009878:	d103      	bne.n	8009882 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800987a:	68bb      	ldr	r3, [r7, #8]
 800987c:	2200      	movs	r2, #0
 800987e:	601a      	str	r2, [r3, #0]
 8009880:	e00e      	b.n	80098a0 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009882:	7bbb      	ldrb	r3, [r7, #14]
 8009884:	4619      	mov	r1, r3
 8009886:	6878      	ldr	r0, [r7, #4]
 8009888:	f001 f968 	bl	800ab5c <USBD_LL_IsStallEP>
 800988c:	4603      	mov	r3, r0
 800988e:	2b00      	cmp	r3, #0
 8009890:	d003      	beq.n	800989a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8009892:	68bb      	ldr	r3, [r7, #8]
 8009894:	2201      	movs	r2, #1
 8009896:	601a      	str	r2, [r3, #0]
 8009898:	e002      	b.n	80098a0 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800989a:	68bb      	ldr	r3, [r7, #8]
 800989c:	2200      	movs	r2, #0
 800989e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	2202      	movs	r2, #2
 80098a4:	4619      	mov	r1, r3
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f000 fb95 	bl	8009fd6 <USBD_CtlSendData>
              break;
 80098ac:	e004      	b.n	80098b8 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80098ae:	6839      	ldr	r1, [r7, #0]
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f000 fb26 	bl	8009f02 <USBD_CtlError>
              break;
 80098b6:	bf00      	nop
          }
          break;
 80098b8:	e004      	b.n	80098c4 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80098ba:	6839      	ldr	r1, [r7, #0]
 80098bc:	6878      	ldr	r0, [r7, #4]
 80098be:	f000 fb20 	bl	8009f02 <USBD_CtlError>
          break;
 80098c2:	bf00      	nop
      }
      break;
 80098c4:	e004      	b.n	80098d0 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80098c6:	6839      	ldr	r1, [r7, #0]
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f000 fb1a 	bl	8009f02 <USBD_CtlError>
      break;
 80098ce:	bf00      	nop
  }

  return ret;
 80098d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80098d2:	4618      	mov	r0, r3
 80098d4:	3710      	adds	r7, #16
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}
	...

080098dc <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b084      	sub	sp, #16
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
 80098e4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80098e6:	2300      	movs	r3, #0
 80098e8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80098ea:	2300      	movs	r3, #0
 80098ec:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80098ee:	2300      	movs	r3, #0
 80098f0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	885b      	ldrh	r3, [r3, #2]
 80098f6:	0a1b      	lsrs	r3, r3, #8
 80098f8:	b29b      	uxth	r3, r3
 80098fa:	3b01      	subs	r3, #1
 80098fc:	2b06      	cmp	r3, #6
 80098fe:	f200 8128 	bhi.w	8009b52 <USBD_GetDescriptor+0x276>
 8009902:	a201      	add	r2, pc, #4	; (adr r2, 8009908 <USBD_GetDescriptor+0x2c>)
 8009904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009908:	08009925 	.word	0x08009925
 800990c:	0800993d 	.word	0x0800993d
 8009910:	0800997d 	.word	0x0800997d
 8009914:	08009b53 	.word	0x08009b53
 8009918:	08009b53 	.word	0x08009b53
 800991c:	08009af3 	.word	0x08009af3
 8009920:	08009b1f 	.word	0x08009b1f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	687a      	ldr	r2, [r7, #4]
 800992e:	7c12      	ldrb	r2, [r2, #16]
 8009930:	f107 0108 	add.w	r1, r7, #8
 8009934:	4610      	mov	r0, r2
 8009936:	4798      	blx	r3
 8009938:	60f8      	str	r0, [r7, #12]
      break;
 800993a:	e112      	b.n	8009b62 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	7c1b      	ldrb	r3, [r3, #16]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d10d      	bne.n	8009960 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800994a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800994c:	f107 0208 	add.w	r2, r7, #8
 8009950:	4610      	mov	r0, r2
 8009952:	4798      	blx	r3
 8009954:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	3301      	adds	r3, #1
 800995a:	2202      	movs	r2, #2
 800995c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800995e:	e100      	b.n	8009b62 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009968:	f107 0208 	add.w	r2, r7, #8
 800996c:	4610      	mov	r0, r2
 800996e:	4798      	blx	r3
 8009970:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	3301      	adds	r3, #1
 8009976:	2202      	movs	r2, #2
 8009978:	701a      	strb	r2, [r3, #0]
      break;
 800997a:	e0f2      	b.n	8009b62 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	885b      	ldrh	r3, [r3, #2]
 8009980:	b2db      	uxtb	r3, r3
 8009982:	2b05      	cmp	r3, #5
 8009984:	f200 80ac 	bhi.w	8009ae0 <USBD_GetDescriptor+0x204>
 8009988:	a201      	add	r2, pc, #4	; (adr r2, 8009990 <USBD_GetDescriptor+0xb4>)
 800998a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800998e:	bf00      	nop
 8009990:	080099a9 	.word	0x080099a9
 8009994:	080099dd 	.word	0x080099dd
 8009998:	08009a11 	.word	0x08009a11
 800999c:	08009a45 	.word	0x08009a45
 80099a0:	08009a79 	.word	0x08009a79
 80099a4:	08009aad 	.word	0x08009aad
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80099ae:	685b      	ldr	r3, [r3, #4]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d00b      	beq.n	80099cc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80099ba:	685b      	ldr	r3, [r3, #4]
 80099bc:	687a      	ldr	r2, [r7, #4]
 80099be:	7c12      	ldrb	r2, [r2, #16]
 80099c0:	f107 0108 	add.w	r1, r7, #8
 80099c4:	4610      	mov	r0, r2
 80099c6:	4798      	blx	r3
 80099c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099ca:	e091      	b.n	8009af0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80099cc:	6839      	ldr	r1, [r7, #0]
 80099ce:	6878      	ldr	r0, [r7, #4]
 80099d0:	f000 fa97 	bl	8009f02 <USBD_CtlError>
            err++;
 80099d4:	7afb      	ldrb	r3, [r7, #11]
 80099d6:	3301      	adds	r3, #1
 80099d8:	72fb      	strb	r3, [r7, #11]
          break;
 80099da:	e089      	b.n	8009af0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80099e2:	689b      	ldr	r3, [r3, #8]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d00b      	beq.n	8009a00 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80099ee:	689b      	ldr	r3, [r3, #8]
 80099f0:	687a      	ldr	r2, [r7, #4]
 80099f2:	7c12      	ldrb	r2, [r2, #16]
 80099f4:	f107 0108 	add.w	r1, r7, #8
 80099f8:	4610      	mov	r0, r2
 80099fa:	4798      	blx	r3
 80099fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099fe:	e077      	b.n	8009af0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a00:	6839      	ldr	r1, [r7, #0]
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	f000 fa7d 	bl	8009f02 <USBD_CtlError>
            err++;
 8009a08:	7afb      	ldrb	r3, [r7, #11]
 8009a0a:	3301      	adds	r3, #1
 8009a0c:	72fb      	strb	r3, [r7, #11]
          break;
 8009a0e:	e06f      	b.n	8009af0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009a16:	68db      	ldr	r3, [r3, #12]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d00b      	beq.n	8009a34 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009a22:	68db      	ldr	r3, [r3, #12]
 8009a24:	687a      	ldr	r2, [r7, #4]
 8009a26:	7c12      	ldrb	r2, [r2, #16]
 8009a28:	f107 0108 	add.w	r1, r7, #8
 8009a2c:	4610      	mov	r0, r2
 8009a2e:	4798      	blx	r3
 8009a30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a32:	e05d      	b.n	8009af0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a34:	6839      	ldr	r1, [r7, #0]
 8009a36:	6878      	ldr	r0, [r7, #4]
 8009a38:	f000 fa63 	bl	8009f02 <USBD_CtlError>
            err++;
 8009a3c:	7afb      	ldrb	r3, [r7, #11]
 8009a3e:	3301      	adds	r3, #1
 8009a40:	72fb      	strb	r3, [r7, #11]
          break;
 8009a42:	e055      	b.n	8009af0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009a4a:	691b      	ldr	r3, [r3, #16]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d00b      	beq.n	8009a68 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009a56:	691b      	ldr	r3, [r3, #16]
 8009a58:	687a      	ldr	r2, [r7, #4]
 8009a5a:	7c12      	ldrb	r2, [r2, #16]
 8009a5c:	f107 0108 	add.w	r1, r7, #8
 8009a60:	4610      	mov	r0, r2
 8009a62:	4798      	blx	r3
 8009a64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a66:	e043      	b.n	8009af0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a68:	6839      	ldr	r1, [r7, #0]
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f000 fa49 	bl	8009f02 <USBD_CtlError>
            err++;
 8009a70:	7afb      	ldrb	r3, [r7, #11]
 8009a72:	3301      	adds	r3, #1
 8009a74:	72fb      	strb	r3, [r7, #11]
          break;
 8009a76:	e03b      	b.n	8009af0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009a7e:	695b      	ldr	r3, [r3, #20]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d00b      	beq.n	8009a9c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009a8a:	695b      	ldr	r3, [r3, #20]
 8009a8c:	687a      	ldr	r2, [r7, #4]
 8009a8e:	7c12      	ldrb	r2, [r2, #16]
 8009a90:	f107 0108 	add.w	r1, r7, #8
 8009a94:	4610      	mov	r0, r2
 8009a96:	4798      	blx	r3
 8009a98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a9a:	e029      	b.n	8009af0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a9c:	6839      	ldr	r1, [r7, #0]
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f000 fa2f 	bl	8009f02 <USBD_CtlError>
            err++;
 8009aa4:	7afb      	ldrb	r3, [r7, #11]
 8009aa6:	3301      	adds	r3, #1
 8009aa8:	72fb      	strb	r3, [r7, #11]
          break;
 8009aaa:	e021      	b.n	8009af0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009ab2:	699b      	ldr	r3, [r3, #24]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d00b      	beq.n	8009ad0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009abe:	699b      	ldr	r3, [r3, #24]
 8009ac0:	687a      	ldr	r2, [r7, #4]
 8009ac2:	7c12      	ldrb	r2, [r2, #16]
 8009ac4:	f107 0108 	add.w	r1, r7, #8
 8009ac8:	4610      	mov	r0, r2
 8009aca:	4798      	blx	r3
 8009acc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ace:	e00f      	b.n	8009af0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ad0:	6839      	ldr	r1, [r7, #0]
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f000 fa15 	bl	8009f02 <USBD_CtlError>
            err++;
 8009ad8:	7afb      	ldrb	r3, [r7, #11]
 8009ada:	3301      	adds	r3, #1
 8009adc:	72fb      	strb	r3, [r7, #11]
          break;
 8009ade:	e007      	b.n	8009af0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009ae0:	6839      	ldr	r1, [r7, #0]
 8009ae2:	6878      	ldr	r0, [r7, #4]
 8009ae4:	f000 fa0d 	bl	8009f02 <USBD_CtlError>
          err++;
 8009ae8:	7afb      	ldrb	r3, [r7, #11]
 8009aea:	3301      	adds	r3, #1
 8009aec:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8009aee:	e038      	b.n	8009b62 <USBD_GetDescriptor+0x286>
 8009af0:	e037      	b.n	8009b62 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	7c1b      	ldrb	r3, [r3, #16]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d109      	bne.n	8009b0e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b02:	f107 0208 	add.w	r2, r7, #8
 8009b06:	4610      	mov	r0, r2
 8009b08:	4798      	blx	r3
 8009b0a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009b0c:	e029      	b.n	8009b62 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009b0e:	6839      	ldr	r1, [r7, #0]
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f000 f9f6 	bl	8009f02 <USBD_CtlError>
        err++;
 8009b16:	7afb      	ldrb	r3, [r7, #11]
 8009b18:	3301      	adds	r3, #1
 8009b1a:	72fb      	strb	r3, [r7, #11]
      break;
 8009b1c:	e021      	b.n	8009b62 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	7c1b      	ldrb	r3, [r3, #16]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d10d      	bne.n	8009b42 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b2e:	f107 0208 	add.w	r2, r7, #8
 8009b32:	4610      	mov	r0, r2
 8009b34:	4798      	blx	r3
 8009b36:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	3301      	adds	r3, #1
 8009b3c:	2207      	movs	r2, #7
 8009b3e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009b40:	e00f      	b.n	8009b62 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009b42:	6839      	ldr	r1, [r7, #0]
 8009b44:	6878      	ldr	r0, [r7, #4]
 8009b46:	f000 f9dc 	bl	8009f02 <USBD_CtlError>
        err++;
 8009b4a:	7afb      	ldrb	r3, [r7, #11]
 8009b4c:	3301      	adds	r3, #1
 8009b4e:	72fb      	strb	r3, [r7, #11]
      break;
 8009b50:	e007      	b.n	8009b62 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009b52:	6839      	ldr	r1, [r7, #0]
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f000 f9d4 	bl	8009f02 <USBD_CtlError>
      err++;
 8009b5a:	7afb      	ldrb	r3, [r7, #11]
 8009b5c:	3301      	adds	r3, #1
 8009b5e:	72fb      	strb	r3, [r7, #11]
      break;
 8009b60:	bf00      	nop
  }

  if (err != 0U)
 8009b62:	7afb      	ldrb	r3, [r7, #11]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d11c      	bne.n	8009ba2 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009b68:	893b      	ldrh	r3, [r7, #8]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d011      	beq.n	8009b92 <USBD_GetDescriptor+0x2b6>
 8009b6e:	683b      	ldr	r3, [r7, #0]
 8009b70:	88db      	ldrh	r3, [r3, #6]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d00d      	beq.n	8009b92 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	88da      	ldrh	r2, [r3, #6]
 8009b7a:	893b      	ldrh	r3, [r7, #8]
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	bf28      	it	cs
 8009b80:	4613      	movcs	r3, r2
 8009b82:	b29b      	uxth	r3, r3
 8009b84:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009b86:	893b      	ldrh	r3, [r7, #8]
 8009b88:	461a      	mov	r2, r3
 8009b8a:	68f9      	ldr	r1, [r7, #12]
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	f000 fa22 	bl	8009fd6 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	88db      	ldrh	r3, [r3, #6]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d104      	bne.n	8009ba4 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f000 fa79 	bl	800a092 <USBD_CtlSendStatus>
 8009ba0:	e000      	b.n	8009ba4 <USBD_GetDescriptor+0x2c8>
    return;
 8009ba2:	bf00      	nop
    }
  }
}
 8009ba4:	3710      	adds	r7, #16
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}
 8009baa:	bf00      	nop

08009bac <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b084      	sub	sp, #16
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
 8009bb4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	889b      	ldrh	r3, [r3, #4]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d130      	bne.n	8009c20 <USBD_SetAddress+0x74>
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	88db      	ldrh	r3, [r3, #6]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d12c      	bne.n	8009c20 <USBD_SetAddress+0x74>
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	885b      	ldrh	r3, [r3, #2]
 8009bca:	2b7f      	cmp	r3, #127	; 0x7f
 8009bcc:	d828      	bhi.n	8009c20 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009bce:	683b      	ldr	r3, [r7, #0]
 8009bd0:	885b      	ldrh	r3, [r3, #2]
 8009bd2:	b2db      	uxtb	r3, r3
 8009bd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009bd8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009be0:	2b03      	cmp	r3, #3
 8009be2:	d104      	bne.n	8009bee <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009be4:	6839      	ldr	r1, [r7, #0]
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	f000 f98b 	bl	8009f02 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bec:	e01d      	b.n	8009c2a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	7bfa      	ldrb	r2, [r7, #15]
 8009bf2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009bf6:	7bfb      	ldrb	r3, [r7, #15]
 8009bf8:	4619      	mov	r1, r3
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f000 ffda 	bl	800abb4 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f000 fa46 	bl	800a092 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009c06:	7bfb      	ldrb	r3, [r7, #15]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d004      	beq.n	8009c16 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2202      	movs	r2, #2
 8009c10:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c14:	e009      	b.n	8009c2a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2201      	movs	r2, #1
 8009c1a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c1e:	e004      	b.n	8009c2a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009c20:	6839      	ldr	r1, [r7, #0]
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	f000 f96d 	bl	8009f02 <USBD_CtlError>
  }
}
 8009c28:	bf00      	nop
 8009c2a:	bf00      	nop
 8009c2c:	3710      	adds	r7, #16
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	bd80      	pop	{r7, pc}
	...

08009c34 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b082      	sub	sp, #8
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
 8009c3c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	885b      	ldrh	r3, [r3, #2]
 8009c42:	b2da      	uxtb	r2, r3
 8009c44:	4b41      	ldr	r3, [pc, #260]	; (8009d4c <USBD_SetConfig+0x118>)
 8009c46:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009c48:	4b40      	ldr	r3, [pc, #256]	; (8009d4c <USBD_SetConfig+0x118>)
 8009c4a:	781b      	ldrb	r3, [r3, #0]
 8009c4c:	2b01      	cmp	r3, #1
 8009c4e:	d904      	bls.n	8009c5a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009c50:	6839      	ldr	r1, [r7, #0]
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	f000 f955 	bl	8009f02 <USBD_CtlError>
 8009c58:	e075      	b.n	8009d46 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c60:	2b02      	cmp	r3, #2
 8009c62:	d002      	beq.n	8009c6a <USBD_SetConfig+0x36>
 8009c64:	2b03      	cmp	r3, #3
 8009c66:	d023      	beq.n	8009cb0 <USBD_SetConfig+0x7c>
 8009c68:	e062      	b.n	8009d30 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009c6a:	4b38      	ldr	r3, [pc, #224]	; (8009d4c <USBD_SetConfig+0x118>)
 8009c6c:	781b      	ldrb	r3, [r3, #0]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d01a      	beq.n	8009ca8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009c72:	4b36      	ldr	r3, [pc, #216]	; (8009d4c <USBD_SetConfig+0x118>)
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	461a      	mov	r2, r3
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2203      	movs	r2, #3
 8009c80:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009c84:	4b31      	ldr	r3, [pc, #196]	; (8009d4c <USBD_SetConfig+0x118>)
 8009c86:	781b      	ldrb	r3, [r3, #0]
 8009c88:	4619      	mov	r1, r3
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f7ff f9e7 	bl	800905e <USBD_SetClassConfig>
 8009c90:	4603      	mov	r3, r0
 8009c92:	2b02      	cmp	r3, #2
 8009c94:	d104      	bne.n	8009ca0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009c96:	6839      	ldr	r1, [r7, #0]
 8009c98:	6878      	ldr	r0, [r7, #4]
 8009c9a:	f000 f932 	bl	8009f02 <USBD_CtlError>
            return;
 8009c9e:	e052      	b.n	8009d46 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f000 f9f6 	bl	800a092 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009ca6:	e04e      	b.n	8009d46 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f000 f9f2 	bl	800a092 <USBD_CtlSendStatus>
        break;
 8009cae:	e04a      	b.n	8009d46 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009cb0:	4b26      	ldr	r3, [pc, #152]	; (8009d4c <USBD_SetConfig+0x118>)
 8009cb2:	781b      	ldrb	r3, [r3, #0]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d112      	bne.n	8009cde <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2202      	movs	r2, #2
 8009cbc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009cc0:	4b22      	ldr	r3, [pc, #136]	; (8009d4c <USBD_SetConfig+0x118>)
 8009cc2:	781b      	ldrb	r3, [r3, #0]
 8009cc4:	461a      	mov	r2, r3
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009cca:	4b20      	ldr	r3, [pc, #128]	; (8009d4c <USBD_SetConfig+0x118>)
 8009ccc:	781b      	ldrb	r3, [r3, #0]
 8009cce:	4619      	mov	r1, r3
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	f7ff f9e3 	bl	800909c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f000 f9db 	bl	800a092 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009cdc:	e033      	b.n	8009d46 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009cde:	4b1b      	ldr	r3, [pc, #108]	; (8009d4c <USBD_SetConfig+0x118>)
 8009ce0:	781b      	ldrb	r3, [r3, #0]
 8009ce2:	461a      	mov	r2, r3
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	685b      	ldr	r3, [r3, #4]
 8009ce8:	429a      	cmp	r2, r3
 8009cea:	d01d      	beq.n	8009d28 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	685b      	ldr	r3, [r3, #4]
 8009cf0:	b2db      	uxtb	r3, r3
 8009cf2:	4619      	mov	r1, r3
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f7ff f9d1 	bl	800909c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009cfa:	4b14      	ldr	r3, [pc, #80]	; (8009d4c <USBD_SetConfig+0x118>)
 8009cfc:	781b      	ldrb	r3, [r3, #0]
 8009cfe:	461a      	mov	r2, r3
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009d04:	4b11      	ldr	r3, [pc, #68]	; (8009d4c <USBD_SetConfig+0x118>)
 8009d06:	781b      	ldrb	r3, [r3, #0]
 8009d08:	4619      	mov	r1, r3
 8009d0a:	6878      	ldr	r0, [r7, #4]
 8009d0c:	f7ff f9a7 	bl	800905e <USBD_SetClassConfig>
 8009d10:	4603      	mov	r3, r0
 8009d12:	2b02      	cmp	r3, #2
 8009d14:	d104      	bne.n	8009d20 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009d16:	6839      	ldr	r1, [r7, #0]
 8009d18:	6878      	ldr	r0, [r7, #4]
 8009d1a:	f000 f8f2 	bl	8009f02 <USBD_CtlError>
            return;
 8009d1e:	e012      	b.n	8009d46 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009d20:	6878      	ldr	r0, [r7, #4]
 8009d22:	f000 f9b6 	bl	800a092 <USBD_CtlSendStatus>
        break;
 8009d26:	e00e      	b.n	8009d46 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f000 f9b2 	bl	800a092 <USBD_CtlSendStatus>
        break;
 8009d2e:	e00a      	b.n	8009d46 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009d30:	6839      	ldr	r1, [r7, #0]
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f000 f8e5 	bl	8009f02 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009d38:	4b04      	ldr	r3, [pc, #16]	; (8009d4c <USBD_SetConfig+0x118>)
 8009d3a:	781b      	ldrb	r3, [r3, #0]
 8009d3c:	4619      	mov	r1, r3
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f7ff f9ac 	bl	800909c <USBD_ClrClassConfig>
        break;
 8009d44:	bf00      	nop
    }
  }
}
 8009d46:	3708      	adds	r7, #8
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	bd80      	pop	{r7, pc}
 8009d4c:	2000028c 	.word	0x2000028c

08009d50 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b082      	sub	sp, #8
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
 8009d58:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009d5a:	683b      	ldr	r3, [r7, #0]
 8009d5c:	88db      	ldrh	r3, [r3, #6]
 8009d5e:	2b01      	cmp	r3, #1
 8009d60:	d004      	beq.n	8009d6c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009d62:	6839      	ldr	r1, [r7, #0]
 8009d64:	6878      	ldr	r0, [r7, #4]
 8009d66:	f000 f8cc 	bl	8009f02 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009d6a:	e022      	b.n	8009db2 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d72:	2b02      	cmp	r3, #2
 8009d74:	dc02      	bgt.n	8009d7c <USBD_GetConfig+0x2c>
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	dc03      	bgt.n	8009d82 <USBD_GetConfig+0x32>
 8009d7a:	e015      	b.n	8009da8 <USBD_GetConfig+0x58>
 8009d7c:	2b03      	cmp	r3, #3
 8009d7e:	d00b      	beq.n	8009d98 <USBD_GetConfig+0x48>
 8009d80:	e012      	b.n	8009da8 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2200      	movs	r2, #0
 8009d86:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	3308      	adds	r3, #8
 8009d8c:	2201      	movs	r2, #1
 8009d8e:	4619      	mov	r1, r3
 8009d90:	6878      	ldr	r0, [r7, #4]
 8009d92:	f000 f920 	bl	8009fd6 <USBD_CtlSendData>
        break;
 8009d96:	e00c      	b.n	8009db2 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	3304      	adds	r3, #4
 8009d9c:	2201      	movs	r2, #1
 8009d9e:	4619      	mov	r1, r3
 8009da0:	6878      	ldr	r0, [r7, #4]
 8009da2:	f000 f918 	bl	8009fd6 <USBD_CtlSendData>
        break;
 8009da6:	e004      	b.n	8009db2 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8009da8:	6839      	ldr	r1, [r7, #0]
 8009daa:	6878      	ldr	r0, [r7, #4]
 8009dac:	f000 f8a9 	bl	8009f02 <USBD_CtlError>
        break;
 8009db0:	bf00      	nop
}
 8009db2:	bf00      	nop
 8009db4:	3708      	adds	r7, #8
 8009db6:	46bd      	mov	sp, r7
 8009db8:	bd80      	pop	{r7, pc}

08009dba <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009dba:	b580      	push	{r7, lr}
 8009dbc:	b082      	sub	sp, #8
 8009dbe:	af00      	add	r7, sp, #0
 8009dc0:	6078      	str	r0, [r7, #4]
 8009dc2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009dca:	3b01      	subs	r3, #1
 8009dcc:	2b02      	cmp	r3, #2
 8009dce:	d81e      	bhi.n	8009e0e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	88db      	ldrh	r3, [r3, #6]
 8009dd4:	2b02      	cmp	r3, #2
 8009dd6:	d004      	beq.n	8009de2 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009dd8:	6839      	ldr	r1, [r7, #0]
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f000 f891 	bl	8009f02 <USBD_CtlError>
        break;
 8009de0:	e01a      	b.n	8009e18 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2201      	movs	r2, #1
 8009de6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d005      	beq.n	8009dfe <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	68db      	ldr	r3, [r3, #12]
 8009df6:	f043 0202 	orr.w	r2, r3, #2
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	330c      	adds	r3, #12
 8009e02:	2202      	movs	r2, #2
 8009e04:	4619      	mov	r1, r3
 8009e06:	6878      	ldr	r0, [r7, #4]
 8009e08:	f000 f8e5 	bl	8009fd6 <USBD_CtlSendData>
      break;
 8009e0c:	e004      	b.n	8009e18 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009e0e:	6839      	ldr	r1, [r7, #0]
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f000 f876 	bl	8009f02 <USBD_CtlError>
      break;
 8009e16:	bf00      	nop
  }
}
 8009e18:	bf00      	nop
 8009e1a:	3708      	adds	r7, #8
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bd80      	pop	{r7, pc}

08009e20 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b082      	sub	sp, #8
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
 8009e28:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	885b      	ldrh	r3, [r3, #2]
 8009e2e:	2b01      	cmp	r3, #1
 8009e30:	d106      	bne.n	8009e40 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2201      	movs	r2, #1
 8009e36:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	f000 f929 	bl	800a092 <USBD_CtlSendStatus>
  }
}
 8009e40:	bf00      	nop
 8009e42:	3708      	adds	r7, #8
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}

08009e48 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b082      	sub	sp, #8
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e58:	3b01      	subs	r3, #1
 8009e5a:	2b02      	cmp	r3, #2
 8009e5c:	d80b      	bhi.n	8009e76 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	885b      	ldrh	r3, [r3, #2]
 8009e62:	2b01      	cmp	r3, #1
 8009e64:	d10c      	bne.n	8009e80 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f000 f90f 	bl	800a092 <USBD_CtlSendStatus>
      }
      break;
 8009e74:	e004      	b.n	8009e80 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009e76:	6839      	ldr	r1, [r7, #0]
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f000 f842 	bl	8009f02 <USBD_CtlError>
      break;
 8009e7e:	e000      	b.n	8009e82 <USBD_ClrFeature+0x3a>
      break;
 8009e80:	bf00      	nop
  }
}
 8009e82:	bf00      	nop
 8009e84:	3708      	adds	r7, #8
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}

08009e8a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009e8a:	b480      	push	{r7}
 8009e8c:	b083      	sub	sp, #12
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	6078      	str	r0, [r7, #4]
 8009e92:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	781a      	ldrb	r2, [r3, #0]
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	785a      	ldrb	r2, [r3, #1]
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	3302      	adds	r3, #2
 8009ea8:	781b      	ldrb	r3, [r3, #0]
 8009eaa:	b29a      	uxth	r2, r3
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	3303      	adds	r3, #3
 8009eb0:	781b      	ldrb	r3, [r3, #0]
 8009eb2:	b29b      	uxth	r3, r3
 8009eb4:	021b      	lsls	r3, r3, #8
 8009eb6:	b29b      	uxth	r3, r3
 8009eb8:	4413      	add	r3, r2
 8009eba:	b29a      	uxth	r2, r3
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	3304      	adds	r3, #4
 8009ec4:	781b      	ldrb	r3, [r3, #0]
 8009ec6:	b29a      	uxth	r2, r3
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	3305      	adds	r3, #5
 8009ecc:	781b      	ldrb	r3, [r3, #0]
 8009ece:	b29b      	uxth	r3, r3
 8009ed0:	021b      	lsls	r3, r3, #8
 8009ed2:	b29b      	uxth	r3, r3
 8009ed4:	4413      	add	r3, r2
 8009ed6:	b29a      	uxth	r2, r3
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	3306      	adds	r3, #6
 8009ee0:	781b      	ldrb	r3, [r3, #0]
 8009ee2:	b29a      	uxth	r2, r3
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	3307      	adds	r3, #7
 8009ee8:	781b      	ldrb	r3, [r3, #0]
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	021b      	lsls	r3, r3, #8
 8009eee:	b29b      	uxth	r3, r3
 8009ef0:	4413      	add	r3, r2
 8009ef2:	b29a      	uxth	r2, r3
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	80da      	strh	r2, [r3, #6]

}
 8009ef8:	bf00      	nop
 8009efa:	370c      	adds	r7, #12
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bc80      	pop	{r7}
 8009f00:	4770      	bx	lr

08009f02 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009f02:	b580      	push	{r7, lr}
 8009f04:	b082      	sub	sp, #8
 8009f06:	af00      	add	r7, sp, #0
 8009f08:	6078      	str	r0, [r7, #4]
 8009f0a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009f0c:	2180      	movs	r1, #128	; 0x80
 8009f0e:	6878      	ldr	r0, [r7, #4]
 8009f10:	f000 fde6 	bl	800aae0 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009f14:	2100      	movs	r1, #0
 8009f16:	6878      	ldr	r0, [r7, #4]
 8009f18:	f000 fde2 	bl	800aae0 <USBD_LL_StallEP>
}
 8009f1c:	bf00      	nop
 8009f1e:	3708      	adds	r7, #8
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bd80      	pop	{r7, pc}

08009f24 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b086      	sub	sp, #24
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	60f8      	str	r0, [r7, #12]
 8009f2c:	60b9      	str	r1, [r7, #8]
 8009f2e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009f30:	2300      	movs	r3, #0
 8009f32:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d032      	beq.n	8009fa0 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009f3a:	68f8      	ldr	r0, [r7, #12]
 8009f3c:	f000 f834 	bl	8009fa8 <USBD_GetLen>
 8009f40:	4603      	mov	r3, r0
 8009f42:	3301      	adds	r3, #1
 8009f44:	b29b      	uxth	r3, r3
 8009f46:	005b      	lsls	r3, r3, #1
 8009f48:	b29a      	uxth	r2, r3
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009f4e:	7dfb      	ldrb	r3, [r7, #23]
 8009f50:	1c5a      	adds	r2, r3, #1
 8009f52:	75fa      	strb	r2, [r7, #23]
 8009f54:	461a      	mov	r2, r3
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	4413      	add	r3, r2
 8009f5a:	687a      	ldr	r2, [r7, #4]
 8009f5c:	7812      	ldrb	r2, [r2, #0]
 8009f5e:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009f60:	7dfb      	ldrb	r3, [r7, #23]
 8009f62:	1c5a      	adds	r2, r3, #1
 8009f64:	75fa      	strb	r2, [r7, #23]
 8009f66:	461a      	mov	r2, r3
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	4413      	add	r3, r2
 8009f6c:	2203      	movs	r2, #3
 8009f6e:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009f70:	e012      	b.n	8009f98 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	1c5a      	adds	r2, r3, #1
 8009f76:	60fa      	str	r2, [r7, #12]
 8009f78:	7dfa      	ldrb	r2, [r7, #23]
 8009f7a:	1c51      	adds	r1, r2, #1
 8009f7c:	75f9      	strb	r1, [r7, #23]
 8009f7e:	4611      	mov	r1, r2
 8009f80:	68ba      	ldr	r2, [r7, #8]
 8009f82:	440a      	add	r2, r1
 8009f84:	781b      	ldrb	r3, [r3, #0]
 8009f86:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009f88:	7dfb      	ldrb	r3, [r7, #23]
 8009f8a:	1c5a      	adds	r2, r3, #1
 8009f8c:	75fa      	strb	r2, [r7, #23]
 8009f8e:	461a      	mov	r2, r3
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	4413      	add	r3, r2
 8009f94:	2200      	movs	r2, #0
 8009f96:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	781b      	ldrb	r3, [r3, #0]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d1e8      	bne.n	8009f72 <USBD_GetString+0x4e>
    }
  }
}
 8009fa0:	bf00      	nop
 8009fa2:	3718      	adds	r7, #24
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	bd80      	pop	{r7, pc}

08009fa8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b085      	sub	sp, #20
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009fb4:	e005      	b.n	8009fc2 <USBD_GetLen+0x1a>
  {
    len++;
 8009fb6:	7bfb      	ldrb	r3, [r7, #15]
 8009fb8:	3301      	adds	r3, #1
 8009fba:	73fb      	strb	r3, [r7, #15]
    buf++;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	3301      	adds	r3, #1
 8009fc0:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	781b      	ldrb	r3, [r3, #0]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d1f5      	bne.n	8009fb6 <USBD_GetLen+0xe>
  }

  return len;
 8009fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fcc:	4618      	mov	r0, r3
 8009fce:	3714      	adds	r7, #20
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	bc80      	pop	{r7}
 8009fd4:	4770      	bx	lr

08009fd6 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009fd6:	b580      	push	{r7, lr}
 8009fd8:	b084      	sub	sp, #16
 8009fda:	af00      	add	r7, sp, #0
 8009fdc:	60f8      	str	r0, [r7, #12]
 8009fde:	60b9      	str	r1, [r7, #8]
 8009fe0:	4613      	mov	r3, r2
 8009fe2:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	2202      	movs	r2, #2
 8009fe8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009fec:	88fa      	ldrh	r2, [r7, #6]
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009ff2:	88fa      	ldrh	r2, [r7, #6]
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009ff8:	88fb      	ldrh	r3, [r7, #6]
 8009ffa:	68ba      	ldr	r2, [r7, #8]
 8009ffc:	2100      	movs	r1, #0
 8009ffe:	68f8      	ldr	r0, [r7, #12]
 800a000:	f000 fdf7 	bl	800abf2 <USBD_LL_Transmit>

  return USBD_OK;
 800a004:	2300      	movs	r3, #0
}
 800a006:	4618      	mov	r0, r3
 800a008:	3710      	adds	r7, #16
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}

0800a00e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a00e:	b580      	push	{r7, lr}
 800a010:	b084      	sub	sp, #16
 800a012:	af00      	add	r7, sp, #0
 800a014:	60f8      	str	r0, [r7, #12]
 800a016:	60b9      	str	r1, [r7, #8]
 800a018:	4613      	mov	r3, r2
 800a01a:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a01c:	88fb      	ldrh	r3, [r7, #6]
 800a01e:	68ba      	ldr	r2, [r7, #8]
 800a020:	2100      	movs	r1, #0
 800a022:	68f8      	ldr	r0, [r7, #12]
 800a024:	f000 fde5 	bl	800abf2 <USBD_LL_Transmit>

  return USBD_OK;
 800a028:	2300      	movs	r3, #0
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3710      	adds	r7, #16
 800a02e:	46bd      	mov	sp, r7
 800a030:	bd80      	pop	{r7, pc}

0800a032 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a032:	b580      	push	{r7, lr}
 800a034:	b084      	sub	sp, #16
 800a036:	af00      	add	r7, sp, #0
 800a038:	60f8      	str	r0, [r7, #12]
 800a03a:	60b9      	str	r1, [r7, #8]
 800a03c:	4613      	mov	r3, r2
 800a03e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	2203      	movs	r2, #3
 800a044:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a048:	88fa      	ldrh	r2, [r7, #6]
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a050:	88fa      	ldrh	r2, [r7, #6]
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a058:	88fb      	ldrh	r3, [r7, #6]
 800a05a:	68ba      	ldr	r2, [r7, #8]
 800a05c:	2100      	movs	r1, #0
 800a05e:	68f8      	ldr	r0, [r7, #12]
 800a060:	f000 fdea 	bl	800ac38 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a064:	2300      	movs	r3, #0
}
 800a066:	4618      	mov	r0, r3
 800a068:	3710      	adds	r7, #16
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}

0800a06e <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a06e:	b580      	push	{r7, lr}
 800a070:	b084      	sub	sp, #16
 800a072:	af00      	add	r7, sp, #0
 800a074:	60f8      	str	r0, [r7, #12]
 800a076:	60b9      	str	r1, [r7, #8]
 800a078:	4613      	mov	r3, r2
 800a07a:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a07c:	88fb      	ldrh	r3, [r7, #6]
 800a07e:	68ba      	ldr	r2, [r7, #8]
 800a080:	2100      	movs	r1, #0
 800a082:	68f8      	ldr	r0, [r7, #12]
 800a084:	f000 fdd8 	bl	800ac38 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a088:	2300      	movs	r3, #0
}
 800a08a:	4618      	mov	r0, r3
 800a08c:	3710      	adds	r7, #16
 800a08e:	46bd      	mov	sp, r7
 800a090:	bd80      	pop	{r7, pc}

0800a092 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a092:	b580      	push	{r7, lr}
 800a094:	b082      	sub	sp, #8
 800a096:	af00      	add	r7, sp, #0
 800a098:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2204      	movs	r2, #4
 800a09e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	2100      	movs	r1, #0
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f000 fda2 	bl	800abf2 <USBD_LL_Transmit>

  return USBD_OK;
 800a0ae:	2300      	movs	r3, #0
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3708      	adds	r7, #8
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}

0800a0b8 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b082      	sub	sp, #8
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2205      	movs	r2, #5
 800a0c4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	2100      	movs	r1, #0
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f000 fdb2 	bl	800ac38 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a0d4:	2300      	movs	r3, #0
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3708      	adds	r7, #8
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}
	...

0800a0e0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	4912      	ldr	r1, [pc, #72]	; (800a130 <MX_USB_DEVICE_Init+0x50>)
 800a0e8:	4812      	ldr	r0, [pc, #72]	; (800a134 <MX_USB_DEVICE_Init+0x54>)
 800a0ea:	f7fe ff5e 	bl	8008faa <USBD_Init>
 800a0ee:	4603      	mov	r3, r0
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d001      	beq.n	800a0f8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a0f4:	f7f7 fe72 	bl	8001ddc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a0f8:	490f      	ldr	r1, [pc, #60]	; (800a138 <MX_USB_DEVICE_Init+0x58>)
 800a0fa:	480e      	ldr	r0, [pc, #56]	; (800a134 <MX_USB_DEVICE_Init+0x54>)
 800a0fc:	f7fe ff80 	bl	8009000 <USBD_RegisterClass>
 800a100:	4603      	mov	r3, r0
 800a102:	2b00      	cmp	r3, #0
 800a104:	d001      	beq.n	800a10a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a106:	f7f7 fe69 	bl	8001ddc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a10a:	490c      	ldr	r1, [pc, #48]	; (800a13c <MX_USB_DEVICE_Init+0x5c>)
 800a10c:	4809      	ldr	r0, [pc, #36]	; (800a134 <MX_USB_DEVICE_Init+0x54>)
 800a10e:	f7fe feb1 	bl	8008e74 <USBD_CDC_RegisterInterface>
 800a112:	4603      	mov	r3, r0
 800a114:	2b00      	cmp	r3, #0
 800a116:	d001      	beq.n	800a11c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a118:	f7f7 fe60 	bl	8001ddc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a11c:	4805      	ldr	r0, [pc, #20]	; (800a134 <MX_USB_DEVICE_Init+0x54>)
 800a11e:	f7fe ff88 	bl	8009032 <USBD_Start>
 800a122:	4603      	mov	r3, r0
 800a124:	2b00      	cmp	r3, #0
 800a126:	d001      	beq.n	800a12c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a128:	f7f7 fe58 	bl	8001ddc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a12c:	bf00      	nop
 800a12e:	bd80      	pop	{r7, pc}
 800a130:	20000140 	.word	0x20000140
 800a134:	20000a00 	.word	0x20000a00
 800a138:	2000002c 	.word	0x2000002c
 800a13c:	20000130 	.word	0x20000130

0800a140 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a140:	b580      	push	{r7, lr}
 800a142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a144:	2200      	movs	r2, #0
 800a146:	4905      	ldr	r1, [pc, #20]	; (800a15c <CDC_Init_FS+0x1c>)
 800a148:	4805      	ldr	r0, [pc, #20]	; (800a160 <CDC_Init_FS+0x20>)
 800a14a:	f7fe fea9 	bl	8008ea0 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a14e:	4905      	ldr	r1, [pc, #20]	; (800a164 <CDC_Init_FS+0x24>)
 800a150:	4803      	ldr	r0, [pc, #12]	; (800a160 <CDC_Init_FS+0x20>)
 800a152:	f7fe febe 	bl	8008ed2 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 800a156:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a158:	4618      	mov	r0, r3
 800a15a:	bd80      	pop	{r7, pc}
 800a15c:	20000ec4 	.word	0x20000ec4
 800a160:	20000a00 	.word	0x20000a00
 800a164:	20000cc4 	.word	0x20000cc4

0800a168 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a168:	b480      	push	{r7}
 800a16a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 800a16c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a16e:	4618      	mov	r0, r3
 800a170:	46bd      	mov	sp, r7
 800a172:	bc80      	pop	{r7}
 800a174:	4770      	bx	lr
	...

0800a178 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a178:	b480      	push	{r7}
 800a17a:	b083      	sub	sp, #12
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	4603      	mov	r3, r0
 800a180:	6039      	str	r1, [r7, #0]
 800a182:	71fb      	strb	r3, [r7, #7]
 800a184:	4613      	mov	r3, r2
 800a186:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	switch (cmd) {
 800a188:	79fb      	ldrb	r3, [r7, #7]
 800a18a:	2b23      	cmp	r3, #35	; 0x23
 800a18c:	d84a      	bhi.n	800a224 <CDC_Control_FS+0xac>
 800a18e:	a201      	add	r2, pc, #4	; (adr r2, 800a194 <CDC_Control_FS+0x1c>)
 800a190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a194:	0800a225 	.word	0x0800a225
 800a198:	0800a225 	.word	0x0800a225
 800a19c:	0800a225 	.word	0x0800a225
 800a1a0:	0800a225 	.word	0x0800a225
 800a1a4:	0800a225 	.word	0x0800a225
 800a1a8:	0800a225 	.word	0x0800a225
 800a1ac:	0800a225 	.word	0x0800a225
 800a1b0:	0800a225 	.word	0x0800a225
 800a1b4:	0800a225 	.word	0x0800a225
 800a1b8:	0800a225 	.word	0x0800a225
 800a1bc:	0800a225 	.word	0x0800a225
 800a1c0:	0800a225 	.word	0x0800a225
 800a1c4:	0800a225 	.word	0x0800a225
 800a1c8:	0800a225 	.word	0x0800a225
 800a1cc:	0800a225 	.word	0x0800a225
 800a1d0:	0800a225 	.word	0x0800a225
 800a1d4:	0800a225 	.word	0x0800a225
 800a1d8:	0800a225 	.word	0x0800a225
 800a1dc:	0800a225 	.word	0x0800a225
 800a1e0:	0800a225 	.word	0x0800a225
 800a1e4:	0800a225 	.word	0x0800a225
 800a1e8:	0800a225 	.word	0x0800a225
 800a1ec:	0800a225 	.word	0x0800a225
 800a1f0:	0800a225 	.word	0x0800a225
 800a1f4:	0800a225 	.word	0x0800a225
 800a1f8:	0800a225 	.word	0x0800a225
 800a1fc:	0800a225 	.word	0x0800a225
 800a200:	0800a225 	.word	0x0800a225
 800a204:	0800a225 	.word	0x0800a225
 800a208:	0800a225 	.word	0x0800a225
 800a20c:	0800a225 	.word	0x0800a225
 800a210:	0800a225 	.word	0x0800a225
 800a214:	0800a225 	.word	0x0800a225
 800a218:	0800a225 	.word	0x0800a225
 800a21c:	0800a225 	.word	0x0800a225
 800a220:	0800a225 	.word	0x0800a225
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 800a224:	bf00      	nop
	}

	return (USBD_OK);
 800a226:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a228:	4618      	mov	r0, r3
 800a22a:	370c      	adds	r7, #12
 800a22c:	46bd      	mov	sp, r7
 800a22e:	bc80      	pop	{r7}
 800a230:	4770      	bx	lr
 800a232:	bf00      	nop

0800a234 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a234:	b590      	push	{r4, r7, lr}
 800a236:	b089      	sub	sp, #36	; 0x24
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
 800a23c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a23e:	6879      	ldr	r1, [r7, #4]
 800a240:	48b3      	ldr	r0, [pc, #716]	; (800a510 <CDC_Receive_FS+0x2dc>)
 800a242:	f7fe fe46 	bl	8008ed2 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a246:	48b2      	ldr	r0, [pc, #712]	; (800a510 <CDC_Receive_FS+0x2dc>)
 800a248:	f7fe fe85 	bl	8008f56 <USBD_CDC_ReceivePacket>

	if (*Len < 1)	return (USBD_OK);
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d101      	bne.n	800a258 <CDC_Receive_FS+0x24>
 800a254:	2300      	movs	r3, #0
 800a256:	e18a      	b.n	800a56e <CDC_Receive_FS+0x33a>

//--------------------------------------------------------------------------

	uint16_t tVal16;
	uint8_t cmd	= Buf[0];
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	781b      	ldrb	r3, [r3, #0]
 800a25c:	77fb      	strb	r3, [r7, #31]

//--------------------------------------------------------------------------


	// Relay:1 - 12V	[0x01 - 0x01]
	if (cmd == 0x01) {
 800a25e:	7ffb      	ldrb	r3, [r7, #31]
 800a260:	2b01      	cmp	r3, #1
 800a262:	d15b      	bne.n	800a31c <CDC_Receive_FS+0xe8>
		if (*Len >= 2 && (Buf[1] == 0x01 || Buf[1] == 0x00)) {
 800a264:	683b      	ldr	r3, [r7, #0]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	2b01      	cmp	r3, #1
 800a26a:	d94b      	bls.n	800a304 <CDC_Receive_FS+0xd0>
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	3301      	adds	r3, #1
 800a270:	781b      	ldrb	r3, [r3, #0]
 800a272:	2b01      	cmp	r3, #1
 800a274:	d004      	beq.n	800a280 <CDC_Receive_FS+0x4c>
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	3301      	adds	r3, #1
 800a27a:	781b      	ldrb	r3, [r3, #0]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d141      	bne.n	800a304 <CDC_Receive_FS+0xd0>
			if (Buf[1] == 0x01) {
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	3301      	adds	r3, #1
 800a284:	781b      	ldrb	r3, [r3, #0]
 800a286:	2b01      	cmp	r3, #1
 800a288:	d11b      	bne.n	800a2c2 <CDC_Receive_FS+0x8e>
				HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_SET);
 800a28a:	2201      	movs	r2, #1
 800a28c:	2104      	movs	r1, #4
 800a28e:	48a1      	ldr	r0, [pc, #644]	; (800a514 <CDC_Receive_FS+0x2e0>)
 800a290:	f7f9 fa15 	bl	80036be <HAL_GPIO_WritePin>
				RelayState = 0x01;
 800a294:	4ba0      	ldr	r3, [pc, #640]	; (800a518 <CDC_Receive_FS+0x2e4>)
 800a296:	2201      	movs	r2, #1
 800a298:	701a      	strb	r2, [r3, #0]
				printf("RelayState:12V - %d \n", RelayState);
 800a29a:	4b9f      	ldr	r3, [pc, #636]	; (800a518 <CDC_Receive_FS+0x2e4>)
 800a29c:	781b      	ldrb	r3, [r3, #0]
 800a29e:	4619      	mov	r1, r3
 800a2a0:	489e      	ldr	r0, [pc, #632]	; (800a51c <CDC_Receive_FS+0x2e8>)
 800a2a2:	f000 fd8b 	bl	800adbc <iprintf>
				SetAllDAC();
 800a2a6:	f7f6 fe7f 	bl	8000fa8 <SetAllDAC>

				UserTxBufferFS[0]	= cmd;
 800a2aa:	4a9d      	ldr	r2, [pc, #628]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a2ac:	7ffb      	ldrb	r3, [r7, #31]
 800a2ae:	7013      	strb	r3, [r2, #0]
				UserTxBufferFS[1]	= 0x00;	// успешно
 800a2b0:	4b9b      	ldr	r3, [pc, #620]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	705a      	strb	r2, [r3, #1]
				CDC_Transmit_FS(UserTxBufferFS, 2);
 800a2b6:	2102      	movs	r1, #2
 800a2b8:	4899      	ldr	r0, [pc, #612]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a2ba:	f000 f961 	bl	800a580 <CDC_Transmit_FS>
				return (USBD_OK);
 800a2be:	2300      	movs	r3, #0
 800a2c0:	e155      	b.n	800a56e <CDC_Receive_FS+0x33a>

			} else if (Buf[1] == 0x00) {
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	3301      	adds	r3, #1
 800a2c6:	781b      	ldrb	r3, [r3, #0]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d11b      	bne.n	800a304 <CDC_Receive_FS+0xd0>
				HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_RESET);
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	2104      	movs	r1, #4
 800a2d0:	4890      	ldr	r0, [pc, #576]	; (800a514 <CDC_Receive_FS+0x2e0>)
 800a2d2:	f7f9 f9f4 	bl	80036be <HAL_GPIO_WritePin>
				RelayState = 0x00;
 800a2d6:	4b90      	ldr	r3, [pc, #576]	; (800a518 <CDC_Receive_FS+0x2e4>)
 800a2d8:	2200      	movs	r2, #0
 800a2da:	701a      	strb	r2, [r3, #0]
				printf("RelayState:27V - %d \n", RelayState);
 800a2dc:	4b8e      	ldr	r3, [pc, #568]	; (800a518 <CDC_Receive_FS+0x2e4>)
 800a2de:	781b      	ldrb	r3, [r3, #0]
 800a2e0:	4619      	mov	r1, r3
 800a2e2:	4890      	ldr	r0, [pc, #576]	; (800a524 <CDC_Receive_FS+0x2f0>)
 800a2e4:	f000 fd6a 	bl	800adbc <iprintf>
				SetAllDAC();
 800a2e8:	f7f6 fe5e 	bl	8000fa8 <SetAllDAC>

				UserTxBufferFS[0] = cmd;
 800a2ec:	4a8c      	ldr	r2, [pc, #560]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a2ee:	7ffb      	ldrb	r3, [r7, #31]
 800a2f0:	7013      	strb	r3, [r2, #0]
				UserTxBufferFS[1] = 0x00;	// успешно
 800a2f2:	4b8b      	ldr	r3, [pc, #556]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	705a      	strb	r2, [r3, #1]
				CDC_Transmit_FS(UserTxBufferFS, 2);
 800a2f8:	2102      	movs	r1, #2
 800a2fa:	4889      	ldr	r0, [pc, #548]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a2fc:	f000 f940 	bl	800a580 <CDC_Transmit_FS>
				return (USBD_OK);
 800a300:	2300      	movs	r3, #0
 800a302:	e134      	b.n	800a56e <CDC_Receive_FS+0x33a>
			}
		}

		UserTxBufferFS[0] = cmd;
 800a304:	4a86      	ldr	r2, [pc, #536]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a306:	7ffb      	ldrb	r3, [r7, #31]
 800a308:	7013      	strb	r3, [r2, #0]
		UserTxBufferFS[1] = 0x01;	// ошибка
 800a30a:	4b85      	ldr	r3, [pc, #532]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a30c:	2201      	movs	r2, #1
 800a30e:	705a      	strb	r2, [r3, #1]
		CDC_Transmit_FS(UserTxBufferFS, 2);
 800a310:	2102      	movs	r1, #2
 800a312:	4883      	ldr	r0, [pc, #524]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a314:	f000 f934 	bl	800a580 <CDC_Transmit_FS>
		return (USBD_OK);
 800a318:	2300      	movs	r3, #0
 800a31a:	e128      	b.n	800a56e <CDC_Receive_FS+0x33a>

//--------------------------------------------------------------------------
	// DA:4095
	} else if (cmd == 0x02) {
 800a31c:	7ffb      	ldrb	r3, [r7, #31]
 800a31e:	2b02      	cmp	r3, #2
 800a320:	d12e      	bne.n	800a380 <CDC_Receive_FS+0x14c>
		if (*Len >= 3) {
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	2b02      	cmp	r3, #2
 800a328:	d91e      	bls.n	800a368 <CDC_Receive_FS+0x134>
			resValTIM3_PB4(); // обнуление переменной для проведения калиброки
 800a32a:	f7f6 ff41 	bl	80011b0 <resValTIM3_PB4>
			resValTIM4_PB6(); // обнуление переменной для проведения калиброки
 800a32e:	f7f6 ff63 	bl	80011f8 <resValTIM4_PB6>
			memcpy(&tVal16, Buf + 1, sizeof(tVal16));
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	3301      	adds	r3, #1
 800a336:	881b      	ldrh	r3, [r3, #0]
 800a338:	b29b      	uxth	r3, r3
 800a33a:	83bb      	strh	r3, [r7, #28]
			SetDacA(tVal16);
 800a33c:	8bbb      	ldrh	r3, [r7, #28]
 800a33e:	b21b      	sxth	r3, r3
 800a340:	4618      	mov	r0, r3
 800a342:	f7f6 fdf1 	bl	8000f28 <SetDacA>
//			SetDacA(tVal16);

			printf("DacA: %d\n", tVal16);
 800a346:	8bbb      	ldrh	r3, [r7, #28]
 800a348:	4619      	mov	r1, r3
 800a34a:	4877      	ldr	r0, [pc, #476]	; (800a528 <CDC_Receive_FS+0x2f4>)
 800a34c:	f000 fd36 	bl	800adbc <iprintf>
			UserTxBufferFS[0] = cmd;
 800a350:	4a73      	ldr	r2, [pc, #460]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a352:	7ffb      	ldrb	r3, [r7, #31]
 800a354:	7013      	strb	r3, [r2, #0]
			UserTxBufferFS[1] = 0x00;	// успешно
 800a356:	4b72      	ldr	r3, [pc, #456]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a358:	2200      	movs	r2, #0
 800a35a:	705a      	strb	r2, [r3, #1]

			CDC_Transmit_FS(UserTxBufferFS, 2);
 800a35c:	2102      	movs	r1, #2
 800a35e:	4870      	ldr	r0, [pc, #448]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a360:	f000 f90e 	bl	800a580 <CDC_Transmit_FS>
			return (USBD_OK);
 800a364:	2300      	movs	r3, #0
 800a366:	e102      	b.n	800a56e <CDC_Receive_FS+0x33a>
		}

		UserTxBufferFS[0] = cmd;
 800a368:	4a6d      	ldr	r2, [pc, #436]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a36a:	7ffb      	ldrb	r3, [r7, #31]
 800a36c:	7013      	strb	r3, [r2, #0]
		UserTxBufferFS[1] = 0x01;		// ошибка
 800a36e:	4b6c      	ldr	r3, [pc, #432]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a370:	2201      	movs	r2, #1
 800a372:	705a      	strb	r2, [r3, #1]
		CDC_Transmit_FS(UserTxBufferFS, 2);
 800a374:	2102      	movs	r1, #2
 800a376:	486a      	ldr	r0, [pc, #424]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a378:	f000 f902 	bl	800a580 <CDC_Transmit_FS>
		return (USBD_OK);
 800a37c:	2300      	movs	r3, #0
 800a37e:	e0f6      	b.n	800a56e <CDC_Receive_FS+0x33a>
//--------------------------------------------------------------------------
	// DB:4095
	} else if (cmd == 0x03) {
 800a380:	7ffb      	ldrb	r3, [r7, #31]
 800a382:	2b03      	cmp	r3, #3
 800a384:	d12e      	bne.n	800a3e4 <CDC_Receive_FS+0x1b0>
		if (*Len >= 3) {
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	2b02      	cmp	r3, #2
 800a38c:	d91e      	bls.n	800a3cc <CDC_Receive_FS+0x198>
			resValTIM3_PB4(); // обнуление переменной для проведения калиброки
 800a38e:	f7f6 ff0f 	bl	80011b0 <resValTIM3_PB4>
			resValTIM4_PB6(); // обнуление переменной для проведения калиброки
 800a392:	f7f6 ff31 	bl	80011f8 <resValTIM4_PB6>
			memcpy(&tVal16, Buf + 1, sizeof(tVal16));
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	3301      	adds	r3, #1
 800a39a:	881b      	ldrh	r3, [r3, #0]
 800a39c:	b29b      	uxth	r3, r3
 800a39e:	83bb      	strh	r3, [r7, #28]
			SetDacB(tVal16);
 800a3a0:	8bbb      	ldrh	r3, [r7, #28]
 800a3a2:	b21b      	sxth	r3, r3
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	f7f6 fddf 	bl	8000f68 <SetDacB>

			UserTxBufferFS[0] = cmd;
 800a3aa:	4a5d      	ldr	r2, [pc, #372]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a3ac:	7ffb      	ldrb	r3, [r7, #31]
 800a3ae:	7013      	strb	r3, [r2, #0]
			UserTxBufferFS[1] = 0x00;	// успешно
 800a3b0:	4b5b      	ldr	r3, [pc, #364]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	705a      	strb	r2, [r3, #1]

			printf("DacB: %d \n",tVal16);
 800a3b6:	8bbb      	ldrh	r3, [r7, #28]
 800a3b8:	4619      	mov	r1, r3
 800a3ba:	485c      	ldr	r0, [pc, #368]	; (800a52c <CDC_Receive_FS+0x2f8>)
 800a3bc:	f000 fcfe 	bl	800adbc <iprintf>


			CDC_Transmit_FS(UserTxBufferFS, 2);
 800a3c0:	2102      	movs	r1, #2
 800a3c2:	4857      	ldr	r0, [pc, #348]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a3c4:	f000 f8dc 	bl	800a580 <CDC_Transmit_FS>
			return (USBD_OK);
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	e0d0      	b.n	800a56e <CDC_Receive_FS+0x33a>
		}

		UserTxBufferFS[0] = cmd;
 800a3cc:	4a54      	ldr	r2, [pc, #336]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a3ce:	7ffb      	ldrb	r3, [r7, #31]
 800a3d0:	7013      	strb	r3, [r2, #0]
		UserTxBufferFS[1] = 0x01;		// ошибка
 800a3d2:	4b53      	ldr	r3, [pc, #332]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	705a      	strb	r2, [r3, #1]
		CDC_Transmit_FS(UserTxBufferFS, 2);
 800a3d8:	2102      	movs	r1, #2
 800a3da:	4851      	ldr	r0, [pc, #324]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a3dc:	f000 f8d0 	bl	800a580 <CDC_Transmit_FS>
		return (USBD_OK);
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	e0c4      	b.n	800a56e <CDC_Receive_FS+0x33a>
//--------------------------------------------------------------------------
	// ADC?
	} else if (cmd == 0x04) {
 800a3e4:	7ffb      	ldrb	r3, [r7, #31]
 800a3e6:	2b04      	cmp	r3, #4
 800a3e8:	d10f      	bne.n	800a40a <CDC_Receive_FS+0x1d6>
		tVal16 = GetADC();
 800a3ea:	f7f6 ff7b 	bl	80012e4 <GetADC>
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	83bb      	strh	r3, [r7, #28]
		UserTxBufferFS[0] = cmd;
 800a3f2:	4a4b      	ldr	r2, [pc, #300]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a3f4:	7ffb      	ldrb	r3, [r7, #31]
 800a3f6:	7013      	strb	r3, [r2, #0]
		memcpy(UserTxBufferFS + 1, &tVal16, sizeof(tVal16));
 800a3f8:	4a4d      	ldr	r2, [pc, #308]	; (800a530 <CDC_Receive_FS+0x2fc>)
 800a3fa:	8bbb      	ldrh	r3, [r7, #28]
 800a3fc:	8013      	strh	r3, [r2, #0]
		CDC_Transmit_FS(UserTxBufferFS, 3);
 800a3fe:	2103      	movs	r1, #3
 800a400:	4847      	ldr	r0, [pc, #284]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a402:	f000 f8bd 	bl	800a580 <CDC_Transmit_FS>
		return (USBD_OK);
 800a406:	2300      	movs	r3, #0
 800a408:	e0b1      	b.n	800a56e <CDC_Receive_FS+0x33a>
//--------------------------------------------------------------------------
	// Relay?DA?DB?
	} else if (cmd == 0x05) {
 800a40a:	7ffb      	ldrb	r3, [r7, #31]
 800a40c:	2b05      	cmp	r3, #5
 800a40e:	d11a      	bne.n	800a446 <CDC_Receive_FS+0x212>
		UserTxBufferFS[0] = cmd;
 800a410:	4a43      	ldr	r2, [pc, #268]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a412:	7ffb      	ldrb	r3, [r7, #31]
 800a414:	7013      	strb	r3, [r2, #0]
		UserTxBufferFS[1] = RelayState;
 800a416:	4b40      	ldr	r3, [pc, #256]	; (800a518 <CDC_Receive_FS+0x2e4>)
 800a418:	781a      	ldrb	r2, [r3, #0]
 800a41a:	4b41      	ldr	r3, [pc, #260]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a41c:	705a      	strb	r2, [r3, #1]

		tVal16 = GetDacA();
 800a41e:	f7f6 fdd5 	bl	8000fcc <GetDacA>
 800a422:	4603      	mov	r3, r0
 800a424:	83bb      	strh	r3, [r7, #28]
		memcpy(UserTxBufferFS + 2, &tVal16, sizeof(tVal16));
 800a426:	4a43      	ldr	r2, [pc, #268]	; (800a534 <CDC_Receive_FS+0x300>)
 800a428:	8bbb      	ldrh	r3, [r7, #28]
 800a42a:	8013      	strh	r3, [r2, #0]

		tVal16 = GetDacB();
 800a42c:	f7f6 fdd8 	bl	8000fe0 <GetDacB>
 800a430:	4603      	mov	r3, r0
 800a432:	83bb      	strh	r3, [r7, #28]
		memcpy(UserTxBufferFS + 4, &tVal16, sizeof(tVal16));
 800a434:	4a40      	ldr	r2, [pc, #256]	; (800a538 <CDC_Receive_FS+0x304>)
 800a436:	8bbb      	ldrh	r3, [r7, #28]
 800a438:	8013      	strh	r3, [r2, #0]

		CDC_Transmit_FS(UserTxBufferFS, 6);
 800a43a:	2106      	movs	r1, #6
 800a43c:	4838      	ldr	r0, [pc, #224]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a43e:	f000 f89f 	bl	800a580 <CDC_Transmit_FS>
		return (USBD_OK);
 800a442:	2300      	movs	r3, #0
 800a444:	e093      	b.n	800a56e <CDC_Receive_FS+0x33a>
//--------------------------------------------------------------------------
	// Btn?
	} else if (cmd == 0x06) {
 800a446:	7ffb      	ldrb	r3, [r7, #31]
 800a448:	2b06      	cmp	r3, #6
 800a44a:	d11a      	bne.n	800a482 <CDC_Receive_FS+0x24e>
		UserTxBufferFS[0] = cmd;
 800a44c:	4a34      	ldr	r2, [pc, #208]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a44e:	7ffb      	ldrb	r3, [r7, #31]
 800a450:	7013      	strb	r3, [r2, #0]
		UserTxBufferFS[1] = GetBtnRunState();
 800a452:	f7f6 fdcf 	bl	8000ff4 <GetBtnRunState>
 800a456:	4603      	mov	r3, r0
 800a458:	461a      	mov	r2, r3
 800a45a:	4b31      	ldr	r3, [pc, #196]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a45c:	705a      	strb	r2, [r3, #1]
		UserTxBufferFS[2] = GetBtnUpState();
 800a45e:	f7f6 fe0b 	bl	8001078 <GetBtnUpState>
 800a462:	4603      	mov	r3, r0
 800a464:	461a      	mov	r2, r3
 800a466:	4b2e      	ldr	r3, [pc, #184]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a468:	709a      	strb	r2, [r3, #2]
		UserTxBufferFS[3] = GetBtnDownState();
 800a46a:	f7f6 fe47 	bl	80010fc <GetBtnDownState>
 800a46e:	4603      	mov	r3, r0
 800a470:	461a      	mov	r2, r3
 800a472:	4b2b      	ldr	r3, [pc, #172]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a474:	70da      	strb	r2, [r3, #3]

		CDC_Transmit_FS(UserTxBufferFS, 4);
 800a476:	2104      	movs	r1, #4
 800a478:	4829      	ldr	r0, [pc, #164]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a47a:	f000 f881 	bl	800a580 <CDC_Transmit_FS>
		return (USBD_OK);
 800a47e:	2300      	movs	r3, #0
 800a480:	e075      	b.n	800a56e <CDC_Receive_FS+0x33a>
	// ID? 
	} else if (cmd == 0x07) {
 800a482:	7ffb      	ldrb	r3, [r7, #31]
 800a484:	2b07      	cmp	r3, #7
 800a486:	d12d      	bne.n	800a4e4 <CDC_Receive_FS+0x2b0>
		char str[] = "prb_v0.3";
 800a488:	4a2c      	ldr	r2, [pc, #176]	; (800a53c <CDC_Receive_FS+0x308>)
 800a48a:	f107 0310 	add.w	r3, r7, #16
 800a48e:	ca07      	ldmia	r2, {r0, r1, r2}
 800a490:	c303      	stmia	r3!, {r0, r1}
 800a492:	701a      	strb	r2, [r3, #0]

		UserTxBufferFS[0] = cmd;
 800a494:	4a22      	ldr	r2, [pc, #136]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a496:	7ffb      	ldrb	r3, [r7, #31]
 800a498:	7013      	strb	r3, [r2, #0]
		UserTxBufferFS[1] = strlen(str);
 800a49a:	f107 0310 	add.w	r3, r7, #16
 800a49e:	4618      	mov	r0, r3
 800a4a0:	f7f5 fe56 	bl	8000150 <strlen>
 800a4a4:	4603      	mov	r3, r0
 800a4a6:	b2da      	uxtb	r2, r3
 800a4a8:	4b1d      	ldr	r3, [pc, #116]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a4aa:	705a      	strb	r2, [r3, #1]
		memcpy(UserTxBufferFS + 2, str, strlen(str));
 800a4ac:	4c21      	ldr	r4, [pc, #132]	; (800a534 <CDC_Receive_FS+0x300>)
 800a4ae:	f107 0310 	add.w	r3, r7, #16
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	f7f5 fe4c 	bl	8000150 <strlen>
 800a4b8:	4602      	mov	r2, r0
 800a4ba:	f107 0310 	add.w	r3, r7, #16
 800a4be:	4619      	mov	r1, r3
 800a4c0:	4620      	mov	r0, r4
 800a4c2:	f000 fc65 	bl	800ad90 <memcpy>
		CDC_Transmit_FS(UserTxBufferFS, strlen(str) + 2);
 800a4c6:	f107 0310 	add.w	r3, r7, #16
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	f7f5 fe40 	bl	8000150 <strlen>
 800a4d0:	4603      	mov	r3, r0
 800a4d2:	b29b      	uxth	r3, r3
 800a4d4:	3302      	adds	r3, #2
 800a4d6:	b29b      	uxth	r3, r3
 800a4d8:	4619      	mov	r1, r3
 800a4da:	4811      	ldr	r0, [pc, #68]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a4dc:	f000 f850 	bl	800a580 <CDC_Transmit_FS>
		return (USBD_OK);
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	e044      	b.n	800a56e <CDC_Receive_FS+0x33a>
	 * до того момента пока на выходах компараторов не появится 1.
	 * Т.е. каждый раз когда мы меняем входной код - мы запрашиваем контроллер щупа о состоянии выходов компаратора.
	 */

	// inHL?
	} else if (cmd == 0x08) {
 800a4e4:	7ffb      	ldrb	r3, [r7, #31]
 800a4e6:	2b08      	cmp	r3, #8
 800a4e8:	d12a      	bne.n	800a540 <CDC_Receive_FS+0x30c>
		EnableTIM3_PB4();
 800a4ea:	f7f6 fe49 	bl	8001180 <EnableTIM3_PB4>
		uint16_t temp = GetTIM3();
 800a4ee:	f7f6 fe53 	bl	8001198 <GetTIM3>
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	b29b      	uxth	r3, r3
 800a4f6:	81fb      	strh	r3, [r7, #14]
		UserTxBufferFS[0] = cmd;
 800a4f8:	4a09      	ldr	r2, [pc, #36]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a4fa:	7ffb      	ldrb	r3, [r7, #31]
 800a4fc:	7013      	strb	r3, [r2, #0]
		memcpy(UserTxBufferFS+1,&temp,sizeof(uint16_t));
 800a4fe:	4a0c      	ldr	r2, [pc, #48]	; (800a530 <CDC_Receive_FS+0x2fc>)
 800a500:	89fb      	ldrh	r3, [r7, #14]
 800a502:	8013      	strh	r3, [r2, #0]
//	    for(int i = 0;i >= 10; i++ ){
//			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
//			HAL_Delay(250);
//		}

		CDC_Transmit_FS(UserTxBufferFS, 1 + sizeof(uint16_t));
 800a504:	2103      	movs	r1, #3
 800a506:	4806      	ldr	r0, [pc, #24]	; (800a520 <CDC_Receive_FS+0x2ec>)
 800a508:	f000 f83a 	bl	800a580 <CDC_Transmit_FS>
		return (USBD_OK);
 800a50c:	2300      	movs	r3, #0
 800a50e:	e02e      	b.n	800a56e <CDC_Receive_FS+0x33a>
 800a510:	20000a00 	.word	0x20000a00
 800a514:	40010800 	.word	0x40010800
 800a518:	2000028d 	.word	0x2000028d
 800a51c:	0800c1c4 	.word	0x0800c1c4
 800a520:	20000ec4 	.word	0x20000ec4
 800a524:	0800c1dc 	.word	0x0800c1dc
 800a528:	0800c1f4 	.word	0x0800c1f4
 800a52c:	0800c200 	.word	0x0800c200
 800a530:	20000ec5 	.word	0x20000ec5
 800a534:	20000ec6 	.word	0x20000ec6
 800a538:	20000ec8 	.word	0x20000ec8
 800a53c:	0800c20c 	.word	0x0800c20c

	// inLL?
	} else if (cmd == 0x09) {
 800a540:	7ffb      	ldrb	r3, [r7, #31]
 800a542:	2b09      	cmp	r3, #9
 800a544:	d112      	bne.n	800a56c <CDC_Receive_FS+0x338>
		EnableTIM4_PB6();
 800a546:	f7f6 fe3f 	bl	80011c8 <EnableTIM4_PB6>
		uint16_t temp = GetTIM4();
 800a54a:	f7f6 fe49 	bl	80011e0 <GetTIM4>
 800a54e:	4603      	mov	r3, r0
 800a550:	b29b      	uxth	r3, r3
 800a552:	81bb      	strh	r3, [r7, #12]
		UserTxBufferFS[0] = cmd;
 800a554:	4a08      	ldr	r2, [pc, #32]	; (800a578 <CDC_Receive_FS+0x344>)
 800a556:	7ffb      	ldrb	r3, [r7, #31]
 800a558:	7013      	strb	r3, [r2, #0]
		memcpy(UserTxBufferFS+1,&temp,sizeof(uint16_t));
 800a55a:	4a08      	ldr	r2, [pc, #32]	; (800a57c <CDC_Receive_FS+0x348>)
 800a55c:	89bb      	ldrh	r3, [r7, #12]
 800a55e:	8013      	strh	r3, [r2, #0]



		CDC_Transmit_FS(UserTxBufferFS, 1 + sizeof(uint16_t));
 800a560:	2103      	movs	r1, #3
 800a562:	4805      	ldr	r0, [pc, #20]	; (800a578 <CDC_Receive_FS+0x344>)
 800a564:	f000 f80c 	bl	800a580 <CDC_Transmit_FS>
		return (USBD_OK);
 800a568:	2300      	movs	r3, #0
 800a56a:	e000      	b.n	800a56e <CDC_Receive_FS+0x33a>
	}

//--------------------------------------------------------------------------
	return (USBD_OK);
 800a56c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a56e:	4618      	mov	r0, r3
 800a570:	3724      	adds	r7, #36	; 0x24
 800a572:	46bd      	mov	sp, r7
 800a574:	bd90      	pop	{r4, r7, pc}
 800a576:	bf00      	nop
 800a578:	20000ec4 	.word	0x20000ec4
 800a57c:	20000ec5 	.word	0x20000ec5

0800a580 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b084      	sub	sp, #16
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
 800a588:	460b      	mov	r3, r1
 800a58a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a58c:	2300      	movs	r3, #0
 800a58e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
 800a590:	4b0d      	ldr	r3, [pc, #52]	; (800a5c8 <CDC_Transmit_FS+0x48>)
 800a592:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a596:	60bb      	str	r3, [r7, #8]
	if (hcdc->TxState != 0) {
 800a598:	68bb      	ldr	r3, [r7, #8]
 800a59a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d001      	beq.n	800a5a6 <CDC_Transmit_FS+0x26>
		return USBD_BUSY;
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	e00b      	b.n	800a5be <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a5a6:	887b      	ldrh	r3, [r7, #2]
 800a5a8:	461a      	mov	r2, r3
 800a5aa:	6879      	ldr	r1, [r7, #4]
 800a5ac:	4806      	ldr	r0, [pc, #24]	; (800a5c8 <CDC_Transmit_FS+0x48>)
 800a5ae:	f7fe fc77 	bl	8008ea0 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a5b2:	4805      	ldr	r0, [pc, #20]	; (800a5c8 <CDC_Transmit_FS+0x48>)
 800a5b4:	f7fe fca0 	bl	8008ef8 <USBD_CDC_TransmitPacket>
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a5bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5be:	4618      	mov	r0, r3
 800a5c0:	3710      	adds	r7, #16
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd80      	pop	{r7, pc}
 800a5c6:	bf00      	nop
 800a5c8:	20000a00 	.word	0x20000a00

0800a5cc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b083      	sub	sp, #12
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	6039      	str	r1, [r7, #0]
 800a5d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	2212      	movs	r2, #18
 800a5dc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a5de:	4b03      	ldr	r3, [pc, #12]	; (800a5ec <USBD_FS_DeviceDescriptor+0x20>)
}
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	370c      	adds	r7, #12
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	bc80      	pop	{r7}
 800a5e8:	4770      	bx	lr
 800a5ea:	bf00      	nop
 800a5ec:	2000015c 	.word	0x2000015c

0800a5f0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b083      	sub	sp, #12
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	6039      	str	r1, [r7, #0]
 800a5fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	2204      	movs	r2, #4
 800a600:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a602:	4b03      	ldr	r3, [pc, #12]	; (800a610 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a604:	4618      	mov	r0, r3
 800a606:	370c      	adds	r7, #12
 800a608:	46bd      	mov	sp, r7
 800a60a:	bc80      	pop	{r7}
 800a60c:	4770      	bx	lr
 800a60e:	bf00      	nop
 800a610:	20000170 	.word	0x20000170

0800a614 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b082      	sub	sp, #8
 800a618:	af00      	add	r7, sp, #0
 800a61a:	4603      	mov	r3, r0
 800a61c:	6039      	str	r1, [r7, #0]
 800a61e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a620:	79fb      	ldrb	r3, [r7, #7]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d105      	bne.n	800a632 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a626:	683a      	ldr	r2, [r7, #0]
 800a628:	4907      	ldr	r1, [pc, #28]	; (800a648 <USBD_FS_ProductStrDescriptor+0x34>)
 800a62a:	4808      	ldr	r0, [pc, #32]	; (800a64c <USBD_FS_ProductStrDescriptor+0x38>)
 800a62c:	f7ff fc7a 	bl	8009f24 <USBD_GetString>
 800a630:	e004      	b.n	800a63c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a632:	683a      	ldr	r2, [r7, #0]
 800a634:	4904      	ldr	r1, [pc, #16]	; (800a648 <USBD_FS_ProductStrDescriptor+0x34>)
 800a636:	4805      	ldr	r0, [pc, #20]	; (800a64c <USBD_FS_ProductStrDescriptor+0x38>)
 800a638:	f7ff fc74 	bl	8009f24 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a63c:	4b02      	ldr	r3, [pc, #8]	; (800a648 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a63e:	4618      	mov	r0, r3
 800a640:	3708      	adds	r7, #8
 800a642:	46bd      	mov	sp, r7
 800a644:	bd80      	pop	{r7, pc}
 800a646:	bf00      	nop
 800a648:	200010c4 	.word	0x200010c4
 800a64c:	0800c218 	.word	0x0800c218

0800a650 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a650:	b580      	push	{r7, lr}
 800a652:	b082      	sub	sp, #8
 800a654:	af00      	add	r7, sp, #0
 800a656:	4603      	mov	r3, r0
 800a658:	6039      	str	r1, [r7, #0]
 800a65a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a65c:	683a      	ldr	r2, [r7, #0]
 800a65e:	4904      	ldr	r1, [pc, #16]	; (800a670 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a660:	4804      	ldr	r0, [pc, #16]	; (800a674 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a662:	f7ff fc5f 	bl	8009f24 <USBD_GetString>
  return USBD_StrDesc;
 800a666:	4b02      	ldr	r3, [pc, #8]	; (800a670 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a668:	4618      	mov	r0, r3
 800a66a:	3708      	adds	r7, #8
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd80      	pop	{r7, pc}
 800a670:	200010c4 	.word	0x200010c4
 800a674:	0800c230 	.word	0x0800c230

0800a678 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b082      	sub	sp, #8
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	4603      	mov	r3, r0
 800a680:	6039      	str	r1, [r7, #0]
 800a682:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	221a      	movs	r2, #26
 800a688:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a68a:	f000 f843 	bl	800a714 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a68e:	4b02      	ldr	r3, [pc, #8]	; (800a698 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a690:	4618      	mov	r0, r3
 800a692:	3708      	adds	r7, #8
 800a694:	46bd      	mov	sp, r7
 800a696:	bd80      	pop	{r7, pc}
 800a698:	20000174 	.word	0x20000174

0800a69c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b082      	sub	sp, #8
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	6039      	str	r1, [r7, #0]
 800a6a6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a6a8:	79fb      	ldrb	r3, [r7, #7]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d105      	bne.n	800a6ba <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a6ae:	683a      	ldr	r2, [r7, #0]
 800a6b0:	4907      	ldr	r1, [pc, #28]	; (800a6d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a6b2:	4808      	ldr	r0, [pc, #32]	; (800a6d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a6b4:	f7ff fc36 	bl	8009f24 <USBD_GetString>
 800a6b8:	e004      	b.n	800a6c4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a6ba:	683a      	ldr	r2, [r7, #0]
 800a6bc:	4904      	ldr	r1, [pc, #16]	; (800a6d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a6be:	4805      	ldr	r0, [pc, #20]	; (800a6d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a6c0:	f7ff fc30 	bl	8009f24 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a6c4:	4b02      	ldr	r3, [pc, #8]	; (800a6d0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	3708      	adds	r7, #8
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	bd80      	pop	{r7, pc}
 800a6ce:	bf00      	nop
 800a6d0:	200010c4 	.word	0x200010c4
 800a6d4:	0800c244 	.word	0x0800c244

0800a6d8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b082      	sub	sp, #8
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	4603      	mov	r3, r0
 800a6e0:	6039      	str	r1, [r7, #0]
 800a6e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a6e4:	79fb      	ldrb	r3, [r7, #7]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d105      	bne.n	800a6f6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a6ea:	683a      	ldr	r2, [r7, #0]
 800a6ec:	4907      	ldr	r1, [pc, #28]	; (800a70c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a6ee:	4808      	ldr	r0, [pc, #32]	; (800a710 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a6f0:	f7ff fc18 	bl	8009f24 <USBD_GetString>
 800a6f4:	e004      	b.n	800a700 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a6f6:	683a      	ldr	r2, [r7, #0]
 800a6f8:	4904      	ldr	r1, [pc, #16]	; (800a70c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a6fa:	4805      	ldr	r0, [pc, #20]	; (800a710 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a6fc:	f7ff fc12 	bl	8009f24 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a700:	4b02      	ldr	r3, [pc, #8]	; (800a70c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a702:	4618      	mov	r0, r3
 800a704:	3708      	adds	r7, #8
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}
 800a70a:	bf00      	nop
 800a70c:	200010c4 	.word	0x200010c4
 800a710:	0800c250 	.word	0x0800c250

0800a714 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	b084      	sub	sp, #16
 800a718:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a71a:	4b0f      	ldr	r3, [pc, #60]	; (800a758 <Get_SerialNum+0x44>)
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a720:	4b0e      	ldr	r3, [pc, #56]	; (800a75c <Get_SerialNum+0x48>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a726:	4b0e      	ldr	r3, [pc, #56]	; (800a760 <Get_SerialNum+0x4c>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a72c:	68fa      	ldr	r2, [r7, #12]
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	4413      	add	r3, r2
 800a732:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	2b00      	cmp	r3, #0
 800a738:	d009      	beq.n	800a74e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a73a:	2208      	movs	r2, #8
 800a73c:	4909      	ldr	r1, [pc, #36]	; (800a764 <Get_SerialNum+0x50>)
 800a73e:	68f8      	ldr	r0, [r7, #12]
 800a740:	f000 f814 	bl	800a76c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a744:	2204      	movs	r2, #4
 800a746:	4908      	ldr	r1, [pc, #32]	; (800a768 <Get_SerialNum+0x54>)
 800a748:	68b8      	ldr	r0, [r7, #8]
 800a74a:	f000 f80f 	bl	800a76c <IntToUnicode>
  }
}
 800a74e:	bf00      	nop
 800a750:	3710      	adds	r7, #16
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}
 800a756:	bf00      	nop
 800a758:	1ffff7e8 	.word	0x1ffff7e8
 800a75c:	1ffff7ec 	.word	0x1ffff7ec
 800a760:	1ffff7f0 	.word	0x1ffff7f0
 800a764:	20000176 	.word	0x20000176
 800a768:	20000186 	.word	0x20000186

0800a76c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a76c:	b480      	push	{r7}
 800a76e:	b087      	sub	sp, #28
 800a770:	af00      	add	r7, sp, #0
 800a772:	60f8      	str	r0, [r7, #12]
 800a774:	60b9      	str	r1, [r7, #8]
 800a776:	4613      	mov	r3, r2
 800a778:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a77a:	2300      	movs	r3, #0
 800a77c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a77e:	2300      	movs	r3, #0
 800a780:	75fb      	strb	r3, [r7, #23]
 800a782:	e027      	b.n	800a7d4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	0f1b      	lsrs	r3, r3, #28
 800a788:	2b09      	cmp	r3, #9
 800a78a:	d80b      	bhi.n	800a7a4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	0f1b      	lsrs	r3, r3, #28
 800a790:	b2da      	uxtb	r2, r3
 800a792:	7dfb      	ldrb	r3, [r7, #23]
 800a794:	005b      	lsls	r3, r3, #1
 800a796:	4619      	mov	r1, r3
 800a798:	68bb      	ldr	r3, [r7, #8]
 800a79a:	440b      	add	r3, r1
 800a79c:	3230      	adds	r2, #48	; 0x30
 800a79e:	b2d2      	uxtb	r2, r2
 800a7a0:	701a      	strb	r2, [r3, #0]
 800a7a2:	e00a      	b.n	800a7ba <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	0f1b      	lsrs	r3, r3, #28
 800a7a8:	b2da      	uxtb	r2, r3
 800a7aa:	7dfb      	ldrb	r3, [r7, #23]
 800a7ac:	005b      	lsls	r3, r3, #1
 800a7ae:	4619      	mov	r1, r3
 800a7b0:	68bb      	ldr	r3, [r7, #8]
 800a7b2:	440b      	add	r3, r1
 800a7b4:	3237      	adds	r2, #55	; 0x37
 800a7b6:	b2d2      	uxtb	r2, r2
 800a7b8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	011b      	lsls	r3, r3, #4
 800a7be:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a7c0:	7dfb      	ldrb	r3, [r7, #23]
 800a7c2:	005b      	lsls	r3, r3, #1
 800a7c4:	3301      	adds	r3, #1
 800a7c6:	68ba      	ldr	r2, [r7, #8]
 800a7c8:	4413      	add	r3, r2
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a7ce:	7dfb      	ldrb	r3, [r7, #23]
 800a7d0:	3301      	adds	r3, #1
 800a7d2:	75fb      	strb	r3, [r7, #23]
 800a7d4:	7dfa      	ldrb	r2, [r7, #23]
 800a7d6:	79fb      	ldrb	r3, [r7, #7]
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	d3d3      	bcc.n	800a784 <IntToUnicode+0x18>
  }
}
 800a7dc:	bf00      	nop
 800a7de:	bf00      	nop
 800a7e0:	371c      	adds	r7, #28
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bc80      	pop	{r7}
 800a7e6:	4770      	bx	lr

0800a7e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b084      	sub	sp, #16
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	4a0d      	ldr	r2, [pc, #52]	; (800a82c <HAL_PCD_MspInit+0x44>)
 800a7f6:	4293      	cmp	r3, r2
 800a7f8:	d113      	bne.n	800a822 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a7fa:	4b0d      	ldr	r3, [pc, #52]	; (800a830 <HAL_PCD_MspInit+0x48>)
 800a7fc:	69db      	ldr	r3, [r3, #28]
 800a7fe:	4a0c      	ldr	r2, [pc, #48]	; (800a830 <HAL_PCD_MspInit+0x48>)
 800a800:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a804:	61d3      	str	r3, [r2, #28]
 800a806:	4b0a      	ldr	r3, [pc, #40]	; (800a830 <HAL_PCD_MspInit+0x48>)
 800a808:	69db      	ldr	r3, [r3, #28]
 800a80a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a80e:	60fb      	str	r3, [r7, #12]
 800a810:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800a812:	2200      	movs	r2, #0
 800a814:	2100      	movs	r1, #0
 800a816:	2014      	movs	r0, #20
 800a818:	f7f8 fb63 	bl	8002ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800a81c:	2014      	movs	r0, #20
 800a81e:	f7f8 fb7c 	bl	8002f1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a822:	bf00      	nop
 800a824:	3710      	adds	r7, #16
 800a826:	46bd      	mov	sp, r7
 800a828:	bd80      	pop	{r7, pc}
 800a82a:	bf00      	nop
 800a82c:	40005c00 	.word	0x40005c00
 800a830:	40021000 	.word	0x40021000

0800a834 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b082      	sub	sp, #8
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800a848:	4619      	mov	r1, r3
 800a84a:	4610      	mov	r0, r2
 800a84c:	f7fe fc39 	bl	80090c2 <USBD_LL_SetupStage>
}
 800a850:	bf00      	nop
 800a852:	3708      	adds	r7, #8
 800a854:	46bd      	mov	sp, r7
 800a856:	bd80      	pop	{r7, pc}

0800a858 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b082      	sub	sp, #8
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
 800a860:	460b      	mov	r3, r1
 800a862:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800a86a:	78fa      	ldrb	r2, [r7, #3]
 800a86c:	6879      	ldr	r1, [r7, #4]
 800a86e:	4613      	mov	r3, r2
 800a870:	009b      	lsls	r3, r3, #2
 800a872:	4413      	add	r3, r2
 800a874:	00db      	lsls	r3, r3, #3
 800a876:	440b      	add	r3, r1
 800a878:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800a87c:	681a      	ldr	r2, [r3, #0]
 800a87e:	78fb      	ldrb	r3, [r7, #3]
 800a880:	4619      	mov	r1, r3
 800a882:	f7fe fc6b 	bl	800915c <USBD_LL_DataOutStage>
}
 800a886:	bf00      	nop
 800a888:	3708      	adds	r7, #8
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}

0800a88e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a88e:	b580      	push	{r7, lr}
 800a890:	b082      	sub	sp, #8
 800a892:	af00      	add	r7, sp, #0
 800a894:	6078      	str	r0, [r7, #4]
 800a896:	460b      	mov	r3, r1
 800a898:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800a8a0:	78fa      	ldrb	r2, [r7, #3]
 800a8a2:	6879      	ldr	r1, [r7, #4]
 800a8a4:	4613      	mov	r3, r2
 800a8a6:	009b      	lsls	r3, r3, #2
 800a8a8:	4413      	add	r3, r2
 800a8aa:	00db      	lsls	r3, r3, #3
 800a8ac:	440b      	add	r3, r1
 800a8ae:	333c      	adds	r3, #60	; 0x3c
 800a8b0:	681a      	ldr	r2, [r3, #0]
 800a8b2:	78fb      	ldrb	r3, [r7, #3]
 800a8b4:	4619      	mov	r1, r3
 800a8b6:	f7fe fcc2 	bl	800923e <USBD_LL_DataInStage>
}
 800a8ba:	bf00      	nop
 800a8bc:	3708      	adds	r7, #8
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}

0800a8c2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8c2:	b580      	push	{r7, lr}
 800a8c4:	b082      	sub	sp, #8
 800a8c6:	af00      	add	r7, sp, #0
 800a8c8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	f7fe fdd2 	bl	800947a <USBD_LL_SOF>
}
 800a8d6:	bf00      	nop
 800a8d8:	3708      	adds	r7, #8
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	bd80      	pop	{r7, pc}

0800a8de <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8de:	b580      	push	{r7, lr}
 800a8e0:	b084      	sub	sp, #16
 800a8e2:	af00      	add	r7, sp, #0
 800a8e4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a8e6:	2301      	movs	r3, #1
 800a8e8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	689b      	ldr	r3, [r3, #8]
 800a8ee:	2b02      	cmp	r3, #2
 800a8f0:	d001      	beq.n	800a8f6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a8f2:	f7f7 fa73 	bl	8001ddc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a8fc:	7bfa      	ldrb	r2, [r7, #15]
 800a8fe:	4611      	mov	r1, r2
 800a900:	4618      	mov	r0, r3
 800a902:	f7fe fd82 	bl	800940a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a90c:	4618      	mov	r0, r3
 800a90e:	f7fe fd3b 	bl	8009388 <USBD_LL_Reset>
}
 800a912:	bf00      	nop
 800a914:	3710      	adds	r7, #16
 800a916:	46bd      	mov	sp, r7
 800a918:	bd80      	pop	{r7, pc}
	...

0800a91c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	b082      	sub	sp, #8
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a92a:	4618      	mov	r0, r3
 800a92c:	f7fe fd7c 	bl	8009428 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	699b      	ldr	r3, [r3, #24]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d005      	beq.n	800a944 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a938:	4b04      	ldr	r3, [pc, #16]	; (800a94c <HAL_PCD_SuspendCallback+0x30>)
 800a93a:	691b      	ldr	r3, [r3, #16]
 800a93c:	4a03      	ldr	r2, [pc, #12]	; (800a94c <HAL_PCD_SuspendCallback+0x30>)
 800a93e:	f043 0306 	orr.w	r3, r3, #6
 800a942:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a944:	bf00      	nop
 800a946:	3708      	adds	r7, #8
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}
 800a94c:	e000ed00 	.word	0xe000ed00

0800a950 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b082      	sub	sp, #8
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a95e:	4618      	mov	r0, r3
 800a960:	f7fe fd76 	bl	8009450 <USBD_LL_Resume>
}
 800a964:	bf00      	nop
 800a966:	3708      	adds	r7, #8
 800a968:	46bd      	mov	sp, r7
 800a96a:	bd80      	pop	{r7, pc}

0800a96c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b082      	sub	sp, #8
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a974:	4a28      	ldr	r2, [pc, #160]	; (800aa18 <USBD_LL_Init+0xac>)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	4a26      	ldr	r2, [pc, #152]	; (800aa18 <USBD_LL_Init+0xac>)
 800a980:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a984:	4b24      	ldr	r3, [pc, #144]	; (800aa18 <USBD_LL_Init+0xac>)
 800a986:	4a25      	ldr	r2, [pc, #148]	; (800aa1c <USBD_LL_Init+0xb0>)
 800a988:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a98a:	4b23      	ldr	r3, [pc, #140]	; (800aa18 <USBD_LL_Init+0xac>)
 800a98c:	2208      	movs	r2, #8
 800a98e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a990:	4b21      	ldr	r3, [pc, #132]	; (800aa18 <USBD_LL_Init+0xac>)
 800a992:	2202      	movs	r2, #2
 800a994:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a996:	4b20      	ldr	r3, [pc, #128]	; (800aa18 <USBD_LL_Init+0xac>)
 800a998:	2200      	movs	r2, #0
 800a99a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a99c:	4b1e      	ldr	r3, [pc, #120]	; (800aa18 <USBD_LL_Init+0xac>)
 800a99e:	2200      	movs	r2, #0
 800a9a0:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a9a2:	4b1d      	ldr	r3, [pc, #116]	; (800aa18 <USBD_LL_Init+0xac>)
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a9a8:	481b      	ldr	r0, [pc, #108]	; (800aa18 <USBD_LL_Init+0xac>)
 800a9aa:	f7f8 fea0 	bl	80036ee <HAL_PCD_Init>
 800a9ae:	4603      	mov	r3, r0
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d001      	beq.n	800a9b8 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800a9b4:	f7f7 fa12 	bl	8001ddc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a9be:	2318      	movs	r3, #24
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	2100      	movs	r1, #0
 800a9c4:	f7fa f9e2 	bl	8004d8c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a9ce:	2358      	movs	r3, #88	; 0x58
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	2180      	movs	r1, #128	; 0x80
 800a9d4:	f7fa f9da 	bl	8004d8c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a9de:	23c0      	movs	r3, #192	; 0xc0
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	2181      	movs	r1, #129	; 0x81
 800a9e4:	f7fa f9d2 	bl	8004d8c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a9ee:	f44f 7388 	mov.w	r3, #272	; 0x110
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	2101      	movs	r1, #1
 800a9f6:	f7fa f9c9 	bl	8004d8c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800aa00:	f44f 7380 	mov.w	r3, #256	; 0x100
 800aa04:	2200      	movs	r2, #0
 800aa06:	2182      	movs	r1, #130	; 0x82
 800aa08:	f7fa f9c0 	bl	8004d8c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800aa0c:	2300      	movs	r3, #0
}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	3708      	adds	r7, #8
 800aa12:	46bd      	mov	sp, r7
 800aa14:	bd80      	pop	{r7, pc}
 800aa16:	bf00      	nop
 800aa18:	200012c4 	.word	0x200012c4
 800aa1c:	40005c00 	.word	0x40005c00

0800aa20 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800aa20:	b580      	push	{r7, lr}
 800aa22:	b084      	sub	sp, #16
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa28:	2300      	movs	r3, #0
 800aa2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aa36:	4618      	mov	r0, r3
 800aa38:	f7f8 ff64 	bl	8003904 <HAL_PCD_Start>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa40:	7bfb      	ldrb	r3, [r7, #15]
 800aa42:	4618      	mov	r0, r3
 800aa44:	f000 f94e 	bl	800ace4 <USBD_Get_USB_Status>
 800aa48:	4603      	mov	r3, r0
 800aa4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa4c:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa4e:	4618      	mov	r0, r3
 800aa50:	3710      	adds	r7, #16
 800aa52:	46bd      	mov	sp, r7
 800aa54:	bd80      	pop	{r7, pc}

0800aa56 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800aa56:	b580      	push	{r7, lr}
 800aa58:	b084      	sub	sp, #16
 800aa5a:	af00      	add	r7, sp, #0
 800aa5c:	6078      	str	r0, [r7, #4]
 800aa5e:	4608      	mov	r0, r1
 800aa60:	4611      	mov	r1, r2
 800aa62:	461a      	mov	r2, r3
 800aa64:	4603      	mov	r3, r0
 800aa66:	70fb      	strb	r3, [r7, #3]
 800aa68:	460b      	mov	r3, r1
 800aa6a:	70bb      	strb	r3, [r7, #2]
 800aa6c:	4613      	mov	r3, r2
 800aa6e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa70:	2300      	movs	r3, #0
 800aa72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa74:	2300      	movs	r3, #0
 800aa76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800aa7e:	78bb      	ldrb	r3, [r7, #2]
 800aa80:	883a      	ldrh	r2, [r7, #0]
 800aa82:	78f9      	ldrb	r1, [r7, #3]
 800aa84:	f7f9 f8de 	bl	8003c44 <HAL_PCD_EP_Open>
 800aa88:	4603      	mov	r3, r0
 800aa8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa8c:	7bfb      	ldrb	r3, [r7, #15]
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f000 f928 	bl	800ace4 <USBD_Get_USB_Status>
 800aa94:	4603      	mov	r3, r0
 800aa96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa98:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	3710      	adds	r7, #16
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bd80      	pop	{r7, pc}

0800aaa2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aaa2:	b580      	push	{r7, lr}
 800aaa4:	b084      	sub	sp, #16
 800aaa6:	af00      	add	r7, sp, #0
 800aaa8:	6078      	str	r0, [r7, #4]
 800aaaa:	460b      	mov	r3, r1
 800aaac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aaae:	2300      	movs	r3, #0
 800aab0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aab2:	2300      	movs	r3, #0
 800aab4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aabc:	78fa      	ldrb	r2, [r7, #3]
 800aabe:	4611      	mov	r1, r2
 800aac0:	4618      	mov	r0, r3
 800aac2:	f7f9 f925 	bl	8003d10 <HAL_PCD_EP_Close>
 800aac6:	4603      	mov	r3, r0
 800aac8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aaca:	7bfb      	ldrb	r3, [r7, #15]
 800aacc:	4618      	mov	r0, r3
 800aace:	f000 f909 	bl	800ace4 <USBD_Get_USB_Status>
 800aad2:	4603      	mov	r3, r0
 800aad4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aad6:	7bbb      	ldrb	r3, [r7, #14]
}
 800aad8:	4618      	mov	r0, r3
 800aada:	3710      	adds	r7, #16
 800aadc:	46bd      	mov	sp, r7
 800aade:	bd80      	pop	{r7, pc}

0800aae0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b084      	sub	sp, #16
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
 800aae8:	460b      	mov	r3, r1
 800aaea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aaec:	2300      	movs	r3, #0
 800aaee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aafa:	78fa      	ldrb	r2, [r7, #3]
 800aafc:	4611      	mov	r1, r2
 800aafe:	4618      	mov	r0, r3
 800ab00:	f7f9 f9e5 	bl	8003ece <HAL_PCD_EP_SetStall>
 800ab04:	4603      	mov	r3, r0
 800ab06:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab08:	7bfb      	ldrb	r3, [r7, #15]
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	f000 f8ea 	bl	800ace4 <USBD_Get_USB_Status>
 800ab10:	4603      	mov	r3, r0
 800ab12:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab14:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab16:	4618      	mov	r0, r3
 800ab18:	3710      	adds	r7, #16
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	bd80      	pop	{r7, pc}

0800ab1e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab1e:	b580      	push	{r7, lr}
 800ab20:	b084      	sub	sp, #16
 800ab22:	af00      	add	r7, sp, #0
 800ab24:	6078      	str	r0, [r7, #4]
 800ab26:	460b      	mov	r3, r1
 800ab28:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab2e:	2300      	movs	r3, #0
 800ab30:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ab38:	78fa      	ldrb	r2, [r7, #3]
 800ab3a:	4611      	mov	r1, r2
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	f7f9 fa26 	bl	8003f8e <HAL_PCD_EP_ClrStall>
 800ab42:	4603      	mov	r3, r0
 800ab44:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab46:	7bfb      	ldrb	r3, [r7, #15]
 800ab48:	4618      	mov	r0, r3
 800ab4a:	f000 f8cb 	bl	800ace4 <USBD_Get_USB_Status>
 800ab4e:	4603      	mov	r3, r0
 800ab50:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab52:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab54:	4618      	mov	r0, r3
 800ab56:	3710      	adds	r7, #16
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	bd80      	pop	{r7, pc}

0800ab5c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	b085      	sub	sp, #20
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
 800ab64:	460b      	mov	r3, r1
 800ab66:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ab6e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ab70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	da0c      	bge.n	800ab92 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ab78:	78fb      	ldrb	r3, [r7, #3]
 800ab7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab7e:	68f9      	ldr	r1, [r7, #12]
 800ab80:	1c5a      	adds	r2, r3, #1
 800ab82:	4613      	mov	r3, r2
 800ab84:	009b      	lsls	r3, r3, #2
 800ab86:	4413      	add	r3, r2
 800ab88:	00db      	lsls	r3, r3, #3
 800ab8a:	440b      	add	r3, r1
 800ab8c:	3302      	adds	r3, #2
 800ab8e:	781b      	ldrb	r3, [r3, #0]
 800ab90:	e00b      	b.n	800abaa <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ab92:	78fb      	ldrb	r3, [r7, #3]
 800ab94:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ab98:	68f9      	ldr	r1, [r7, #12]
 800ab9a:	4613      	mov	r3, r2
 800ab9c:	009b      	lsls	r3, r3, #2
 800ab9e:	4413      	add	r3, r2
 800aba0:	00db      	lsls	r3, r3, #3
 800aba2:	440b      	add	r3, r1
 800aba4:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800aba8:	781b      	ldrb	r3, [r3, #0]
  }
}
 800abaa:	4618      	mov	r0, r3
 800abac:	3714      	adds	r7, #20
 800abae:	46bd      	mov	sp, r7
 800abb0:	bc80      	pop	{r7}
 800abb2:	4770      	bx	lr

0800abb4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b084      	sub	sp, #16
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
 800abbc:	460b      	mov	r3, r1
 800abbe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abc0:	2300      	movs	r3, #0
 800abc2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800abc4:	2300      	movs	r3, #0
 800abc6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800abce:	78fa      	ldrb	r2, [r7, #3]
 800abd0:	4611      	mov	r1, r2
 800abd2:	4618      	mov	r0, r3
 800abd4:	f7f9 f811 	bl	8003bfa <HAL_PCD_SetAddress>
 800abd8:	4603      	mov	r3, r0
 800abda:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abdc:	7bfb      	ldrb	r3, [r7, #15]
 800abde:	4618      	mov	r0, r3
 800abe0:	f000 f880 	bl	800ace4 <USBD_Get_USB_Status>
 800abe4:	4603      	mov	r3, r0
 800abe6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800abe8:	7bbb      	ldrb	r3, [r7, #14]
}
 800abea:	4618      	mov	r0, r3
 800abec:	3710      	adds	r7, #16
 800abee:	46bd      	mov	sp, r7
 800abf0:	bd80      	pop	{r7, pc}

0800abf2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800abf2:	b580      	push	{r7, lr}
 800abf4:	b086      	sub	sp, #24
 800abf6:	af00      	add	r7, sp, #0
 800abf8:	60f8      	str	r0, [r7, #12]
 800abfa:	607a      	str	r2, [r7, #4]
 800abfc:	461a      	mov	r2, r3
 800abfe:	460b      	mov	r3, r1
 800ac00:	72fb      	strb	r3, [r7, #11]
 800ac02:	4613      	mov	r3, r2
 800ac04:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac06:	2300      	movs	r3, #0
 800ac08:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ac14:	893b      	ldrh	r3, [r7, #8]
 800ac16:	7af9      	ldrb	r1, [r7, #11]
 800ac18:	687a      	ldr	r2, [r7, #4]
 800ac1a:	f7f9 f915 	bl	8003e48 <HAL_PCD_EP_Transmit>
 800ac1e:	4603      	mov	r3, r0
 800ac20:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac22:	7dfb      	ldrb	r3, [r7, #23]
 800ac24:	4618      	mov	r0, r3
 800ac26:	f000 f85d 	bl	800ace4 <USBD_Get_USB_Status>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ac2e:	7dbb      	ldrb	r3, [r7, #22]
}
 800ac30:	4618      	mov	r0, r3
 800ac32:	3718      	adds	r7, #24
 800ac34:	46bd      	mov	sp, r7
 800ac36:	bd80      	pop	{r7, pc}

0800ac38 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b086      	sub	sp, #24
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	60f8      	str	r0, [r7, #12]
 800ac40:	607a      	str	r2, [r7, #4]
 800ac42:	461a      	mov	r2, r3
 800ac44:	460b      	mov	r3, r1
 800ac46:	72fb      	strb	r3, [r7, #11]
 800ac48:	4613      	mov	r3, r2
 800ac4a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac50:	2300      	movs	r3, #0
 800ac52:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ac5a:	893b      	ldrh	r3, [r7, #8]
 800ac5c:	7af9      	ldrb	r1, [r7, #11]
 800ac5e:	687a      	ldr	r2, [r7, #4]
 800ac60:	f7f9 f89e 	bl	8003da0 <HAL_PCD_EP_Receive>
 800ac64:	4603      	mov	r3, r0
 800ac66:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac68:	7dfb      	ldrb	r3, [r7, #23]
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	f000 f83a 	bl	800ace4 <USBD_Get_USB_Status>
 800ac70:	4603      	mov	r3, r0
 800ac72:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ac74:	7dbb      	ldrb	r3, [r7, #22]
}
 800ac76:	4618      	mov	r0, r3
 800ac78:	3718      	adds	r7, #24
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	bd80      	pop	{r7, pc}

0800ac7e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac7e:	b580      	push	{r7, lr}
 800ac80:	b082      	sub	sp, #8
 800ac82:	af00      	add	r7, sp, #0
 800ac84:	6078      	str	r0, [r7, #4]
 800ac86:	460b      	mov	r3, r1
 800ac88:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ac90:	78fa      	ldrb	r2, [r7, #3]
 800ac92:	4611      	mov	r1, r2
 800ac94:	4618      	mov	r0, r3
 800ac96:	f7f9 f8c0 	bl	8003e1a <HAL_PCD_EP_GetRxCount>
 800ac9a:	4603      	mov	r3, r0
}
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	3708      	adds	r7, #8
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bd80      	pop	{r7, pc}

0800aca4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800aca4:	b480      	push	{r7}
 800aca6:	b083      	sub	sp, #12
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800acac:	4b02      	ldr	r3, [pc, #8]	; (800acb8 <USBD_static_malloc+0x14>)
}
 800acae:	4618      	mov	r0, r3
 800acb0:	370c      	adds	r7, #12
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bc80      	pop	{r7}
 800acb6:	4770      	bx	lr
 800acb8:	20000290 	.word	0x20000290

0800acbc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800acbc:	b480      	push	{r7}
 800acbe:	b083      	sub	sp, #12
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]

}
 800acc4:	bf00      	nop
 800acc6:	370c      	adds	r7, #12
 800acc8:	46bd      	mov	sp, r7
 800acca:	bc80      	pop	{r7}
 800accc:	4770      	bx	lr

0800acce <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800acce:	b480      	push	{r7}
 800acd0:	b083      	sub	sp, #12
 800acd2:	af00      	add	r7, sp, #0
 800acd4:	6078      	str	r0, [r7, #4]
 800acd6:	460b      	mov	r3, r1
 800acd8:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800acda:	bf00      	nop
 800acdc:	370c      	adds	r7, #12
 800acde:	46bd      	mov	sp, r7
 800ace0:	bc80      	pop	{r7}
 800ace2:	4770      	bx	lr

0800ace4 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ace4:	b480      	push	{r7}
 800ace6:	b085      	sub	sp, #20
 800ace8:	af00      	add	r7, sp, #0
 800acea:	4603      	mov	r3, r0
 800acec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800acee:	2300      	movs	r3, #0
 800acf0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800acf2:	79fb      	ldrb	r3, [r7, #7]
 800acf4:	2b03      	cmp	r3, #3
 800acf6:	d817      	bhi.n	800ad28 <USBD_Get_USB_Status+0x44>
 800acf8:	a201      	add	r2, pc, #4	; (adr r2, 800ad00 <USBD_Get_USB_Status+0x1c>)
 800acfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acfe:	bf00      	nop
 800ad00:	0800ad11 	.word	0x0800ad11
 800ad04:	0800ad17 	.word	0x0800ad17
 800ad08:	0800ad1d 	.word	0x0800ad1d
 800ad0c:	0800ad23 	.word	0x0800ad23
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ad10:	2300      	movs	r3, #0
 800ad12:	73fb      	strb	r3, [r7, #15]
    break;
 800ad14:	e00b      	b.n	800ad2e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ad16:	2302      	movs	r3, #2
 800ad18:	73fb      	strb	r3, [r7, #15]
    break;
 800ad1a:	e008      	b.n	800ad2e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	73fb      	strb	r3, [r7, #15]
    break;
 800ad20:	e005      	b.n	800ad2e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ad22:	2302      	movs	r3, #2
 800ad24:	73fb      	strb	r3, [r7, #15]
    break;
 800ad26:	e002      	b.n	800ad2e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ad28:	2302      	movs	r3, #2
 800ad2a:	73fb      	strb	r3, [r7, #15]
    break;
 800ad2c:	bf00      	nop
  }
  return usb_status;
 800ad2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad30:	4618      	mov	r0, r3
 800ad32:	3714      	adds	r7, #20
 800ad34:	46bd      	mov	sp, r7
 800ad36:	bc80      	pop	{r7}
 800ad38:	4770      	bx	lr
 800ad3a:	bf00      	nop

0800ad3c <__errno>:
 800ad3c:	4b01      	ldr	r3, [pc, #4]	; (800ad44 <__errno+0x8>)
 800ad3e:	6818      	ldr	r0, [r3, #0]
 800ad40:	4770      	bx	lr
 800ad42:	bf00      	nop
 800ad44:	20000190 	.word	0x20000190

0800ad48 <__libc_init_array>:
 800ad48:	b570      	push	{r4, r5, r6, lr}
 800ad4a:	2600      	movs	r6, #0
 800ad4c:	4d0c      	ldr	r5, [pc, #48]	; (800ad80 <__libc_init_array+0x38>)
 800ad4e:	4c0d      	ldr	r4, [pc, #52]	; (800ad84 <__libc_init_array+0x3c>)
 800ad50:	1b64      	subs	r4, r4, r5
 800ad52:	10a4      	asrs	r4, r4, #2
 800ad54:	42a6      	cmp	r6, r4
 800ad56:	d109      	bne.n	800ad6c <__libc_init_array+0x24>
 800ad58:	f001 f9d6 	bl	800c108 <_init>
 800ad5c:	2600      	movs	r6, #0
 800ad5e:	4d0a      	ldr	r5, [pc, #40]	; (800ad88 <__libc_init_array+0x40>)
 800ad60:	4c0a      	ldr	r4, [pc, #40]	; (800ad8c <__libc_init_array+0x44>)
 800ad62:	1b64      	subs	r4, r4, r5
 800ad64:	10a4      	asrs	r4, r4, #2
 800ad66:	42a6      	cmp	r6, r4
 800ad68:	d105      	bne.n	800ad76 <__libc_init_array+0x2e>
 800ad6a:	bd70      	pop	{r4, r5, r6, pc}
 800ad6c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad70:	4798      	blx	r3
 800ad72:	3601      	adds	r6, #1
 800ad74:	e7ee      	b.n	800ad54 <__libc_init_array+0xc>
 800ad76:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad7a:	4798      	blx	r3
 800ad7c:	3601      	adds	r6, #1
 800ad7e:	e7f2      	b.n	800ad66 <__libc_init_array+0x1e>
 800ad80:	0800c310 	.word	0x0800c310
 800ad84:	0800c310 	.word	0x0800c310
 800ad88:	0800c310 	.word	0x0800c310
 800ad8c:	0800c314 	.word	0x0800c314

0800ad90 <memcpy>:
 800ad90:	440a      	add	r2, r1
 800ad92:	4291      	cmp	r1, r2
 800ad94:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad98:	d100      	bne.n	800ad9c <memcpy+0xc>
 800ad9a:	4770      	bx	lr
 800ad9c:	b510      	push	{r4, lr}
 800ad9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ada2:	4291      	cmp	r1, r2
 800ada4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ada8:	d1f9      	bne.n	800ad9e <memcpy+0xe>
 800adaa:	bd10      	pop	{r4, pc}

0800adac <memset>:
 800adac:	4603      	mov	r3, r0
 800adae:	4402      	add	r2, r0
 800adb0:	4293      	cmp	r3, r2
 800adb2:	d100      	bne.n	800adb6 <memset+0xa>
 800adb4:	4770      	bx	lr
 800adb6:	f803 1b01 	strb.w	r1, [r3], #1
 800adba:	e7f9      	b.n	800adb0 <memset+0x4>

0800adbc <iprintf>:
 800adbc:	b40f      	push	{r0, r1, r2, r3}
 800adbe:	4b0a      	ldr	r3, [pc, #40]	; (800ade8 <iprintf+0x2c>)
 800adc0:	b513      	push	{r0, r1, r4, lr}
 800adc2:	681c      	ldr	r4, [r3, #0]
 800adc4:	b124      	cbz	r4, 800add0 <iprintf+0x14>
 800adc6:	69a3      	ldr	r3, [r4, #24]
 800adc8:	b913      	cbnz	r3, 800add0 <iprintf+0x14>
 800adca:	4620      	mov	r0, r4
 800adcc:	f000 f886 	bl	800aedc <__sinit>
 800add0:	ab05      	add	r3, sp, #20
 800add2:	4620      	mov	r0, r4
 800add4:	9a04      	ldr	r2, [sp, #16]
 800add6:	68a1      	ldr	r1, [r4, #8]
 800add8:	9301      	str	r3, [sp, #4]
 800adda:	f000 fafd 	bl	800b3d8 <_vfiprintf_r>
 800adde:	b002      	add	sp, #8
 800ade0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ade4:	b004      	add	sp, #16
 800ade6:	4770      	bx	lr
 800ade8:	20000190 	.word	0x20000190

0800adec <siprintf>:
 800adec:	b40e      	push	{r1, r2, r3}
 800adee:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800adf2:	b500      	push	{lr}
 800adf4:	b09c      	sub	sp, #112	; 0x70
 800adf6:	ab1d      	add	r3, sp, #116	; 0x74
 800adf8:	9002      	str	r0, [sp, #8]
 800adfa:	9006      	str	r0, [sp, #24]
 800adfc:	9107      	str	r1, [sp, #28]
 800adfe:	9104      	str	r1, [sp, #16]
 800ae00:	4808      	ldr	r0, [pc, #32]	; (800ae24 <siprintf+0x38>)
 800ae02:	4909      	ldr	r1, [pc, #36]	; (800ae28 <siprintf+0x3c>)
 800ae04:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae08:	9105      	str	r1, [sp, #20]
 800ae0a:	6800      	ldr	r0, [r0, #0]
 800ae0c:	a902      	add	r1, sp, #8
 800ae0e:	9301      	str	r3, [sp, #4]
 800ae10:	f000 f9ba 	bl	800b188 <_svfiprintf_r>
 800ae14:	2200      	movs	r2, #0
 800ae16:	9b02      	ldr	r3, [sp, #8]
 800ae18:	701a      	strb	r2, [r3, #0]
 800ae1a:	b01c      	add	sp, #112	; 0x70
 800ae1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae20:	b003      	add	sp, #12
 800ae22:	4770      	bx	lr
 800ae24:	20000190 	.word	0x20000190
 800ae28:	ffff0208 	.word	0xffff0208

0800ae2c <std>:
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	b510      	push	{r4, lr}
 800ae30:	4604      	mov	r4, r0
 800ae32:	e9c0 3300 	strd	r3, r3, [r0]
 800ae36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ae3a:	6083      	str	r3, [r0, #8]
 800ae3c:	8181      	strh	r1, [r0, #12]
 800ae3e:	6643      	str	r3, [r0, #100]	; 0x64
 800ae40:	81c2      	strh	r2, [r0, #14]
 800ae42:	6183      	str	r3, [r0, #24]
 800ae44:	4619      	mov	r1, r3
 800ae46:	2208      	movs	r2, #8
 800ae48:	305c      	adds	r0, #92	; 0x5c
 800ae4a:	f7ff ffaf 	bl	800adac <memset>
 800ae4e:	4b05      	ldr	r3, [pc, #20]	; (800ae64 <std+0x38>)
 800ae50:	6224      	str	r4, [r4, #32]
 800ae52:	6263      	str	r3, [r4, #36]	; 0x24
 800ae54:	4b04      	ldr	r3, [pc, #16]	; (800ae68 <std+0x3c>)
 800ae56:	62a3      	str	r3, [r4, #40]	; 0x28
 800ae58:	4b04      	ldr	r3, [pc, #16]	; (800ae6c <std+0x40>)
 800ae5a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ae5c:	4b04      	ldr	r3, [pc, #16]	; (800ae70 <std+0x44>)
 800ae5e:	6323      	str	r3, [r4, #48]	; 0x30
 800ae60:	bd10      	pop	{r4, pc}
 800ae62:	bf00      	nop
 800ae64:	0800b985 	.word	0x0800b985
 800ae68:	0800b9a7 	.word	0x0800b9a7
 800ae6c:	0800b9df 	.word	0x0800b9df
 800ae70:	0800ba03 	.word	0x0800ba03

0800ae74 <_cleanup_r>:
 800ae74:	4901      	ldr	r1, [pc, #4]	; (800ae7c <_cleanup_r+0x8>)
 800ae76:	f000 b8af 	b.w	800afd8 <_fwalk_reent>
 800ae7a:	bf00      	nop
 800ae7c:	0800bcdd 	.word	0x0800bcdd

0800ae80 <__sfmoreglue>:
 800ae80:	b570      	push	{r4, r5, r6, lr}
 800ae82:	2568      	movs	r5, #104	; 0x68
 800ae84:	1e4a      	subs	r2, r1, #1
 800ae86:	4355      	muls	r5, r2
 800ae88:	460e      	mov	r6, r1
 800ae8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ae8e:	f000 f8c5 	bl	800b01c <_malloc_r>
 800ae92:	4604      	mov	r4, r0
 800ae94:	b140      	cbz	r0, 800aea8 <__sfmoreglue+0x28>
 800ae96:	2100      	movs	r1, #0
 800ae98:	e9c0 1600 	strd	r1, r6, [r0]
 800ae9c:	300c      	adds	r0, #12
 800ae9e:	60a0      	str	r0, [r4, #8]
 800aea0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aea4:	f7ff ff82 	bl	800adac <memset>
 800aea8:	4620      	mov	r0, r4
 800aeaa:	bd70      	pop	{r4, r5, r6, pc}

0800aeac <__sfp_lock_acquire>:
 800aeac:	4801      	ldr	r0, [pc, #4]	; (800aeb4 <__sfp_lock_acquire+0x8>)
 800aeae:	f000 b8b3 	b.w	800b018 <__retarget_lock_acquire_recursive>
 800aeb2:	bf00      	nop
 800aeb4:	200015b8 	.word	0x200015b8

0800aeb8 <__sfp_lock_release>:
 800aeb8:	4801      	ldr	r0, [pc, #4]	; (800aec0 <__sfp_lock_release+0x8>)
 800aeba:	f000 b8ae 	b.w	800b01a <__retarget_lock_release_recursive>
 800aebe:	bf00      	nop
 800aec0:	200015b8 	.word	0x200015b8

0800aec4 <__sinit_lock_acquire>:
 800aec4:	4801      	ldr	r0, [pc, #4]	; (800aecc <__sinit_lock_acquire+0x8>)
 800aec6:	f000 b8a7 	b.w	800b018 <__retarget_lock_acquire_recursive>
 800aeca:	bf00      	nop
 800aecc:	200015b3 	.word	0x200015b3

0800aed0 <__sinit_lock_release>:
 800aed0:	4801      	ldr	r0, [pc, #4]	; (800aed8 <__sinit_lock_release+0x8>)
 800aed2:	f000 b8a2 	b.w	800b01a <__retarget_lock_release_recursive>
 800aed6:	bf00      	nop
 800aed8:	200015b3 	.word	0x200015b3

0800aedc <__sinit>:
 800aedc:	b510      	push	{r4, lr}
 800aede:	4604      	mov	r4, r0
 800aee0:	f7ff fff0 	bl	800aec4 <__sinit_lock_acquire>
 800aee4:	69a3      	ldr	r3, [r4, #24]
 800aee6:	b11b      	cbz	r3, 800aef0 <__sinit+0x14>
 800aee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aeec:	f7ff bff0 	b.w	800aed0 <__sinit_lock_release>
 800aef0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800aef4:	6523      	str	r3, [r4, #80]	; 0x50
 800aef6:	4b13      	ldr	r3, [pc, #76]	; (800af44 <__sinit+0x68>)
 800aef8:	4a13      	ldr	r2, [pc, #76]	; (800af48 <__sinit+0x6c>)
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	62a2      	str	r2, [r4, #40]	; 0x28
 800aefe:	42a3      	cmp	r3, r4
 800af00:	bf08      	it	eq
 800af02:	2301      	moveq	r3, #1
 800af04:	4620      	mov	r0, r4
 800af06:	bf08      	it	eq
 800af08:	61a3      	streq	r3, [r4, #24]
 800af0a:	f000 f81f 	bl	800af4c <__sfp>
 800af0e:	6060      	str	r0, [r4, #4]
 800af10:	4620      	mov	r0, r4
 800af12:	f000 f81b 	bl	800af4c <__sfp>
 800af16:	60a0      	str	r0, [r4, #8]
 800af18:	4620      	mov	r0, r4
 800af1a:	f000 f817 	bl	800af4c <__sfp>
 800af1e:	2200      	movs	r2, #0
 800af20:	2104      	movs	r1, #4
 800af22:	60e0      	str	r0, [r4, #12]
 800af24:	6860      	ldr	r0, [r4, #4]
 800af26:	f7ff ff81 	bl	800ae2c <std>
 800af2a:	2201      	movs	r2, #1
 800af2c:	2109      	movs	r1, #9
 800af2e:	68a0      	ldr	r0, [r4, #8]
 800af30:	f7ff ff7c 	bl	800ae2c <std>
 800af34:	2202      	movs	r2, #2
 800af36:	2112      	movs	r1, #18
 800af38:	68e0      	ldr	r0, [r4, #12]
 800af3a:	f7ff ff77 	bl	800ae2c <std>
 800af3e:	2301      	movs	r3, #1
 800af40:	61a3      	str	r3, [r4, #24]
 800af42:	e7d1      	b.n	800aee8 <__sinit+0xc>
 800af44:	0800c278 	.word	0x0800c278
 800af48:	0800ae75 	.word	0x0800ae75

0800af4c <__sfp>:
 800af4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af4e:	4607      	mov	r7, r0
 800af50:	f7ff ffac 	bl	800aeac <__sfp_lock_acquire>
 800af54:	4b1e      	ldr	r3, [pc, #120]	; (800afd0 <__sfp+0x84>)
 800af56:	681e      	ldr	r6, [r3, #0]
 800af58:	69b3      	ldr	r3, [r6, #24]
 800af5a:	b913      	cbnz	r3, 800af62 <__sfp+0x16>
 800af5c:	4630      	mov	r0, r6
 800af5e:	f7ff ffbd 	bl	800aedc <__sinit>
 800af62:	3648      	adds	r6, #72	; 0x48
 800af64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800af68:	3b01      	subs	r3, #1
 800af6a:	d503      	bpl.n	800af74 <__sfp+0x28>
 800af6c:	6833      	ldr	r3, [r6, #0]
 800af6e:	b30b      	cbz	r3, 800afb4 <__sfp+0x68>
 800af70:	6836      	ldr	r6, [r6, #0]
 800af72:	e7f7      	b.n	800af64 <__sfp+0x18>
 800af74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800af78:	b9d5      	cbnz	r5, 800afb0 <__sfp+0x64>
 800af7a:	4b16      	ldr	r3, [pc, #88]	; (800afd4 <__sfp+0x88>)
 800af7c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800af80:	60e3      	str	r3, [r4, #12]
 800af82:	6665      	str	r5, [r4, #100]	; 0x64
 800af84:	f000 f847 	bl	800b016 <__retarget_lock_init_recursive>
 800af88:	f7ff ff96 	bl	800aeb8 <__sfp_lock_release>
 800af8c:	2208      	movs	r2, #8
 800af8e:	4629      	mov	r1, r5
 800af90:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800af94:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800af98:	6025      	str	r5, [r4, #0]
 800af9a:	61a5      	str	r5, [r4, #24]
 800af9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800afa0:	f7ff ff04 	bl	800adac <memset>
 800afa4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800afa8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800afac:	4620      	mov	r0, r4
 800afae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afb0:	3468      	adds	r4, #104	; 0x68
 800afb2:	e7d9      	b.n	800af68 <__sfp+0x1c>
 800afb4:	2104      	movs	r1, #4
 800afb6:	4638      	mov	r0, r7
 800afb8:	f7ff ff62 	bl	800ae80 <__sfmoreglue>
 800afbc:	4604      	mov	r4, r0
 800afbe:	6030      	str	r0, [r6, #0]
 800afc0:	2800      	cmp	r0, #0
 800afc2:	d1d5      	bne.n	800af70 <__sfp+0x24>
 800afc4:	f7ff ff78 	bl	800aeb8 <__sfp_lock_release>
 800afc8:	230c      	movs	r3, #12
 800afca:	603b      	str	r3, [r7, #0]
 800afcc:	e7ee      	b.n	800afac <__sfp+0x60>
 800afce:	bf00      	nop
 800afd0:	0800c278 	.word	0x0800c278
 800afd4:	ffff0001 	.word	0xffff0001

0800afd8 <_fwalk_reent>:
 800afd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afdc:	4606      	mov	r6, r0
 800afde:	4688      	mov	r8, r1
 800afe0:	2700      	movs	r7, #0
 800afe2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800afe6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800afea:	f1b9 0901 	subs.w	r9, r9, #1
 800afee:	d505      	bpl.n	800affc <_fwalk_reent+0x24>
 800aff0:	6824      	ldr	r4, [r4, #0]
 800aff2:	2c00      	cmp	r4, #0
 800aff4:	d1f7      	bne.n	800afe6 <_fwalk_reent+0xe>
 800aff6:	4638      	mov	r0, r7
 800aff8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800affc:	89ab      	ldrh	r3, [r5, #12]
 800affe:	2b01      	cmp	r3, #1
 800b000:	d907      	bls.n	800b012 <_fwalk_reent+0x3a>
 800b002:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b006:	3301      	adds	r3, #1
 800b008:	d003      	beq.n	800b012 <_fwalk_reent+0x3a>
 800b00a:	4629      	mov	r1, r5
 800b00c:	4630      	mov	r0, r6
 800b00e:	47c0      	blx	r8
 800b010:	4307      	orrs	r7, r0
 800b012:	3568      	adds	r5, #104	; 0x68
 800b014:	e7e9      	b.n	800afea <_fwalk_reent+0x12>

0800b016 <__retarget_lock_init_recursive>:
 800b016:	4770      	bx	lr

0800b018 <__retarget_lock_acquire_recursive>:
 800b018:	4770      	bx	lr

0800b01a <__retarget_lock_release_recursive>:
 800b01a:	4770      	bx	lr

0800b01c <_malloc_r>:
 800b01c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b01e:	1ccd      	adds	r5, r1, #3
 800b020:	f025 0503 	bic.w	r5, r5, #3
 800b024:	3508      	adds	r5, #8
 800b026:	2d0c      	cmp	r5, #12
 800b028:	bf38      	it	cc
 800b02a:	250c      	movcc	r5, #12
 800b02c:	2d00      	cmp	r5, #0
 800b02e:	4606      	mov	r6, r0
 800b030:	db01      	blt.n	800b036 <_malloc_r+0x1a>
 800b032:	42a9      	cmp	r1, r5
 800b034:	d903      	bls.n	800b03e <_malloc_r+0x22>
 800b036:	230c      	movs	r3, #12
 800b038:	6033      	str	r3, [r6, #0]
 800b03a:	2000      	movs	r0, #0
 800b03c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b03e:	f000 ff27 	bl	800be90 <__malloc_lock>
 800b042:	4921      	ldr	r1, [pc, #132]	; (800b0c8 <_malloc_r+0xac>)
 800b044:	680a      	ldr	r2, [r1, #0]
 800b046:	4614      	mov	r4, r2
 800b048:	b99c      	cbnz	r4, 800b072 <_malloc_r+0x56>
 800b04a:	4f20      	ldr	r7, [pc, #128]	; (800b0cc <_malloc_r+0xb0>)
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	b923      	cbnz	r3, 800b05a <_malloc_r+0x3e>
 800b050:	4621      	mov	r1, r4
 800b052:	4630      	mov	r0, r6
 800b054:	f000 fc86 	bl	800b964 <_sbrk_r>
 800b058:	6038      	str	r0, [r7, #0]
 800b05a:	4629      	mov	r1, r5
 800b05c:	4630      	mov	r0, r6
 800b05e:	f000 fc81 	bl	800b964 <_sbrk_r>
 800b062:	1c43      	adds	r3, r0, #1
 800b064:	d123      	bne.n	800b0ae <_malloc_r+0x92>
 800b066:	230c      	movs	r3, #12
 800b068:	4630      	mov	r0, r6
 800b06a:	6033      	str	r3, [r6, #0]
 800b06c:	f000 ff16 	bl	800be9c <__malloc_unlock>
 800b070:	e7e3      	b.n	800b03a <_malloc_r+0x1e>
 800b072:	6823      	ldr	r3, [r4, #0]
 800b074:	1b5b      	subs	r3, r3, r5
 800b076:	d417      	bmi.n	800b0a8 <_malloc_r+0x8c>
 800b078:	2b0b      	cmp	r3, #11
 800b07a:	d903      	bls.n	800b084 <_malloc_r+0x68>
 800b07c:	6023      	str	r3, [r4, #0]
 800b07e:	441c      	add	r4, r3
 800b080:	6025      	str	r5, [r4, #0]
 800b082:	e004      	b.n	800b08e <_malloc_r+0x72>
 800b084:	6863      	ldr	r3, [r4, #4]
 800b086:	42a2      	cmp	r2, r4
 800b088:	bf0c      	ite	eq
 800b08a:	600b      	streq	r3, [r1, #0]
 800b08c:	6053      	strne	r3, [r2, #4]
 800b08e:	4630      	mov	r0, r6
 800b090:	f000 ff04 	bl	800be9c <__malloc_unlock>
 800b094:	f104 000b 	add.w	r0, r4, #11
 800b098:	1d23      	adds	r3, r4, #4
 800b09a:	f020 0007 	bic.w	r0, r0, #7
 800b09e:	1ac2      	subs	r2, r0, r3
 800b0a0:	d0cc      	beq.n	800b03c <_malloc_r+0x20>
 800b0a2:	1a1b      	subs	r3, r3, r0
 800b0a4:	50a3      	str	r3, [r4, r2]
 800b0a6:	e7c9      	b.n	800b03c <_malloc_r+0x20>
 800b0a8:	4622      	mov	r2, r4
 800b0aa:	6864      	ldr	r4, [r4, #4]
 800b0ac:	e7cc      	b.n	800b048 <_malloc_r+0x2c>
 800b0ae:	1cc4      	adds	r4, r0, #3
 800b0b0:	f024 0403 	bic.w	r4, r4, #3
 800b0b4:	42a0      	cmp	r0, r4
 800b0b6:	d0e3      	beq.n	800b080 <_malloc_r+0x64>
 800b0b8:	1a21      	subs	r1, r4, r0
 800b0ba:	4630      	mov	r0, r6
 800b0bc:	f000 fc52 	bl	800b964 <_sbrk_r>
 800b0c0:	3001      	adds	r0, #1
 800b0c2:	d1dd      	bne.n	800b080 <_malloc_r+0x64>
 800b0c4:	e7cf      	b.n	800b066 <_malloc_r+0x4a>
 800b0c6:	bf00      	nop
 800b0c8:	200004b0 	.word	0x200004b0
 800b0cc:	200004b4 	.word	0x200004b4

0800b0d0 <__ssputs_r>:
 800b0d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0d4:	688e      	ldr	r6, [r1, #8]
 800b0d6:	4682      	mov	sl, r0
 800b0d8:	429e      	cmp	r6, r3
 800b0da:	460c      	mov	r4, r1
 800b0dc:	4690      	mov	r8, r2
 800b0de:	461f      	mov	r7, r3
 800b0e0:	d838      	bhi.n	800b154 <__ssputs_r+0x84>
 800b0e2:	898a      	ldrh	r2, [r1, #12]
 800b0e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b0e8:	d032      	beq.n	800b150 <__ssputs_r+0x80>
 800b0ea:	6825      	ldr	r5, [r4, #0]
 800b0ec:	6909      	ldr	r1, [r1, #16]
 800b0ee:	3301      	adds	r3, #1
 800b0f0:	eba5 0901 	sub.w	r9, r5, r1
 800b0f4:	6965      	ldr	r5, [r4, #20]
 800b0f6:	444b      	add	r3, r9
 800b0f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b0fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b100:	106d      	asrs	r5, r5, #1
 800b102:	429d      	cmp	r5, r3
 800b104:	bf38      	it	cc
 800b106:	461d      	movcc	r5, r3
 800b108:	0553      	lsls	r3, r2, #21
 800b10a:	d531      	bpl.n	800b170 <__ssputs_r+0xa0>
 800b10c:	4629      	mov	r1, r5
 800b10e:	f7ff ff85 	bl	800b01c <_malloc_r>
 800b112:	4606      	mov	r6, r0
 800b114:	b950      	cbnz	r0, 800b12c <__ssputs_r+0x5c>
 800b116:	230c      	movs	r3, #12
 800b118:	f04f 30ff 	mov.w	r0, #4294967295
 800b11c:	f8ca 3000 	str.w	r3, [sl]
 800b120:	89a3      	ldrh	r3, [r4, #12]
 800b122:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b126:	81a3      	strh	r3, [r4, #12]
 800b128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b12c:	464a      	mov	r2, r9
 800b12e:	6921      	ldr	r1, [r4, #16]
 800b130:	f7ff fe2e 	bl	800ad90 <memcpy>
 800b134:	89a3      	ldrh	r3, [r4, #12]
 800b136:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b13a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b13e:	81a3      	strh	r3, [r4, #12]
 800b140:	6126      	str	r6, [r4, #16]
 800b142:	444e      	add	r6, r9
 800b144:	6026      	str	r6, [r4, #0]
 800b146:	463e      	mov	r6, r7
 800b148:	6165      	str	r5, [r4, #20]
 800b14a:	eba5 0509 	sub.w	r5, r5, r9
 800b14e:	60a5      	str	r5, [r4, #8]
 800b150:	42be      	cmp	r6, r7
 800b152:	d900      	bls.n	800b156 <__ssputs_r+0x86>
 800b154:	463e      	mov	r6, r7
 800b156:	4632      	mov	r2, r6
 800b158:	4641      	mov	r1, r8
 800b15a:	6820      	ldr	r0, [r4, #0]
 800b15c:	f000 fe7e 	bl	800be5c <memmove>
 800b160:	68a3      	ldr	r3, [r4, #8]
 800b162:	6822      	ldr	r2, [r4, #0]
 800b164:	1b9b      	subs	r3, r3, r6
 800b166:	4432      	add	r2, r6
 800b168:	2000      	movs	r0, #0
 800b16a:	60a3      	str	r3, [r4, #8]
 800b16c:	6022      	str	r2, [r4, #0]
 800b16e:	e7db      	b.n	800b128 <__ssputs_r+0x58>
 800b170:	462a      	mov	r2, r5
 800b172:	f000 fee5 	bl	800bf40 <_realloc_r>
 800b176:	4606      	mov	r6, r0
 800b178:	2800      	cmp	r0, #0
 800b17a:	d1e1      	bne.n	800b140 <__ssputs_r+0x70>
 800b17c:	4650      	mov	r0, sl
 800b17e:	6921      	ldr	r1, [r4, #16]
 800b180:	f000 fe92 	bl	800bea8 <_free_r>
 800b184:	e7c7      	b.n	800b116 <__ssputs_r+0x46>
	...

0800b188 <_svfiprintf_r>:
 800b188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b18c:	4698      	mov	r8, r3
 800b18e:	898b      	ldrh	r3, [r1, #12]
 800b190:	4607      	mov	r7, r0
 800b192:	061b      	lsls	r3, r3, #24
 800b194:	460d      	mov	r5, r1
 800b196:	4614      	mov	r4, r2
 800b198:	b09d      	sub	sp, #116	; 0x74
 800b19a:	d50e      	bpl.n	800b1ba <_svfiprintf_r+0x32>
 800b19c:	690b      	ldr	r3, [r1, #16]
 800b19e:	b963      	cbnz	r3, 800b1ba <_svfiprintf_r+0x32>
 800b1a0:	2140      	movs	r1, #64	; 0x40
 800b1a2:	f7ff ff3b 	bl	800b01c <_malloc_r>
 800b1a6:	6028      	str	r0, [r5, #0]
 800b1a8:	6128      	str	r0, [r5, #16]
 800b1aa:	b920      	cbnz	r0, 800b1b6 <_svfiprintf_r+0x2e>
 800b1ac:	230c      	movs	r3, #12
 800b1ae:	603b      	str	r3, [r7, #0]
 800b1b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b1b4:	e0d1      	b.n	800b35a <_svfiprintf_r+0x1d2>
 800b1b6:	2340      	movs	r3, #64	; 0x40
 800b1b8:	616b      	str	r3, [r5, #20]
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	9309      	str	r3, [sp, #36]	; 0x24
 800b1be:	2320      	movs	r3, #32
 800b1c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b1c4:	2330      	movs	r3, #48	; 0x30
 800b1c6:	f04f 0901 	mov.w	r9, #1
 800b1ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1ce:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b374 <_svfiprintf_r+0x1ec>
 800b1d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b1d6:	4623      	mov	r3, r4
 800b1d8:	469a      	mov	sl, r3
 800b1da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1de:	b10a      	cbz	r2, 800b1e4 <_svfiprintf_r+0x5c>
 800b1e0:	2a25      	cmp	r2, #37	; 0x25
 800b1e2:	d1f9      	bne.n	800b1d8 <_svfiprintf_r+0x50>
 800b1e4:	ebba 0b04 	subs.w	fp, sl, r4
 800b1e8:	d00b      	beq.n	800b202 <_svfiprintf_r+0x7a>
 800b1ea:	465b      	mov	r3, fp
 800b1ec:	4622      	mov	r2, r4
 800b1ee:	4629      	mov	r1, r5
 800b1f0:	4638      	mov	r0, r7
 800b1f2:	f7ff ff6d 	bl	800b0d0 <__ssputs_r>
 800b1f6:	3001      	adds	r0, #1
 800b1f8:	f000 80aa 	beq.w	800b350 <_svfiprintf_r+0x1c8>
 800b1fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1fe:	445a      	add	r2, fp
 800b200:	9209      	str	r2, [sp, #36]	; 0x24
 800b202:	f89a 3000 	ldrb.w	r3, [sl]
 800b206:	2b00      	cmp	r3, #0
 800b208:	f000 80a2 	beq.w	800b350 <_svfiprintf_r+0x1c8>
 800b20c:	2300      	movs	r3, #0
 800b20e:	f04f 32ff 	mov.w	r2, #4294967295
 800b212:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b216:	f10a 0a01 	add.w	sl, sl, #1
 800b21a:	9304      	str	r3, [sp, #16]
 800b21c:	9307      	str	r3, [sp, #28]
 800b21e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b222:	931a      	str	r3, [sp, #104]	; 0x68
 800b224:	4654      	mov	r4, sl
 800b226:	2205      	movs	r2, #5
 800b228:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b22c:	4851      	ldr	r0, [pc, #324]	; (800b374 <_svfiprintf_r+0x1ec>)
 800b22e:	f000 fe07 	bl	800be40 <memchr>
 800b232:	9a04      	ldr	r2, [sp, #16]
 800b234:	b9d8      	cbnz	r0, 800b26e <_svfiprintf_r+0xe6>
 800b236:	06d0      	lsls	r0, r2, #27
 800b238:	bf44      	itt	mi
 800b23a:	2320      	movmi	r3, #32
 800b23c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b240:	0711      	lsls	r1, r2, #28
 800b242:	bf44      	itt	mi
 800b244:	232b      	movmi	r3, #43	; 0x2b
 800b246:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b24a:	f89a 3000 	ldrb.w	r3, [sl]
 800b24e:	2b2a      	cmp	r3, #42	; 0x2a
 800b250:	d015      	beq.n	800b27e <_svfiprintf_r+0xf6>
 800b252:	4654      	mov	r4, sl
 800b254:	2000      	movs	r0, #0
 800b256:	f04f 0c0a 	mov.w	ip, #10
 800b25a:	9a07      	ldr	r2, [sp, #28]
 800b25c:	4621      	mov	r1, r4
 800b25e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b262:	3b30      	subs	r3, #48	; 0x30
 800b264:	2b09      	cmp	r3, #9
 800b266:	d94e      	bls.n	800b306 <_svfiprintf_r+0x17e>
 800b268:	b1b0      	cbz	r0, 800b298 <_svfiprintf_r+0x110>
 800b26a:	9207      	str	r2, [sp, #28]
 800b26c:	e014      	b.n	800b298 <_svfiprintf_r+0x110>
 800b26e:	eba0 0308 	sub.w	r3, r0, r8
 800b272:	fa09 f303 	lsl.w	r3, r9, r3
 800b276:	4313      	orrs	r3, r2
 800b278:	46a2      	mov	sl, r4
 800b27a:	9304      	str	r3, [sp, #16]
 800b27c:	e7d2      	b.n	800b224 <_svfiprintf_r+0x9c>
 800b27e:	9b03      	ldr	r3, [sp, #12]
 800b280:	1d19      	adds	r1, r3, #4
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	9103      	str	r1, [sp, #12]
 800b286:	2b00      	cmp	r3, #0
 800b288:	bfbb      	ittet	lt
 800b28a:	425b      	neglt	r3, r3
 800b28c:	f042 0202 	orrlt.w	r2, r2, #2
 800b290:	9307      	strge	r3, [sp, #28]
 800b292:	9307      	strlt	r3, [sp, #28]
 800b294:	bfb8      	it	lt
 800b296:	9204      	strlt	r2, [sp, #16]
 800b298:	7823      	ldrb	r3, [r4, #0]
 800b29a:	2b2e      	cmp	r3, #46	; 0x2e
 800b29c:	d10c      	bne.n	800b2b8 <_svfiprintf_r+0x130>
 800b29e:	7863      	ldrb	r3, [r4, #1]
 800b2a0:	2b2a      	cmp	r3, #42	; 0x2a
 800b2a2:	d135      	bne.n	800b310 <_svfiprintf_r+0x188>
 800b2a4:	9b03      	ldr	r3, [sp, #12]
 800b2a6:	3402      	adds	r4, #2
 800b2a8:	1d1a      	adds	r2, r3, #4
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	9203      	str	r2, [sp, #12]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	bfb8      	it	lt
 800b2b2:	f04f 33ff 	movlt.w	r3, #4294967295
 800b2b6:	9305      	str	r3, [sp, #20]
 800b2b8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b384 <_svfiprintf_r+0x1fc>
 800b2bc:	2203      	movs	r2, #3
 800b2be:	4650      	mov	r0, sl
 800b2c0:	7821      	ldrb	r1, [r4, #0]
 800b2c2:	f000 fdbd 	bl	800be40 <memchr>
 800b2c6:	b140      	cbz	r0, 800b2da <_svfiprintf_r+0x152>
 800b2c8:	2340      	movs	r3, #64	; 0x40
 800b2ca:	eba0 000a 	sub.w	r0, r0, sl
 800b2ce:	fa03 f000 	lsl.w	r0, r3, r0
 800b2d2:	9b04      	ldr	r3, [sp, #16]
 800b2d4:	3401      	adds	r4, #1
 800b2d6:	4303      	orrs	r3, r0
 800b2d8:	9304      	str	r3, [sp, #16]
 800b2da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2de:	2206      	movs	r2, #6
 800b2e0:	4825      	ldr	r0, [pc, #148]	; (800b378 <_svfiprintf_r+0x1f0>)
 800b2e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b2e6:	f000 fdab 	bl	800be40 <memchr>
 800b2ea:	2800      	cmp	r0, #0
 800b2ec:	d038      	beq.n	800b360 <_svfiprintf_r+0x1d8>
 800b2ee:	4b23      	ldr	r3, [pc, #140]	; (800b37c <_svfiprintf_r+0x1f4>)
 800b2f0:	bb1b      	cbnz	r3, 800b33a <_svfiprintf_r+0x1b2>
 800b2f2:	9b03      	ldr	r3, [sp, #12]
 800b2f4:	3307      	adds	r3, #7
 800b2f6:	f023 0307 	bic.w	r3, r3, #7
 800b2fa:	3308      	adds	r3, #8
 800b2fc:	9303      	str	r3, [sp, #12]
 800b2fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b300:	4433      	add	r3, r6
 800b302:	9309      	str	r3, [sp, #36]	; 0x24
 800b304:	e767      	b.n	800b1d6 <_svfiprintf_r+0x4e>
 800b306:	460c      	mov	r4, r1
 800b308:	2001      	movs	r0, #1
 800b30a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b30e:	e7a5      	b.n	800b25c <_svfiprintf_r+0xd4>
 800b310:	2300      	movs	r3, #0
 800b312:	f04f 0c0a 	mov.w	ip, #10
 800b316:	4619      	mov	r1, r3
 800b318:	3401      	adds	r4, #1
 800b31a:	9305      	str	r3, [sp, #20]
 800b31c:	4620      	mov	r0, r4
 800b31e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b322:	3a30      	subs	r2, #48	; 0x30
 800b324:	2a09      	cmp	r2, #9
 800b326:	d903      	bls.n	800b330 <_svfiprintf_r+0x1a8>
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d0c5      	beq.n	800b2b8 <_svfiprintf_r+0x130>
 800b32c:	9105      	str	r1, [sp, #20]
 800b32e:	e7c3      	b.n	800b2b8 <_svfiprintf_r+0x130>
 800b330:	4604      	mov	r4, r0
 800b332:	2301      	movs	r3, #1
 800b334:	fb0c 2101 	mla	r1, ip, r1, r2
 800b338:	e7f0      	b.n	800b31c <_svfiprintf_r+0x194>
 800b33a:	ab03      	add	r3, sp, #12
 800b33c:	9300      	str	r3, [sp, #0]
 800b33e:	462a      	mov	r2, r5
 800b340:	4638      	mov	r0, r7
 800b342:	4b0f      	ldr	r3, [pc, #60]	; (800b380 <_svfiprintf_r+0x1f8>)
 800b344:	a904      	add	r1, sp, #16
 800b346:	f3af 8000 	nop.w
 800b34a:	1c42      	adds	r2, r0, #1
 800b34c:	4606      	mov	r6, r0
 800b34e:	d1d6      	bne.n	800b2fe <_svfiprintf_r+0x176>
 800b350:	89ab      	ldrh	r3, [r5, #12]
 800b352:	065b      	lsls	r3, r3, #25
 800b354:	f53f af2c 	bmi.w	800b1b0 <_svfiprintf_r+0x28>
 800b358:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b35a:	b01d      	add	sp, #116	; 0x74
 800b35c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b360:	ab03      	add	r3, sp, #12
 800b362:	9300      	str	r3, [sp, #0]
 800b364:	462a      	mov	r2, r5
 800b366:	4638      	mov	r0, r7
 800b368:	4b05      	ldr	r3, [pc, #20]	; (800b380 <_svfiprintf_r+0x1f8>)
 800b36a:	a904      	add	r1, sp, #16
 800b36c:	f000 f9d4 	bl	800b718 <_printf_i>
 800b370:	e7eb      	b.n	800b34a <_svfiprintf_r+0x1c2>
 800b372:	bf00      	nop
 800b374:	0800c2dc 	.word	0x0800c2dc
 800b378:	0800c2e6 	.word	0x0800c2e6
 800b37c:	00000000 	.word	0x00000000
 800b380:	0800b0d1 	.word	0x0800b0d1
 800b384:	0800c2e2 	.word	0x0800c2e2

0800b388 <__sfputc_r>:
 800b388:	6893      	ldr	r3, [r2, #8]
 800b38a:	b410      	push	{r4}
 800b38c:	3b01      	subs	r3, #1
 800b38e:	2b00      	cmp	r3, #0
 800b390:	6093      	str	r3, [r2, #8]
 800b392:	da07      	bge.n	800b3a4 <__sfputc_r+0x1c>
 800b394:	6994      	ldr	r4, [r2, #24]
 800b396:	42a3      	cmp	r3, r4
 800b398:	db01      	blt.n	800b39e <__sfputc_r+0x16>
 800b39a:	290a      	cmp	r1, #10
 800b39c:	d102      	bne.n	800b3a4 <__sfputc_r+0x1c>
 800b39e:	bc10      	pop	{r4}
 800b3a0:	f000 bb34 	b.w	800ba0c <__swbuf_r>
 800b3a4:	6813      	ldr	r3, [r2, #0]
 800b3a6:	1c58      	adds	r0, r3, #1
 800b3a8:	6010      	str	r0, [r2, #0]
 800b3aa:	7019      	strb	r1, [r3, #0]
 800b3ac:	4608      	mov	r0, r1
 800b3ae:	bc10      	pop	{r4}
 800b3b0:	4770      	bx	lr

0800b3b2 <__sfputs_r>:
 800b3b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3b4:	4606      	mov	r6, r0
 800b3b6:	460f      	mov	r7, r1
 800b3b8:	4614      	mov	r4, r2
 800b3ba:	18d5      	adds	r5, r2, r3
 800b3bc:	42ac      	cmp	r4, r5
 800b3be:	d101      	bne.n	800b3c4 <__sfputs_r+0x12>
 800b3c0:	2000      	movs	r0, #0
 800b3c2:	e007      	b.n	800b3d4 <__sfputs_r+0x22>
 800b3c4:	463a      	mov	r2, r7
 800b3c6:	4630      	mov	r0, r6
 800b3c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3cc:	f7ff ffdc 	bl	800b388 <__sfputc_r>
 800b3d0:	1c43      	adds	r3, r0, #1
 800b3d2:	d1f3      	bne.n	800b3bc <__sfputs_r+0xa>
 800b3d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b3d8 <_vfiprintf_r>:
 800b3d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3dc:	460d      	mov	r5, r1
 800b3de:	4614      	mov	r4, r2
 800b3e0:	4698      	mov	r8, r3
 800b3e2:	4606      	mov	r6, r0
 800b3e4:	b09d      	sub	sp, #116	; 0x74
 800b3e6:	b118      	cbz	r0, 800b3f0 <_vfiprintf_r+0x18>
 800b3e8:	6983      	ldr	r3, [r0, #24]
 800b3ea:	b90b      	cbnz	r3, 800b3f0 <_vfiprintf_r+0x18>
 800b3ec:	f7ff fd76 	bl	800aedc <__sinit>
 800b3f0:	4b89      	ldr	r3, [pc, #548]	; (800b618 <_vfiprintf_r+0x240>)
 800b3f2:	429d      	cmp	r5, r3
 800b3f4:	d11b      	bne.n	800b42e <_vfiprintf_r+0x56>
 800b3f6:	6875      	ldr	r5, [r6, #4]
 800b3f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b3fa:	07d9      	lsls	r1, r3, #31
 800b3fc:	d405      	bmi.n	800b40a <_vfiprintf_r+0x32>
 800b3fe:	89ab      	ldrh	r3, [r5, #12]
 800b400:	059a      	lsls	r2, r3, #22
 800b402:	d402      	bmi.n	800b40a <_vfiprintf_r+0x32>
 800b404:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b406:	f7ff fe07 	bl	800b018 <__retarget_lock_acquire_recursive>
 800b40a:	89ab      	ldrh	r3, [r5, #12]
 800b40c:	071b      	lsls	r3, r3, #28
 800b40e:	d501      	bpl.n	800b414 <_vfiprintf_r+0x3c>
 800b410:	692b      	ldr	r3, [r5, #16]
 800b412:	b9eb      	cbnz	r3, 800b450 <_vfiprintf_r+0x78>
 800b414:	4629      	mov	r1, r5
 800b416:	4630      	mov	r0, r6
 800b418:	f000 fb5c 	bl	800bad4 <__swsetup_r>
 800b41c:	b1c0      	cbz	r0, 800b450 <_vfiprintf_r+0x78>
 800b41e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b420:	07dc      	lsls	r4, r3, #31
 800b422:	d50e      	bpl.n	800b442 <_vfiprintf_r+0x6a>
 800b424:	f04f 30ff 	mov.w	r0, #4294967295
 800b428:	b01d      	add	sp, #116	; 0x74
 800b42a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b42e:	4b7b      	ldr	r3, [pc, #492]	; (800b61c <_vfiprintf_r+0x244>)
 800b430:	429d      	cmp	r5, r3
 800b432:	d101      	bne.n	800b438 <_vfiprintf_r+0x60>
 800b434:	68b5      	ldr	r5, [r6, #8]
 800b436:	e7df      	b.n	800b3f8 <_vfiprintf_r+0x20>
 800b438:	4b79      	ldr	r3, [pc, #484]	; (800b620 <_vfiprintf_r+0x248>)
 800b43a:	429d      	cmp	r5, r3
 800b43c:	bf08      	it	eq
 800b43e:	68f5      	ldreq	r5, [r6, #12]
 800b440:	e7da      	b.n	800b3f8 <_vfiprintf_r+0x20>
 800b442:	89ab      	ldrh	r3, [r5, #12]
 800b444:	0598      	lsls	r0, r3, #22
 800b446:	d4ed      	bmi.n	800b424 <_vfiprintf_r+0x4c>
 800b448:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b44a:	f7ff fde6 	bl	800b01a <__retarget_lock_release_recursive>
 800b44e:	e7e9      	b.n	800b424 <_vfiprintf_r+0x4c>
 800b450:	2300      	movs	r3, #0
 800b452:	9309      	str	r3, [sp, #36]	; 0x24
 800b454:	2320      	movs	r3, #32
 800b456:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b45a:	2330      	movs	r3, #48	; 0x30
 800b45c:	f04f 0901 	mov.w	r9, #1
 800b460:	f8cd 800c 	str.w	r8, [sp, #12]
 800b464:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800b624 <_vfiprintf_r+0x24c>
 800b468:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b46c:	4623      	mov	r3, r4
 800b46e:	469a      	mov	sl, r3
 800b470:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b474:	b10a      	cbz	r2, 800b47a <_vfiprintf_r+0xa2>
 800b476:	2a25      	cmp	r2, #37	; 0x25
 800b478:	d1f9      	bne.n	800b46e <_vfiprintf_r+0x96>
 800b47a:	ebba 0b04 	subs.w	fp, sl, r4
 800b47e:	d00b      	beq.n	800b498 <_vfiprintf_r+0xc0>
 800b480:	465b      	mov	r3, fp
 800b482:	4622      	mov	r2, r4
 800b484:	4629      	mov	r1, r5
 800b486:	4630      	mov	r0, r6
 800b488:	f7ff ff93 	bl	800b3b2 <__sfputs_r>
 800b48c:	3001      	adds	r0, #1
 800b48e:	f000 80aa 	beq.w	800b5e6 <_vfiprintf_r+0x20e>
 800b492:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b494:	445a      	add	r2, fp
 800b496:	9209      	str	r2, [sp, #36]	; 0x24
 800b498:	f89a 3000 	ldrb.w	r3, [sl]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	f000 80a2 	beq.w	800b5e6 <_vfiprintf_r+0x20e>
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	f04f 32ff 	mov.w	r2, #4294967295
 800b4a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b4ac:	f10a 0a01 	add.w	sl, sl, #1
 800b4b0:	9304      	str	r3, [sp, #16]
 800b4b2:	9307      	str	r3, [sp, #28]
 800b4b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b4b8:	931a      	str	r3, [sp, #104]	; 0x68
 800b4ba:	4654      	mov	r4, sl
 800b4bc:	2205      	movs	r2, #5
 800b4be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4c2:	4858      	ldr	r0, [pc, #352]	; (800b624 <_vfiprintf_r+0x24c>)
 800b4c4:	f000 fcbc 	bl	800be40 <memchr>
 800b4c8:	9a04      	ldr	r2, [sp, #16]
 800b4ca:	b9d8      	cbnz	r0, 800b504 <_vfiprintf_r+0x12c>
 800b4cc:	06d1      	lsls	r1, r2, #27
 800b4ce:	bf44      	itt	mi
 800b4d0:	2320      	movmi	r3, #32
 800b4d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b4d6:	0713      	lsls	r3, r2, #28
 800b4d8:	bf44      	itt	mi
 800b4da:	232b      	movmi	r3, #43	; 0x2b
 800b4dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b4e0:	f89a 3000 	ldrb.w	r3, [sl]
 800b4e4:	2b2a      	cmp	r3, #42	; 0x2a
 800b4e6:	d015      	beq.n	800b514 <_vfiprintf_r+0x13c>
 800b4e8:	4654      	mov	r4, sl
 800b4ea:	2000      	movs	r0, #0
 800b4ec:	f04f 0c0a 	mov.w	ip, #10
 800b4f0:	9a07      	ldr	r2, [sp, #28]
 800b4f2:	4621      	mov	r1, r4
 800b4f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4f8:	3b30      	subs	r3, #48	; 0x30
 800b4fa:	2b09      	cmp	r3, #9
 800b4fc:	d94e      	bls.n	800b59c <_vfiprintf_r+0x1c4>
 800b4fe:	b1b0      	cbz	r0, 800b52e <_vfiprintf_r+0x156>
 800b500:	9207      	str	r2, [sp, #28]
 800b502:	e014      	b.n	800b52e <_vfiprintf_r+0x156>
 800b504:	eba0 0308 	sub.w	r3, r0, r8
 800b508:	fa09 f303 	lsl.w	r3, r9, r3
 800b50c:	4313      	orrs	r3, r2
 800b50e:	46a2      	mov	sl, r4
 800b510:	9304      	str	r3, [sp, #16]
 800b512:	e7d2      	b.n	800b4ba <_vfiprintf_r+0xe2>
 800b514:	9b03      	ldr	r3, [sp, #12]
 800b516:	1d19      	adds	r1, r3, #4
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	9103      	str	r1, [sp, #12]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	bfbb      	ittet	lt
 800b520:	425b      	neglt	r3, r3
 800b522:	f042 0202 	orrlt.w	r2, r2, #2
 800b526:	9307      	strge	r3, [sp, #28]
 800b528:	9307      	strlt	r3, [sp, #28]
 800b52a:	bfb8      	it	lt
 800b52c:	9204      	strlt	r2, [sp, #16]
 800b52e:	7823      	ldrb	r3, [r4, #0]
 800b530:	2b2e      	cmp	r3, #46	; 0x2e
 800b532:	d10c      	bne.n	800b54e <_vfiprintf_r+0x176>
 800b534:	7863      	ldrb	r3, [r4, #1]
 800b536:	2b2a      	cmp	r3, #42	; 0x2a
 800b538:	d135      	bne.n	800b5a6 <_vfiprintf_r+0x1ce>
 800b53a:	9b03      	ldr	r3, [sp, #12]
 800b53c:	3402      	adds	r4, #2
 800b53e:	1d1a      	adds	r2, r3, #4
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	9203      	str	r2, [sp, #12]
 800b544:	2b00      	cmp	r3, #0
 800b546:	bfb8      	it	lt
 800b548:	f04f 33ff 	movlt.w	r3, #4294967295
 800b54c:	9305      	str	r3, [sp, #20]
 800b54e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b634 <_vfiprintf_r+0x25c>
 800b552:	2203      	movs	r2, #3
 800b554:	4650      	mov	r0, sl
 800b556:	7821      	ldrb	r1, [r4, #0]
 800b558:	f000 fc72 	bl	800be40 <memchr>
 800b55c:	b140      	cbz	r0, 800b570 <_vfiprintf_r+0x198>
 800b55e:	2340      	movs	r3, #64	; 0x40
 800b560:	eba0 000a 	sub.w	r0, r0, sl
 800b564:	fa03 f000 	lsl.w	r0, r3, r0
 800b568:	9b04      	ldr	r3, [sp, #16]
 800b56a:	3401      	adds	r4, #1
 800b56c:	4303      	orrs	r3, r0
 800b56e:	9304      	str	r3, [sp, #16]
 800b570:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b574:	2206      	movs	r2, #6
 800b576:	482c      	ldr	r0, [pc, #176]	; (800b628 <_vfiprintf_r+0x250>)
 800b578:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b57c:	f000 fc60 	bl	800be40 <memchr>
 800b580:	2800      	cmp	r0, #0
 800b582:	d03f      	beq.n	800b604 <_vfiprintf_r+0x22c>
 800b584:	4b29      	ldr	r3, [pc, #164]	; (800b62c <_vfiprintf_r+0x254>)
 800b586:	bb1b      	cbnz	r3, 800b5d0 <_vfiprintf_r+0x1f8>
 800b588:	9b03      	ldr	r3, [sp, #12]
 800b58a:	3307      	adds	r3, #7
 800b58c:	f023 0307 	bic.w	r3, r3, #7
 800b590:	3308      	adds	r3, #8
 800b592:	9303      	str	r3, [sp, #12]
 800b594:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b596:	443b      	add	r3, r7
 800b598:	9309      	str	r3, [sp, #36]	; 0x24
 800b59a:	e767      	b.n	800b46c <_vfiprintf_r+0x94>
 800b59c:	460c      	mov	r4, r1
 800b59e:	2001      	movs	r0, #1
 800b5a0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b5a4:	e7a5      	b.n	800b4f2 <_vfiprintf_r+0x11a>
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	f04f 0c0a 	mov.w	ip, #10
 800b5ac:	4619      	mov	r1, r3
 800b5ae:	3401      	adds	r4, #1
 800b5b0:	9305      	str	r3, [sp, #20]
 800b5b2:	4620      	mov	r0, r4
 800b5b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b5b8:	3a30      	subs	r2, #48	; 0x30
 800b5ba:	2a09      	cmp	r2, #9
 800b5bc:	d903      	bls.n	800b5c6 <_vfiprintf_r+0x1ee>
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d0c5      	beq.n	800b54e <_vfiprintf_r+0x176>
 800b5c2:	9105      	str	r1, [sp, #20]
 800b5c4:	e7c3      	b.n	800b54e <_vfiprintf_r+0x176>
 800b5c6:	4604      	mov	r4, r0
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	fb0c 2101 	mla	r1, ip, r1, r2
 800b5ce:	e7f0      	b.n	800b5b2 <_vfiprintf_r+0x1da>
 800b5d0:	ab03      	add	r3, sp, #12
 800b5d2:	9300      	str	r3, [sp, #0]
 800b5d4:	462a      	mov	r2, r5
 800b5d6:	4630      	mov	r0, r6
 800b5d8:	4b15      	ldr	r3, [pc, #84]	; (800b630 <_vfiprintf_r+0x258>)
 800b5da:	a904      	add	r1, sp, #16
 800b5dc:	f3af 8000 	nop.w
 800b5e0:	4607      	mov	r7, r0
 800b5e2:	1c78      	adds	r0, r7, #1
 800b5e4:	d1d6      	bne.n	800b594 <_vfiprintf_r+0x1bc>
 800b5e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b5e8:	07d9      	lsls	r1, r3, #31
 800b5ea:	d405      	bmi.n	800b5f8 <_vfiprintf_r+0x220>
 800b5ec:	89ab      	ldrh	r3, [r5, #12]
 800b5ee:	059a      	lsls	r2, r3, #22
 800b5f0:	d402      	bmi.n	800b5f8 <_vfiprintf_r+0x220>
 800b5f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b5f4:	f7ff fd11 	bl	800b01a <__retarget_lock_release_recursive>
 800b5f8:	89ab      	ldrh	r3, [r5, #12]
 800b5fa:	065b      	lsls	r3, r3, #25
 800b5fc:	f53f af12 	bmi.w	800b424 <_vfiprintf_r+0x4c>
 800b600:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b602:	e711      	b.n	800b428 <_vfiprintf_r+0x50>
 800b604:	ab03      	add	r3, sp, #12
 800b606:	9300      	str	r3, [sp, #0]
 800b608:	462a      	mov	r2, r5
 800b60a:	4630      	mov	r0, r6
 800b60c:	4b08      	ldr	r3, [pc, #32]	; (800b630 <_vfiprintf_r+0x258>)
 800b60e:	a904      	add	r1, sp, #16
 800b610:	f000 f882 	bl	800b718 <_printf_i>
 800b614:	e7e4      	b.n	800b5e0 <_vfiprintf_r+0x208>
 800b616:	bf00      	nop
 800b618:	0800c29c 	.word	0x0800c29c
 800b61c:	0800c2bc 	.word	0x0800c2bc
 800b620:	0800c27c 	.word	0x0800c27c
 800b624:	0800c2dc 	.word	0x0800c2dc
 800b628:	0800c2e6 	.word	0x0800c2e6
 800b62c:	00000000 	.word	0x00000000
 800b630:	0800b3b3 	.word	0x0800b3b3
 800b634:	0800c2e2 	.word	0x0800c2e2

0800b638 <_printf_common>:
 800b638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b63c:	4616      	mov	r6, r2
 800b63e:	4699      	mov	r9, r3
 800b640:	688a      	ldr	r2, [r1, #8]
 800b642:	690b      	ldr	r3, [r1, #16]
 800b644:	4607      	mov	r7, r0
 800b646:	4293      	cmp	r3, r2
 800b648:	bfb8      	it	lt
 800b64a:	4613      	movlt	r3, r2
 800b64c:	6033      	str	r3, [r6, #0]
 800b64e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b652:	460c      	mov	r4, r1
 800b654:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b658:	b10a      	cbz	r2, 800b65e <_printf_common+0x26>
 800b65a:	3301      	adds	r3, #1
 800b65c:	6033      	str	r3, [r6, #0]
 800b65e:	6823      	ldr	r3, [r4, #0]
 800b660:	0699      	lsls	r1, r3, #26
 800b662:	bf42      	ittt	mi
 800b664:	6833      	ldrmi	r3, [r6, #0]
 800b666:	3302      	addmi	r3, #2
 800b668:	6033      	strmi	r3, [r6, #0]
 800b66a:	6825      	ldr	r5, [r4, #0]
 800b66c:	f015 0506 	ands.w	r5, r5, #6
 800b670:	d106      	bne.n	800b680 <_printf_common+0x48>
 800b672:	f104 0a19 	add.w	sl, r4, #25
 800b676:	68e3      	ldr	r3, [r4, #12]
 800b678:	6832      	ldr	r2, [r6, #0]
 800b67a:	1a9b      	subs	r3, r3, r2
 800b67c:	42ab      	cmp	r3, r5
 800b67e:	dc28      	bgt.n	800b6d2 <_printf_common+0x9a>
 800b680:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b684:	1e13      	subs	r3, r2, #0
 800b686:	6822      	ldr	r2, [r4, #0]
 800b688:	bf18      	it	ne
 800b68a:	2301      	movne	r3, #1
 800b68c:	0692      	lsls	r2, r2, #26
 800b68e:	d42d      	bmi.n	800b6ec <_printf_common+0xb4>
 800b690:	4649      	mov	r1, r9
 800b692:	4638      	mov	r0, r7
 800b694:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b698:	47c0      	blx	r8
 800b69a:	3001      	adds	r0, #1
 800b69c:	d020      	beq.n	800b6e0 <_printf_common+0xa8>
 800b69e:	6823      	ldr	r3, [r4, #0]
 800b6a0:	68e5      	ldr	r5, [r4, #12]
 800b6a2:	f003 0306 	and.w	r3, r3, #6
 800b6a6:	2b04      	cmp	r3, #4
 800b6a8:	bf18      	it	ne
 800b6aa:	2500      	movne	r5, #0
 800b6ac:	6832      	ldr	r2, [r6, #0]
 800b6ae:	f04f 0600 	mov.w	r6, #0
 800b6b2:	68a3      	ldr	r3, [r4, #8]
 800b6b4:	bf08      	it	eq
 800b6b6:	1aad      	subeq	r5, r5, r2
 800b6b8:	6922      	ldr	r2, [r4, #16]
 800b6ba:	bf08      	it	eq
 800b6bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b6c0:	4293      	cmp	r3, r2
 800b6c2:	bfc4      	itt	gt
 800b6c4:	1a9b      	subgt	r3, r3, r2
 800b6c6:	18ed      	addgt	r5, r5, r3
 800b6c8:	341a      	adds	r4, #26
 800b6ca:	42b5      	cmp	r5, r6
 800b6cc:	d11a      	bne.n	800b704 <_printf_common+0xcc>
 800b6ce:	2000      	movs	r0, #0
 800b6d0:	e008      	b.n	800b6e4 <_printf_common+0xac>
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	4652      	mov	r2, sl
 800b6d6:	4649      	mov	r1, r9
 800b6d8:	4638      	mov	r0, r7
 800b6da:	47c0      	blx	r8
 800b6dc:	3001      	adds	r0, #1
 800b6de:	d103      	bne.n	800b6e8 <_printf_common+0xb0>
 800b6e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b6e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6e8:	3501      	adds	r5, #1
 800b6ea:	e7c4      	b.n	800b676 <_printf_common+0x3e>
 800b6ec:	2030      	movs	r0, #48	; 0x30
 800b6ee:	18e1      	adds	r1, r4, r3
 800b6f0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b6f4:	1c5a      	adds	r2, r3, #1
 800b6f6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b6fa:	4422      	add	r2, r4
 800b6fc:	3302      	adds	r3, #2
 800b6fe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b702:	e7c5      	b.n	800b690 <_printf_common+0x58>
 800b704:	2301      	movs	r3, #1
 800b706:	4622      	mov	r2, r4
 800b708:	4649      	mov	r1, r9
 800b70a:	4638      	mov	r0, r7
 800b70c:	47c0      	blx	r8
 800b70e:	3001      	adds	r0, #1
 800b710:	d0e6      	beq.n	800b6e0 <_printf_common+0xa8>
 800b712:	3601      	adds	r6, #1
 800b714:	e7d9      	b.n	800b6ca <_printf_common+0x92>
	...

0800b718 <_printf_i>:
 800b718:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b71c:	460c      	mov	r4, r1
 800b71e:	7e27      	ldrb	r7, [r4, #24]
 800b720:	4691      	mov	r9, r2
 800b722:	2f78      	cmp	r7, #120	; 0x78
 800b724:	4680      	mov	r8, r0
 800b726:	469a      	mov	sl, r3
 800b728:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b72a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b72e:	d807      	bhi.n	800b740 <_printf_i+0x28>
 800b730:	2f62      	cmp	r7, #98	; 0x62
 800b732:	d80a      	bhi.n	800b74a <_printf_i+0x32>
 800b734:	2f00      	cmp	r7, #0
 800b736:	f000 80d9 	beq.w	800b8ec <_printf_i+0x1d4>
 800b73a:	2f58      	cmp	r7, #88	; 0x58
 800b73c:	f000 80a4 	beq.w	800b888 <_printf_i+0x170>
 800b740:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b744:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b748:	e03a      	b.n	800b7c0 <_printf_i+0xa8>
 800b74a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b74e:	2b15      	cmp	r3, #21
 800b750:	d8f6      	bhi.n	800b740 <_printf_i+0x28>
 800b752:	a001      	add	r0, pc, #4	; (adr r0, 800b758 <_printf_i+0x40>)
 800b754:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b758:	0800b7b1 	.word	0x0800b7b1
 800b75c:	0800b7c5 	.word	0x0800b7c5
 800b760:	0800b741 	.word	0x0800b741
 800b764:	0800b741 	.word	0x0800b741
 800b768:	0800b741 	.word	0x0800b741
 800b76c:	0800b741 	.word	0x0800b741
 800b770:	0800b7c5 	.word	0x0800b7c5
 800b774:	0800b741 	.word	0x0800b741
 800b778:	0800b741 	.word	0x0800b741
 800b77c:	0800b741 	.word	0x0800b741
 800b780:	0800b741 	.word	0x0800b741
 800b784:	0800b8d3 	.word	0x0800b8d3
 800b788:	0800b7f5 	.word	0x0800b7f5
 800b78c:	0800b8b5 	.word	0x0800b8b5
 800b790:	0800b741 	.word	0x0800b741
 800b794:	0800b741 	.word	0x0800b741
 800b798:	0800b8f5 	.word	0x0800b8f5
 800b79c:	0800b741 	.word	0x0800b741
 800b7a0:	0800b7f5 	.word	0x0800b7f5
 800b7a4:	0800b741 	.word	0x0800b741
 800b7a8:	0800b741 	.word	0x0800b741
 800b7ac:	0800b8bd 	.word	0x0800b8bd
 800b7b0:	680b      	ldr	r3, [r1, #0]
 800b7b2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b7b6:	1d1a      	adds	r2, r3, #4
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	600a      	str	r2, [r1, #0]
 800b7bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	e0a4      	b.n	800b90e <_printf_i+0x1f6>
 800b7c4:	6825      	ldr	r5, [r4, #0]
 800b7c6:	6808      	ldr	r0, [r1, #0]
 800b7c8:	062e      	lsls	r6, r5, #24
 800b7ca:	f100 0304 	add.w	r3, r0, #4
 800b7ce:	d50a      	bpl.n	800b7e6 <_printf_i+0xce>
 800b7d0:	6805      	ldr	r5, [r0, #0]
 800b7d2:	600b      	str	r3, [r1, #0]
 800b7d4:	2d00      	cmp	r5, #0
 800b7d6:	da03      	bge.n	800b7e0 <_printf_i+0xc8>
 800b7d8:	232d      	movs	r3, #45	; 0x2d
 800b7da:	426d      	negs	r5, r5
 800b7dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7e0:	230a      	movs	r3, #10
 800b7e2:	485e      	ldr	r0, [pc, #376]	; (800b95c <_printf_i+0x244>)
 800b7e4:	e019      	b.n	800b81a <_printf_i+0x102>
 800b7e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b7ea:	6805      	ldr	r5, [r0, #0]
 800b7ec:	600b      	str	r3, [r1, #0]
 800b7ee:	bf18      	it	ne
 800b7f0:	b22d      	sxthne	r5, r5
 800b7f2:	e7ef      	b.n	800b7d4 <_printf_i+0xbc>
 800b7f4:	680b      	ldr	r3, [r1, #0]
 800b7f6:	6825      	ldr	r5, [r4, #0]
 800b7f8:	1d18      	adds	r0, r3, #4
 800b7fa:	6008      	str	r0, [r1, #0]
 800b7fc:	0628      	lsls	r0, r5, #24
 800b7fe:	d501      	bpl.n	800b804 <_printf_i+0xec>
 800b800:	681d      	ldr	r5, [r3, #0]
 800b802:	e002      	b.n	800b80a <_printf_i+0xf2>
 800b804:	0669      	lsls	r1, r5, #25
 800b806:	d5fb      	bpl.n	800b800 <_printf_i+0xe8>
 800b808:	881d      	ldrh	r5, [r3, #0]
 800b80a:	2f6f      	cmp	r7, #111	; 0x6f
 800b80c:	bf0c      	ite	eq
 800b80e:	2308      	moveq	r3, #8
 800b810:	230a      	movne	r3, #10
 800b812:	4852      	ldr	r0, [pc, #328]	; (800b95c <_printf_i+0x244>)
 800b814:	2100      	movs	r1, #0
 800b816:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b81a:	6866      	ldr	r6, [r4, #4]
 800b81c:	2e00      	cmp	r6, #0
 800b81e:	bfa8      	it	ge
 800b820:	6821      	ldrge	r1, [r4, #0]
 800b822:	60a6      	str	r6, [r4, #8]
 800b824:	bfa4      	itt	ge
 800b826:	f021 0104 	bicge.w	r1, r1, #4
 800b82a:	6021      	strge	r1, [r4, #0]
 800b82c:	b90d      	cbnz	r5, 800b832 <_printf_i+0x11a>
 800b82e:	2e00      	cmp	r6, #0
 800b830:	d04d      	beq.n	800b8ce <_printf_i+0x1b6>
 800b832:	4616      	mov	r6, r2
 800b834:	fbb5 f1f3 	udiv	r1, r5, r3
 800b838:	fb03 5711 	mls	r7, r3, r1, r5
 800b83c:	5dc7      	ldrb	r7, [r0, r7]
 800b83e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b842:	462f      	mov	r7, r5
 800b844:	42bb      	cmp	r3, r7
 800b846:	460d      	mov	r5, r1
 800b848:	d9f4      	bls.n	800b834 <_printf_i+0x11c>
 800b84a:	2b08      	cmp	r3, #8
 800b84c:	d10b      	bne.n	800b866 <_printf_i+0x14e>
 800b84e:	6823      	ldr	r3, [r4, #0]
 800b850:	07df      	lsls	r7, r3, #31
 800b852:	d508      	bpl.n	800b866 <_printf_i+0x14e>
 800b854:	6923      	ldr	r3, [r4, #16]
 800b856:	6861      	ldr	r1, [r4, #4]
 800b858:	4299      	cmp	r1, r3
 800b85a:	bfde      	ittt	le
 800b85c:	2330      	movle	r3, #48	; 0x30
 800b85e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b862:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b866:	1b92      	subs	r2, r2, r6
 800b868:	6122      	str	r2, [r4, #16]
 800b86a:	464b      	mov	r3, r9
 800b86c:	4621      	mov	r1, r4
 800b86e:	4640      	mov	r0, r8
 800b870:	f8cd a000 	str.w	sl, [sp]
 800b874:	aa03      	add	r2, sp, #12
 800b876:	f7ff fedf 	bl	800b638 <_printf_common>
 800b87a:	3001      	adds	r0, #1
 800b87c:	d14c      	bne.n	800b918 <_printf_i+0x200>
 800b87e:	f04f 30ff 	mov.w	r0, #4294967295
 800b882:	b004      	add	sp, #16
 800b884:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b888:	4834      	ldr	r0, [pc, #208]	; (800b95c <_printf_i+0x244>)
 800b88a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b88e:	680e      	ldr	r6, [r1, #0]
 800b890:	6823      	ldr	r3, [r4, #0]
 800b892:	f856 5b04 	ldr.w	r5, [r6], #4
 800b896:	061f      	lsls	r7, r3, #24
 800b898:	600e      	str	r6, [r1, #0]
 800b89a:	d514      	bpl.n	800b8c6 <_printf_i+0x1ae>
 800b89c:	07d9      	lsls	r1, r3, #31
 800b89e:	bf44      	itt	mi
 800b8a0:	f043 0320 	orrmi.w	r3, r3, #32
 800b8a4:	6023      	strmi	r3, [r4, #0]
 800b8a6:	b91d      	cbnz	r5, 800b8b0 <_printf_i+0x198>
 800b8a8:	6823      	ldr	r3, [r4, #0]
 800b8aa:	f023 0320 	bic.w	r3, r3, #32
 800b8ae:	6023      	str	r3, [r4, #0]
 800b8b0:	2310      	movs	r3, #16
 800b8b2:	e7af      	b.n	800b814 <_printf_i+0xfc>
 800b8b4:	6823      	ldr	r3, [r4, #0]
 800b8b6:	f043 0320 	orr.w	r3, r3, #32
 800b8ba:	6023      	str	r3, [r4, #0]
 800b8bc:	2378      	movs	r3, #120	; 0x78
 800b8be:	4828      	ldr	r0, [pc, #160]	; (800b960 <_printf_i+0x248>)
 800b8c0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b8c4:	e7e3      	b.n	800b88e <_printf_i+0x176>
 800b8c6:	065e      	lsls	r6, r3, #25
 800b8c8:	bf48      	it	mi
 800b8ca:	b2ad      	uxthmi	r5, r5
 800b8cc:	e7e6      	b.n	800b89c <_printf_i+0x184>
 800b8ce:	4616      	mov	r6, r2
 800b8d0:	e7bb      	b.n	800b84a <_printf_i+0x132>
 800b8d2:	680b      	ldr	r3, [r1, #0]
 800b8d4:	6826      	ldr	r6, [r4, #0]
 800b8d6:	1d1d      	adds	r5, r3, #4
 800b8d8:	6960      	ldr	r0, [r4, #20]
 800b8da:	600d      	str	r5, [r1, #0]
 800b8dc:	0635      	lsls	r5, r6, #24
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	d501      	bpl.n	800b8e6 <_printf_i+0x1ce>
 800b8e2:	6018      	str	r0, [r3, #0]
 800b8e4:	e002      	b.n	800b8ec <_printf_i+0x1d4>
 800b8e6:	0671      	lsls	r1, r6, #25
 800b8e8:	d5fb      	bpl.n	800b8e2 <_printf_i+0x1ca>
 800b8ea:	8018      	strh	r0, [r3, #0]
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	4616      	mov	r6, r2
 800b8f0:	6123      	str	r3, [r4, #16]
 800b8f2:	e7ba      	b.n	800b86a <_printf_i+0x152>
 800b8f4:	680b      	ldr	r3, [r1, #0]
 800b8f6:	1d1a      	adds	r2, r3, #4
 800b8f8:	600a      	str	r2, [r1, #0]
 800b8fa:	681e      	ldr	r6, [r3, #0]
 800b8fc:	2100      	movs	r1, #0
 800b8fe:	4630      	mov	r0, r6
 800b900:	6862      	ldr	r2, [r4, #4]
 800b902:	f000 fa9d 	bl	800be40 <memchr>
 800b906:	b108      	cbz	r0, 800b90c <_printf_i+0x1f4>
 800b908:	1b80      	subs	r0, r0, r6
 800b90a:	6060      	str	r0, [r4, #4]
 800b90c:	6863      	ldr	r3, [r4, #4]
 800b90e:	6123      	str	r3, [r4, #16]
 800b910:	2300      	movs	r3, #0
 800b912:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b916:	e7a8      	b.n	800b86a <_printf_i+0x152>
 800b918:	4632      	mov	r2, r6
 800b91a:	4649      	mov	r1, r9
 800b91c:	4640      	mov	r0, r8
 800b91e:	6923      	ldr	r3, [r4, #16]
 800b920:	47d0      	blx	sl
 800b922:	3001      	adds	r0, #1
 800b924:	d0ab      	beq.n	800b87e <_printf_i+0x166>
 800b926:	6823      	ldr	r3, [r4, #0]
 800b928:	079b      	lsls	r3, r3, #30
 800b92a:	d413      	bmi.n	800b954 <_printf_i+0x23c>
 800b92c:	68e0      	ldr	r0, [r4, #12]
 800b92e:	9b03      	ldr	r3, [sp, #12]
 800b930:	4298      	cmp	r0, r3
 800b932:	bfb8      	it	lt
 800b934:	4618      	movlt	r0, r3
 800b936:	e7a4      	b.n	800b882 <_printf_i+0x16a>
 800b938:	2301      	movs	r3, #1
 800b93a:	4632      	mov	r2, r6
 800b93c:	4649      	mov	r1, r9
 800b93e:	4640      	mov	r0, r8
 800b940:	47d0      	blx	sl
 800b942:	3001      	adds	r0, #1
 800b944:	d09b      	beq.n	800b87e <_printf_i+0x166>
 800b946:	3501      	adds	r5, #1
 800b948:	68e3      	ldr	r3, [r4, #12]
 800b94a:	9903      	ldr	r1, [sp, #12]
 800b94c:	1a5b      	subs	r3, r3, r1
 800b94e:	42ab      	cmp	r3, r5
 800b950:	dcf2      	bgt.n	800b938 <_printf_i+0x220>
 800b952:	e7eb      	b.n	800b92c <_printf_i+0x214>
 800b954:	2500      	movs	r5, #0
 800b956:	f104 0619 	add.w	r6, r4, #25
 800b95a:	e7f5      	b.n	800b948 <_printf_i+0x230>
 800b95c:	0800c2ed 	.word	0x0800c2ed
 800b960:	0800c2fe 	.word	0x0800c2fe

0800b964 <_sbrk_r>:
 800b964:	b538      	push	{r3, r4, r5, lr}
 800b966:	2300      	movs	r3, #0
 800b968:	4d05      	ldr	r5, [pc, #20]	; (800b980 <_sbrk_r+0x1c>)
 800b96a:	4604      	mov	r4, r0
 800b96c:	4608      	mov	r0, r1
 800b96e:	602b      	str	r3, [r5, #0]
 800b970:	f7f6 fc44 	bl	80021fc <_sbrk>
 800b974:	1c43      	adds	r3, r0, #1
 800b976:	d102      	bne.n	800b97e <_sbrk_r+0x1a>
 800b978:	682b      	ldr	r3, [r5, #0]
 800b97a:	b103      	cbz	r3, 800b97e <_sbrk_r+0x1a>
 800b97c:	6023      	str	r3, [r4, #0]
 800b97e:	bd38      	pop	{r3, r4, r5, pc}
 800b980:	200015bc 	.word	0x200015bc

0800b984 <__sread>:
 800b984:	b510      	push	{r4, lr}
 800b986:	460c      	mov	r4, r1
 800b988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b98c:	f000 fafe 	bl	800bf8c <_read_r>
 800b990:	2800      	cmp	r0, #0
 800b992:	bfab      	itete	ge
 800b994:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b996:	89a3      	ldrhlt	r3, [r4, #12]
 800b998:	181b      	addge	r3, r3, r0
 800b99a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b99e:	bfac      	ite	ge
 800b9a0:	6563      	strge	r3, [r4, #84]	; 0x54
 800b9a2:	81a3      	strhlt	r3, [r4, #12]
 800b9a4:	bd10      	pop	{r4, pc}

0800b9a6 <__swrite>:
 800b9a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9aa:	461f      	mov	r7, r3
 800b9ac:	898b      	ldrh	r3, [r1, #12]
 800b9ae:	4605      	mov	r5, r0
 800b9b0:	05db      	lsls	r3, r3, #23
 800b9b2:	460c      	mov	r4, r1
 800b9b4:	4616      	mov	r6, r2
 800b9b6:	d505      	bpl.n	800b9c4 <__swrite+0x1e>
 800b9b8:	2302      	movs	r3, #2
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9c0:	f000 f9c8 	bl	800bd54 <_lseek_r>
 800b9c4:	89a3      	ldrh	r3, [r4, #12]
 800b9c6:	4632      	mov	r2, r6
 800b9c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b9cc:	81a3      	strh	r3, [r4, #12]
 800b9ce:	4628      	mov	r0, r5
 800b9d0:	463b      	mov	r3, r7
 800b9d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b9d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9da:	f000 b869 	b.w	800bab0 <_write_r>

0800b9de <__sseek>:
 800b9de:	b510      	push	{r4, lr}
 800b9e0:	460c      	mov	r4, r1
 800b9e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9e6:	f000 f9b5 	bl	800bd54 <_lseek_r>
 800b9ea:	1c43      	adds	r3, r0, #1
 800b9ec:	89a3      	ldrh	r3, [r4, #12]
 800b9ee:	bf15      	itete	ne
 800b9f0:	6560      	strne	r0, [r4, #84]	; 0x54
 800b9f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b9f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b9fa:	81a3      	strheq	r3, [r4, #12]
 800b9fc:	bf18      	it	ne
 800b9fe:	81a3      	strhne	r3, [r4, #12]
 800ba00:	bd10      	pop	{r4, pc}

0800ba02 <__sclose>:
 800ba02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba06:	f000 b8d3 	b.w	800bbb0 <_close_r>
	...

0800ba0c <__swbuf_r>:
 800ba0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba0e:	460e      	mov	r6, r1
 800ba10:	4614      	mov	r4, r2
 800ba12:	4605      	mov	r5, r0
 800ba14:	b118      	cbz	r0, 800ba1e <__swbuf_r+0x12>
 800ba16:	6983      	ldr	r3, [r0, #24]
 800ba18:	b90b      	cbnz	r3, 800ba1e <__swbuf_r+0x12>
 800ba1a:	f7ff fa5f 	bl	800aedc <__sinit>
 800ba1e:	4b21      	ldr	r3, [pc, #132]	; (800baa4 <__swbuf_r+0x98>)
 800ba20:	429c      	cmp	r4, r3
 800ba22:	d12b      	bne.n	800ba7c <__swbuf_r+0x70>
 800ba24:	686c      	ldr	r4, [r5, #4]
 800ba26:	69a3      	ldr	r3, [r4, #24]
 800ba28:	60a3      	str	r3, [r4, #8]
 800ba2a:	89a3      	ldrh	r3, [r4, #12]
 800ba2c:	071a      	lsls	r2, r3, #28
 800ba2e:	d52f      	bpl.n	800ba90 <__swbuf_r+0x84>
 800ba30:	6923      	ldr	r3, [r4, #16]
 800ba32:	b36b      	cbz	r3, 800ba90 <__swbuf_r+0x84>
 800ba34:	6923      	ldr	r3, [r4, #16]
 800ba36:	6820      	ldr	r0, [r4, #0]
 800ba38:	b2f6      	uxtb	r6, r6
 800ba3a:	1ac0      	subs	r0, r0, r3
 800ba3c:	6963      	ldr	r3, [r4, #20]
 800ba3e:	4637      	mov	r7, r6
 800ba40:	4283      	cmp	r3, r0
 800ba42:	dc04      	bgt.n	800ba4e <__swbuf_r+0x42>
 800ba44:	4621      	mov	r1, r4
 800ba46:	4628      	mov	r0, r5
 800ba48:	f000 f948 	bl	800bcdc <_fflush_r>
 800ba4c:	bb30      	cbnz	r0, 800ba9c <__swbuf_r+0x90>
 800ba4e:	68a3      	ldr	r3, [r4, #8]
 800ba50:	3001      	adds	r0, #1
 800ba52:	3b01      	subs	r3, #1
 800ba54:	60a3      	str	r3, [r4, #8]
 800ba56:	6823      	ldr	r3, [r4, #0]
 800ba58:	1c5a      	adds	r2, r3, #1
 800ba5a:	6022      	str	r2, [r4, #0]
 800ba5c:	701e      	strb	r6, [r3, #0]
 800ba5e:	6963      	ldr	r3, [r4, #20]
 800ba60:	4283      	cmp	r3, r0
 800ba62:	d004      	beq.n	800ba6e <__swbuf_r+0x62>
 800ba64:	89a3      	ldrh	r3, [r4, #12]
 800ba66:	07db      	lsls	r3, r3, #31
 800ba68:	d506      	bpl.n	800ba78 <__swbuf_r+0x6c>
 800ba6a:	2e0a      	cmp	r6, #10
 800ba6c:	d104      	bne.n	800ba78 <__swbuf_r+0x6c>
 800ba6e:	4621      	mov	r1, r4
 800ba70:	4628      	mov	r0, r5
 800ba72:	f000 f933 	bl	800bcdc <_fflush_r>
 800ba76:	b988      	cbnz	r0, 800ba9c <__swbuf_r+0x90>
 800ba78:	4638      	mov	r0, r7
 800ba7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba7c:	4b0a      	ldr	r3, [pc, #40]	; (800baa8 <__swbuf_r+0x9c>)
 800ba7e:	429c      	cmp	r4, r3
 800ba80:	d101      	bne.n	800ba86 <__swbuf_r+0x7a>
 800ba82:	68ac      	ldr	r4, [r5, #8]
 800ba84:	e7cf      	b.n	800ba26 <__swbuf_r+0x1a>
 800ba86:	4b09      	ldr	r3, [pc, #36]	; (800baac <__swbuf_r+0xa0>)
 800ba88:	429c      	cmp	r4, r3
 800ba8a:	bf08      	it	eq
 800ba8c:	68ec      	ldreq	r4, [r5, #12]
 800ba8e:	e7ca      	b.n	800ba26 <__swbuf_r+0x1a>
 800ba90:	4621      	mov	r1, r4
 800ba92:	4628      	mov	r0, r5
 800ba94:	f000 f81e 	bl	800bad4 <__swsetup_r>
 800ba98:	2800      	cmp	r0, #0
 800ba9a:	d0cb      	beq.n	800ba34 <__swbuf_r+0x28>
 800ba9c:	f04f 37ff 	mov.w	r7, #4294967295
 800baa0:	e7ea      	b.n	800ba78 <__swbuf_r+0x6c>
 800baa2:	bf00      	nop
 800baa4:	0800c29c 	.word	0x0800c29c
 800baa8:	0800c2bc 	.word	0x0800c2bc
 800baac:	0800c27c 	.word	0x0800c27c

0800bab0 <_write_r>:
 800bab0:	b538      	push	{r3, r4, r5, lr}
 800bab2:	4604      	mov	r4, r0
 800bab4:	4608      	mov	r0, r1
 800bab6:	4611      	mov	r1, r2
 800bab8:	2200      	movs	r2, #0
 800baba:	4d05      	ldr	r5, [pc, #20]	; (800bad0 <_write_r+0x20>)
 800babc:	602a      	str	r2, [r5, #0]
 800babe:	461a      	mov	r2, r3
 800bac0:	f7f5 fa16 	bl	8000ef0 <_write>
 800bac4:	1c43      	adds	r3, r0, #1
 800bac6:	d102      	bne.n	800bace <_write_r+0x1e>
 800bac8:	682b      	ldr	r3, [r5, #0]
 800baca:	b103      	cbz	r3, 800bace <_write_r+0x1e>
 800bacc:	6023      	str	r3, [r4, #0]
 800bace:	bd38      	pop	{r3, r4, r5, pc}
 800bad0:	200015bc 	.word	0x200015bc

0800bad4 <__swsetup_r>:
 800bad4:	4b32      	ldr	r3, [pc, #200]	; (800bba0 <__swsetup_r+0xcc>)
 800bad6:	b570      	push	{r4, r5, r6, lr}
 800bad8:	681d      	ldr	r5, [r3, #0]
 800bada:	4606      	mov	r6, r0
 800badc:	460c      	mov	r4, r1
 800bade:	b125      	cbz	r5, 800baea <__swsetup_r+0x16>
 800bae0:	69ab      	ldr	r3, [r5, #24]
 800bae2:	b913      	cbnz	r3, 800baea <__swsetup_r+0x16>
 800bae4:	4628      	mov	r0, r5
 800bae6:	f7ff f9f9 	bl	800aedc <__sinit>
 800baea:	4b2e      	ldr	r3, [pc, #184]	; (800bba4 <__swsetup_r+0xd0>)
 800baec:	429c      	cmp	r4, r3
 800baee:	d10f      	bne.n	800bb10 <__swsetup_r+0x3c>
 800baf0:	686c      	ldr	r4, [r5, #4]
 800baf2:	89a3      	ldrh	r3, [r4, #12]
 800baf4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800baf8:	0719      	lsls	r1, r3, #28
 800bafa:	d42c      	bmi.n	800bb56 <__swsetup_r+0x82>
 800bafc:	06dd      	lsls	r5, r3, #27
 800bafe:	d411      	bmi.n	800bb24 <__swsetup_r+0x50>
 800bb00:	2309      	movs	r3, #9
 800bb02:	6033      	str	r3, [r6, #0]
 800bb04:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bb08:	f04f 30ff 	mov.w	r0, #4294967295
 800bb0c:	81a3      	strh	r3, [r4, #12]
 800bb0e:	e03e      	b.n	800bb8e <__swsetup_r+0xba>
 800bb10:	4b25      	ldr	r3, [pc, #148]	; (800bba8 <__swsetup_r+0xd4>)
 800bb12:	429c      	cmp	r4, r3
 800bb14:	d101      	bne.n	800bb1a <__swsetup_r+0x46>
 800bb16:	68ac      	ldr	r4, [r5, #8]
 800bb18:	e7eb      	b.n	800baf2 <__swsetup_r+0x1e>
 800bb1a:	4b24      	ldr	r3, [pc, #144]	; (800bbac <__swsetup_r+0xd8>)
 800bb1c:	429c      	cmp	r4, r3
 800bb1e:	bf08      	it	eq
 800bb20:	68ec      	ldreq	r4, [r5, #12]
 800bb22:	e7e6      	b.n	800baf2 <__swsetup_r+0x1e>
 800bb24:	0758      	lsls	r0, r3, #29
 800bb26:	d512      	bpl.n	800bb4e <__swsetup_r+0x7a>
 800bb28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bb2a:	b141      	cbz	r1, 800bb3e <__swsetup_r+0x6a>
 800bb2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bb30:	4299      	cmp	r1, r3
 800bb32:	d002      	beq.n	800bb3a <__swsetup_r+0x66>
 800bb34:	4630      	mov	r0, r6
 800bb36:	f000 f9b7 	bl	800bea8 <_free_r>
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	6363      	str	r3, [r4, #52]	; 0x34
 800bb3e:	89a3      	ldrh	r3, [r4, #12]
 800bb40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bb44:	81a3      	strh	r3, [r4, #12]
 800bb46:	2300      	movs	r3, #0
 800bb48:	6063      	str	r3, [r4, #4]
 800bb4a:	6923      	ldr	r3, [r4, #16]
 800bb4c:	6023      	str	r3, [r4, #0]
 800bb4e:	89a3      	ldrh	r3, [r4, #12]
 800bb50:	f043 0308 	orr.w	r3, r3, #8
 800bb54:	81a3      	strh	r3, [r4, #12]
 800bb56:	6923      	ldr	r3, [r4, #16]
 800bb58:	b94b      	cbnz	r3, 800bb6e <__swsetup_r+0x9a>
 800bb5a:	89a3      	ldrh	r3, [r4, #12]
 800bb5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bb60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bb64:	d003      	beq.n	800bb6e <__swsetup_r+0x9a>
 800bb66:	4621      	mov	r1, r4
 800bb68:	4630      	mov	r0, r6
 800bb6a:	f000 f929 	bl	800bdc0 <__smakebuf_r>
 800bb6e:	89a0      	ldrh	r0, [r4, #12]
 800bb70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bb74:	f010 0301 	ands.w	r3, r0, #1
 800bb78:	d00a      	beq.n	800bb90 <__swsetup_r+0xbc>
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	60a3      	str	r3, [r4, #8]
 800bb7e:	6963      	ldr	r3, [r4, #20]
 800bb80:	425b      	negs	r3, r3
 800bb82:	61a3      	str	r3, [r4, #24]
 800bb84:	6923      	ldr	r3, [r4, #16]
 800bb86:	b943      	cbnz	r3, 800bb9a <__swsetup_r+0xc6>
 800bb88:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bb8c:	d1ba      	bne.n	800bb04 <__swsetup_r+0x30>
 800bb8e:	bd70      	pop	{r4, r5, r6, pc}
 800bb90:	0781      	lsls	r1, r0, #30
 800bb92:	bf58      	it	pl
 800bb94:	6963      	ldrpl	r3, [r4, #20]
 800bb96:	60a3      	str	r3, [r4, #8]
 800bb98:	e7f4      	b.n	800bb84 <__swsetup_r+0xb0>
 800bb9a:	2000      	movs	r0, #0
 800bb9c:	e7f7      	b.n	800bb8e <__swsetup_r+0xba>
 800bb9e:	bf00      	nop
 800bba0:	20000190 	.word	0x20000190
 800bba4:	0800c29c 	.word	0x0800c29c
 800bba8:	0800c2bc 	.word	0x0800c2bc
 800bbac:	0800c27c 	.word	0x0800c27c

0800bbb0 <_close_r>:
 800bbb0:	b538      	push	{r3, r4, r5, lr}
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	4d05      	ldr	r5, [pc, #20]	; (800bbcc <_close_r+0x1c>)
 800bbb6:	4604      	mov	r4, r0
 800bbb8:	4608      	mov	r0, r1
 800bbba:	602b      	str	r3, [r5, #0]
 800bbbc:	f7f6 faed 	bl	800219a <_close>
 800bbc0:	1c43      	adds	r3, r0, #1
 800bbc2:	d102      	bne.n	800bbca <_close_r+0x1a>
 800bbc4:	682b      	ldr	r3, [r5, #0]
 800bbc6:	b103      	cbz	r3, 800bbca <_close_r+0x1a>
 800bbc8:	6023      	str	r3, [r4, #0]
 800bbca:	bd38      	pop	{r3, r4, r5, pc}
 800bbcc:	200015bc 	.word	0x200015bc

0800bbd0 <__sflush_r>:
 800bbd0:	898a      	ldrh	r2, [r1, #12]
 800bbd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbd6:	4605      	mov	r5, r0
 800bbd8:	0710      	lsls	r0, r2, #28
 800bbda:	460c      	mov	r4, r1
 800bbdc:	d458      	bmi.n	800bc90 <__sflush_r+0xc0>
 800bbde:	684b      	ldr	r3, [r1, #4]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	dc05      	bgt.n	800bbf0 <__sflush_r+0x20>
 800bbe4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	dc02      	bgt.n	800bbf0 <__sflush_r+0x20>
 800bbea:	2000      	movs	r0, #0
 800bbec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbf0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bbf2:	2e00      	cmp	r6, #0
 800bbf4:	d0f9      	beq.n	800bbea <__sflush_r+0x1a>
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bbfc:	682f      	ldr	r7, [r5, #0]
 800bbfe:	602b      	str	r3, [r5, #0]
 800bc00:	d032      	beq.n	800bc68 <__sflush_r+0x98>
 800bc02:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bc04:	89a3      	ldrh	r3, [r4, #12]
 800bc06:	075a      	lsls	r2, r3, #29
 800bc08:	d505      	bpl.n	800bc16 <__sflush_r+0x46>
 800bc0a:	6863      	ldr	r3, [r4, #4]
 800bc0c:	1ac0      	subs	r0, r0, r3
 800bc0e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bc10:	b10b      	cbz	r3, 800bc16 <__sflush_r+0x46>
 800bc12:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bc14:	1ac0      	subs	r0, r0, r3
 800bc16:	2300      	movs	r3, #0
 800bc18:	4602      	mov	r2, r0
 800bc1a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bc1c:	4628      	mov	r0, r5
 800bc1e:	6a21      	ldr	r1, [r4, #32]
 800bc20:	47b0      	blx	r6
 800bc22:	1c43      	adds	r3, r0, #1
 800bc24:	89a3      	ldrh	r3, [r4, #12]
 800bc26:	d106      	bne.n	800bc36 <__sflush_r+0x66>
 800bc28:	6829      	ldr	r1, [r5, #0]
 800bc2a:	291d      	cmp	r1, #29
 800bc2c:	d82c      	bhi.n	800bc88 <__sflush_r+0xb8>
 800bc2e:	4a2a      	ldr	r2, [pc, #168]	; (800bcd8 <__sflush_r+0x108>)
 800bc30:	40ca      	lsrs	r2, r1
 800bc32:	07d6      	lsls	r6, r2, #31
 800bc34:	d528      	bpl.n	800bc88 <__sflush_r+0xb8>
 800bc36:	2200      	movs	r2, #0
 800bc38:	6062      	str	r2, [r4, #4]
 800bc3a:	6922      	ldr	r2, [r4, #16]
 800bc3c:	04d9      	lsls	r1, r3, #19
 800bc3e:	6022      	str	r2, [r4, #0]
 800bc40:	d504      	bpl.n	800bc4c <__sflush_r+0x7c>
 800bc42:	1c42      	adds	r2, r0, #1
 800bc44:	d101      	bne.n	800bc4a <__sflush_r+0x7a>
 800bc46:	682b      	ldr	r3, [r5, #0]
 800bc48:	b903      	cbnz	r3, 800bc4c <__sflush_r+0x7c>
 800bc4a:	6560      	str	r0, [r4, #84]	; 0x54
 800bc4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bc4e:	602f      	str	r7, [r5, #0]
 800bc50:	2900      	cmp	r1, #0
 800bc52:	d0ca      	beq.n	800bbea <__sflush_r+0x1a>
 800bc54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bc58:	4299      	cmp	r1, r3
 800bc5a:	d002      	beq.n	800bc62 <__sflush_r+0x92>
 800bc5c:	4628      	mov	r0, r5
 800bc5e:	f000 f923 	bl	800bea8 <_free_r>
 800bc62:	2000      	movs	r0, #0
 800bc64:	6360      	str	r0, [r4, #52]	; 0x34
 800bc66:	e7c1      	b.n	800bbec <__sflush_r+0x1c>
 800bc68:	6a21      	ldr	r1, [r4, #32]
 800bc6a:	2301      	movs	r3, #1
 800bc6c:	4628      	mov	r0, r5
 800bc6e:	47b0      	blx	r6
 800bc70:	1c41      	adds	r1, r0, #1
 800bc72:	d1c7      	bne.n	800bc04 <__sflush_r+0x34>
 800bc74:	682b      	ldr	r3, [r5, #0]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d0c4      	beq.n	800bc04 <__sflush_r+0x34>
 800bc7a:	2b1d      	cmp	r3, #29
 800bc7c:	d001      	beq.n	800bc82 <__sflush_r+0xb2>
 800bc7e:	2b16      	cmp	r3, #22
 800bc80:	d101      	bne.n	800bc86 <__sflush_r+0xb6>
 800bc82:	602f      	str	r7, [r5, #0]
 800bc84:	e7b1      	b.n	800bbea <__sflush_r+0x1a>
 800bc86:	89a3      	ldrh	r3, [r4, #12]
 800bc88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bc8c:	81a3      	strh	r3, [r4, #12]
 800bc8e:	e7ad      	b.n	800bbec <__sflush_r+0x1c>
 800bc90:	690f      	ldr	r7, [r1, #16]
 800bc92:	2f00      	cmp	r7, #0
 800bc94:	d0a9      	beq.n	800bbea <__sflush_r+0x1a>
 800bc96:	0793      	lsls	r3, r2, #30
 800bc98:	bf18      	it	ne
 800bc9a:	2300      	movne	r3, #0
 800bc9c:	680e      	ldr	r6, [r1, #0]
 800bc9e:	bf08      	it	eq
 800bca0:	694b      	ldreq	r3, [r1, #20]
 800bca2:	eba6 0807 	sub.w	r8, r6, r7
 800bca6:	600f      	str	r7, [r1, #0]
 800bca8:	608b      	str	r3, [r1, #8]
 800bcaa:	f1b8 0f00 	cmp.w	r8, #0
 800bcae:	dd9c      	ble.n	800bbea <__sflush_r+0x1a>
 800bcb0:	4643      	mov	r3, r8
 800bcb2:	463a      	mov	r2, r7
 800bcb4:	4628      	mov	r0, r5
 800bcb6:	6a21      	ldr	r1, [r4, #32]
 800bcb8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bcba:	47b0      	blx	r6
 800bcbc:	2800      	cmp	r0, #0
 800bcbe:	dc06      	bgt.n	800bcce <__sflush_r+0xfe>
 800bcc0:	89a3      	ldrh	r3, [r4, #12]
 800bcc2:	f04f 30ff 	mov.w	r0, #4294967295
 800bcc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bcca:	81a3      	strh	r3, [r4, #12]
 800bccc:	e78e      	b.n	800bbec <__sflush_r+0x1c>
 800bcce:	4407      	add	r7, r0
 800bcd0:	eba8 0800 	sub.w	r8, r8, r0
 800bcd4:	e7e9      	b.n	800bcaa <__sflush_r+0xda>
 800bcd6:	bf00      	nop
 800bcd8:	20400001 	.word	0x20400001

0800bcdc <_fflush_r>:
 800bcdc:	b538      	push	{r3, r4, r5, lr}
 800bcde:	690b      	ldr	r3, [r1, #16]
 800bce0:	4605      	mov	r5, r0
 800bce2:	460c      	mov	r4, r1
 800bce4:	b913      	cbnz	r3, 800bcec <_fflush_r+0x10>
 800bce6:	2500      	movs	r5, #0
 800bce8:	4628      	mov	r0, r5
 800bcea:	bd38      	pop	{r3, r4, r5, pc}
 800bcec:	b118      	cbz	r0, 800bcf6 <_fflush_r+0x1a>
 800bcee:	6983      	ldr	r3, [r0, #24]
 800bcf0:	b90b      	cbnz	r3, 800bcf6 <_fflush_r+0x1a>
 800bcf2:	f7ff f8f3 	bl	800aedc <__sinit>
 800bcf6:	4b14      	ldr	r3, [pc, #80]	; (800bd48 <_fflush_r+0x6c>)
 800bcf8:	429c      	cmp	r4, r3
 800bcfa:	d11b      	bne.n	800bd34 <_fflush_r+0x58>
 800bcfc:	686c      	ldr	r4, [r5, #4]
 800bcfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d0ef      	beq.n	800bce6 <_fflush_r+0xa>
 800bd06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bd08:	07d0      	lsls	r0, r2, #31
 800bd0a:	d404      	bmi.n	800bd16 <_fflush_r+0x3a>
 800bd0c:	0599      	lsls	r1, r3, #22
 800bd0e:	d402      	bmi.n	800bd16 <_fflush_r+0x3a>
 800bd10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd12:	f7ff f981 	bl	800b018 <__retarget_lock_acquire_recursive>
 800bd16:	4628      	mov	r0, r5
 800bd18:	4621      	mov	r1, r4
 800bd1a:	f7ff ff59 	bl	800bbd0 <__sflush_r>
 800bd1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bd20:	4605      	mov	r5, r0
 800bd22:	07da      	lsls	r2, r3, #31
 800bd24:	d4e0      	bmi.n	800bce8 <_fflush_r+0xc>
 800bd26:	89a3      	ldrh	r3, [r4, #12]
 800bd28:	059b      	lsls	r3, r3, #22
 800bd2a:	d4dd      	bmi.n	800bce8 <_fflush_r+0xc>
 800bd2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd2e:	f7ff f974 	bl	800b01a <__retarget_lock_release_recursive>
 800bd32:	e7d9      	b.n	800bce8 <_fflush_r+0xc>
 800bd34:	4b05      	ldr	r3, [pc, #20]	; (800bd4c <_fflush_r+0x70>)
 800bd36:	429c      	cmp	r4, r3
 800bd38:	d101      	bne.n	800bd3e <_fflush_r+0x62>
 800bd3a:	68ac      	ldr	r4, [r5, #8]
 800bd3c:	e7df      	b.n	800bcfe <_fflush_r+0x22>
 800bd3e:	4b04      	ldr	r3, [pc, #16]	; (800bd50 <_fflush_r+0x74>)
 800bd40:	429c      	cmp	r4, r3
 800bd42:	bf08      	it	eq
 800bd44:	68ec      	ldreq	r4, [r5, #12]
 800bd46:	e7da      	b.n	800bcfe <_fflush_r+0x22>
 800bd48:	0800c29c 	.word	0x0800c29c
 800bd4c:	0800c2bc 	.word	0x0800c2bc
 800bd50:	0800c27c 	.word	0x0800c27c

0800bd54 <_lseek_r>:
 800bd54:	b538      	push	{r3, r4, r5, lr}
 800bd56:	4604      	mov	r4, r0
 800bd58:	4608      	mov	r0, r1
 800bd5a:	4611      	mov	r1, r2
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	4d05      	ldr	r5, [pc, #20]	; (800bd74 <_lseek_r+0x20>)
 800bd60:	602a      	str	r2, [r5, #0]
 800bd62:	461a      	mov	r2, r3
 800bd64:	f7f6 fa3d 	bl	80021e2 <_lseek>
 800bd68:	1c43      	adds	r3, r0, #1
 800bd6a:	d102      	bne.n	800bd72 <_lseek_r+0x1e>
 800bd6c:	682b      	ldr	r3, [r5, #0]
 800bd6e:	b103      	cbz	r3, 800bd72 <_lseek_r+0x1e>
 800bd70:	6023      	str	r3, [r4, #0]
 800bd72:	bd38      	pop	{r3, r4, r5, pc}
 800bd74:	200015bc 	.word	0x200015bc

0800bd78 <__swhatbuf_r>:
 800bd78:	b570      	push	{r4, r5, r6, lr}
 800bd7a:	460e      	mov	r6, r1
 800bd7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd80:	4614      	mov	r4, r2
 800bd82:	2900      	cmp	r1, #0
 800bd84:	461d      	mov	r5, r3
 800bd86:	b096      	sub	sp, #88	; 0x58
 800bd88:	da07      	bge.n	800bd9a <__swhatbuf_r+0x22>
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	602b      	str	r3, [r5, #0]
 800bd8e:	89b3      	ldrh	r3, [r6, #12]
 800bd90:	061a      	lsls	r2, r3, #24
 800bd92:	d410      	bmi.n	800bdb6 <__swhatbuf_r+0x3e>
 800bd94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bd98:	e00e      	b.n	800bdb8 <__swhatbuf_r+0x40>
 800bd9a:	466a      	mov	r2, sp
 800bd9c:	f000 f908 	bl	800bfb0 <_fstat_r>
 800bda0:	2800      	cmp	r0, #0
 800bda2:	dbf2      	blt.n	800bd8a <__swhatbuf_r+0x12>
 800bda4:	9a01      	ldr	r2, [sp, #4]
 800bda6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bdaa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bdae:	425a      	negs	r2, r3
 800bdb0:	415a      	adcs	r2, r3
 800bdb2:	602a      	str	r2, [r5, #0]
 800bdb4:	e7ee      	b.n	800bd94 <__swhatbuf_r+0x1c>
 800bdb6:	2340      	movs	r3, #64	; 0x40
 800bdb8:	2000      	movs	r0, #0
 800bdba:	6023      	str	r3, [r4, #0]
 800bdbc:	b016      	add	sp, #88	; 0x58
 800bdbe:	bd70      	pop	{r4, r5, r6, pc}

0800bdc0 <__smakebuf_r>:
 800bdc0:	898b      	ldrh	r3, [r1, #12]
 800bdc2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bdc4:	079d      	lsls	r5, r3, #30
 800bdc6:	4606      	mov	r6, r0
 800bdc8:	460c      	mov	r4, r1
 800bdca:	d507      	bpl.n	800bddc <__smakebuf_r+0x1c>
 800bdcc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bdd0:	6023      	str	r3, [r4, #0]
 800bdd2:	6123      	str	r3, [r4, #16]
 800bdd4:	2301      	movs	r3, #1
 800bdd6:	6163      	str	r3, [r4, #20]
 800bdd8:	b002      	add	sp, #8
 800bdda:	bd70      	pop	{r4, r5, r6, pc}
 800bddc:	466a      	mov	r2, sp
 800bdde:	ab01      	add	r3, sp, #4
 800bde0:	f7ff ffca 	bl	800bd78 <__swhatbuf_r>
 800bde4:	9900      	ldr	r1, [sp, #0]
 800bde6:	4605      	mov	r5, r0
 800bde8:	4630      	mov	r0, r6
 800bdea:	f7ff f917 	bl	800b01c <_malloc_r>
 800bdee:	b948      	cbnz	r0, 800be04 <__smakebuf_r+0x44>
 800bdf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdf4:	059a      	lsls	r2, r3, #22
 800bdf6:	d4ef      	bmi.n	800bdd8 <__smakebuf_r+0x18>
 800bdf8:	f023 0303 	bic.w	r3, r3, #3
 800bdfc:	f043 0302 	orr.w	r3, r3, #2
 800be00:	81a3      	strh	r3, [r4, #12]
 800be02:	e7e3      	b.n	800bdcc <__smakebuf_r+0xc>
 800be04:	4b0d      	ldr	r3, [pc, #52]	; (800be3c <__smakebuf_r+0x7c>)
 800be06:	62b3      	str	r3, [r6, #40]	; 0x28
 800be08:	89a3      	ldrh	r3, [r4, #12]
 800be0a:	6020      	str	r0, [r4, #0]
 800be0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be10:	81a3      	strh	r3, [r4, #12]
 800be12:	9b00      	ldr	r3, [sp, #0]
 800be14:	6120      	str	r0, [r4, #16]
 800be16:	6163      	str	r3, [r4, #20]
 800be18:	9b01      	ldr	r3, [sp, #4]
 800be1a:	b15b      	cbz	r3, 800be34 <__smakebuf_r+0x74>
 800be1c:	4630      	mov	r0, r6
 800be1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be22:	f000 f8d7 	bl	800bfd4 <_isatty_r>
 800be26:	b128      	cbz	r0, 800be34 <__smakebuf_r+0x74>
 800be28:	89a3      	ldrh	r3, [r4, #12]
 800be2a:	f023 0303 	bic.w	r3, r3, #3
 800be2e:	f043 0301 	orr.w	r3, r3, #1
 800be32:	81a3      	strh	r3, [r4, #12]
 800be34:	89a0      	ldrh	r0, [r4, #12]
 800be36:	4305      	orrs	r5, r0
 800be38:	81a5      	strh	r5, [r4, #12]
 800be3a:	e7cd      	b.n	800bdd8 <__smakebuf_r+0x18>
 800be3c:	0800ae75 	.word	0x0800ae75

0800be40 <memchr>:
 800be40:	4603      	mov	r3, r0
 800be42:	b510      	push	{r4, lr}
 800be44:	b2c9      	uxtb	r1, r1
 800be46:	4402      	add	r2, r0
 800be48:	4293      	cmp	r3, r2
 800be4a:	4618      	mov	r0, r3
 800be4c:	d101      	bne.n	800be52 <memchr+0x12>
 800be4e:	2000      	movs	r0, #0
 800be50:	e003      	b.n	800be5a <memchr+0x1a>
 800be52:	7804      	ldrb	r4, [r0, #0]
 800be54:	3301      	adds	r3, #1
 800be56:	428c      	cmp	r4, r1
 800be58:	d1f6      	bne.n	800be48 <memchr+0x8>
 800be5a:	bd10      	pop	{r4, pc}

0800be5c <memmove>:
 800be5c:	4288      	cmp	r0, r1
 800be5e:	b510      	push	{r4, lr}
 800be60:	eb01 0402 	add.w	r4, r1, r2
 800be64:	d902      	bls.n	800be6c <memmove+0x10>
 800be66:	4284      	cmp	r4, r0
 800be68:	4623      	mov	r3, r4
 800be6a:	d807      	bhi.n	800be7c <memmove+0x20>
 800be6c:	1e43      	subs	r3, r0, #1
 800be6e:	42a1      	cmp	r1, r4
 800be70:	d008      	beq.n	800be84 <memmove+0x28>
 800be72:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be76:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be7a:	e7f8      	b.n	800be6e <memmove+0x12>
 800be7c:	4601      	mov	r1, r0
 800be7e:	4402      	add	r2, r0
 800be80:	428a      	cmp	r2, r1
 800be82:	d100      	bne.n	800be86 <memmove+0x2a>
 800be84:	bd10      	pop	{r4, pc}
 800be86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800be8e:	e7f7      	b.n	800be80 <memmove+0x24>

0800be90 <__malloc_lock>:
 800be90:	4801      	ldr	r0, [pc, #4]	; (800be98 <__malloc_lock+0x8>)
 800be92:	f7ff b8c1 	b.w	800b018 <__retarget_lock_acquire_recursive>
 800be96:	bf00      	nop
 800be98:	200015b4 	.word	0x200015b4

0800be9c <__malloc_unlock>:
 800be9c:	4801      	ldr	r0, [pc, #4]	; (800bea4 <__malloc_unlock+0x8>)
 800be9e:	f7ff b8bc 	b.w	800b01a <__retarget_lock_release_recursive>
 800bea2:	bf00      	nop
 800bea4:	200015b4 	.word	0x200015b4

0800bea8 <_free_r>:
 800bea8:	b538      	push	{r3, r4, r5, lr}
 800beaa:	4605      	mov	r5, r0
 800beac:	2900      	cmp	r1, #0
 800beae:	d043      	beq.n	800bf38 <_free_r+0x90>
 800beb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800beb4:	1f0c      	subs	r4, r1, #4
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	bfb8      	it	lt
 800beba:	18e4      	addlt	r4, r4, r3
 800bebc:	f7ff ffe8 	bl	800be90 <__malloc_lock>
 800bec0:	4a1e      	ldr	r2, [pc, #120]	; (800bf3c <_free_r+0x94>)
 800bec2:	6813      	ldr	r3, [r2, #0]
 800bec4:	4610      	mov	r0, r2
 800bec6:	b933      	cbnz	r3, 800bed6 <_free_r+0x2e>
 800bec8:	6063      	str	r3, [r4, #4]
 800beca:	6014      	str	r4, [r2, #0]
 800becc:	4628      	mov	r0, r5
 800bece:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bed2:	f7ff bfe3 	b.w	800be9c <__malloc_unlock>
 800bed6:	42a3      	cmp	r3, r4
 800bed8:	d90a      	bls.n	800bef0 <_free_r+0x48>
 800beda:	6821      	ldr	r1, [r4, #0]
 800bedc:	1862      	adds	r2, r4, r1
 800bede:	4293      	cmp	r3, r2
 800bee0:	bf01      	itttt	eq
 800bee2:	681a      	ldreq	r2, [r3, #0]
 800bee4:	685b      	ldreq	r3, [r3, #4]
 800bee6:	1852      	addeq	r2, r2, r1
 800bee8:	6022      	streq	r2, [r4, #0]
 800beea:	6063      	str	r3, [r4, #4]
 800beec:	6004      	str	r4, [r0, #0]
 800beee:	e7ed      	b.n	800becc <_free_r+0x24>
 800bef0:	461a      	mov	r2, r3
 800bef2:	685b      	ldr	r3, [r3, #4]
 800bef4:	b10b      	cbz	r3, 800befa <_free_r+0x52>
 800bef6:	42a3      	cmp	r3, r4
 800bef8:	d9fa      	bls.n	800bef0 <_free_r+0x48>
 800befa:	6811      	ldr	r1, [r2, #0]
 800befc:	1850      	adds	r0, r2, r1
 800befe:	42a0      	cmp	r0, r4
 800bf00:	d10b      	bne.n	800bf1a <_free_r+0x72>
 800bf02:	6820      	ldr	r0, [r4, #0]
 800bf04:	4401      	add	r1, r0
 800bf06:	1850      	adds	r0, r2, r1
 800bf08:	4283      	cmp	r3, r0
 800bf0a:	6011      	str	r1, [r2, #0]
 800bf0c:	d1de      	bne.n	800becc <_free_r+0x24>
 800bf0e:	6818      	ldr	r0, [r3, #0]
 800bf10:	685b      	ldr	r3, [r3, #4]
 800bf12:	4401      	add	r1, r0
 800bf14:	6011      	str	r1, [r2, #0]
 800bf16:	6053      	str	r3, [r2, #4]
 800bf18:	e7d8      	b.n	800becc <_free_r+0x24>
 800bf1a:	d902      	bls.n	800bf22 <_free_r+0x7a>
 800bf1c:	230c      	movs	r3, #12
 800bf1e:	602b      	str	r3, [r5, #0]
 800bf20:	e7d4      	b.n	800becc <_free_r+0x24>
 800bf22:	6820      	ldr	r0, [r4, #0]
 800bf24:	1821      	adds	r1, r4, r0
 800bf26:	428b      	cmp	r3, r1
 800bf28:	bf01      	itttt	eq
 800bf2a:	6819      	ldreq	r1, [r3, #0]
 800bf2c:	685b      	ldreq	r3, [r3, #4]
 800bf2e:	1809      	addeq	r1, r1, r0
 800bf30:	6021      	streq	r1, [r4, #0]
 800bf32:	6063      	str	r3, [r4, #4]
 800bf34:	6054      	str	r4, [r2, #4]
 800bf36:	e7c9      	b.n	800becc <_free_r+0x24>
 800bf38:	bd38      	pop	{r3, r4, r5, pc}
 800bf3a:	bf00      	nop
 800bf3c:	200004b0 	.word	0x200004b0

0800bf40 <_realloc_r>:
 800bf40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf42:	4607      	mov	r7, r0
 800bf44:	4614      	mov	r4, r2
 800bf46:	460e      	mov	r6, r1
 800bf48:	b921      	cbnz	r1, 800bf54 <_realloc_r+0x14>
 800bf4a:	4611      	mov	r1, r2
 800bf4c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bf50:	f7ff b864 	b.w	800b01c <_malloc_r>
 800bf54:	b922      	cbnz	r2, 800bf60 <_realloc_r+0x20>
 800bf56:	f7ff ffa7 	bl	800bea8 <_free_r>
 800bf5a:	4625      	mov	r5, r4
 800bf5c:	4628      	mov	r0, r5
 800bf5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf60:	f000 f848 	bl	800bff4 <_malloc_usable_size_r>
 800bf64:	42a0      	cmp	r0, r4
 800bf66:	d20f      	bcs.n	800bf88 <_realloc_r+0x48>
 800bf68:	4621      	mov	r1, r4
 800bf6a:	4638      	mov	r0, r7
 800bf6c:	f7ff f856 	bl	800b01c <_malloc_r>
 800bf70:	4605      	mov	r5, r0
 800bf72:	2800      	cmp	r0, #0
 800bf74:	d0f2      	beq.n	800bf5c <_realloc_r+0x1c>
 800bf76:	4631      	mov	r1, r6
 800bf78:	4622      	mov	r2, r4
 800bf7a:	f7fe ff09 	bl	800ad90 <memcpy>
 800bf7e:	4631      	mov	r1, r6
 800bf80:	4638      	mov	r0, r7
 800bf82:	f7ff ff91 	bl	800bea8 <_free_r>
 800bf86:	e7e9      	b.n	800bf5c <_realloc_r+0x1c>
 800bf88:	4635      	mov	r5, r6
 800bf8a:	e7e7      	b.n	800bf5c <_realloc_r+0x1c>

0800bf8c <_read_r>:
 800bf8c:	b538      	push	{r3, r4, r5, lr}
 800bf8e:	4604      	mov	r4, r0
 800bf90:	4608      	mov	r0, r1
 800bf92:	4611      	mov	r1, r2
 800bf94:	2200      	movs	r2, #0
 800bf96:	4d05      	ldr	r5, [pc, #20]	; (800bfac <_read_r+0x20>)
 800bf98:	602a      	str	r2, [r5, #0]
 800bf9a:	461a      	mov	r2, r3
 800bf9c:	f7f6 f8e0 	bl	8002160 <_read>
 800bfa0:	1c43      	adds	r3, r0, #1
 800bfa2:	d102      	bne.n	800bfaa <_read_r+0x1e>
 800bfa4:	682b      	ldr	r3, [r5, #0]
 800bfa6:	b103      	cbz	r3, 800bfaa <_read_r+0x1e>
 800bfa8:	6023      	str	r3, [r4, #0]
 800bfaa:	bd38      	pop	{r3, r4, r5, pc}
 800bfac:	200015bc 	.word	0x200015bc

0800bfb0 <_fstat_r>:
 800bfb0:	b538      	push	{r3, r4, r5, lr}
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	4d06      	ldr	r5, [pc, #24]	; (800bfd0 <_fstat_r+0x20>)
 800bfb6:	4604      	mov	r4, r0
 800bfb8:	4608      	mov	r0, r1
 800bfba:	4611      	mov	r1, r2
 800bfbc:	602b      	str	r3, [r5, #0]
 800bfbe:	f7f6 f8f7 	bl	80021b0 <_fstat>
 800bfc2:	1c43      	adds	r3, r0, #1
 800bfc4:	d102      	bne.n	800bfcc <_fstat_r+0x1c>
 800bfc6:	682b      	ldr	r3, [r5, #0]
 800bfc8:	b103      	cbz	r3, 800bfcc <_fstat_r+0x1c>
 800bfca:	6023      	str	r3, [r4, #0]
 800bfcc:	bd38      	pop	{r3, r4, r5, pc}
 800bfce:	bf00      	nop
 800bfd0:	200015bc 	.word	0x200015bc

0800bfd4 <_isatty_r>:
 800bfd4:	b538      	push	{r3, r4, r5, lr}
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	4d05      	ldr	r5, [pc, #20]	; (800bff0 <_isatty_r+0x1c>)
 800bfda:	4604      	mov	r4, r0
 800bfdc:	4608      	mov	r0, r1
 800bfde:	602b      	str	r3, [r5, #0]
 800bfe0:	f7f6 f8f5 	bl	80021ce <_isatty>
 800bfe4:	1c43      	adds	r3, r0, #1
 800bfe6:	d102      	bne.n	800bfee <_isatty_r+0x1a>
 800bfe8:	682b      	ldr	r3, [r5, #0]
 800bfea:	b103      	cbz	r3, 800bfee <_isatty_r+0x1a>
 800bfec:	6023      	str	r3, [r4, #0]
 800bfee:	bd38      	pop	{r3, r4, r5, pc}
 800bff0:	200015bc 	.word	0x200015bc

0800bff4 <_malloc_usable_size_r>:
 800bff4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bff8:	1f18      	subs	r0, r3, #4
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	bfbc      	itt	lt
 800bffe:	580b      	ldrlt	r3, [r1, r0]
 800c000:	18c0      	addlt	r0, r0, r3
 800c002:	4770      	bx	lr
 800c004:	0000      	movs	r0, r0
	...

0800c008 <floor>:
 800c008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c00c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800c010:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800c014:	2e13      	cmp	r6, #19
 800c016:	4602      	mov	r2, r0
 800c018:	460b      	mov	r3, r1
 800c01a:	4607      	mov	r7, r0
 800c01c:	460c      	mov	r4, r1
 800c01e:	4605      	mov	r5, r0
 800c020:	dc34      	bgt.n	800c08c <floor+0x84>
 800c022:	2e00      	cmp	r6, #0
 800c024:	da15      	bge.n	800c052 <floor+0x4a>
 800c026:	a334      	add	r3, pc, #208	; (adr r3, 800c0f8 <floor+0xf0>)
 800c028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c02c:	f7f4 f89e 	bl	800016c <__adddf3>
 800c030:	2200      	movs	r2, #0
 800c032:	2300      	movs	r3, #0
 800c034:	f7f4 face 	bl	80005d4 <__aeabi_dcmpgt>
 800c038:	b140      	cbz	r0, 800c04c <floor+0x44>
 800c03a:	2c00      	cmp	r4, #0
 800c03c:	da59      	bge.n	800c0f2 <floor+0xea>
 800c03e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c042:	ea57 0503 	orrs.w	r5, r7, r3
 800c046:	d001      	beq.n	800c04c <floor+0x44>
 800c048:	2500      	movs	r5, #0
 800c04a:	4c2d      	ldr	r4, [pc, #180]	; (800c100 <floor+0xf8>)
 800c04c:	4623      	mov	r3, r4
 800c04e:	462f      	mov	r7, r5
 800c050:	e025      	b.n	800c09e <floor+0x96>
 800c052:	4a2c      	ldr	r2, [pc, #176]	; (800c104 <floor+0xfc>)
 800c054:	fa42 f806 	asr.w	r8, r2, r6
 800c058:	ea01 0208 	and.w	r2, r1, r8
 800c05c:	4302      	orrs	r2, r0
 800c05e:	d01e      	beq.n	800c09e <floor+0x96>
 800c060:	a325      	add	r3, pc, #148	; (adr r3, 800c0f8 <floor+0xf0>)
 800c062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c066:	f7f4 f881 	bl	800016c <__adddf3>
 800c06a:	2200      	movs	r2, #0
 800c06c:	2300      	movs	r3, #0
 800c06e:	f7f4 fab1 	bl	80005d4 <__aeabi_dcmpgt>
 800c072:	2800      	cmp	r0, #0
 800c074:	d0ea      	beq.n	800c04c <floor+0x44>
 800c076:	2c00      	cmp	r4, #0
 800c078:	bfbe      	ittt	lt
 800c07a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c07e:	fa43 f606 	asrlt.w	r6, r3, r6
 800c082:	19a4      	addlt	r4, r4, r6
 800c084:	2500      	movs	r5, #0
 800c086:	ea24 0408 	bic.w	r4, r4, r8
 800c08a:	e7df      	b.n	800c04c <floor+0x44>
 800c08c:	2e33      	cmp	r6, #51	; 0x33
 800c08e:	dd0a      	ble.n	800c0a6 <floor+0x9e>
 800c090:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c094:	d103      	bne.n	800c09e <floor+0x96>
 800c096:	f7f4 f869 	bl	800016c <__adddf3>
 800c09a:	4607      	mov	r7, r0
 800c09c:	460b      	mov	r3, r1
 800c09e:	4638      	mov	r0, r7
 800c0a0:	4619      	mov	r1, r3
 800c0a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0a6:	f04f 32ff 	mov.w	r2, #4294967295
 800c0aa:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800c0ae:	fa22 f808 	lsr.w	r8, r2, r8
 800c0b2:	ea18 0f00 	tst.w	r8, r0
 800c0b6:	d0f2      	beq.n	800c09e <floor+0x96>
 800c0b8:	a30f      	add	r3, pc, #60	; (adr r3, 800c0f8 <floor+0xf0>)
 800c0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0be:	f7f4 f855 	bl	800016c <__adddf3>
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	f7f4 fa85 	bl	80005d4 <__aeabi_dcmpgt>
 800c0ca:	2800      	cmp	r0, #0
 800c0cc:	d0be      	beq.n	800c04c <floor+0x44>
 800c0ce:	2c00      	cmp	r4, #0
 800c0d0:	da02      	bge.n	800c0d8 <floor+0xd0>
 800c0d2:	2e14      	cmp	r6, #20
 800c0d4:	d103      	bne.n	800c0de <floor+0xd6>
 800c0d6:	3401      	adds	r4, #1
 800c0d8:	ea25 0508 	bic.w	r5, r5, r8
 800c0dc:	e7b6      	b.n	800c04c <floor+0x44>
 800c0de:	2301      	movs	r3, #1
 800c0e0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c0e4:	fa03 f606 	lsl.w	r6, r3, r6
 800c0e8:	4435      	add	r5, r6
 800c0ea:	42bd      	cmp	r5, r7
 800c0ec:	bf38      	it	cc
 800c0ee:	18e4      	addcc	r4, r4, r3
 800c0f0:	e7f2      	b.n	800c0d8 <floor+0xd0>
 800c0f2:	2500      	movs	r5, #0
 800c0f4:	462c      	mov	r4, r5
 800c0f6:	e7a9      	b.n	800c04c <floor+0x44>
 800c0f8:	8800759c 	.word	0x8800759c
 800c0fc:	7e37e43c 	.word	0x7e37e43c
 800c100:	bff00000 	.word	0xbff00000
 800c104:	000fffff 	.word	0x000fffff

0800c108 <_init>:
 800c108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c10a:	bf00      	nop
 800c10c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c10e:	bc08      	pop	{r3}
 800c110:	469e      	mov	lr, r3
 800c112:	4770      	bx	lr

0800c114 <_fini>:
 800c114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c116:	bf00      	nop
 800c118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c11a:	bc08      	pop	{r3}
 800c11c:	469e      	mov	lr, r3
 800c11e:	4770      	bx	lr
