Analysis & Synthesis report for praticafiltro
Mon Aug 08 09:26:42 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated
 15. Source assignments for praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2
 16. Parameter Settings for User Entity Instance: VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: MUX:inst9
 18. Parameter Settings for User Entity Instance: MUX:inst13
 19. Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst3|MUX:inst1
 20. Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component
 21. Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component
 22. Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component
 23. Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst2|MUX:inst1
 24. Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component
 25. Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component
 26. Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component
 27. Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst1|MUX:inst1
 28. Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component
 29. Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component
 30. Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component
 31. Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst32|MUX:inst1
 32. Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component
 33. Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component
 34. Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component
 35. Parameter Settings for User Entity Instance: memoria_imagem:inst5|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: lpm_constant0:inst2|lpm_constant:LPM_CONSTANT_component
 37. Parameter Settings for User Entity Instance: praticafiltro:inst3|MUX:inst1
 38. Parameter Settings for User Entity Instance: praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component
 39. Parameter Settings for User Entity Instance: praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component
 40. Parameter Settings for User Entity Instance: praticafiltro:inst3|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component
 41. Parameter Settings for User Entity Instance: lpm_constant2:inst11|lpm_constant:LPM_CONSTANT_component
 42. Parameter Settings for User Entity Instance: praticafiltro:inst7|MUX:inst1
 43. Parameter Settings for User Entity Instance: praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component
 44. Parameter Settings for User Entity Instance: praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component
 45. Parameter Settings for User Entity Instance: praticafiltro:inst7|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component
 46. Parameter Settings for User Entity Instance: lpm_constant1:inst8|lpm_constant:LPM_CONSTANT_component
 47. Parameter Settings for Inferred Entity Instance: praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0
 48. altpll Parameter Settings by Entity Instance
 49. lpm_shiftreg Parameter Settings by Entity Instance
 50. altshift_taps Parameter Settings by Entity Instance
 51. altsyncram Parameter Settings by Entity Instance
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 08 09:26:42 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; praticafiltro                                   ;
; Top-level Entity Name              ; top-level                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 169                                             ;
;     Total combinational functions  ; 105                                             ;
;     Dedicated logic registers      ; 104                                             ;
; Total registers                    ; 104                                             ;
; Total pins                         ; 7                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 35,288                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; top-level          ; praticafiltro      ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+-----------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+-----------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; minimo.bdf                                    ; yes             ; User Block Diagram/Schematic File      ; C:/Users/matte/Documents/AAD/pratica_filtro/minimo.bdf                  ;         ;
; praticafiltro.bdf                             ; yes             ; User Block Diagram/Schematic File      ; C:/Users/matte/Documents/AAD/pratica_filtro/praticafiltro.bdf           ;         ;
; maximo.bdf                                    ; yes             ; User Block Diagram/Schematic File      ; C:/Users/matte/Documents/AAD/pratica_filtro/maximo.bdf                  ;         ;
; lpm_shiftreg0.v                               ; yes             ; User Wizard-Generated File             ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg0.v             ;         ;
; lpm_shiftreg1.v                               ; yes             ; User Wizard-Generated File             ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg1.v             ;         ;
; top-level.bdf                                 ; yes             ; User Block Diagram/Schematic File      ; C:/Users/matte/Documents/AAD/pratica_filtro/top-level.bdf               ;         ;
; memoria_imagem.v                              ; yes             ; User Wizard-Generated File             ; C:/Users/matte/Documents/AAD/pratica_filtro/memoria_imagem.v            ;         ;
; controller.bdf                                ; yes             ; User Block Diagram/Schematic File      ; C:/Users/matte/Documents/AAD/pratica_filtro/controller.bdf              ;         ;
; VGA_SYNC.vhd                                  ; yes             ; User VHDL File                         ; C:/Users/matte/Documents/AAD/pratica_filtro/VGA_SYNC.vhd                ;         ;
; Video_PLL.vhd                                 ; yes             ; User Wizard-Generated File             ; C:/Users/matte/Documents/AAD/pratica_filtro/Video_PLL.vhd               ;         ;
; filtro_pipe.bdf                               ; yes             ; User Block Diagram/Schematic File      ; C:/Users/matte/Documents/AAD/pratica_filtro/filtro_pipe.bdf             ;         ;
; lpm_constant0.v                               ; yes             ; User Wizard-Generated File             ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_constant0.v             ;         ;
; lpm_constant1.v                               ; yes             ; User Wizard-Generated File             ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_constant1.v             ;         ;
; lpm_constant2.v                               ; yes             ; User Wizard-Generated File             ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_constant2.v             ;         ;
; altpll.tdf                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal130.inc                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; stratix_pll.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; mux.tdf                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mux.tdf               ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_mux.tdf                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf           ;         ;
; muxlut.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc            ;         ;
; bypassff.inc                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mux_lmc.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/matte/Documents/AAD/pratica_filtro/db/mux_lmc.tdf              ;         ;
; db/mux_nmc.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/matte/Documents/AAD/pratica_filtro/db/mux_nmc.tdf              ;         ;
; lpm_shiftreg.tdf                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf      ;         ;
; lpm_constant.inc                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc      ;         ;
; dffeea.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc            ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_dk91.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/matte/Documents/AAD/pratica_filtro/db/altsyncram_dk91.tdf      ;         ;
; /users/matte/downloads/imagem_ruidosa (1).mif ; yes             ; Auto-Found Memory Initialization File  ; /users/matte/downloads/imagem_ruidosa (1).mif                           ;         ;
; db/decode_9oa.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/matte/Documents/AAD/pratica_filtro/db/decode_9oa.tdf           ;         ;
; db/mux_iib.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/matte/Documents/AAD/pratica_filtro/db/mux_iib.tdf              ;         ;
; lpm_constant.tdf                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.tdf      ;         ;
; altshift_taps.tdf                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf     ;         ;
; lpm_counter.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_compare.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; db/shift_taps_s4m.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/matte/Documents/AAD/pratica_filtro/db/shift_taps_s4m.tdf       ;         ;
; db/altsyncram_sf81.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/matte/Documents/AAD/pratica_filtro/db/altsyncram_sf81.tdf      ;         ;
; db/cntr_0of.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/matte/Documents/AAD/pratica_filtro/db/cntr_0of.tdf             ;         ;
; db/cmpr_ccc.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/matte/Documents/AAD/pratica_filtro/db/cmpr_ccc.tdf             ;         ;
+-----------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 169   ;
;                                             ;       ;
; Total combinational functions               ; 105   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 53    ;
;     -- 3 input functions                    ; 20    ;
;     -- <=2 input functions                  ; 32    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 79    ;
;     -- arithmetic mode                      ; 26    ;
;                                             ;       ;
; Total registers                             ; 104   ;
;     -- Dedicated logic registers            ; 104   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 7     ;
; Total memory bits                           ; 35288 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out node                        ; inst  ;
; Maximum fan-out                             ; 74    ;
; Total fan-out                               ; 793   ;
; Average fan-out                             ; 3.37  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                         ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top-level                                        ; 105 (3)           ; 104 (0)      ; 35288       ; 0            ; 0       ; 0         ; 7    ; 0            ; |top-level                                                                                                                                                                  ; work         ;
;    |VGA_SYNC:inst1|                               ; 59 (59)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|VGA_SYNC:inst1                                                                                                                                                   ; work         ;
;       |video_PLL:video_PLL_inst|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|VGA_SYNC:inst1|video_PLL:video_PLL_inst                                                                                                                          ; work         ;
;          |altpll:altpll_component|                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component                                                                                                  ; work         ;
;    |filtro_pipe:inst75|                           ; 12 (0)            ; 33 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75                                                                                                                                               ; work         ;
;       |praticafiltro:inst1|                       ; 3 (0)             ; 8 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst1                                                                                                                           ; work         ;
;          |lpm_shiftreg0:inst3|                    ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg0:inst3                                                                                                       ; work         ;
;             |lpm_shiftreg:LPM_SHIFTREG_component| ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component                                                                   ; work         ;
;          |lpm_shiftreg0:inst4|                    ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg0:inst4                                                                                                       ; work         ;
;             |lpm_shiftreg:LPM_SHIFTREG_component| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component                                                                   ; work         ;
;          |lpm_shiftreg1:inst5|                    ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg1:inst5                                                                                                       ; work         ;
;             |lpm_shiftreg:LPM_SHIFTREG_component| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component                                                                   ; work         ;
;          |minimo:inst2|                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst1|minimo:inst2                                                                                                              ; work         ;
;       |praticafiltro:inst2|                       ; 3 (0)             ; 8 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst2                                                                                                                           ; work         ;
;          |lpm_shiftreg0:inst3|                    ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg0:inst3                                                                                                       ; work         ;
;             |lpm_shiftreg:LPM_SHIFTREG_component| ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component                                                                   ; work         ;
;          |lpm_shiftreg0:inst4|                    ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg0:inst4                                                                                                       ; work         ;
;             |lpm_shiftreg:LPM_SHIFTREG_component| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component                                                                   ; work         ;
;          |lpm_shiftreg1:inst5|                    ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg1:inst5                                                                                                       ; work         ;
;             |lpm_shiftreg:LPM_SHIFTREG_component| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component                                                                   ; work         ;
;          |minimo:inst2|                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst2|minimo:inst2                                                                                                              ; work         ;
;       |praticafiltro:inst32|                      ; 3 (0)             ; 8 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst32                                                                                                                          ; work         ;
;          |lpm_shiftreg0:inst3|                    ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst3                                                                                                      ; work         ;
;             |lpm_shiftreg:LPM_SHIFTREG_component| ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component                                                                  ; work         ;
;          |lpm_shiftreg0:inst4|                    ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst4                                                                                                      ; work         ;
;             |lpm_shiftreg:LPM_SHIFTREG_component| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component                                                                  ; work         ;
;          |lpm_shiftreg1:inst5|                    ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg1:inst5                                                                                                      ; work         ;
;             |lpm_shiftreg:LPM_SHIFTREG_component| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component                                                                  ; work         ;
;          |maximo:inst|                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst32|maximo:inst                                                                                                              ; work         ;
;       |praticafiltro:inst3|                       ; 3 (0)             ; 8 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst3                                                                                                                           ; work         ;
;          |lpm_shiftreg0:inst3|                    ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3                                                                                                       ; work         ;
;             |lpm_shiftreg:LPM_SHIFTREG_component| ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component                                                                   ; work         ;
;          |lpm_shiftreg0:inst4|                    ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst4                                                                                                       ; work         ;
;             |lpm_shiftreg:LPM_SHIFTREG_component| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component                                                                   ; work         ;
;          |lpm_shiftreg1:inst5|                    ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg1:inst5                                                                                                       ; work         ;
;             |lpm_shiftreg:LPM_SHIFTREG_component| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component                                                                   ; work         ;
;          |maximo:inst|                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|filtro_pipe:inst75|praticafiltro:inst3|maximo:inst                                                                                                               ; work         ;
;    |memoria_imagem:inst5|                         ; 13 (0)            ; 6 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|memoria_imagem:inst5                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|           ; 13 (0)            ; 6 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|memoria_imagem:inst5|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_dk91:auto_generated|         ; 13 (0)            ; 6 (6)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated                                                                              ; work         ;
;             |decode_9oa:deep_decode|              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|decode_9oa:deep_decode                                                       ; work         ;
;             |mux_iib:mux2|                        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|mux_iib:mux2                                                                 ; work         ;
;    |praticafiltro:inst3|                          ; 3 (0)             ; 3 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|praticafiltro:inst3                                                                                                                                              ; work         ;
;       |lpm_shiftreg0:inst4|                       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|praticafiltro:inst3|lpm_shiftreg0:inst4                                                                                                                          ; work         ;
;          |lpm_shiftreg:LPM_SHIFTREG_component|    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component                                                                                      ; work         ;
;       |maximo:inst|                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|praticafiltro:inst3|maximo:inst                                                                                                                                  ; work         ;
;    |praticafiltro:inst7|                          ; 15 (0)            ; 14 (1)       ; 2520        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|praticafiltro:inst7                                                                                                                                              ; work         ;
;       |lpm_shiftreg0:inst3|                       ; 12 (0)            ; 11 (0)       ; 2520        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|praticafiltro:inst7|lpm_shiftreg0:inst3                                                                                                                          ; work         ;
;          |lpm_shiftreg:LPM_SHIFTREG_component|    ; 12 (0)            ; 11 (3)       ; 2520        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component                                                                                      ; work         ;
;             |altshift_taps:dffs_rtl_0|            ; 12 (0)            ; 8 (0)        ; 2520        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0                                                             ; work         ;
;                |shift_taps_s4m:auto_generated|    ; 12 (0)            ; 8 (0)        ; 2520        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated                               ; work         ;
;                   |altsyncram_sf81:altsyncram2|   ; 0 (0)             ; 0 (0)        ; 2520        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2   ; work         ;
;                   |cntr_0of:cntr1|                ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|cntr_0of:cntr1                ; work         ;
;                      |cmpr_ccc:cmpr5|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|cntr_0of:cntr1|cmpr_ccc:cmpr5 ; work         ;
;       |lpm_shiftreg1:inst5|                       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|praticafiltro:inst7|lpm_shiftreg1:inst5                                                                                                                          ; work         ;
;          |lpm_shiftreg:LPM_SHIFTREG_component|    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|praticafiltro:inst7|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component                                                                                      ; work         ;
;       |minimo:inst2|                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top-level|praticafiltro:inst7|minimo:inst2                                                                                                                                 ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+
; Name                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+
; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; ROM              ; 32768        ; 1            ; --           ; --           ; 32768 ; ../../../Downloads/Imagem_Ruidosa (1).mif ;
; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 252          ; 10           ; 252          ; 10           ; 2520  ; None                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+--------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                        ; IP Include File                                              ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+--------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |top-level|VGA_SYNC:inst1|video_PLL:video_PLL_inst                     ; C:/Users/matte/Documents/AAD/pratica_filtro/Video_PLL.vhd    ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |top-level|lpm_constant0:inst2                                         ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_constant0.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|praticafiltro:inst3|lpm_shiftreg0:inst3                     ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg0.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|praticafiltro:inst3|lpm_shiftreg0:inst4                     ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg0.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|praticafiltro:inst3|lpm_shiftreg1:inst5                     ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg1.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |top-level|memoria_imagem:inst5                                        ; C:/Users/matte/Documents/AAD/pratica_filtro/memoria_imagem.v ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|praticafiltro:inst7|lpm_shiftreg0:inst3                     ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg0.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|praticafiltro:inst7|lpm_shiftreg0:inst4                     ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg0.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|praticafiltro:inst7|lpm_shiftreg1:inst5                     ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg1.v  ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |top-level|lpm_constant1:inst8                                         ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_constant1.v  ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |top-level|lpm_constant2:inst11                                        ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_constant2.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg0:inst3  ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg0.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg0:inst4  ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg0.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg1:inst5  ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg1.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg0:inst3  ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg0.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg0:inst4  ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg0.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg1:inst5  ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg1.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3  ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg0.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst4  ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg0.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg1:inst5  ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg1.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst3 ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg0.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst4 ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg0.v  ;
; Altera ; LPM_SHIFTREG ; 13.0    ; N/A          ; N/A          ; |top-level|filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg1:inst5 ; C:/Users/matte/Documents/AAD/pratica_filtro/lpm_shiftreg1.v  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+
; Register name                                                                         ; Reason for Removal                                                                                ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[255] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[255] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[254] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[254] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[253] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[253] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[252] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[252] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[251] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[251] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[250] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[250] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[249] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[249] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[248] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[248] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[247] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[247] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[246] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[246] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[245] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[245] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[244] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[244] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[243] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[243] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[242] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[242] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[241] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[241] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[240] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[240] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[239] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[239] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[238] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[238] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[237] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[237] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[236] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[236] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[235] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[235] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[234] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[234] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[233] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[233] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[232] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[232] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[231] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[231] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[230] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[230] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[229] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[229] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[228] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[228] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[227] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[227] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[226] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[226] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[225] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[225] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[224] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[224] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[223] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[223] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[222] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[222] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[221] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[221] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[220] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[220] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[219] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[219] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[218] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[218] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[217] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[217] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[216] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[216] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[215] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[215] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[214] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[214] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[213] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[213] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[212] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[212] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[211] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[211] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[210] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[210] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[209] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[209] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[208] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[208] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[207] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[207] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[206] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[206] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[205] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[205] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[204] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[204] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[203] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[203] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[202] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[202] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[201] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[201] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[200] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[200] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[199] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[199] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[198] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[198] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[197] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[197] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[196] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[196] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[195] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[195] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[194] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[194] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[193] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[193] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[192] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[192] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[191] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[191] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[190] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[190] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[189] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[189] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[188] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[188] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[187] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[187] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[186] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[186] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[185] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[185] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[184] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[184] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[183] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[183] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[182] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[182] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[181] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[181] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[180] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[180] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[179] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[179] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[178] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[178] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[177] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[177] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[176] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[176] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[175] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[175] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[174] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[174] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[173] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[173] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[172] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[172] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[171] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[171] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[170] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[170] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[169] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[169] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[168] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[168] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[167] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[167] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[166] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[166] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[165] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[165] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[164] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[164] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[163] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[163] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[162] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[162] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[161] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[161] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[160] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[160] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[159] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[159] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[158] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[158] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[157] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[157] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[156] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[156] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[155] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[155] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[154] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[154] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[153] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[153] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[152] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[152] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[151] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[151] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[150] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[150] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[149] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[149] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[148] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[148] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[147] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[147] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[146] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[146] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[145] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[145] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[144] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[144] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[143] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[143] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[142] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[142] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[141] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[141] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[140] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[140] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[139] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[139] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[138] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[138] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[137] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[137] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[136] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[136] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[135] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[135] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[134] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[134] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[133] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[133] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[132] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[132] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[131] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[131] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[130] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[130] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[129] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[129] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[128] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[128] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[127] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[127] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[126] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[126] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[125] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[125] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[124] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[124] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[123] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[123] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[122] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[122] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[121] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[121] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[120] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[120] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[119] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[119] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[118] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[118] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[117] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[117] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[116] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[116] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[115] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[115] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[114] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[114] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[113] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[113] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[112] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[112] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[111] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[111] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[110] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[110] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[109] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[109] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[108] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[108] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[107] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[107] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[106] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[106] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[105] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[105] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[104] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[104] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[103] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[103] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[102] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[102] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[101] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[101] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[100] ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[100] ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[99]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[99]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[98]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[98]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[97]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[97]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[96]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[96]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[95]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[95]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[94]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[94]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[93]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[93]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[92]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[92]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[91]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[91]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[90]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[90]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[89]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[89]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[88]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[88]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[87]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[87]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[86]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[86]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[85]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[85]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[84]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[84]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[83]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[83]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[82]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[82]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[81]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[81]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[80]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[80]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[79]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[79]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[78]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[78]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[77]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[77]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[76]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[76]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[75]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[75]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[74]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[74]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[73]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[73]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[72]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[72]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[71]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[71]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[70]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[70]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[69]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[69]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[68]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[68]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[67]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[67]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[66]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[66]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[65]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[65]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[64]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[64]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[63]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[63]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[62]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[62]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[61]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[61]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[60]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[60]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[59]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[59]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[58]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[58]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[57]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[57]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[56]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[56]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[55]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[55]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[54]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[54]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[53]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[53]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[52]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[52]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[51]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[51]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[50]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[50]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[49]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[49]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[48]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[48]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ;
; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; Merged with praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[255] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[255] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[254] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[254] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[253] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[253] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[252] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[252] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[251] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[251] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[250] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[250] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[249] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[249] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[248] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[248] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[247] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[247] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[246] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[246] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[245] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[245] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[244] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[244] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[243] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[243] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[242] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[242] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[241] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[241] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[240] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[240] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[239] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[239] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[238] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[238] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[237] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[237] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[236] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[236] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[235] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[235] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[234] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[234] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[233] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[233] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[232] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[232] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[231] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[231] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[230] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[230] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[229] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[229] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[228] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[228] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[227] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[227] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[226] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[226] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[225] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[225] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[224] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[224] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[223] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[223] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[222] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[222] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[221] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[221] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[220] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[220] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[219] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[219] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[218] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[218] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[217] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[217] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[216] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[216] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[215] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[215] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[214] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[214] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[213] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[213] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[212] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[212] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[211] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[211] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[210] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[210] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[209] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[209] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[208] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[208] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[207] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[207] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[206] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[206] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[205] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[205] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[204] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[204] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[203] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[203] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[202] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[202] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[201] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[201] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[200] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[200] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[199] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[199] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[198] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[198] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[197] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[197] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[196] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[196] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[195] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[195] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[194] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[194] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[193] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[193] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[192] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[192] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[191] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[191] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[190] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[190] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[189] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[189] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[188] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[188] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[187] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[187] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[186] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[186] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[185] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[185] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[184] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[184] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[183] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[183] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[182] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[182] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[181] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[181] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[180] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[180] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[179] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[179] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[178] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[178] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[177] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[177] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[176] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[176] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[175] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[175] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[174] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[174] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[173] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[173] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[172] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[172] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[171] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[171] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[170] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[170] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[169] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[169] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[168] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[168] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[167] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[167] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[166] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[166] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[165] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[165] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[164] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[164] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[163] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[163] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[162] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[162] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[161] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[161] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[160] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[160] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[159] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[159] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[158] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[158] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[157] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[157] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[156] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[156] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[155] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[155] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[154] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[154] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[153] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[153] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[152] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[152] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[151] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[151] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[150] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[150] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[149] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[149] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[148] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[148] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[147] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[147] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[146] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[146] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[145] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[145] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[144] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[144] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[143] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[143] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[142] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[142] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[141] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[141] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[140] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[140] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[139] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[139] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[138] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[138] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[137] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[137] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[136] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[136] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[135] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[135] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[134] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[134] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[133] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[133] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[132] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[132] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[131] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[131] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[130] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[130] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[129] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[129] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[128] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[128] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[127] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[127] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[126] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[126] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[125] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[125] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[124] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[124] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[123] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[123] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[122] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[122] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[121] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[121] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[120] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[120] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[119] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[119] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[118] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[118] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[117] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[117] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[116] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[116] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[115] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[115] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[114] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[114] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[113] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[113] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[112] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[112] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[111] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[111] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[110] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[110] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[109] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[109] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[108] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[108] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[107] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[107] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[106] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[106] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[105] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[105] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[104] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[104] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[103] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[103] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[102] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[102] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[101] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[101] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[100] ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[100] ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[99]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[99]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[98]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[98]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[97]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[97]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[96]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[96]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[95]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[95]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[94]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[94]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[93]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[93]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[92]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[92]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[91]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[91]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[90]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[90]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[89]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[89]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[88]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[88]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[87]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[87]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[86]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[86]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[85]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[85]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[84]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[84]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[83]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[83]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[82]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[82]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[81]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[81]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[80]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[80]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[79]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[79]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[78]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[78]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[77]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[77]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[76]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[76]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[75]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[75]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[74]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[74]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[73]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[73]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[72]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[72]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[71]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[71]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[70]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[70]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[69]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[69]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[68]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[68]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[67]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[67]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[66]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[66]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[65]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[65]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[64]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[64]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[63]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[63]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[62]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[62]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[61]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[61]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[60]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[60]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[59]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[59]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[58]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[58]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[57]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[57]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[56]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[56]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[55]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[55]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[54]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[54]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[53]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[53]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[52]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[52]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[51]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[51]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[50]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[50]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[49]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[49]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[48]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[48]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ;
; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; Merged with praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ;
; praticafiltro:inst3|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; Merged with praticafiltro:inst7|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ;
; praticafiltro:inst3|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; Merged with praticafiltro:inst7|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ;
; praticafiltro:inst3|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; Merged with praticafiltro:inst7|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ;
; VGA_SYNC:inst1|pixel_row[9]                                                           ; Stuck at GND due to stuck port data_in                                                            ;
; Total Number of Removed Registers = 516                                               ;                                                                                                   ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 104   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 21    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                    ; Megafunction                                                                           ; Type       ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+
; praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0..252,255]                     ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs_rtl_0 ; SHIFT_TAPS ;
; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0..252]                         ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs_rtl_0 ; SHIFT_TAPS ;
; praticafiltro:inst7|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                              ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs_rtl_0 ; SHIFT_TAPS ;
; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0..252,255]  ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs_rtl_0 ; SHIFT_TAPS ;
; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0..252]      ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs_rtl_0 ; SHIFT_TAPS ;
; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]           ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs_rtl_0 ; SHIFT_TAPS ;
; filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0..252,255]  ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs_rtl_0 ; SHIFT_TAPS ;
; filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0..252]      ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs_rtl_0 ; SHIFT_TAPS ;
; filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]           ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs_rtl_0 ; SHIFT_TAPS ;
; filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0..252,255]  ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs_rtl_0 ; SHIFT_TAPS ;
; filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0..252]      ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs_rtl_0 ; SHIFT_TAPS ;
; filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]           ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs_rtl_0 ; SHIFT_TAPS ;
; filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0..252,255] ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs_rtl_0 ; SHIFT_TAPS ;
; filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0..252]     ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs_rtl_0 ; SHIFT_TAPS ;
; filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]          ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs_rtl_0 ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top-level|VGA_SYNC:inst1|v_count[9] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                     ;
+-------------------------------+-------------------+----------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                  ;
; PLL_TYPE                      ; FAST              ; Untyped                                                  ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                  ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                  ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                  ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                  ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                  ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                  ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                  ;
; LOCK_LOW                      ; 1                 ; Untyped                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                  ;
; SKIP_VCO                      ; OFF               ; Untyped                                                  ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                  ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                  ;
; BANDWIDTH                     ; 0                 ; Untyped                                                  ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                  ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                  ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                  ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                           ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                           ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                  ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                  ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                  ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                  ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                  ;
; VCO_MIN                       ; 0                 ; Untyped                                                  ;
; VCO_MAX                       ; 0                 ; Untyped                                                  ;
; VCO_CENTER                    ; 0                 ; Untyped                                                  ;
; PFD_MIN                       ; 0                 ; Untyped                                                  ;
; PFD_MAX                       ; 0                 ; Untyped                                                  ;
; M_INITIAL                     ; 0                 ; Untyped                                                  ;
; M                             ; 0                 ; Untyped                                                  ;
; N                             ; 1                 ; Untyped                                                  ;
; M2                            ; 1                 ; Untyped                                                  ;
; N2                            ; 1                 ; Untyped                                                  ;
; SS                            ; 1                 ; Untyped                                                  ;
; C0_HIGH                       ; 0                 ; Untyped                                                  ;
; C1_HIGH                       ; 0                 ; Untyped                                                  ;
; C2_HIGH                       ; 0                 ; Untyped                                                  ;
; C3_HIGH                       ; 0                 ; Untyped                                                  ;
; C4_HIGH                       ; 0                 ; Untyped                                                  ;
; C5_HIGH                       ; 0                 ; Untyped                                                  ;
; C6_HIGH                       ; 0                 ; Untyped                                                  ;
; C7_HIGH                       ; 0                 ; Untyped                                                  ;
; C8_HIGH                       ; 0                 ; Untyped                                                  ;
; C9_HIGH                       ; 0                 ; Untyped                                                  ;
; C0_LOW                        ; 0                 ; Untyped                                                  ;
; C1_LOW                        ; 0                 ; Untyped                                                  ;
; C2_LOW                        ; 0                 ; Untyped                                                  ;
; C3_LOW                        ; 0                 ; Untyped                                                  ;
; C4_LOW                        ; 0                 ; Untyped                                                  ;
; C5_LOW                        ; 0                 ; Untyped                                                  ;
; C6_LOW                        ; 0                 ; Untyped                                                  ;
; C7_LOW                        ; 0                 ; Untyped                                                  ;
; C8_LOW                        ; 0                 ; Untyped                                                  ;
; C9_LOW                        ; 0                 ; Untyped                                                  ;
; C0_INITIAL                    ; 0                 ; Untyped                                                  ;
; C1_INITIAL                    ; 0                 ; Untyped                                                  ;
; C2_INITIAL                    ; 0                 ; Untyped                                                  ;
; C3_INITIAL                    ; 0                 ; Untyped                                                  ;
; C4_INITIAL                    ; 0                 ; Untyped                                                  ;
; C5_INITIAL                    ; 0                 ; Untyped                                                  ;
; C6_INITIAL                    ; 0                 ; Untyped                                                  ;
; C7_INITIAL                    ; 0                 ; Untyped                                                  ;
; C8_INITIAL                    ; 0                 ; Untyped                                                  ;
; C9_INITIAL                    ; 0                 ; Untyped                                                  ;
; C0_MODE                       ; BYPASS            ; Untyped                                                  ;
; C1_MODE                       ; BYPASS            ; Untyped                                                  ;
; C2_MODE                       ; BYPASS            ; Untyped                                                  ;
; C3_MODE                       ; BYPASS            ; Untyped                                                  ;
; C4_MODE                       ; BYPASS            ; Untyped                                                  ;
; C5_MODE                       ; BYPASS            ; Untyped                                                  ;
; C6_MODE                       ; BYPASS            ; Untyped                                                  ;
; C7_MODE                       ; BYPASS            ; Untyped                                                  ;
; C8_MODE                       ; BYPASS            ; Untyped                                                  ;
; C9_MODE                       ; BYPASS            ; Untyped                                                  ;
; C0_PH                         ; 0                 ; Untyped                                                  ;
; C1_PH                         ; 0                 ; Untyped                                                  ;
; C2_PH                         ; 0                 ; Untyped                                                  ;
; C3_PH                         ; 0                 ; Untyped                                                  ;
; C4_PH                         ; 0                 ; Untyped                                                  ;
; C5_PH                         ; 0                 ; Untyped                                                  ;
; C6_PH                         ; 0                 ; Untyped                                                  ;
; C7_PH                         ; 0                 ; Untyped                                                  ;
; C8_PH                         ; 0                 ; Untyped                                                  ;
; C9_PH                         ; 0                 ; Untyped                                                  ;
; L0_HIGH                       ; 1                 ; Untyped                                                  ;
; L1_HIGH                       ; 1                 ; Untyped                                                  ;
; G0_HIGH                       ; 1                 ; Untyped                                                  ;
; G1_HIGH                       ; 1                 ; Untyped                                                  ;
; G2_HIGH                       ; 1                 ; Untyped                                                  ;
; G3_HIGH                       ; 1                 ; Untyped                                                  ;
; E0_HIGH                       ; 1                 ; Untyped                                                  ;
; E1_HIGH                       ; 1                 ; Untyped                                                  ;
; E2_HIGH                       ; 1                 ; Untyped                                                  ;
; E3_HIGH                       ; 1                 ; Untyped                                                  ;
; L0_LOW                        ; 1                 ; Untyped                                                  ;
; L1_LOW                        ; 1                 ; Untyped                                                  ;
; G0_LOW                        ; 1                 ; Untyped                                                  ;
; G1_LOW                        ; 1                 ; Untyped                                                  ;
; G2_LOW                        ; 1                 ; Untyped                                                  ;
; G3_LOW                        ; 1                 ; Untyped                                                  ;
; E0_LOW                        ; 1                 ; Untyped                                                  ;
; E1_LOW                        ; 1                 ; Untyped                                                  ;
; E2_LOW                        ; 1                 ; Untyped                                                  ;
; E3_LOW                        ; 1                 ; Untyped                                                  ;
; L0_INITIAL                    ; 1                 ; Untyped                                                  ;
; L1_INITIAL                    ; 1                 ; Untyped                                                  ;
; G0_INITIAL                    ; 1                 ; Untyped                                                  ;
; G1_INITIAL                    ; 1                 ; Untyped                                                  ;
; G2_INITIAL                    ; 1                 ; Untyped                                                  ;
; G3_INITIAL                    ; 1                 ; Untyped                                                  ;
; E0_INITIAL                    ; 1                 ; Untyped                                                  ;
; E1_INITIAL                    ; 1                 ; Untyped                                                  ;
; E2_INITIAL                    ; 1                 ; Untyped                                                  ;
; E3_INITIAL                    ; 1                 ; Untyped                                                  ;
; L0_MODE                       ; BYPASS            ; Untyped                                                  ;
; L1_MODE                       ; BYPASS            ; Untyped                                                  ;
; G0_MODE                       ; BYPASS            ; Untyped                                                  ;
; G1_MODE                       ; BYPASS            ; Untyped                                                  ;
; G2_MODE                       ; BYPASS            ; Untyped                                                  ;
; G3_MODE                       ; BYPASS            ; Untyped                                                  ;
; E0_MODE                       ; BYPASS            ; Untyped                                                  ;
; E1_MODE                       ; BYPASS            ; Untyped                                                  ;
; E2_MODE                       ; BYPASS            ; Untyped                                                  ;
; E3_MODE                       ; BYPASS            ; Untyped                                                  ;
; L0_PH                         ; 0                 ; Untyped                                                  ;
; L1_PH                         ; 0                 ; Untyped                                                  ;
; G0_PH                         ; 0                 ; Untyped                                                  ;
; G1_PH                         ; 0                 ; Untyped                                                  ;
; G2_PH                         ; 0                 ; Untyped                                                  ;
; G3_PH                         ; 0                 ; Untyped                                                  ;
; E0_PH                         ; 0                 ; Untyped                                                  ;
; E1_PH                         ; 0                 ; Untyped                                                  ;
; E2_PH                         ; 0                 ; Untyped                                                  ;
; E3_PH                         ; 0                 ; Untyped                                                  ;
; M_PH                          ; 0                 ; Untyped                                                  ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                  ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                  ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                  ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                  ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                  ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                  ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                  ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                  ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                  ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                  ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                  ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                  ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                  ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                  ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                  ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                  ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                  ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                  ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                  ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                  ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                  ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                  ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                           ;
+-------------------------------+-------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX:inst9 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 2     ; Untyped                       ;
; WIDTHS         ; 1     ; Untyped                       ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX:inst13 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; WIDTH          ; 2     ; Untyped                        ;
; WIDTHS         ; 1     ; Untyped                        ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst3|MUX:inst1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 3     ; Untyped                                                              ;
; WIDTHS         ; 2     ; Untyped                                                              ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                  ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 256        ; Signed Integer                                                                                        ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                                               ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                               ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                        ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                  ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 256        ; Signed Integer                                                                                        ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                                               ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                               ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                        ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                  ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                                                                        ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                                               ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                               ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                        ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst2|MUX:inst1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 3     ; Untyped                                                              ;
; WIDTHS         ; 2     ; Untyped                                                              ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                  ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 256        ; Signed Integer                                                                                        ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                                               ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                               ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                        ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                  ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 256        ; Signed Integer                                                                                        ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                                               ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                               ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                        ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                  ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                                                                        ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                                               ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                               ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                        ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst1|MUX:inst1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 3     ; Untyped                                                              ;
; WIDTHS         ; 2     ; Untyped                                                              ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                  ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 256        ; Signed Integer                                                                                        ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                                               ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                               ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                        ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                  ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 256        ; Signed Integer                                                                                        ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                                               ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                               ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                        ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                  ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                                                                        ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                                               ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                               ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                        ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst32|MUX:inst1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 3     ; Untyped                                                               ;
; WIDTHS         ; 2     ; Untyped                                                               ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                   ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 256        ; Signed Integer                                                                                         ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                                                ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                                ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                         ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                   ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 256        ; Signed Integer                                                                                         ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                                                ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                                ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                         ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                   ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                                                                         ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                                                ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                                ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                         ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria_imagem:inst5|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------+------------------+
; Parameter Name                     ; Value                                     ; Type             ;
+------------------------------------+-------------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped          ;
; OPERATION_MODE                     ; ROM                                       ; Untyped          ;
; WIDTH_A                            ; 1                                         ; Signed Integer   ;
; WIDTHAD_A                          ; 15                                        ; Signed Integer   ;
; NUMWORDS_A                         ; 32768                                     ; Signed Integer   ;
; OUTDATA_REG_A                      ; CLOCK0                                    ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped          ;
; WIDTH_B                            ; 1                                         ; Untyped          ;
; WIDTHAD_B                          ; 1                                         ; Untyped          ;
; NUMWORDS_B                         ; 1                                         ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Signed Integer   ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped          ;
; BYTE_SIZE                          ; 8                                         ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped          ;
; INIT_FILE                          ; ../../../Downloads/Imagem_Ruidosa (1).mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                    ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                    ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone II                                ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_dk91                           ; Untyped          ;
+------------------------------------+-------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_constant0:inst2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                         ;
+--------------------+------------------+--------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                               ;
; LPM_CVALUE         ; 130              ; Signed Integer                                               ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                      ;
; CBXI_PARAMETER     ; lpm_constant_4g6 ; Untyped                                                      ;
+--------------------+------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: praticafiltro:inst3|MUX:inst1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 3     ; Untyped                                           ;
; WIDTHS         ; 2     ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                               ;
+------------------------+------------+------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 256        ; Signed Integer                                                                     ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                            ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                            ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                     ;
+------------------------+------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                               ;
+------------------------+------------+------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 256        ; Signed Integer                                                                     ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                            ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                            ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                     ;
+------------------------+------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: praticafiltro:inst3|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                               ;
+------------------------+------------+------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                                                     ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                            ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                            ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                     ;
+------------------------+------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_constant2:inst11|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                          ;
+--------------------+------------------+---------------------------------------------------------------+
; LPM_WIDTH          ; 2                ; Signed Integer                                                ;
; LPM_CVALUE         ; 1                ; Signed Integer                                                ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                       ;
; CBXI_PARAMETER     ; lpm_constant_5e6 ; Untyped                                                       ;
+--------------------+------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: praticafiltro:inst7|MUX:inst1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 3     ; Untyped                                           ;
; WIDTHS         ; 2     ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                               ;
+------------------------+------------+------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 256        ; Signed Integer                                                                     ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                            ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                            ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                     ;
+------------------------+------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                               ;
+------------------------+------------+------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 256        ; Signed Integer                                                                     ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                            ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                            ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                     ;
+------------------------+------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: praticafiltro:inst7|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                               ;
+------------------------+------------+------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                                                     ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                            ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                            ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                     ;
+------------------------+------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_constant1:inst8|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                         ;
+--------------------+------------------+--------------------------------------------------------------+
; LPM_WIDTH          ; 2                ; Signed Integer                                               ;
; LPM_CVALUE         ; 0                ; Signed Integer                                               ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                      ;
; CBXI_PARAMETER     ; lpm_constant_4e6 ; Untyped                                                      ;
+--------------------+------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                             ;
; TAP_DISTANCE   ; 254            ; Untyped                                                                                                             ;
; WIDTH          ; 10             ; Untyped                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_s4m ; Untyped                                                                                                             ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                    ;
+-------------------------------+-----------------------------------------------------------------+
; Name                          ; Value                                                           ;
+-------------------------------+-----------------------------------------------------------------+
; Number of entity instances    ; 1                                                               ;
; Entity Instance               ; VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                          ;
;     -- PLL_TYPE               ; FAST                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                               ;
+-------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 18                                                                                              ;
; Entity Instance            ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component  ;
;     -- LPM_WIDTH           ; 256                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component  ;
;     -- LPM_WIDTH           ; 256                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component  ;
;     -- LPM_WIDTH           ; 3                                                                                               ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component  ;
;     -- LPM_WIDTH           ; 256                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component  ;
;     -- LPM_WIDTH           ; 256                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; filtro_pipe:inst75|praticafiltro:inst2|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component  ;
;     -- LPM_WIDTH           ; 3                                                                                               ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component  ;
;     -- LPM_WIDTH           ; 256                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component  ;
;     -- LPM_WIDTH           ; 256                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; filtro_pipe:inst75|praticafiltro:inst1|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component  ;
;     -- LPM_WIDTH           ; 3                                                                                               ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component ;
;     -- LPM_WIDTH           ; 256                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component ;
;     -- LPM_WIDTH           ; 256                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component ;
;     -- LPM_WIDTH           ; 3                                                                                               ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component                     ;
;     -- LPM_WIDTH           ; 256                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; praticafiltro:inst3|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component                     ;
;     -- LPM_WIDTH           ; 256                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; praticafiltro:inst3|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component                     ;
;     -- LPM_WIDTH           ; 3                                                                                               ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component                     ;
;     -- LPM_WIDTH           ; 256                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; praticafiltro:inst7|lpm_shiftreg0:inst4|lpm_shiftreg:LPM_SHIFTREG_component                     ;
;     -- LPM_WIDTH           ; 256                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
; Entity Instance            ; praticafiltro:inst7|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component                     ;
;     -- LPM_WIDTH           ; 3                                                                                               ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                               ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                    ;
; Entity Instance            ; praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                    ;
;     -- TAP_DISTANCE        ; 254                                                                                                  ;
;     -- WIDTH               ; 10                                                                                                   ;
+----------------------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; memoria_imagem:inst5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 1                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                               ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Aug 08 09:26:36 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off praticafiltro -c praticafiltro
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file minimo.bdf
    Info (12023): Found entity 1: minimo
Info (12021): Found 1 design units, including 1 entities, in source file praticafiltro.bdf
    Info (12023): Found entity 1: praticafiltro
Info (12021): Found 1 design units, including 1 entities, in source file maximo.bdf
    Info (12023): Found entity 1: maximo
Info (12021): Found 1 design units, including 1 entities, in source file lpm_shiftreg0.v
    Info (12023): Found entity 1: lpm_shiftreg0
Info (12021): Found 1 design units, including 1 entities, in source file lpm_shiftreg1.v
    Info (12023): Found entity 1: lpm_shiftreg1
Info (12021): Found 1 design units, including 1 entities, in source file top-level.bdf
    Info (12023): Found entity 1: top-level
Info (12021): Found 1 design units, including 1 entities, in source file memoria_imagem.v
    Info (12023): Found entity 1: memoria_imagem
Info (12021): Found 1 design units, including 1 entities, in source file controller.bdf
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a
    Info (12023): Found entity 1: VGA_SYNC
Info (12021): Found 2 design units, including 1 entities, in source file video_pll.vhd
    Info (12022): Found design unit 1: video_pll-SYN
    Info (12023): Found entity 1: video_PLL
Info (12021): Found 1 design units, including 1 entities, in source file filtro_pipe.bdf
    Info (12023): Found entity 1: filtro_pipe
Info (12021): Found 1 design units, including 1 entities, in source file lpm_constant0.v
    Info (12023): Found entity 1: lpm_constant0
Info (12021): Found 1 design units, including 1 entities, in source file lpm_constant1.v
    Info (12023): Found entity 1: lpm_constant1
Info (12021): Found 1 design units, including 1 entities, in source file lpm_constant2.v
    Info (12023): Found entity 1: lpm_constant2
Info (12127): Elaborating entity "top-level" for the top level hierarchy
Warning (275085): Found inconsistent dimensions for element "controle"
Warning (275085): Found inconsistent dimensions for element "controle"
Warning (275080): Converted elements in bus name "controle" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "controle[7..0]" to "controle7..0"
    Warning (275081): Converted element name(s) from "controle[0..7]" to "controle0..7"
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:inst1"
Info (12128): Elaborating entity "video_PLL" for hierarchy "VGA_SYNC:inst1|video_PLL:video_PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:inst9"
Info (12130): Elaborated megafunction instantiation "MUX:inst9"
Info (12133): Instantiated megafunction "MUX:inst9" with the following parameter:
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "WIDTHS" = "1"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "MUX:inst9|lpm_mux:$00001"
Info (12131): Elaborated megafunction instantiation "MUX:inst9|lpm_mux:$00001", which is child of megafunction instantiation "MUX:inst9"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lmc.tdf
    Info (12023): Found entity 1: mux_lmc
Info (12128): Elaborating entity "mux_lmc" for hierarchy "MUX:inst9|lpm_mux:$00001|mux_lmc:auto_generated"
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:inst13"
Info (12130): Elaborated megafunction instantiation "MUX:inst13"
Info (12133): Instantiated megafunction "MUX:inst13" with the following parameter:
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "WIDTHS" = "1"
Info (12128): Elaborating entity "filtro_pipe" for hierarchy "filtro_pipe:inst75"
Info (12128): Elaborating entity "praticafiltro" for hierarchy "filtro_pipe:inst75|praticafiltro:inst3"
Info (12128): Elaborating entity "MUX" for hierarchy "filtro_pipe:inst75|praticafiltro:inst3|MUX:inst1"
Info (12130): Elaborated megafunction instantiation "filtro_pipe:inst75|praticafiltro:inst3|MUX:inst1"
Info (12133): Instantiated megafunction "filtro_pipe:inst75|praticafiltro:inst3|MUX:inst1" with the following parameter:
    Info (12134): Parameter "WIDTH" = "3"
    Info (12134): Parameter "WIDTHS" = "2"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "filtro_pipe:inst75|praticafiltro:inst3|MUX:inst1|lpm_mux:$00001"
Info (12131): Elaborated megafunction instantiation "filtro_pipe:inst75|praticafiltro:inst3|MUX:inst1|lpm_mux:$00001", which is child of megafunction instantiation "filtro_pipe:inst75|praticafiltro:inst3|MUX:inst1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nmc.tdf
    Info (12023): Found entity 1: mux_nmc
Info (12128): Elaborating entity "mux_nmc" for hierarchy "filtro_pipe:inst75|praticafiltro:inst3|MUX:inst1|lpm_mux:$00001|mux_nmc:auto_generated"
Info (12128): Elaborating entity "maximo" for hierarchy "filtro_pipe:inst75|praticafiltro:inst3|maximo:inst"
Info (12128): Elaborating entity "lpm_shiftreg0" for hierarchy "filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component"
Info (12130): Elaborated megafunction instantiation "filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component"
Info (12133): Instantiated megafunction "filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "RIGHT"
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "256"
Info (12128): Elaborating entity "lpm_shiftreg1" for hierarchy "filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg1:inst5"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component"
Info (12130): Elaborated megafunction instantiation "filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component"
Info (12133): Instantiated megafunction "filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "RIGHT"
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "3"
Info (12128): Elaborating entity "minimo" for hierarchy "filtro_pipe:inst75|praticafiltro:inst3|minimo:inst2"
Info (12128): Elaborating entity "memoria_imagem" for hierarchy "memoria_imagem:inst5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memoria_imagem:inst5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memoria_imagem:inst5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memoria_imagem:inst5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../Downloads/Imagem_Ruidosa (1).mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[0]|INIT_FILE The value assigned is ../../../Downloads/Imagem_Ruidosa (1).mif and the valid value list is UNUSED|../../../Downloads/Imagem_Ruidosa (1).mif
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[1]|INIT_FILE The value assigned is ../../../Downloads/Imagem_Ruidosa (1).mif and the valid value list is UNUSED|../../../Downloads/Imagem_Ruidosa (1).mif
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[2]|INIT_FILE The value assigned is ../../../Downloads/Imagem_Ruidosa (1).mif and the valid value list is UNUSED|../../../Downloads/Imagem_Ruidosa (1).mif
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[3]|INIT_FILE The value assigned is ../../../Downloads/Imagem_Ruidosa (1).mif and the valid value list is UNUSED|../../../Downloads/Imagem_Ruidosa (1).mif
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[4]|INIT_FILE The value assigned is ../../../Downloads/Imagem_Ruidosa (1).mif and the valid value list is UNUSED|../../../Downloads/Imagem_Ruidosa (1).mif
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[5]|INIT_FILE The value assigned is ../../../Downloads/Imagem_Ruidosa (1).mif and the valid value list is UNUSED|../../../Downloads/Imagem_Ruidosa (1).mif
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[6]|INIT_FILE The value assigned is ../../../Downloads/Imagem_Ruidosa (1).mif and the valid value list is UNUSED|../../../Downloads/Imagem_Ruidosa (1).mif
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[7]|INIT_FILE The value assigned is ../../../Downloads/Imagem_Ruidosa (1).mif and the valid value list is UNUSED|../../../Downloads/Imagem_Ruidosa (1).mif
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dk91.tdf
    Info (12023): Found entity 1: altsyncram_dk91
Info (12128): Elaborating entity "altsyncram_dk91" for hierarchy "memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf
    Info (12023): Found entity 1: decode_9oa
Info (12128): Elaborating entity "decode_9oa" for hierarchy "memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|decode_9oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iib.tdf
    Info (12023): Found entity 1: mux_iib
Info (12128): Elaborating entity "mux_iib" for hierarchy "memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|mux_iib:mux2"
Info (12128): Elaborating entity "controller" for hierarchy "controller:inst4"
Info (12128): Elaborating entity "lpm_constant0" for hierarchy "lpm_constant0:inst2"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "lpm_constant0:inst2|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "lpm_constant0:inst2|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "lpm_constant0:inst2|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "130"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "8"
Info (12128): Elaborating entity "lpm_constant2" for hierarchy "lpm_constant2:inst11"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "lpm_constant2:inst11|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "lpm_constant2:inst11|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "lpm_constant2:inst11|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "2"
Info (12128): Elaborating entity "lpm_constant1" for hierarchy "lpm_constant1:inst8"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "lpm_constant1:inst8|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "lpm_constant1:inst8|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "lpm_constant1:inst8|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "0"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "2"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 254
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0"
Info (12133): Instantiated megafunction "praticafiltro:inst7|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "254"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_s4m.tdf
    Info (12023): Found entity 1: shift_taps_s4m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sf81.tdf
    Info (12023): Found entity 1: altsyncram_sf81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0of.tdf
    Info (12023): Found entity 1: cntr_0of
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf
    Info (12023): Found entity 1: cmpr_ccc
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 198 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 172 logic cells
    Info (21064): Implemented 18 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4686 megabytes
    Info: Processing ended: Mon Aug 08 09:26:42 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


