#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: EPICGAMER

# Wed Apr 24 15:46:25 2024

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\component\work\Toplevel\Toplevel.vhd":17:7:17:14|Top entity is set to Toplevel.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD231 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\component\work\Toplevel\Toplevel.vhd":17:7:17:14|Synthesizing work.toplevel.rtl.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Timing.vhd":46:7:46:12|Synthesizing work.timing.architecture_timing.
Post processing for work.timing.architecture_timing
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Timekeeper.vhd":24:7:24:16|Synthesizing work.timekeeper.architecture_timekeeper.
Post processing for work.timekeeper.architecture_timekeeper
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Timekeeper.vhd":44:8:44:9|Feedback mux created for signal old_1kHz. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Timekeeper.vhd":44:8:44:9|Feedback mux created for signal old_1MHz. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Timekeeper.vhd":44:8:44:9|Feedback mux created for signal old_1Hz. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\component\work\Sensors\Sensors.vhd":17:7:17:13|Synthesizing work.sensors.rtl.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\component\work\Pressure_Sensor\Pressure_Sensor.vhd":17:7:17:21|Synthesizing work.pressure_sensor.rtl.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":24:7:24:29|Synthesizing work.ms5611_01ba03_interface.architecture_ms5611_01ba03_interface.
@N: CD231 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":76:20:76:21|Using onehot encoding for type state_type. For example, enumeration idle is mapped to "1000000".
@N: CD604 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":436:16:436:29|OTHERS clause is not synthesized.
Post processing for work.ms5611_01ba03_interface.architecture_ms5611_01ba03_interface
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Feedback mux created for signal i2c_addr[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL190 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit i2c_repeat_start to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit num_bytes(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit num_bytes(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit data_out(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Register bit i2c_addr(1) is always 0.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Register bit i2c_addr(2) is always 1.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Register bit i2c_addr(3) is always 1.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Register bit i2c_addr(4) is always 0.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Register bit i2c_addr(5) is always 1.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Register bit i2c_addr(6) is always 1.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Register bit i2c_addr(7) is always 1.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 7 to 1 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bit 0 of data_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 3 to 2 of num_bytes(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning unused register i2c_repeat_start. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd":24:7:24:16|Synthesizing work.i2c_master.architecture_i2c_master.
@N: CD231 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd":46:20:46:21|Using onehot encoding for type state_type. For example, enumeration idle is mapped to "100000000".
Post processing for work.i2c_master.architecture_i2c_master
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd":68:8:68:9|Feedback mux created for signal next_state[0:8]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.pressure_sensor.rtl
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\component\work\Gyro\Gyro.vhd":17:7:17:10|Synthesizing work.gyro.rtl.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":23:7:23:23|Synthesizing work.l3gd20h_interface.architecture_l3gd20h_interface.
@N: CD231 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":64:20:64:21|Using onehot encoding for type state_type. For example, enumeration idle is mapped to "10000".
@N: CD604 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":305:16:305:29|OTHERS clause is not synthesized.
Post processing for work.l3gd20h_interface.architecture_l3gd20h_interface
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Feedback mux created for signal i2c_addr[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Feedback mux created for signal num_bytes[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Feedback mux created for signal gyro_z[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Feedback mux created for signal gyro_y[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Feedback mux created for signal gyro_x[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Feedback mux created for signal gyro_time[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Feedback mux created for signal temp[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit num_bytes(3) is always 0.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit i2c_addr(1) is always 1.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit i2c_addr(2) is always 1.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit i2c_addr(3) is always 0.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit i2c_addr(4) is always 1.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit i2c_addr(5) is always 0.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit i2c_addr(6) is always 1.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit i2c_addr(7) is always 1.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit data_out(4) is always 0.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit data_out(5) is always 1.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Pruning register bits 5 to 4 of data_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Pruning register bit 3 of num_bytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Pruning register bits 7 to 1 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.gyro.rtl
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\component\work\Accelerometer\Accelerometer.vhd":17:7:17:19|Synthesizing work.accelerometer.rtl.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":23:7:23:29|Synthesizing work.lsm303agr_i2c_interface.architecture_lsm303agr_i2c_interface.
@N: CD231 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":82:20:82:21|Using onehot encoding for type state_type. For example, enumeration idle is mapped to "100000000".
@N: CD604 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":203:24:203:37|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":441:16:441:29|OTHERS clause is not synthesized.
Post processing for work.lsm303agr_i2c_interface.architecture_lsm303agr_i2c_interface
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal mag_z[11:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal mag_y[11:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal mag_x[11:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal acc_z[11:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal acc_y[11:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal acc_x[11:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal i2c_addr[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal num_bytes[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal mag_time[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal acc_time[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal temp[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal prev_state[0:8]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Register bit num_bytes(3) is always 0.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Register bit i2c_addr(4) is always 1.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Register bit i2c_addr(5) is always 1.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Register bit i2c_addr(6) is always 0.
@N: CL189 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Register bit i2c_addr(7) is always 0.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Pruning register bits 7 to 4 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Pruning register bit 3 of num_bytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Post processing for work.accelerometer.rtl
Post processing for work.sensors.rtl
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\component\work\Science\Science.vhd":17:7:17:13|Synthesizing work.science.rtl.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\SWEEP_SPIDER2.vhd":25:7:25:19|Synthesizing work.sweep_spider2.architecture_sweep_spider2.
Post processing for work.sweep_spider2.architecture_sweep_spider2
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\SET_LP_GAIN.vhd":10:7:10:17|Synthesizing work.set_lp_gain.behavioral.
@N: CD231 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\SET_LP_GAIN.vhd":33:20:33:21|Using onehot encoding for type state_type. For example, enumeration check_g1 is mapped to "10000000".
@N: CD604 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\SET_LP_GAIN.vhd":148:16:148:29|OTHERS clause is not synthesized.
Post processing for work.set_lp_gain.behavioral
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\DAC_SET.vhd":10:7:10:13|Synthesizing work.dac_set.behavioral.
Post processing for work.dac_set.behavioral
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_RESET.vhd":10:7:10:15|Synthesizing work.adc_reset.behavioral.
Post processing for work.adc_reset.behavioral
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_RESET.vhd":37:2:37:3|Feedback mux created for signal state[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":16:7:16:14|Synthesizing work.adc_read.behavioral.
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":243:28:243:31|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":261:28:261:31|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":285:28:285:31|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":303:28:303:31|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":327:28:327:31|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":345:28:345:31|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":369:28:369:31|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":387:28:387:31|Incomplete case statement - add more cases or a when others
@W: CD638 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":92:15:92:18|Signal dclk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":92:21:92:27|Signal sdi_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.adc_read.behavioral
@W: CL169 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|Pruning unused register state_out_1(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|Pruning unused bits 11 to 5 of cnt1up_6(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|Feedback mux created for signal cnt4dn[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|Feedback mux created for signal cnt3dn[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|Feedback mux created for signal cnt2dn[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|All reachable assignments to exp_packet(80) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|All reachable assignments to exp_packet(81) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|All reachable assignments to exp_packet(82) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|All reachable assignments to exp_packet(83) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|All reachable assignments to exp_packet(84) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|All reachable assignments to exp_packet(85) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|All reachable assignments to exp_packet(86) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|All reachable assignments to exp_packet(87) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|Feedback mux created for signal exp_packet[79:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|Feedback mux created for signal cnt2up[4:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|Feedback mux created for signal cnt3up[4:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|Feedback mux created for signal cnt4up[4:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.science.rtl
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Pressure_Signal_Debounce.vhd":24:7:24:30|Synthesizing work.pressure_signal_debounce.architecture_pressure_signal_debounce.
@N: CD233 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Pressure_Signal_Debounce.vhd":36:20:36:21|Using sequential encoding for type state_type.
Post processing for work.pressure_signal_debounce.architecture_pressure_signal_debounce
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Pressure_Signal_Debounce.vhd":47:4:47:5|Feedback mux created for signal ms_cnt[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_PassThrough.vhd":28:7:28:21|Synthesizing work.i2c_passthrough.architecture_i2c_passthrough.
@N: CD231 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_PassThrough.vhd":41:19:41:20|Using onehot encoding for type i2c_state. For example, enumeration idle is mapped to "10000".
Post processing for work.i2c_passthrough.architecture_i2c_passthrough
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_PassThrough.vhd":51:8:51:9|Feedback mux created for signal cnt[4:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\GS_Readout.vhd":26:7:26:16|Synthesizing work.gs_readout.architecture_gs_readout.
@N: CD231 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\GS_Readout.vhd":59:20:59:21|Using onehot encoding for type state_type. For example, enumeration state_idle is mapped to "10000000".
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\GS_Readout.vhd":236:20:236:23|Incomplete case statement - add more cases or a when others
@N: CD604 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\GS_Readout.vhd":248:16:248:29|OTHERS clause is not synthesized.
Post processing for work.gs_readout.architecture_gs_readout
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":24:7:24:24|Synthesizing work.general_controller.architecture_general_controller.
@N: CD231 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":83:26:83:27|Using onehot encoding for type uc_tx_state_type. For example, enumeration uc_tx_idle is mapped to "10000000".
@N: CD231 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":94:26:94:27|Using onehot encoding for type uc_rx_state_type. For example, enumeration uc_rx_idle is mapped to "10000000".
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":266:12:266:15|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":355:20:355:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":382:20:382:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":408:20:408:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":434:20:434:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":460:20:460:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":486:20:486:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":523:20:523:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":568:20:568:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":598:20:598:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":604:20:604:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":616:20:616:23|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":622:20:622:23|Incomplete case statement - add more cases or a when others
Post processing for work.general_controller.architecture_general_controller
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Feedback mux created for signal uc_tx_nextstate[0:7]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Feedback mux created for signal uc_rx_byte[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Feedback mux created for signal command[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(32) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(33) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(34) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(35) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(36) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(37) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(38) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|All reachable assignments to status_bits(39) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Feedback mux created for signal status_bits[63:40]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Feedback mux created for signal status_bits[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Eject_Signal_Debounce.vhd":24:7:24:27|Synthesizing work.eject_signal_debounce.architecture_eject_signal_debounce.
@N: CD233 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Eject_Signal_Debounce.vhd":39:20:39:21|Using sequential encoding for type state_type.
Post processing for work.eject_signal_debounce.architecture_eject_signal_debounce
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Eject_Signal_Debounce.vhd":51:4:51:5|Feedback mux created for signal ms_cnt[5:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\component\work\Data_Saving\Data_Saving.vhd":17:7:17:17|Synthesizing work.data_saving.rtl.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":23:7:23:18|Synthesizing work.packet_saver.architecture_packet_saver.
@N: CD233 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":66:20:66:21|Using sequential encoding for type state_type.
@N: CD231 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":67:16:67:17|Using onehot encoding for type packet. For example, enumeration acc is mapped to "1000000000000".
@N: CD604 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":305:24:305:37|OTHERS clause is not synthesized.
Post processing for work.packet_saver.architecture_packet_saver
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Interrupt_Generator.vhd":24:7:24:25|Synthesizing work.interrupt_generator.architecture_interrupt_generator.
Post processing for work.interrupt_generator.architecture_interrupt_generator
@W: CL169 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Interrupt_Generator.vhd":44:4:44:5|Pruning unused register state_2. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Interrupt_Generator.vhd":44:4:44:5|Feedback mux created for signal counter[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":8:7:8:17|Synthesizing work.fpga_buffer.def_arch.
@W: CD275 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":56:12:56:15|Component declarations with different initial values are not supported.  Port b of component and2 may have been given a different initial value in two different component declarations
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2884:10:2884:15|Synthesizing proasic3.ram4k9.syn_black_box.
Post processing for proasic3.ram4k9.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2722:10:2722:12|Synthesizing proasic3.vcc.syn_black_box.
Post processing for proasic3.vcc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":1782:10:1782:12|Synthesizing proasic3.gnd.syn_black_box.
Post processing for proasic3.gnd.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":164:10:164:13|Synthesizing proasic3.ao1c.syn_black_box.
Post processing for proasic3.ao1c.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":1383:10:1383:15|Synthesizing proasic3.dfn1c0.syn_black_box.
Post processing for proasic3.dfn1c0.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":137:10:137:12|Synthesizing proasic3.ao1.syn_black_box.
Post processing for proasic3.ao1.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":14:10:14:13|Synthesizing proasic3.and2.syn_black_box.
Post processing for proasic3.and2.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2790:10:2790:14|Synthesizing proasic3.xnor3.syn_black_box.
Post processing for proasic3.xnor3.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2817:10:2817:13|Synthesizing proasic3.xor2.syn_black_box.
Post processing for proasic3.xor2.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2782:10:2782:14|Synthesizing proasic3.xnor2.syn_black_box.
Post processing for proasic3.xnor2.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":1467:10:1467:17|Synthesizing proasic3.dfn1e1c0.syn_black_box.
Post processing for proasic3.dfn1e1c0.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2066:10:2066:15|Synthesizing proasic3.nand3a.syn_black_box.
Post processing for proasic3.nand3a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2032:10:2032:14|Synthesizing proasic3.nand2.syn_black_box.
Post processing for proasic3.nand2.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2825:10:2825:13|Synthesizing proasic3.xor3.syn_black_box.
Post processing for proasic3.xor3.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":38:10:38:13|Synthesizing proasic3.and3.syn_black_box.
Post processing for proasic3.and3.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":1929:10:1929:12|Synthesizing proasic3.inv.syn_black_box.
Post processing for proasic3.inv.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2206:10:2206:13|Synthesizing proasic3.or2a.syn_black_box.
Post processing for proasic3.or2a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2101:10:2101:14|Synthesizing proasic3.nor2a.syn_black_box.
Post processing for proasic3.nor2a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":1511:10:1511:15|Synthesizing proasic3.dfn1p0.syn_black_box.
Post processing for proasic3.dfn1p0.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":191:10:191:13|Synthesizing proasic3.aoi1.syn_black_box.
Post processing for proasic3.aoi1.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2162:10:2162:13|Synthesizing proasic3.oa1a.syn_black_box.
Post processing for proasic3.oa1a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":22:10:22:14|Synthesizing proasic3.and2a.syn_black_box.
Post processing for proasic3.and2a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2126:10:2126:14|Synthesizing proasic3.nor3a.syn_black_box.
Post processing for proasic3.nor3a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2222:10:2222:12|Synthesizing proasic3.or3.syn_black_box.
Post processing for proasic3.or3.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2852:10:2852:13|Synthesizing proasic3.buff.syn_black_box.
Post processing for proasic3.buff.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2180:10:2180:13|Synthesizing proasic3.oa1c.syn_black_box.
Post processing for proasic3.oa1c.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2198:10:2198:12|Synthesizing proasic3.or2.syn_black_box.
Post processing for proasic3.or2.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2117:10:2117:13|Synthesizing proasic3.nor3.syn_black_box.
Post processing for proasic3.nor3.syn_black_box
Post processing for work.fpga_buffer.def_arch
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2690:4:2690:10|Removing instance AND2_25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2682:4:2682:22|Removing instance 	XNOR3_RBINSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2675:4:2675:10|Removing instance XNOR3_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2645:4:2645:10|Removing instance XOR2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2629:4:2629:10|Removing instance XNOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2626:4:2626:10|Removing instance AND2_37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2593:4:2593:11|Removing instance XNOR3_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2589:4:2589:12|Removing instance DFN1C0_25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2566:4:2566:19|Removing instance 	DFN1C0_RGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2440:4:2440:10|Removing instance AND2_56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2429:4:2429:10|Removing instance AND2_82 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2425:4:2425:9|Removing instance AO1_27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2343:4:2343:10|Removing instance AND2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2333:4:2333:10|Removing instance AND2_85 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2319:4:2319:9|Removing instance AO1_39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2236:4:2236:10|Removing instance AND2_45 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2160:4:2160:10|Removing instance XOR2_84 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2150:4:2150:10|Removing instance AND2_77 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2120:4:2120:10|Removing instance XOR2_69 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2113:4:2113:9|Removing instance AND2_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2060:4:2060:23|Removing instance 	DFN1C0_RGRYSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1974:4:1974:11|Removing instance XNOR3_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1952:4:1952:23|Removing instance 	DFN1C0_RGRYSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1909:4:1909:10|Removing instance XOR2_83 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1860:4:1860:15|Removing instance DFN1C0_DVLDX because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1761:4:1761:10|Removing instance AND2_66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1758:4:1758:10|Removing instance AND2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1750:4:1750:22|Removing instance 	XNOR2_RBINSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1708:4:1708:10|Removing instance XOR2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1689:4:1689:10|Removing instance AND2_50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1685:4:1685:10|Removing instance XOR2_14 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1603:4:1603:10|Removing instance XNOR3_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1565:4:1565:10|Removing instance AND2_55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1548:4:1548:10|Removing instance AND2_73 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1541:4:1541:10|Removing instance AND2_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1519:4:1519:10|Removing instance AND2_76 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1504:4:1504:11|Removing instance XNOR3_18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1473:4:1473:10|Removing instance AND2_47 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1456:4:1456:10|Removing instance AND2_51 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1418:4:1418:11|Removing instance XNOR3_27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1363:4:1363:10|Removing instance AND2_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1315:4:1315:10|Removing instance AND2_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1257:4:1257:10|Removing instance AND2_32 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1226:4:1226:11|Removing instance XNOR3_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1198:4:1198:10|Removing instance AND2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1188:4:1188:10|Removing instance AND2_35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1142:4:1142:19|Removing instance 	DFN1C0_RGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1065:4:1065:10|Removing instance XOR2_72 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1058:4:1058:10|Removing instance AND2_24 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":990:4:990:10|Removing instance AND2_83 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":971:4:971:10|Removing instance AND2_60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":897:4:897:10|Removing instance AND2_65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":894:4:894:10|Removing instance AND2_68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":861:4:861:10|Removing instance AND2_46 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":832:4:832:10|Removing instance XOR2_24 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":814:4:814:9|Removing instance AO1_15 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":803:4:803:10|Removing instance AND2_61 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":784:4:784:9|Removing instance AO1_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":745:4:745:10|Removing instance AND2_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":704:4:704:10|Removing instance AND2_49 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":677:4:677:11|Removing instance DFN1C0_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":630:4:630:10|Removing instance AND2_18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":503:4:503:11|Removing instance XNOR3_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":485:4:485:10|Removing instance AND2_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":478:4:478:9|Removing instance AND2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":466:4:466:10|Removing instance XNOR3_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Post processing for work.data_saving.rtl
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Data_Hub_Packets.vhd":23:7:23:22|Synthesizing work.data_hub_packets.architecture_data_hub_packets.
Post processing for work.data_hub_packets.architecture_data_hub_packets
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\component\work\Communications\Communications.vhd":17:7:17:20|Synthesizing work.communications.rtl.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\UART_Ext2uC_Switch.vhd":23:7:23:24|Synthesizing work.uart_ext2uc_switch.architecture_uart_ext2uc_switch.
Post processing for work.uart_ext2uc_switch.architecture_uart_ext2uc_switch
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\UART.vhd":23:7:23:10|Synthesizing work.uart.architecture_uart.
@N: CD233 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\UART.vhd":49:23:49:24|Using sequential encoding for type tx_state_type.
@N: CD233 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\UART.vhd":55:23:55:24|Using sequential encoding for type rx_state_type.
@N: CD604 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\UART.vhd":124:16:124:29|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\UART.vhd":192:16:192:29|OTHERS clause is not synthesized.
Post processing for work.uart.architecture_uart
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\UART.vhd":67:8:67:9|Feedback mux created for signal tx_byte[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL111 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\UART.vhd":132:8:132:9|All reachable assignments to test_port are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\FFU_Command_Checker.vhd":23:7:23:25|Synthesizing work.ffu_command_checker.architecture_ffu_command_checker.
Post processing for work.ffu_command_checker.architecture_ffu_command_checker
@W: CL169 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\FFU_Command_Checker.vhd":49:4:49:5|Pruning unused register command_1(7 downto 0). Make sure that there are no unused intermediate registers.
Post processing for work.communications.rtl
@N: CD630 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ClockDivs.vhd":24:7:24:15|Synthesizing work.clockdivs.architecture_clockdivs.
Post processing for work.clockdivs.architecture_clockdivs
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ClockDivs.vhd":115:8:115:9|Feedback mux created for signal cnt_1Hz[4:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ClockDivs.vhd":115:8:115:9|Feedback mux created for signal clk_1Hz. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2858:10:2858:15|Synthesizing proasic3.clkint.syn_black_box.
Post processing for proasic3.clkint.syn_black_box
Post processing for work.toplevel.rtl
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\FFU_Command_Checker.vhd":49:4:49:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   001
   010
   011
   100
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\UART.vhd":132:8:132:9|Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\UART.vhd":67:8:67:9|Trying to extract state machine for register tx_state.
Extracted state machine for register tx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":29:4:29:13|Input port bit 85 of acc_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":32:4:32:13|Input port bit 85 of mag_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":35:4:35:14|Input port bit 85 of gyro_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":38:4:38:18|Input port bit 85 of pressure_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":41:4:41:16|Input port bit 85 of status_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":44:4:44:19|Input port bit 85 of pres_cal1_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":45:4:45:19|Input port bit 85 of pres_cal2_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":48:4:48:14|Input port bit 85 of ch_0_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":49:4:49:14|Input port bit 85 of ch_1_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":50:4:50:14|Input port bit 85 of ch_2_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":51:4:51:14|Input port bit 85 of ch_3_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":52:4:52:14|Input port bit 85 of ch_4_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd":53:4:53:14|Input port bit 85 of ch_5_packet(87 downto 0) is unused 
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Eject_Signal_Debounce.vhd":51:4:51:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Trying to extract state machine for register flight_state.
Extracted state machine for register flight_state
State machine has 5 reachable states with original encodings of:
   00000001
   00000010
   00000011
   00000100
   00000111
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Trying to extract state machine for register uc_tx_substate.
Extracted state machine for register uc_tx_substate
State machine has 6 reachable states with original encodings of:
   00001
   00010
   00011
   00100
   00101
   00110
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Trying to extract state machine for register ext_rx_state.
Extracted state machine for register ext_rx_state
State machine has 3 reachable states with original encodings of:
   001
   010
   011
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Trying to extract state machine for register uc_rx_state.
Extracted state machine for register uc_rx_state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Pruning register bit 4 of uc_tx_nextstate(0 to 7). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Pruning register bit 6 of uc_tx_nextstate(0 to 7). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Pruning register bits 3 to 1 of ramp(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL257 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Register bit 0 always 0, optimizing ...
@W: CL169 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd":143:8:143:9|Pruning unused register uc_tx_nextstate(uc_tx_idle). Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\GS_Readout.vhd":132:8:132:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_PassThrough.vhd":51:8:51:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Pressure_Signal_Debounce.vhd":47:4:47:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|Trying to extract state machine for register g4i.
Extracted state machine for register g4i
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|Trying to extract state machine for register g3i.
Extracted state machine for register g3i
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|Trying to extract state machine for register g2i.
Extracted state machine for register g2i
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":207:2:207:3|Trying to extract state machine for register g1i.
Extracted state machine for register g1i
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":112:2:112:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00010000
   00100000
   01000000
@N: CL159 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":22:8:22:11|Input ABSY is unused.
@N: CL159 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":29:8:29:10|Input RST is unused.
@N: CL159 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":40:8:40:16|Input man_gain1 is unused.
@N: CL159 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":41:8:41:16|Input man_gain2 is unused.
@N: CL159 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":42:8:42:16|Input man_gain3 is unused.
@N: CL159 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":43:8:43:16|Input man_gain4 is unused.
@N: CL159 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd":72:8:72:11|Input SYNC is unused.
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_RESET.vhd":37:2:37:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   0001
   0010
   0100
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\DAC_SET.vhd":58:2:58:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\SET_LP_GAIN.vhd":65:2:65:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Pruning register bit 1 of data_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Trying to extract state machine for register subState.
Extracted state machine for register subState
State machine has 13 reachable states with original encodings of:
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd":68:8:68:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd":68:8:68:9|Pruning register bits 3 to 7 of next_state(0 to 8). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL257 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd":68:8:68:9|Register bit 0 always 0, optimizing ...
@W: CL169 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd":68:8:68:9|Pruning unused register next_state(idle). Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Trying to extract state machine for register subState.
Extracted state machine for register subState
State machine has 9 reachable states with original encodings of:
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
@N: CL201 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   0000001
   0000010
   0001000
   0010000
   0100000
   1000000
@W: CL190 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit calibration_new_data to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bit 7 of data_out(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bit 2 of data_out(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning unused register calibration_new_data. Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C2(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C4(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C5(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit data_out(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bit 5 of data_out(6 downto 3). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\component\work\Toplevel\Toplevel.vhd":29:8:29:14|Input FMC_NE1 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 94MB peak: 108MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Wed Apr 24 15:46:28 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 24 15:46:29 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime

Process completed successfully.
# Wed Apr 24 15:46:29 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
File C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\synthesis\synwork\Toplevel_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 24 15:46:30 2024

###########################################################]
# Wed Apr 24 15:46:31 2024

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel_scck.rpt 
Printing clock  summary report in "C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 121MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 121MB)

@N: MO111 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\general_controller.vhd":143:8:143:9|Tristate driver uc_reset_2 (in view: work.General_Controller(architecture_general_controller)) on net uc_reset (in view: work.General_Controller(architecture_general_controller)) has its enable tied to GND.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\general_controller.vhd":143:8:143:9|Removing sequential instance ramp_1[0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\general_controller.vhd":143:8:143:9|Removing sequential instance man_gain1[1:0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\general_controller.vhd":143:8:143:9|Removing sequential instance man_gain2[1:0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\general_controller.vhd":143:8:143:9|Removing sequential instance man_gain3[1:0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\general_controller.vhd":143:8:143:9|Removing sequential instance man_gain4[1:0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 123MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock        Clock                   Clock
Clock                                   Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------
ClockDivs|clk_1kHz_inferred_clock       32.0 MHz      31.250        inferred     Inferred_clkgroup_5     7    
ClockDivs|clk_50Hz_inferred_clock       32.0 MHz      31.250        inferred     Inferred_clkgroup_6     6    
ClockDivs|clk_800kHz_inferred_clock     32.0 MHz      31.250        inferred     Inferred_clkgroup_1     126  
Timing|m_time_inferred_clock[7]         32.0 MHz      31.250        inferred     Inferred_clkgroup_3     37   
Timing|s_time_inferred_clock[5]         32.0 MHz      31.250        inferred     Inferred_clkgroup_2     5    
Toplevel|CLOCK                          32.0 MHz      31.250        inferred     Inferred_clkgroup_0     1468 
Toplevel|FMC_CLK                        32.0 MHz      31.250        inferred     Inferred_clkgroup_4     66   
==============================================================================================================

@W: MT530 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":57:8:57:9|Found inferred clock Toplevel|CLOCK which controls 1468 sequential elements including ClockDivs_0.cnt_800kHz[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":76:8:76:9|Found inferred clock ClockDivs|clk_800kHz_inferred_clock which controls 126 sequential elements including ClockDivs_0.cnt_1kHz[8:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\adc_reset.vhd":37:2:37:3|Found inferred clock Timing|s_time_inferred_clock[5] which controls 5 sequential elements including Science_0.ADC_RESET_0.state[0:2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\eject_signal_debounce.vhd":51:4:51:5|Found inferred clock Timing|m_time_inferred_clock[7] which controls 37 sequential elements including Eject_Signal_Debounce_0.state[0:3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\smartgen\fpga_buffer\fpga_buffer.vhd":2701:4:2701:23|Found inferred clock Toplevel|FMC_CLK which controls 66 sequential elements including Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRYSYNC\[5\]\\. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":100:8:100:9|Found inferred clock ClockDivs|clk_1kHz_inferred_clock which controls 7 sequential elements including ClockDivs_0.cnt_50Hz[5:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":115:8:115:9|Found inferred clock ClockDivs|clk_50Hz_inferred_clock which controls 6 sequential elements including ClockDivs_0.cnt_1Hz[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver UC_RESET_t (in view: work.Toplevel(rtl)) on net UC_RESET (in view: work.Toplevel(rtl)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 123MB)

Encoding state machine state[0:3] (in view: work.FFU_Command_Checker(architecture_ffu_command_checker))
original code -> new code
   001 -> 00
   010 -> 01
   011 -> 10
   100 -> 11
@N: MO225 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\ffu_command_checker.vhd":49:4:49:5|There are no possible illegal states for state machine state[0:3] (in view: work.FFU_Command_Checker(architecture_ffu_command_checker)); safe FSM implementation is not required.
Encoding state machine rx_state[0:3] (in view: work.UART_1(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\uart.vhd":132:8:132:9|There are no possible illegal states for state machine rx_state[0:3] (in view: work.UART_1(architecture_uart)); safe FSM implementation is not required.
Encoding state machine tx_state[0:3] (in view: work.UART_1(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\uart.vhd":67:8:67:9|There are no possible illegal states for state machine tx_state[0:3] (in view: work.UART_1(architecture_uart)); safe FSM implementation is not required.
Encoding state machine rx_state[0:3] (in view: work.UART_0(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\uart.vhd":132:8:132:9|There are no possible illegal states for state machine rx_state[0:3] (in view: work.UART_0(architecture_uart)); safe FSM implementation is not required.
Encoding state machine tx_state[0:3] (in view: work.UART_0(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\uart.vhd":67:8:67:9|There are no possible illegal states for state machine tx_state[0:3] (in view: work.UART_0(architecture_uart)); safe FSM implementation is not required.
Encoding state machine state[0:3] (in view: work.Eject_Signal_Debounce(architecture_eject_signal_debounce))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\eject_signal_debounce.vhd":51:4:51:5|There are no possible illegal states for state machine state[0:3] (in view: work.Eject_Signal_Debounce(architecture_eject_signal_debounce)); safe FSM implementation is not required.
Encoding state machine uc_rx_state[0:7] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine uc_tx_substate[0:5] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   00001 -> 000001
   00010 -> 000010
   00011 -> 000100
   00100 -> 001000
   00101 -> 010000
   00110 -> 100000
Encoding state machine flight_state[0:4] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   00000001 -> 00001
   00000010 -> 00010
   00000011 -> 00100
   00000100 -> 01000
   00000111 -> 10000
Encoding state machine ext_rx_state[0:2] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   001 -> 00
   010 -> 01
   011 -> 10
Encoding state machine state[0:7] (in view: work.GS_Readout(architecture_gs_readout))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine state[0:4] (in view: work.I2C_PassThrough(architecture_i2c_passthrough))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\i2c_passthrough.vhd":51:8:51:9|Removing sequential instance state[4] (in view: work.I2C_PassThrough(architecture_i2c_passthrough)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine state[0:3] (in view: work.Pressure_Signal_Debounce(architecture_pressure_signal_debounce))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\pressure_signal_debounce.vhd":47:4:47:5|There are no possible illegal states for state machine state[0:3] (in view: work.Pressure_Signal_Debounce(architecture_pressure_signal_debounce)); safe FSM implementation is not required.
Encoding state machine state[0:5] (in view: work.ADC_READ(behavioral))
original code -> new code
   00000001 -> 000001
   00000010 -> 000010
   00000100 -> 000100
   00010000 -> 001000
   00100000 -> 010000
   01000000 -> 100000
Encoding state machine g4i[0:2] (in view: work.ADC_READ(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine g3i[0:2] (in view: work.ADC_READ(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine g2i[0:2] (in view: work.ADC_READ(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine g1i[0:2] (in view: work.ADC_READ(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[0:2] (in view: work.ADC_RESET(behavioral))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
Encoding state machine state[0:4] (in view: work.DAC_SET(behavioral))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[0:7] (in view: work.SET_LP_GAIN(behavioral))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine state[0:8] (in view: work.I2C_Master_0(architecture_i2c_master))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine state[0:8] (in view: work.LSM303AGR_I2C_Interface(architecture_lsm303agr_i2c_interface))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine state[0:8] (in view: work.I2C_Master_1(architecture_i2c_master))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine state[0:4] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine subState[0:12] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface))
original code -> new code
   00001 -> 0000000000001
   00010 -> 0000000000010
   00011 -> 0000000000100
   00100 -> 0000000001000
   00101 -> 0000000010000
   00110 -> 0000000100000
   00111 -> 0000001000000
   01000 -> 0000010000000
   01001 -> 0000100000000
   01010 -> 0001000000000
   01011 -> 0010000000000
   01100 -> 0100000000000
   01101 -> 1000000000000
Encoding state machine state[0:8] (in view: work.I2C_Master_2(architecture_i2c_master))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine state[0:5] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface))
original code -> new code
   0000001 -> 000001
   0000010 -> 000010
   0001000 -> 000100
   0010000 -> 001000
   0100000 -> 010000
   1000000 -> 100000
Encoding state machine subState[0:8] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface))
original code -> new code
   00001 -> 000000001
   00010 -> 000000010
   00011 -> 000000100
   00100 -> 000001000
   00101 -> 000010000
   00110 -> 000100000
   00111 -> 001000000
   01000 -> 010000000
   01001 -> 100000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 129MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 39MB peak: 129MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 24 15:46:33 2024

###########################################################]
# Wed Apr 24 15:46:33 2024

Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)

@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_5_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_4_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_3_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit pres_cal2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit pres_cal1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO111 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\general_controller.vhd":143:8:143:9|Tristate driver uc_reset_2 (in view: work.General_Controller(architecture_general_controller)) on net uc_reset (in view: work.General_Controller(architecture_general_controller)) has its enable tied to GND.
@N: MO111 :|Tristate driver UC_RESET_t (in view: work.Toplevel(rtl)) on net UC_RESET (in view: work.Toplevel(rtl)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":76:8:76:9|Removing sequential instance cnt_1kHz[8:0] (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":115:8:115:9|Removing sequential instance cnt_1Hz[4:0] (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":100:8:100:9|Removing sequential instance cnt_50Hz[5:0] (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":76:8:76:9|Removing sequential instance cnt_4kHz[6:0] (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":57:8:57:9|Removing sequential instance div_by2[4:0] (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":115:8:115:9|Removing sequential instance clk_1Hz (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":76:8:76:9|Removing sequential instance clk_4kHz (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":76:8:76:9|Removing sequential instance clk_1kHz (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":100:8:100:9|Removing sequential instance clk_50Hz (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\general_controller.vhd":143:8:143:9|Removing sequential instance DAC_zero_value (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\general_controller.vhd":143:8:143:9|Removing sequential instance DAC_max_value (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\timekeeper.vhd":44:8:44:9|Removing sequential instance seconds[19:0] (in view: work.Timekeeper(architecture_timekeeper)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\timekeeper.vhd":44:8:44:9|Removing sequential instance old_1Hz (in view: work.Timekeeper(architecture_timekeeper)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)

@N: MF238 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":69:30:69:43|Found 5-bit incrementor, 'un2_cnt_800khz[4:0]'
Encoding state machine state[0:3] (in view: work.FFU_Command_Checker(architecture_ffu_command_checker))
original code -> new code
   001 -> 00
   010 -> 01
   011 -> 10
   100 -> 11
@N: MO225 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\ffu_command_checker.vhd":49:4:49:5|There are no possible illegal states for state machine state[0:3] (in view: work.FFU_Command_Checker(architecture_ffu_command_checker)); safe FSM implementation is not required.
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\uart.vhd":132:8:132:9|Found counter in view:work.UART_1(architecture_uart) instance rx_count[2:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\uart.vhd":67:8:67:9|Found counter in view:work.UART_1(architecture_uart) instance tx_count[2:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\uart.vhd":132:8:132:9|Found counter in view:work.UART_1(architecture_uart) instance rx_clk_count[23:31] 
Encoding state machine rx_state[0:3] (in view: work.UART_1(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\uart.vhd":132:8:132:9|There are no possible illegal states for state machine rx_state[0:3] (in view: work.UART_1(architecture_uart)); safe FSM implementation is not required.
Encoding state machine tx_state[0:3] (in view: work.UART_1(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\uart.vhd":67:8:67:9|There are no possible illegal states for state machine tx_state[0:3] (in view: work.UART_1(architecture_uart)); safe FSM implementation is not required.
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\uart.vhd":67:8:67:9|Found counter in view:work.UART_1(architecture_uart) instance tx_clk_count[8:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\uart.vhd":132:8:132:9|Found counter in view:work.UART_0(architecture_uart) instance rx_count[2:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\uart.vhd":67:8:67:9|Found counter in view:work.UART_0(architecture_uart) instance tx_count[2:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\uart.vhd":132:8:132:9|Found counter in view:work.UART_0(architecture_uart) instance rx_clk_count[23:31] 
Encoding state machine rx_state[0:3] (in view: work.UART_0(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\uart.vhd":132:8:132:9|There are no possible illegal states for state machine rx_state[0:3] (in view: work.UART_0(architecture_uart)); safe FSM implementation is not required.
Encoding state machine tx_state[0:3] (in view: work.UART_0(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\uart.vhd":67:8:67:9|There are no possible illegal states for state machine tx_state[0:3] (in view: work.UART_0(architecture_uart)); safe FSM implementation is not required.
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\uart.vhd":67:8:67:9|Found counter in view:work.UART_0(architecture_uart) instance tx_clk_count[8:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\interrupt_generator.vhd":44:4:44:5|Found counter in view:work.Interrupt_Generator(architecture_interrupt_generator) instance counter[9:0] 
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit packet_select[0] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit packet_select[1] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit packet_select[2] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit packet_select[3] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit packet_select[4] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit packet_select[6] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit packet_select[7] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine state[0:3] (in view: work.Eject_Signal_Debounce(architecture_eject_signal_debounce))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\eject_signal_debounce.vhd":51:4:51:5|There are no possible illegal states for state machine state[0:3] (in view: work.Eject_Signal_Debounce(architecture_eject_signal_debounce)); safe FSM implementation is not required.
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\general_controller.vhd":143:8:143:9|Found counter in view:work.General_Controller(architecture_general_controller) instance state_seconds[19:0] 
Encoding state machine uc_rx_state[0:7] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine uc_tx_substate[0:5] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   00001 -> 000001
   00010 -> 000010
   00011 -> 000100
   00100 -> 001000
   00101 -> 010000
   00110 -> 100000
Encoding state machine flight_state[0:4] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   00000001 -> 00001
   00000010 -> 00010
   00000011 -> 00100
   00000100 -> 01000
   00000111 -> 10000
Encoding state machine ext_rx_state[0:2] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   001 -> 00
   010 -> 01
   011 -> 10
Encoding state machine state[0:7] (in view: work.GS_Readout(architecture_gs_readout))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: MF239 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\gs_readout.vhd":103:69:103:76|Found 6-bit decrementor, 'un3_s_vector[5:0]'
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\gs_readout.vhd":132:8:132:9|Register bit prevState[6] (in view view:work.GS_Readout(architecture_gs_readout)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine state[0:4] (in view: work.I2C_PassThrough(architecture_i2c_passthrough))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\i2c_passthrough.vhd":51:8:51:9|Removing sequential instance state[4] (in view: work.I2C_PassThrough(architecture_i2c_passthrough)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine state[0:3] (in view: work.Pressure_Signal_Debounce(architecture_pressure_signal_debounce))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\pressure_signal_debounce.vhd":47:4:47:5|There are no possible illegal states for state machine state[0:3] (in view: work.Pressure_Signal_Debounce(architecture_pressure_signal_debounce)); safe FSM implementation is not required.
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\adc_read.vhd":207:2:207:3|Found counter in view:work.ADC_READ(behavioral) instance cnt4dn[7:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\adc_read.vhd":207:2:207:3|Found counter in view:work.ADC_READ(behavioral) instance cnt3dn[7:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\adc_read.vhd":207:2:207:3|Found counter in view:work.ADC_READ(behavioral) instance cnt2dn[7:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\adc_read.vhd":207:2:207:3|Found counter in view:work.ADC_READ(behavioral) instance cnt4up[4:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\adc_read.vhd":207:2:207:3|Found counter in view:work.ADC_READ(behavioral) instance cnt3up[4:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\adc_read.vhd":207:2:207:3|Found counter in view:work.ADC_READ(behavioral) instance cnt2up[4:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\adc_read.vhd":112:2:112:3|Found counter in view:work.ADC_READ(behavioral) instance cnt[7:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\adc_read.vhd":112:2:112:3|Found counter in view:work.ADC_READ(behavioral) instance counter[8:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\adc_read.vhd":207:2:207:3|Found counter in view:work.ADC_READ(behavioral) instance cnt1dn[7:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\adc_read.vhd":207:2:207:3|Found counter in view:work.ADC_READ(behavioral) instance cnt1up[4:0] 
Encoding state machine state[0:5] (in view: work.ADC_READ(behavioral))
original code -> new code
   00000001 -> 000001
   00000010 -> 000010
   00000100 -> 000100
   00010000 -> 001000
   00100000 -> 010000
   01000000 -> 100000
Encoding state machine g4i[0:2] (in view: work.ADC_READ(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine g3i[0:2] (in view: work.ADC_READ(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine g2i[0:2] (in view: work.ADC_READ(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine g1i[0:2] (in view: work.ADC_READ(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[0:2] (in view: work.ADC_RESET(behavioral))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\dac_set.vhd":58:2:58:3|Found counter in view:work.DAC_SET(behavioral) instance cnt[4:0] 
Encoding state machine state[0:4] (in view: work.DAC_SET(behavioral))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[0:7] (in view: work.SET_LP_GAIN(behavioral))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\i2c_master.vhd":68:8:68:9|Found counter in view:work.I2C_Master_0(architecture_i2c_master) instance byte_cnt[3:0] 
Encoding state machine state[0:8] (in view: work.I2C_Master_0(architecture_i2c_master))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@W: MO129 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\i2c_master.vhd":68:8:68:9|Sequential instance Sensors_0.Accelerometer_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.
Encoding state machine state[0:8] (in view: work.LSM303AGR_I2C_Interface(architecture_lsm303agr_i2c_interface))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\i2c_master.vhd":68:8:68:9|Found counter in view:work.I2C_Master_1(architecture_i2c_master) instance byte_cnt[3:0] 
Encoding state machine state[0:8] (in view: work.I2C_Master_1(architecture_i2c_master))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@W: MO129 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\i2c_master.vhd":68:8:68:9|Sequential instance Sensors_0.Gyro_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.
Encoding state machine state[0:4] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine subState[0:12] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface))
original code -> new code
   00001 -> 0000000000001
   00010 -> 0000000000010
   00011 -> 0000000000100
   00100 -> 0000000001000
   00101 -> 0000000010000
   00110 -> 0000000100000
   00111 -> 0000001000000
   01000 -> 0000010000000
   01001 -> 0000100000000
   01010 -> 0001000000000
   01011 -> 0010000000000
   01100 -> 0100000000000
   01101 -> 1000000000000
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\i2c_master.vhd":68:8:68:9|Found counter in view:work.I2C_Master_2(architecture_i2c_master) instance byte_cnt[3:0] 
Encoding state machine state[0:8] (in view: work.I2C_Master_2(architecture_i2c_master))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@W: MO129 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\i2c_master.vhd":68:8:68:9|Sequential instance Sensors_0.Pressure_Sensor_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Found counter in view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface) instance ms_cnt[7:0] 
Encoding state machine state[0:5] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface))
original code -> new code
   0000001 -> 000001
   0000010 -> 000010
   0001000 -> 000100
   0010000 -> 001000
   0100000 -> 010000
   1000000 -> 100000
Encoding state machine subState[0:8] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface))
original code -> new code
   00001 -> 000000001
   00010 -> 000000010
   00011 -> 000000100
   00100 -> 000001000
   00101 -> 000010000
   00110 -> 000100000
   00111 -> 001000000
   01000 -> 010000000
   01001 -> 100000000
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Register bit C_cnt[2] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Register bit C_cnt[1] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Register bit C_cnt[0] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\timekeeper.vhd":44:8:44:9|Found counter in view:work.Timekeeper(architecture_timekeeper) instance milliseconds[23:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\timekeeper.vhd":44:8:44:9|Found counter in view:work.Timekeeper(architecture_timekeeper) instance microseconds[23:0] 
@N: MO231 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\timing.vhd":67:4:67:5|Found counter in view:work.Timing(architecture_timing) instance f_time[6:0] 
@N: MF238 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\timing.vhd":76:19:76:29|Found 8-bit incrementor, 'un1_m_count_1[7:0]'
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\timing.vhd":67:4:67:5|Removing sequential instance f_time[6] (in view: work.Timing(architecture_timing)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\timing.vhd":67:4:67:5|Removing sequential instance f_time[5] (in view: work.Timing(architecture_timing)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 130MB peak: 131MB)

@W: BN132 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\dac_set.vhd":58:2:58:3|Removing sequential instance Science_0.DAC_SET_0.DCLK because it is equivalent to instance Science_0.DAC_SET_0.state[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 153MB peak: 153MB)

@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd":63:2:63:3|Register bit Science_0.SWEEP_SPIDER2_0.counter[8] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd":63:2:63:3|Register bit Science_0.SWEEP_SPIDER2_0.counter[7] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd":63:2:63:3|Register bit Science_0.SWEEP_SPIDER2_0.counter[6] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd":63:2:63:3|Register bit Science_0.SWEEP_SPIDER2_0.counter[5] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd":63:2:63:3|Register bit Science_0.SWEEP_SPIDER2_0.counter[4] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd":63:2:63:3|Register bit Science_0.SWEEP_SPIDER2_0.counter[3] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd":63:2:63:3|Register bit Science_0.SWEEP_SPIDER2_0.counter[2] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd":63:2:63:3|Register bit Science_0.SWEEP_SPIDER2_0.counter[1] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd":63:2:63:3|Register bit Science_0.SWEEP_SPIDER2_0.counter[0] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd":63:2:63:3|Register bit Science_0.SWEEP_SPIDER2_0.dac4_int[6] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd":63:2:63:3|Register bit Science_0.SWEEP_SPIDER2_0.dac4_int[5] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd":63:2:63:3|Register bit Science_0.SWEEP_SPIDER2_0.dac3_int[7] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance Sensors_0.Pressure_Sensor_0.MS5611_01BA03_Interface_0.old_clk_1kHz because it is equivalent to instance Science_0.SWEEP_SPIDER2_0.latch. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\eject_signal_debounce.vhd":51:4:51:5|Removing sequential instance Eject_Signal_Debounce_0.old_1kHz because it is equivalent to instance Science_0.SWEEP_SPIDER2_0.latch. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 147MB peak: 154MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 147MB peak: 154MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 144MB peak: 174MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 146MB peak: 174MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 146MB peak: 174MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 145MB peak: 174MB)


Finished preparing to map (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 143MB peak: 174MB)


Finished technology mapping (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 172MB peak: 175MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                              Fanout, notes                    
---------------------------------------------------------------------------------------------------------
CLKINT_1 / Y                                                            1027 : 980 asynchronous set/reset
General_Controller_0.sweep_en / Q                                       31                               
Sensors_0.Accelerometer_0.LSM303AGR_I2C_Interface_0.subState[2] / Q     26                               
Sensors_0.Accelerometer_0.LSM303AGR_I2C_Interface_0.subState[0] / Q     37                               
Sensors_0.Accelerometer_0.I2C_Master_0.state[8] / Q                     26                               
Science_0.SWEEP_SPIDER2_0.update / Q                                    65                               
Science_0.DAC_SET_0.ADR[1] / Q                                          35                               
Science_0.ADC_READ_0.chan[0] / Q                                        26                               
Science_0.ADC_READ_0.chan[1] / Q                                        44                               
Science_0.ADC_READ_0.state[1] / Q                                       39                               
GS_Readout_0.un3_s_vector.I_5 / Y                                       54                               
GS_Readout_0.un3_s_vector.I_7 / Y                                       32                               
GS_Readout_0.subState[0] / Q                                            104                              
Data_Saving_0.FPGA_Buffer_0.DFN1C0_WRITE_RESET_P / Q                    54 : 54 asynchronous set/reset   
Data_Saving_0.FPGA_Buffer_0.DFN1C0_READ_RESET_P / Q                     56 : 56 asynchronous set/reset   
Data_Saving_0.Packet_Saver_0.word_cnt[0] / Q                            35                               
Data_Saving_0.Packet_Saver_0.packet_select[12] / Q                      69                               
Data_Saving_0.Packet_Saver_0.packet_select[11] / Q                      71                               
Data_Saving_0.Packet_Saver_0.packet_select[10] / Q                      74                               
Data_Saving_0.Packet_Saver_0.packet_select[9] / Q                       83                               
Data_Saving_0.Packet_Saver_0.packet_select[8] / Q                       34                               
Data_Saving_0.Packet_Saver_0.packet_select[5] / Q                       82                               
Data_Saving_0.Packet_Saver_0.un1_pres_cal1_flag8_0 / Y                  32                               
Data_Saving_0.Packet_Saver_0.m1_e_0 / Y                                 31                               
Science_0.ADC_READ_0.exp_packet_0_sqmuxa / Y                            83                               
Science_0.ADC_READ_0.g4i_256_0_a2_0_0_i / Y                             26                               
Science_0.ADC_READ_0.chan1_data_1_sqmuxa_0_a2_0_a3_0_a2_0_a2 / Y        26                               
Science_0.ADC_READ_0.chan0_data_0_sqmuxa_0_a2_0_a3_0_a2_0_a2 / Y        39                               
Science_0.ADC_READ_0.g3i_289_0_a3_0_a2_0_a2 / Y                         26                               
General_Controller_0.status_bits_0_sqmuxa_i_0_o4 / Y                    31                               
=========================================================================================================

@N: FP130 |Promoting Net ClockDivs_0_clk_800kHz on CLKINT  ClockDivs_0.clk_800kHz_inferred_clock 
@N: FP130 |Promoting Net GS_Readout_0.subState[0] on CLKINT  I_514 
@N: FP130 |Promoting Net Data_Saving_0.Packet_Saver_0.packet_select[9] on CLKINT  I_515 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 172MB peak: 175MB)

Replicating Combinational Instance General_Controller_0.status_bits_0_sqmuxa_i_0_o4, fanout 31 segments 2
Replicating Combinational Instance Science_0.ADC_READ_0.g3i_289_0_a3_0_a2_0_a2, fanout 26 segments 2
Replicating Combinational Instance Science_0.ADC_READ_0.chan0_data_0_sqmuxa_0_a2_0_a3_0_a2_0_a2, fanout 39 segments 2
Replicating Combinational Instance Science_0.ADC_READ_0.chan1_data_1_sqmuxa_0_a2_0_a3_0_a2_0_a2, fanout 26 segments 2
Replicating Combinational Instance Science_0.ADC_READ_0.g4i_256_0_a2_0_0_i, fanout 26 segments 2
Replicating Combinational Instance Science_0.ADC_READ_0.exp_packet_0_sqmuxa, fanout 83 segments 4
Replicating Combinational Instance Data_Saving_0.Packet_Saver_0.m1_e_0, fanout 31 segments 2
Replicating Combinational Instance Data_Saving_0.Packet_Saver_0.un1_pres_cal1_flag8_0, fanout 32 segments 2
Replicating Sequential Instance Data_Saving_0.Packet_Saver_0.packet_select[5], fanout 82 segments 4
Replicating Sequential Instance Data_Saving_0.Packet_Saver_0.packet_select[8], fanout 34 segments 2
Replicating Sequential Instance Data_Saving_0.Packet_Saver_0.packet_select[10], fanout 74 segments 4
Replicating Sequential Instance Data_Saving_0.Packet_Saver_0.packet_select[11], fanout 71 segments 3
Replicating Sequential Instance Data_Saving_0.Packet_Saver_0.packet_select[12], fanout 69 segments 3
Replicating Sequential Instance Data_Saving_0.Packet_Saver_0.word_cnt[0], fanout 36 segments 2
Replicating Sequential Instance Data_Saving_0.FPGA_Buffer_0.DFN1C0_READ_RESET_P, fanout 56 segments 3
Replicating Sequential Instance Data_Saving_0.FPGA_Buffer_0.DFN1C0_WRITE_RESET_P, fanout 54 segments 3
Replicating Combinational Instance GS_Readout_0.un3_s_vector.I_7, fanout 32 segments 2
Replicating Combinational Instance GS_Readout_0.un3_s_vector.I_5, fanout 54 segments 3
Replicating Sequential Instance Science_0.ADC_READ_0.state[1], fanout 39 segments 2
Replicating Sequential Instance Science_0.ADC_READ_0.chan[1], fanout 48 segments 2
Replicating Sequential Instance Science_0.ADC_READ_0.chan[0], fanout 30 segments 2
Replicating Sequential Instance Science_0.DAC_SET_0.ADR[1], fanout 35 segments 2
Replicating Sequential Instance Science_0.SWEEP_SPIDER2_0.update, fanout 65 segments 3
Replicating Sequential Instance Sensors_0.Accelerometer_0.I2C_Master_0.state[8], fanout 26 segments 2
Replicating Sequential Instance Sensors_0.Accelerometer_0.LSM303AGR_I2C_Interface_0.subState[0], fanout 37 segments 2
Replicating Sequential Instance Sensors_0.Accelerometer_0.LSM303AGR_I2C_Interface_0.subState[2], fanout 26 segments 2
Replicating Sequential Instance General_Controller_0.sweep_en, fanout 31 segments 2

Added 0 Buffers
Added 39 Cells via replication
	Added 26 Sequential Cells via replication
	Added 13 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 173MB peak: 175MB)

@N: MT611 :|Automatically generated clock ClockDivs|clk_1kHz_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock ClockDivs|clk_50Hz_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 1478 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 123 clock pin(s) of sequential element(s)
0 instances converted, 123 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ==========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                             
--------------------------------------------------------------------------------------------------------------------
@K:CKID0004       CLOCK               port                   1410       Timing_0.s_count[7]                         
@K:CKID0005       FMC_CLK             port                   68         Data_Saving_0.FPGA_Buffer_0.\DFN1C0_RGRY[9]\
====================================================================================================================
=========================================================================================== Gated/Generated Clocks ===========================================================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                        Explanation                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       ClockDivs_0.clk_800kHz     DFN1C1                 106        Sensors_0.Pressure_Sensor_0.I2C_Master_0.bitcnt[3]     No generated or derived clock directive on output of sequential instance
@K:CKID0002       Timing_0.m_time[7]         DFN1C1                 13         Pressure_Signal_Debounce_0.ms_cnt[9]                   No generated or derived clock directive on output of sequential instance
@K:CKID0003       Timing_0.s_time[5]         DFN1C1                 4          Science_0.ADC_RESET_0.state[1]                         No generated or derived clock directive on output of sequential instance
==============================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 161MB peak: 175MB)

Writing Analyst data base C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\synwork\Toplevel_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 166MB peak: 175MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 168MB peak: 175MB)


Start final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 166MB peak: 175MB)

@W: MT420 |Found inferred clock Toplevel|CLOCK with period 31.25ns. Please declare a user-defined clock on object "p:CLOCK"
@W: MT420 |Found inferred clock Toplevel|FMC_CLK with period 31.25ns. Please declare a user-defined clock on object "p:FMC_CLK"
@W: MT420 |Found inferred clock Timing|m_time_inferred_clock[7] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.m_time[7]"
@W: MT420 |Found inferred clock Timing|s_time_inferred_clock[5] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.s_time[5]"
@W: MT420 |Found inferred clock ClockDivs|clk_800kHz_inferred_clock with period 31.25ns. Please declare a user-defined clock on object "n:ClockDivs_0.clk_800kHz"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 24 15:46:48 2024
#


Top view:               Toplevel
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    32.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -6.295

                                        Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------
ClockDivs|clk_800kHz_inferred_clock     32.0 MHz      34.7 MHz      31.250        28.849        1.200      inferred     Inferred_clkgroup_1
Timing|m_time_inferred_clock[7]         32.0 MHz      70.6 MHz      31.250        14.155        17.095     inferred     Inferred_clkgroup_3
Timing|s_time_inferred_clock[5]         32.0 MHz      246.3 MHz     31.250        4.060         27.190     inferred     Inferred_clkgroup_2
Toplevel|CLOCK                          32.0 MHz      22.8 MHz      31.250        43.840        -6.295     inferred     Inferred_clkgroup_0
Toplevel|FMC_CLK                        32.0 MHz      58.9 MHz      31.250        16.982        14.268     inferred     Inferred_clkgroup_4
===========================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Toplevel|CLOCK                       Toplevel|CLOCK                       |  31.250      8.642   |  31.250      21.573  |  15.625      7.808  |  15.625      -6.295
Toplevel|CLOCK                       ClockDivs|clk_800kHz_inferred_clock  |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -     
Toplevel|CLOCK                       Timing|s_time_inferred_clock[5]      |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
Toplevel|CLOCK                       Timing|m_time_inferred_clock[7]      |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
Toplevel|CLOCK                       Toplevel|FMC_CLK                     |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
ClockDivs|clk_800kHz_inferred_clock  Toplevel|CLOCK                       |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -     
ClockDivs|clk_800kHz_inferred_clock  ClockDivs|clk_800kHz_inferred_clock  |  31.250      25.739  |  31.250      13.803  |  15.625      1.200  |  15.625      9.019 
Timing|s_time_inferred_clock[5]      Timing|s_time_inferred_clock[5]      |  31.250      27.190  |  No paths    -       |  No paths    -      |  No paths    -     
Timing|m_time_inferred_clock[7]      Toplevel|CLOCK                       |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
Timing|m_time_inferred_clock[7]      Timing|m_time_inferred_clock[7]      |  31.250      17.095  |  No paths    -       |  No paths    -      |  No paths    -     
Toplevel|FMC_CLK                     Toplevel|CLOCK                       |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
Toplevel|FMC_CLK                     Toplevel|FMC_CLK                     |  31.250      14.268  |  No paths    -       |  No paths    -      |  No paths    -     
===================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ClockDivs|clk_800kHz_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                      Arrival           
Instance                                              Reference                               Type       Pin     Net                Time        Slack 
                                                      Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------
Sensors_0.Accelerometer_0.I2C_Master_0.scl            ClockDivs|clk_800kHz_inferred_clock     DFN1P1     Q       ACCE_SCL_c         0.737       1.200 
Sensors_0.Gyro_0.I2C_Master_0.scl                     ClockDivs|clk_800kHz_inferred_clock     DFN1P1     Q       GYRO_SCL_c         0.737       1.228 
Sensors_0.Pressure_Sensor_0.I2C_Master_0.scl          ClockDivs|clk_800kHz_inferred_clock     DFN1P1     Q       PRESSURE_SCL_c     0.737       3.131 
Sensors_0.Pressure_Sensor_0.I2C_Master_0.state[8]     ClockDivs|clk_800kHz_inferred_clock     DFN0P1     Q       state[8]           0.653       9.019 
Sensors_0.Pressure_Sensor_0.I2C_Master_0.state[0]     ClockDivs|clk_800kHz_inferred_clock     DFN0C1     Q       state[0]           0.653       10.013
Sensors_0.Gyro_0.I2C_Master_0.state[8]                ClockDivs|clk_800kHz_inferred_clock     DFN0P1     Q       state[8]           0.653       10.860
Sensors_0.Accelerometer_0.I2C_Master_0.state[0]       ClockDivs|clk_800kHz_inferred_clock     DFN0C1     Q       state[0]           0.653       11.121
Sensors_0.Gyro_0.I2C_Master_0.state[0]                ClockDivs|clk_800kHz_inferred_clock     DFN0C1     Q       state[0]           0.653       11.233
Sensors_0.Accelerometer_0.I2C_Master_0.state_0[8]     ClockDivs|clk_800kHz_inferred_clock     DFN0P1     Q       state_0[8]         0.653       11.289
Sensors_0.Pressure_Sensor_0.I2C_Master_0.state[7]     ClockDivs|clk_800kHz_inferred_clock     DFN0C1     Q       state[7]           0.653       11.369
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                    Required          
Instance                                               Reference                               Type       Pin     Net              Time         Slack
                                                       Clock                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt[3]       ClockDivs|clk_800kHz_inferred_clock     DFN0C1     D       bitcnt_12[3]     14.913       1.200
Sensors_0.Gyro_0.I2C_Master_0.bitcnt[3]                ClockDivs|clk_800kHz_inferred_clock     DFN0C1     D       bitcnt_12[3]     14.913       1.228
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt[2]       ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[2]     14.913       2.062
Sensors_0.Gyro_0.I2C_Master_0.bitcnt[2]                ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[2]     14.913       2.090
Sensors_0.Pressure_Sensor_0.I2C_Master_0.bitcnt[3]     ClockDivs|clk_800kHz_inferred_clock     DFN0C1     D       bitcnt_12[3]     14.913       3.131
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt[1]       ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[1]     14.913       3.324
Sensors_0.Gyro_0.I2C_Master_0.bitcnt[1]                ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[1]     14.913       3.352
Sensors_0.Pressure_Sensor_0.I2C_Master_0.bitcnt[2]     ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[2]     14.913       4.000
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt[0]       ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[0]     14.913       4.188
Sensors_0.Gyro_0.I2C_Master_0.bitcnt[0]                ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[0]     14.913       4.215
=====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      15.625
    - Setup time:                            0.713
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.913

    - Propagation time:                      13.712
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.200

    Number of logic level(s):                9
    Starting point:                          Sensors_0.Accelerometer_0.I2C_Master_0.scl / Q
    Ending point:                            Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt[3] / D
    The start point is clocked by            ClockDivs|clk_800kHz_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ClockDivs|clk_800kHz_inferred_clock [falling] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                         Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
Sensors_0.Accelerometer_0.I2C_Master_0.scl                   DFN1P1     Q        Out     0.737     0.737       -         
ACCE_SCL_c                                                   Net        -        -       2.437     -           23        
Sensors_0.Accelerometer_0.I2C_Master_0.scl_RNIJUCI           NOR2B      B        In      -         3.174       -         
Sensors_0.Accelerometer_0.I2C_Master_0.scl_RNIJUCI           NOR2B      Y        Out     0.627     3.801       -         
N_422                                                        Net        -        -       0.386     -           2         
Sensors_0.Accelerometer_0.I2C_Master_0.state_RNICLQQ[8]      OR2        B        In      -         4.187       -         
Sensors_0.Accelerometer_0.I2C_Master_0.state_RNICLQQ[8]      OR2        Y        Out     0.646     4.833       -         
un1_state_6_i_1_0                                            Net        -        -       0.322     -           1         
Sensors_0.Accelerometer_0.I2C_Master_0.state_RNIUFMV2[1]     AO1        C        In      -         5.155       -         
Sensors_0.Accelerometer_0.I2C_Master_0.state_RNIUFMV2[1]     AO1        Y        Out     0.633     5.787       -         
N_374_1                                                      Net        -        -       0.386     -           2         
Sensors_0.Accelerometer_0.I2C_Master_0.state_RNIEJRJ5[0]     NOR3       C        In      -         6.173       -         
Sensors_0.Accelerometer_0.I2C_Master_0.state_RNIEJRJ5[0]     NOR3       Y        Out     0.751     6.924       -         
state_RNIEJRJ5[0]                                            Net        -        -       1.669     -           9         
Sensors_0.Accelerometer_0.I2C_Master_0.un1_bitcnt.I_9        XOR2       B        In      -         8.592       -         
Sensors_0.Accelerometer_0.I2C_Master_0.un1_bitcnt.I_9        XOR2       Y        Out     0.937     9.529       -         
DWACT_ADD_CI_0_pog_array_0[0]                                Net        -        -       0.322     -           1         
Sensors_0.Accelerometer_0.I2C_Master_0.un1_bitcnt.I_20       AO1        A        In      -         9.851       -         
Sensors_0.Accelerometer_0.I2C_Master_0.un1_bitcnt.I_20       AO1        Y        Out     0.520     10.370      -         
DWACT_ADD_CI_0_g_array_1[0]                                  Net        -        -       0.386     -           2         
Sensors_0.Accelerometer_0.I2C_Master_0.un1_bitcnt.I_22       AO1        B        In      -         10.756      -         
Sensors_0.Accelerometer_0.I2C_Master_0.un1_bitcnt.I_22       AO1        Y        Out     0.567     11.323      -         
DWACT_ADD_CI_0_g_array_12[0]                                 Net        -        -       0.322     -           1         
Sensors_0.Accelerometer_0.I2C_Master_0.un1_bitcnt.I_16       XOR2       B        In      -         11.644      -         
Sensors_0.Accelerometer_0.I2C_Master_0.un1_bitcnt.I_16       XOR2       Y        Out     0.937     12.581      -         
I_16                                                         Net        -        -       0.322     -           1         
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt_RNO[3]         NOR2B      A        In      -         12.902      -         
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt_RNO[3]         NOR2B      Y        Out     0.488     13.391      -         
bitcnt_12[3]                                                 Net        -        -       0.322     -           1         
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt[3]             DFN0C1     D        In      -         13.712      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 14.425 is 7.555(52.4%) logic and 6.870(47.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Timing|m_time_inferred_clock[7]
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                             Arrival           
Instance                                 Reference                           Type       Pin     Net           Time        Slack 
                                         Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------------------
Pressure_Signal_Debounce_0.state[1]      Timing|m_time_inferred_clock[7]     DFN1C1     Q       state[1]      0.580       17.095
Pressure_Signal_Debounce_0.state[0]      Timing|m_time_inferred_clock[7]     DFN1C1     Q       state[0]      0.737       19.841
Pressure_Signal_Debounce_0.ms_cnt[4]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[4]     0.737       21.273
Pressure_Signal_Debounce_0.ms_cnt[2]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[2]     0.737       21.412
Pressure_Signal_Debounce_0.ms_cnt[0]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[0]     0.737       21.464
Pressure_Signal_Debounce_0.ms_cnt[1]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[1]     0.737       21.551
Pressure_Signal_Debounce_0.ms_cnt[5]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[5]     0.580       21.879
Pressure_Signal_Debounce_0.ms_cnt[7]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[7]     0.580       21.978
Pressure_Signal_Debounce_0.ms_cnt[3]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[3]     0.580       22.006
Pressure_Signal_Debounce_0.ms_cnt[9]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[9]     0.580       22.328
================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                 Required           
Instance                                 Reference                           Type     Pin     Net                 Time         Slack 
                                         Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------
Pressure_Signal_Debounce_0.ms_cnt[7]     Timing|m_time_inferred_clock[7]     DFN1     D       N_20                30.711       17.095
Pressure_Signal_Debounce_0.ms_cnt[9]     Timing|m_time_inferred_clock[7]     DFN1     D       N_16_i              30.711       17.095
Pressure_Signal_Debounce_0.ms_cnt[6]     Timing|m_time_inferred_clock[7]     DFN1     D       N_17                30.711       17.905
Pressure_Signal_Debounce_0.ms_cnt[8]     Timing|m_time_inferred_clock[7]     DFN1     D       N_28                30.711       17.905
Pressure_Signal_Debounce_0.ms_cnt[5]     Timing|m_time_inferred_clock[7]     DFN1     D       N_13                30.711       17.969
Pressure_Signal_Debounce_0.ms_cnt[4]     Timing|m_time_inferred_clock[7]     DFN1     D       ms_cnt_RNO_0[4]     30.711       18.583
Pressure_Signal_Debounce_0.ms_cnt[3]     Timing|m_time_inferred_clock[7]     DFN1     D       N_10                30.711       19.641
Pressure_Signal_Debounce_0.ms_cnt[2]     Timing|m_time_inferred_clock[7]     DFN1     D       ms_cnt_RNO_0[2]     30.711       20.255
Pressure_Signal_Debounce_0.ms_cnt[0]     Timing|m_time_inferred_clock[7]     DFN1     D       N_8                 30.677       21.273
Pressure_Signal_Debounce_0.ms_cnt[1]     Timing|m_time_inferred_clock[7]     DFN1     D       ms_cnt_RNO_0[1]     30.711       21.549
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.711

    - Propagation time:                      13.616
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 17.095

    Number of logic level(s):                11
    Starting point:                          Pressure_Signal_Debounce_0.state[1] / Q
    Ending point:                            Pressure_Signal_Debounce_0.ms_cnt[7] / D
    The start point is clocked by            Timing|m_time_inferred_clock[7] [rising] on pin CLK
    The end   point is clocked by            Timing|m_time_inferred_clock[7] [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Pressure_Signal_Debounce_0.state[1]              DFN1C1     Q        Out     0.580     0.580       -         
state[1]                                         Net        -        -       1.423     -           6         
Pressure_Signal_Debounce_0.state_RNI7CNC3[1]     NOR2A      B        In      -         2.004       -         
Pressure_Signal_Debounce_0.state_RNI7CNC3[1]     NOR2A      Y        Out     0.386     2.390       -         
N_140                                            Net        -        -       0.322     -           1         
Pressure_Signal_Debounce_0.state_RNI1FS19[1]     AO1        C        In      -         2.711       -         
Pressure_Signal_Debounce_0.state_RNI1FS19[1]     AO1        Y        Out     0.633     3.344       -         
un1_reset_0_0_o3_0                               Net        -        -       0.322     -           1         
Pressure_Signal_Debounce_0.state_RNI3J2UI[1]     OR2        B        In      -         3.665       -         
Pressure_Signal_Debounce_0.state_RNI3J2UI[1]     OR2        Y        Out     0.646     4.312       -         
N_358                                            Net        -        -       0.386     -           2         
Pressure_Signal_Debounce_0.state_RNIO46IJ[0]     OA1C       A        In      -         4.697       -         
Pressure_Signal_Debounce_0.state_RNIO46IJ[0]     OA1C       Y        Out     0.931     5.629       -         
state_RNIO46IJ[0]                                Net        -        -       0.386     -           2         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_1        AND2       B        In      -         6.015       -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_1        AND2       Y        Out     0.516     6.531       -         
DWACT_ADD_CI_0_TMP[0]                            Net        -        -       0.386     -           2         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_56       NOR2B      A        In      -         6.917       -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_56       NOR2B      Y        Out     0.488     7.405       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net        -        -       0.806     -           3         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_55       NOR2B      A        In      -         8.211       -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_55       NOR2B      Y        Out     0.488     8.700       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net        -        -       1.184     -           4         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_51       NOR2B      A        In      -         9.883       -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_51       NOR2B      Y        Out     0.488     10.372      -         
DWACT_ADD_CI_0_g_array_11[0]                     Net        -        -       0.386     -           2         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_52       NOR2B      A        In      -         10.757      -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_52       NOR2B      Y        Out     0.488     11.246      -         
DWACT_ADD_CI_0_g_array_12_2[0]                   Net        -        -       0.322     -           1         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_39       XOR2       B        In      -         11.567      -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_39       XOR2       Y        Out     0.937     12.504      -         
un1_ms_cnt_i_li[2]                               Net        -        -       0.322     -           1         
Pressure_Signal_Debounce_0.ms_cnt_RNO[7]         AO1B       A        In      -         12.825      -         
Pressure_Signal_Debounce_0.ms_cnt_RNO[7]         AO1B       Y        Out     0.469     13.295      -         
N_20                                             Net        -        -       0.322     -           1         
Pressure_Signal_Debounce_0.ms_cnt[7]             DFN1       D        In      -         13.616      -         
=============================================================================================================
Total path delay (propagation time + setup) of 14.155 is 7.591(53.6%) logic and 6.564(46.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Timing|s_time_inferred_clock[5]
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                Arrival           
Instance                             Reference                           Type         Pin     Net            Time        Slack 
                                     Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------
Science_0.ADC_RESET_0.state[1]       Timing|s_time_inferred_clock[5]     DFN1E0       Q       state[1]       0.737       27.190
Science_0.ADC_RESET_0.state[0]       Timing|s_time_inferred_clock[5]     DFN1E0       Q       state[0]       0.737       27.750
Science_0.ADC_RESET_0.old_enable     Timing|s_time_inferred_clock[5]     DFN1E1C1     Q       old_enable     0.737       28.843
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                Required           
Instance                             Reference                           Type         Pin     Net            Time         Slack 
                                     Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------
Science_0.ADC_RESET_0.state[0]       Timing|s_time_inferred_clock[5]     DFN1E0       D       N_13           30.711       27.190
Science_0.ADC_RESET_0.old_enable     Timing|s_time_inferred_clock[5]     DFN1E1C1     E       state_d[2]     30.850       28.275
Science_0.ADC_RESET_0.state[1]       Timing|s_time_inferred_clock[5]     DFN1E0       D       N_14           30.711       28.440
Science_0.ADC_RESET_0.ADCRESET       Timing|s_time_inferred_clock[5]     DFN1C1       D       state[1]       30.677       29.133
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.711

    - Propagation time:                      3.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.190

    Number of logic level(s):                2
    Starting point:                          Science_0.ADC_RESET_0.state[1] / Q
    Ending point:                            Science_0.ADC_RESET_0.state[0] / D
    The start point is clocked by            Timing|s_time_inferred_clock[5] [rising] on pin CLK
    The end   point is clocked by            Timing|s_time_inferred_clock[5] [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
Science_0.ADC_RESET_0.state[1]             DFN1E0     Q        Out     0.737     0.737       -         
state[1]                                   Net        -        -       0.806     -           3         
Science_0.ADC_RESET_0.state_RNIFH4T[0]     NOR2       B        In      -         1.543       -         
Science_0.ADC_RESET_0.state_RNIFH4T[0]     NOR2       Y        Out     0.646     2.190       -         
state_d[2]                                 Net        -        -       0.386     -           2         
Science_0.ADC_RESET_0.state_RNO[0]         NOR3B      B        In      -         2.576       -         
Science_0.ADC_RESET_0.state_RNO[0]         NOR3B      Y        Out     0.624     3.200       -         
N_13                                       Net        -        -       0.322     -           1         
Science_0.ADC_RESET_0.state[0]             DFN1E0     D        In      -         3.521       -         
=======================================================================================================
Total path delay (propagation time + setup) of 4.060 is 2.546(62.7%) logic and 1.514(37.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Toplevel|CLOCK
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                                        Arrival           
Instance                                                         Reference          Type         Pin     Net                                     Time        Slack 
                                                                 Clock                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                                  Toplevel|CLOCK     DFN0E1C1     Q       Packet_Saver_0_we                       0.653       -6.295
Science_0.ADC_READ_0.g4i[1]                                      Toplevel|CLOCK     DFN1E0C1     Q       ADC_READ_0_G4[1]                        0.737       7.808 
Science_0.ADC_READ_0.g4i[0]                                      Toplevel|CLOCK     DFN1E0C1     Q       ADC_READ_0_G4[0]                        0.737       7.857 
Science_0.ADC_READ_0.g3i[1]                                      Toplevel|CLOCK     DFN1E1C1     Q       ADC_READ_0_G3[1]                        0.737       7.970 
Science_0.ADC_READ_0.g3i[0]                                      Toplevel|CLOCK     DFN1E1C1     Q       ADC_READ_0_G3[0]                        0.737       8.065 
Sensors_0.Accelerometer_0.LSM303AGR_I2C_Interface_0.mag_x[4]     Toplevel|CLOCK     DFN1E1       Q       Sensors_0_mag_x[4]                      0.737       8.110 
General_Controller_0.en_data_saving                              Toplevel|CLOCK     DFN1E1C1     Q       General_Controller_0_en_data_saving     0.580       8.241 
Sensors_0.Gyro_0.L3GD20H_Interface_0.gyro_x[8]                   Toplevel|CLOCK     DFN1E1       Q       Sensors_0_gyro_x[8]                     0.737       8.249 
Sensors_0.Accelerometer_0.LSM303AGR_I2C_Interface_0.acc_y[4]     Toplevel|CLOCK     DFN1E1       Q       Sensors_0_acc_y[4]                      0.737       8.328 
Science_0.ADC_READ_0.exp_packet_1[34]                            Toplevel|CLOCK     DFN1E1       Q       Science_0_exp_packet_0[34]              0.737       8.349 
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                                         Required           
Instance                                                  Reference          Type       Pin     Net                        Time         Slack 
                                                          Clock                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull                  Toplevel|CLOCK     DFN1C0     D       OR2_0_Y                    15.086       -6.295
Data_Saving_0.FPGA_Buffer_0.DFN1C0_full                   Toplevel|CLOCK     DFN1C0     D       FULLINT                    15.086       -0.556
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[8\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_56_Y                  15.086       2.434 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[9\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_17_Y                  15.086       2.681 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[6\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_45_Y                  15.086       2.855 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[10\]\\         Toplevel|CLOCK     DFN1C0     D       XOR2_48_Y                  15.086       3.130 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[7\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_54_Y                  15.086       3.303 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_WADDR\[9\]\\     Toplevel|CLOCK     DFN1C0     D       Z\\WBINNXTSHIFT\[9\]\\     15.086       3.693 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[5\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_31_Y                  15.086       3.774 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[4\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_57_Y                  15.086       3.839 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      15.625
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.086

    - Propagation time:                      21.381
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.295

    Number of logic level(s):                17
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                            DFN0E1C1     Q        Out     0.653     0.653       -         
Packet_Saver_0_we                                          Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYWE                  AND2         B        In      -         0.975       -         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYWE                  AND2         Y        Out     0.627     1.602       -         
MEMORYWE                                                   Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AND2_31                        AND2         B        In      -         2.409       -         
Data_Saving_0.FPGA_Buffer_0.AND2_31                        AND2         Y        Out     0.627     3.036       -         
AND2_31_Y                                                  Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_1                          AO1          B        In      -         3.422       -         
Data_Saving_0.FPGA_Buffer_0.AO1_1                          AO1          Y        Out     0.598     4.020       -         
AO1_1_Y                                                    Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AO1_47                         AO1          B        In      -         4.826       -         
Data_Saving_0.FPGA_Buffer_0.AO1_47                         AO1          Y        Out     0.598     5.424       -         
AO1_47_Y                                                   Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AO1_38                         AO1          B        In      -         6.607       -         
Data_Saving_0.FPGA_Buffer_0.AO1_38                         AO1          Y        Out     0.598     7.205       -         
AO1_38_Y                                                   Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_19                         AO1          B        In      -         7.591       -         
Data_Saving_0.FPGA_Buffer_0.AO1_19                         AO1          Y        Out     0.598     8.189       -         
AO1_19_Y                                                   Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WBINNXTSHIFT\[7\]\\     XOR2         B        In      -         8.510       -         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WBINNXTSHIFT\[7\]\\     XOR2         Y        Out     0.937     9.447       -         
Z\\WBINNXTSHIFT\[7\]\\                                     Net          -        -       1.526     -           7         
Data_Saving_0.FPGA_Buffer_0.AND2_16                        AND2         A        In      -         10.973      -         
Data_Saving_0.FPGA_Buffer_0.AND2_16                        AND2         Y        Out     0.488     11.461      -         
AND2_16_Y                                                  Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_16                         AO1          B        In      -         11.847      -         
Data_Saving_0.FPGA_Buffer_0.AO1_16                         AO1          Y        Out     0.567     12.414      -         
AO1_16_Y                                                   Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AO1_43                         AO1          C        In      -         12.735      -         
Data_Saving_0.FPGA_Buffer_0.AO1_43                         AO1          Y        Out     0.655     13.390      -         
AO1_43_Y                                                   Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AO1_2                          AO1          C        In      -         13.712      -         
Data_Saving_0.FPGA_Buffer_0.AO1_2                          AO1          Y        Out     0.655     14.367      -         
AO1_2_Y                                                    Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_4                          AO1          B        In      -         14.753      -         
Data_Saving_0.FPGA_Buffer_0.AO1_4                          AO1          Y        Out     0.567     15.319      -         
AO1_4_Y                                                    Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WDIFF\[10\]\\           XOR2         B        In      -         15.641      -         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WDIFF\[10\]\\           XOR2         Y        Out     0.937     16.578      -         
Z\\WDIFF\[10\]\\                                           Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2A_0                        AND2A        B        In      -         17.761      -         
Data_Saving_0.FPGA_Buffer_0.AND2A_0                        AND2A        Y        Out     0.516     18.277      -         
AND2A_0_Y                                                  Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_4             OR3          C        In      -         18.599      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_4             OR3          Y        Out     0.683     19.282      -         
DFN1C0_afull_RNO_4                                         Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_0             AO1C         C        In      -         19.603      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_0             AO1C         Y        Out     0.655     20.259      -         
G_14_0                                                     Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO               AO1D         A        In      -         20.580      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO               AO1D         Y        Out     0.480     21.060      -         
OR2_0_Y                                                    Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull                   DFN1C0       D        In      -         21.381      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 21.920 is 11.977(54.6%) logic and 9.943(45.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      15.625
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.086

    - Propagation time:                      21.232
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.145

    Number of logic level(s):                17
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                            DFN0E1C1     Q        Out     0.653     0.653       -         
Packet_Saver_0_we                                          Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYWE                  AND2         B        In      -         0.975       -         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYWE                  AND2         Y        Out     0.627     1.602       -         
MEMORYWE                                                   Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AND2_31                        AND2         B        In      -         2.409       -         
Data_Saving_0.FPGA_Buffer_0.AND2_31                        AND2         Y        Out     0.627     3.036       -         
AND2_31_Y                                                  Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_1                          AO1          B        In      -         3.422       -         
Data_Saving_0.FPGA_Buffer_0.AO1_1                          AO1          Y        Out     0.598     4.020       -         
AO1_1_Y                                                    Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AO1_47                         AO1          B        In      -         4.826       -         
Data_Saving_0.FPGA_Buffer_0.AO1_47                         AO1          Y        Out     0.598     5.424       -         
AO1_47_Y                                                   Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AO1_38                         AO1          B        In      -         6.607       -         
Data_Saving_0.FPGA_Buffer_0.AO1_38                         AO1          Y        Out     0.598     7.205       -         
AO1_38_Y                                                   Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_19                         AO1          B        In      -         7.591       -         
Data_Saving_0.FPGA_Buffer_0.AO1_19                         AO1          Y        Out     0.598     8.189       -         
AO1_19_Y                                                   Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WBINNXTSHIFT\[7\]\\     XOR2         B        In      -         8.510       -         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WBINNXTSHIFT\[7\]\\     XOR2         Y        Out     0.937     9.447       -         
Z\\WBINNXTSHIFT\[7\]\\                                     Net          -        -       1.526     -           7         
Data_Saving_0.FPGA_Buffer_0.XOR2_39                        XOR2         A        In      -         10.973      -         
Data_Saving_0.FPGA_Buffer_0.XOR2_39                        XOR2         Y        Out     0.488     11.461      -         
XOR2_39_Y                                                  Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AND2_78                        AND2         A        In      -         11.847      -         
Data_Saving_0.FPGA_Buffer_0.AND2_78                        AND2         Y        Out     0.488     12.336      -         
AND2_78_Y                                                  Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_43                         AO1          A        In      -         12.721      -         
Data_Saving_0.FPGA_Buffer_0.AO1_43                         AO1          Y        Out     0.520     13.241      -         
AO1_43_Y                                                   Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AO1_2                          AO1          C        In      -         13.562      -         
Data_Saving_0.FPGA_Buffer_0.AO1_2                          AO1          Y        Out     0.655     14.218      -         
AO1_2_Y                                                    Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_4                          AO1          B        In      -         14.603      -         
Data_Saving_0.FPGA_Buffer_0.AO1_4                          AO1          Y        Out     0.567     15.170      -         
AO1_4_Y                                                    Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WDIFF\[10\]\\           XOR2         B        In      -         15.491      -         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WDIFF\[10\]\\           XOR2         Y        Out     0.937     16.428      -         
Z\\WDIFF\[10\]\\                                           Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2A_0                        AND2A        B        In      -         17.612      -         
Data_Saving_0.FPGA_Buffer_0.AND2A_0                        AND2A        Y        Out     0.516     18.128      -         
AND2A_0_Y                                                  Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_4             OR3          C        In      -         18.449      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_4             OR3          Y        Out     0.683     19.132      -         
DFN1C0_afull_RNO_4                                         Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_0             AO1C         C        In      -         19.454      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_0             AO1C         Y        Out     0.655     20.109      -         
G_14_0                                                     Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO               AO1D         A        In      -         20.430      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO               AO1D         Y        Out     0.480     20.910      -         
OR2_0_Y                                                    Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull                   DFN1C0       D        In      -         21.232      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 21.770 is 11.763(54.0%) logic and 10.007(46.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      15.625
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.086

    - Propagation time:                      21.159
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.072

    Number of logic level(s):                17
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                            DFN0E1C1     Q        Out     0.653     0.653       -         
Packet_Saver_0_we                                          Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYWE                  AND2         B        In      -         0.975       -         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYWE                  AND2         Y        Out     0.627     1.602       -         
MEMORYWE                                                   Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AND2_31                        AND2         B        In      -         2.409       -         
Data_Saving_0.FPGA_Buffer_0.AND2_31                        AND2         Y        Out     0.627     3.036       -         
AND2_31_Y                                                  Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_1                          AO1          B        In      -         3.422       -         
Data_Saving_0.FPGA_Buffer_0.AO1_1                          AO1          Y        Out     0.598     4.020       -         
AO1_1_Y                                                    Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AO1_47                         AO1          B        In      -         4.826       -         
Data_Saving_0.FPGA_Buffer_0.AO1_47                         AO1          Y        Out     0.598     5.424       -         
AO1_47_Y                                                   Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AO1_38                         AO1          B        In      -         6.607       -         
Data_Saving_0.FPGA_Buffer_0.AO1_38                         AO1          Y        Out     0.598     7.205       -         
AO1_38_Y                                                   Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_19                         AO1          B        In      -         7.591       -         
Data_Saving_0.FPGA_Buffer_0.AO1_19                         AO1          Y        Out     0.598     8.189       -         
AO1_19_Y                                                   Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WBINNXTSHIFT\[7\]\\     XOR2         B        In      -         8.510       -         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WBINNXTSHIFT\[7\]\\     XOR2         Y        Out     0.937     9.447       -         
Z\\WBINNXTSHIFT\[7\]\\                                     Net          -        -       1.526     -           7         
Data_Saving_0.FPGA_Buffer_0.AND2_16                        AND2         A        In      -         10.973      -         
Data_Saving_0.FPGA_Buffer_0.AND2_16                        AND2         Y        Out     0.488     11.461      -         
AND2_16_Y                                                  Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_16                         AO1          B        In      -         11.847      -         
Data_Saving_0.FPGA_Buffer_0.AO1_16                         AO1          Y        Out     0.567     12.414      -         
AO1_16_Y                                                   Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AO1_43                         AO1          C        In      -         12.735      -         
Data_Saving_0.FPGA_Buffer_0.AO1_43                         AO1          Y        Out     0.655     13.390      -         
AO1_43_Y                                                   Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AO1_2                          AO1          C        In      -         13.712      -         
Data_Saving_0.FPGA_Buffer_0.AO1_2                          AO1          Y        Out     0.655     14.367      -         
AO1_2_Y                                                    Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_4                          AO1          B        In      -         14.753      -         
Data_Saving_0.FPGA_Buffer_0.AO1_4                          AO1          Y        Out     0.567     15.319      -         
AO1_4_Y                                                    Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WDIFF\[10\]\\           XOR2         B        In      -         15.641      -         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WDIFF\[10\]\\           XOR2         Y        Out     0.937     16.578      -         
Z\\WDIFF\[10\]\\                                           Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XNOR2_29                       XNOR2        A        In      -         17.761      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_29                       XNOR2        Y        Out     0.408     18.170      -         
XNOR2_29_Y                                                 Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_3             NOR2B        B        In      -         18.491      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_3             NOR2B        Y        Out     0.627     19.119      -         
G_1_0                                                      Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_0             AO1C         B        In      -         19.440      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_0             AO1C         Y        Out     0.596     20.036      -         
G_14_0                                                     Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO               AO1D         A        In      -         20.358      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO               AO1D         Y        Out     0.480     20.837      -         
OR2_0_Y                                                    Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull                   DFN1C0       D        In      -         21.159      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 21.697 is 11.755(54.2%) logic and 9.943(45.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      15.625
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.086

    - Propagation time:                      21.093
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.006

    Number of logic level(s):                17
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                            DFN0E1C1     Q        Out     0.653     0.653       -         
Packet_Saver_0_we                                          Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYWE                  AND2         B        In      -         0.975       -         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYWE                  AND2         Y        Out     0.627     1.602       -         
MEMORYWE                                                   Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AND2_31                        AND2         B        In      -         2.409       -         
Data_Saving_0.FPGA_Buffer_0.AND2_31                        AND2         Y        Out     0.627     3.036       -         
AND2_31_Y                                                  Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_1                          AO1          B        In      -         3.422       -         
Data_Saving_0.FPGA_Buffer_0.AO1_1                          AO1          Y        Out     0.598     4.020       -         
AO1_1_Y                                                    Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AO1_47                         AO1          B        In      -         4.826       -         
Data_Saving_0.FPGA_Buffer_0.AO1_47                         AO1          Y        Out     0.598     5.424       -         
AO1_47_Y                                                   Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AO1_38                         AO1          B        In      -         6.607       -         
Data_Saving_0.FPGA_Buffer_0.AO1_38                         AO1          Y        Out     0.598     7.205       -         
AO1_38_Y                                                   Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_19                         AO1          B        In      -         7.591       -         
Data_Saving_0.FPGA_Buffer_0.AO1_19                         AO1          Y        Out     0.598     8.189       -         
AO1_19_Y                                                   Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WBINNXTSHIFT\[7\]\\     XOR2         B        In      -         8.510       -         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WBINNXTSHIFT\[7\]\\     XOR2         Y        Out     0.937     9.447       -         
Z\\WBINNXTSHIFT\[7\]\\                                     Net          -        -       1.526     -           7         
Data_Saving_0.FPGA_Buffer_0.XOR2_39                        XOR2         A        In      -         10.973      -         
Data_Saving_0.FPGA_Buffer_0.XOR2_39                        XOR2         Y        Out     0.488     11.461      -         
XOR2_39_Y                                                  Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AND2_78                        AND2         A        In      -         11.847      -         
Data_Saving_0.FPGA_Buffer_0.AND2_78                        AND2         Y        Out     0.488     12.336      -         
AND2_78_Y                                                  Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AND2_52                        AND2         B        In      -         12.721      -         
Data_Saving_0.FPGA_Buffer_0.AND2_52                        AND2         Y        Out     0.516     13.237      -         
AND2_52_Y                                                  Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AO1_2                          AO1          A        In      -         13.559      -         
Data_Saving_0.FPGA_Buffer_0.AO1_2                          AO1          Y        Out     0.520     14.079      -         
AO1_2_Y                                                    Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_4                          AO1          B        In      -         14.464      -         
Data_Saving_0.FPGA_Buffer_0.AO1_4                          AO1          Y        Out     0.567     15.031      -         
AO1_4_Y                                                    Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WDIFF\[10\]\\           XOR2         B        In      -         15.352      -         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WDIFF\[10\]\\           XOR2         Y        Out     0.937     16.289      -         
Z\\WDIFF\[10\]\\                                           Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2A_0                        AND2A        B        In      -         17.473      -         
Data_Saving_0.FPGA_Buffer_0.AND2A_0                        AND2A        Y        Out     0.516     17.989      -         
AND2A_0_Y                                                  Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_4             OR3          C        In      -         18.310      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_4             OR3          Y        Out     0.683     18.993      -         
DFN1C0_afull_RNO_4                                         Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_0             AO1C         C        In      -         19.315      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_0             AO1C         Y        Out     0.655     19.970      -         
G_14_0                                                     Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO               AO1D         A        In      -         20.291      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO               AO1D         Y        Out     0.480     20.771      -         
OR2_0_Y                                                    Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull                   DFN1C0       D        In      -         21.093      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 21.631 is 11.624(53.7%) logic and 10.007(46.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      15.625
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.086

    - Propagation time:                      21.009
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.923

    Number of logic level(s):                17
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                            DFN0E1C1     Q        Out     0.653     0.653       -         
Packet_Saver_0_we                                          Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYWE                  AND2         B        In      -         0.975       -         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYWE                  AND2         Y        Out     0.627     1.602       -         
MEMORYWE                                                   Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AND2_31                        AND2         B        In      -         2.409       -         
Data_Saving_0.FPGA_Buffer_0.AND2_31                        AND2         Y        Out     0.627     3.036       -         
AND2_31_Y                                                  Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_1                          AO1          B        In      -         3.422       -         
Data_Saving_0.FPGA_Buffer_0.AO1_1                          AO1          Y        Out     0.598     4.020       -         
AO1_1_Y                                                    Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AO1_47                         AO1          B        In      -         4.826       -         
Data_Saving_0.FPGA_Buffer_0.AO1_47                         AO1          Y        Out     0.598     5.424       -         
AO1_47_Y                                                   Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AO1_38                         AO1          B        In      -         6.607       -         
Data_Saving_0.FPGA_Buffer_0.AO1_38                         AO1          Y        Out     0.598     7.205       -         
AO1_38_Y                                                   Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_19                         AO1          B        In      -         7.591       -         
Data_Saving_0.FPGA_Buffer_0.AO1_19                         AO1          Y        Out     0.598     8.189       -         
AO1_19_Y                                                   Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WBINNXTSHIFT\[7\]\\     XOR2         B        In      -         8.510       -         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WBINNXTSHIFT\[7\]\\     XOR2         Y        Out     0.937     9.447       -         
Z\\WBINNXTSHIFT\[7\]\\                                     Net          -        -       1.526     -           7         
Data_Saving_0.FPGA_Buffer_0.XOR2_39                        XOR2         A        In      -         10.973      -         
Data_Saving_0.FPGA_Buffer_0.XOR2_39                        XOR2         Y        Out     0.488     11.461      -         
XOR2_39_Y                                                  Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AND2_78                        AND2         A        In      -         11.847      -         
Data_Saving_0.FPGA_Buffer_0.AND2_78                        AND2         Y        Out     0.488     12.336      -         
AND2_78_Y                                                  Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_43                         AO1          A        In      -         12.721      -         
Data_Saving_0.FPGA_Buffer_0.AO1_43                         AO1          Y        Out     0.520     13.241      -         
AO1_43_Y                                                   Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AO1_2                          AO1          C        In      -         13.562      -         
Data_Saving_0.FPGA_Buffer_0.AO1_2                          AO1          Y        Out     0.655     14.218      -         
AO1_2_Y                                                    Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_4                          AO1          B        In      -         14.603      -         
Data_Saving_0.FPGA_Buffer_0.AO1_4                          AO1          Y        Out     0.567     15.170      -         
AO1_4_Y                                                    Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WDIFF\[10\]\\           XOR2         B        In      -         15.491      -         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_WDIFF\[10\]\\           XOR2         Y        Out     0.937     16.428      -         
Z\\WDIFF\[10\]\\                                           Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XNOR2_29                       XNOR2        A        In      -         17.612      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_29                       XNOR2        Y        Out     0.408     18.020      -         
XNOR2_29_Y                                                 Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_3             NOR2B        B        In      -         18.342      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_3             NOR2B        Y        Out     0.627     18.969      -         
G_1_0                                                      Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_0             AO1C         B        In      -         19.291      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_0             AO1C         Y        Out     0.596     19.887      -         
G_14_0                                                     Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO               AO1D         A        In      -         20.208      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO               AO1D         Y        Out     0.480     20.688      -         
OR2_0_Y                                                    Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull                   DFN1C0       D        In      -         21.009      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 21.548 is 11.541(53.6%) logic and 10.007(46.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Toplevel|FMC_CLK
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                        Arrival           
Instance                                                  Reference            Type       Pin     Net                     Time        Slack 
                                                          Clock                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty                  Toplevel|FMC_CLK     DFN1P0     Q       empty                   0.580       14.268
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[1\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[1\]\\     0.737       14.994
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[0\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[0\]\\     0.737       15.032
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[2\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[2\]\\     0.737       15.414
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[3\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[3\]\\     0.737       15.444
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[4\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[4\]\\     0.737       16.212
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[5\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[5\]\\     0.737       16.242
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[6\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[6\]\\     0.737       16.242
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[7\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[7\]\\     0.737       16.271
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[8\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[8\]\\     0.737       18.913
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                            Required           
Instance                                                   Reference            Type       Pin     Net                         Time         Slack 
                                                           Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty                   Toplevel|FMC_CLK     DFN1P0     D       EMPTYINT                    30.711       14.268
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[10\]\\          Toplevel|FMC_CLK     DFN1C0     D       XOR2_79_Y                   30.711       16.353
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[11\]\\          Toplevel|FMC_CLK     DFN1C0     D       XOR2_4_Y                    30.711       16.801
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[9\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_37_Y                   30.711       17.272
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[8\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_66_Y                   30.711       17.337
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[11\]\\     Toplevel|FMC_CLK     DFN1C0     D       Z\\RBINNXTSHIFT\[11\]\\     30.711       17.611
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[12\]\\          Toplevel|FMC_CLK     DFN1C0     D       XOR2_38_Y                   30.711       17.785
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[6\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_67_Y                   30.711       18.134
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[7\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_20_Y                   30.711       18.256
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[10\]\\     Toplevel|FMC_CLK     DFN1C0     D       Z\\RBINNXTSHIFT\[10\]\\     30.711       18.530
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.711

    - Propagation time:                      16.444
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 14.268

    Number of logic level(s):                13
    Starting point:                          Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty / D
    The start point is clocked by            Toplevel|FMC_CLK [rising] on pin CLK
    The end   point is clocked by            Toplevel|FMC_CLK [rising] on pin CLK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                        Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty                    DFN1P0     Q        Out     0.580     0.580       -         
empty                                                       Net        -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.NAND2_1                         NAND2      A        In      -         0.966       -         
Data_Saving_0.FPGA_Buffer_0.NAND2_1                         NAND2      Y        Out     0.488     1.454       -         
NAND2_1_Y                                                   Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYRE                   AND2       A        In      -         1.776       -         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYRE                   AND2       Y        Out     0.514     2.290       -         
MEMORYRE                                                    Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AND2_79                         AND2       B        In      -         3.097       -         
Data_Saving_0.FPGA_Buffer_0.AND2_79                         AND2       Y        Out     0.627     3.724       -         
AND2_79_Y                                                   Net        -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_21                          AO1        B        In      -         4.110       -         
Data_Saving_0.FPGA_Buffer_0.AO1_21                          AO1        Y        Out     0.598     4.708       -         
AO1_21_Y                                                    Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AO1_10                          AO1        B        In      -         5.514       -         
Data_Saving_0.FPGA_Buffer_0.AO1_10                          AO1        Y        Out     0.598     6.112       -         
AO1_10_Y                                                    Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AO1_26                          AO1        B        In      -         7.296       -         
Data_Saving_0.FPGA_Buffer_0.AO1_26                          AO1        Y        Out     0.598     7.893       -         
AO1_26_Y                                                    Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AO1_23                          AO1        B        In      -         9.077       -         
Data_Saving_0.FPGA_Buffer_0.AO1_23                          AO1        Y        Out     0.598     9.675       -         
AO1_23_Y                                                    Net        -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_RBINNXTSHIFT\[10\]\\     XOR2       B        In      -         10.061      -         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_RBINNXTSHIFT\[10\]\\     XOR2       Y        Out     0.937     10.997      -         
Z\\RBINNXTSHIFT\[10\]\\                                     Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XNOR2_19                        XNOR2      A        In      -         12.181      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_19                        XNOR2      Y        Out     0.488     12.669      -         
XNOR2_19_Y                                                  Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND3_10                         AND3       C        In      -         12.991      -         
Data_Saving_0.FPGA_Buffer_0.AND3_10                         AND3       Y        Out     0.666     13.656      -         
AND3_10_Y                                                   Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND3_9                          AND3       A        In      -         13.978      -         
Data_Saving_0.FPGA_Buffer_0.AND3_9                          AND3       Y        Out     0.525     14.503      -         
AND3_9_Y                                                    Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_19                         AND2       A        In      -         14.824      -         
Data_Saving_0.FPGA_Buffer_0.AND2_19                         AND2       Y        Out     0.488     15.312      -         
AND2_19_Y                                                   Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_EMPTYINT                   AND2       A        In      -         15.634      -         
Data_Saving_0.FPGA_Buffer_0.AND2_EMPTYINT                   AND2       Y        Out     0.488     16.122      -         
EMPTYINT                                                    Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty                    DFN1P0     D        In      -         16.444      -         
========================================================================================================================
Total path delay (propagation time + setup) of 16.982 is 8.732(51.4%) logic and 8.250(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 166MB peak: 175MB)


Finished timing report (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 166MB peak: 175MB)

--------------------------------------------------------------------------------
Target Part: A3P250_VQFP100_STD
Report for cell Toplevel.rtl
  Core Cell usage:
              cell count     area count*area
              AND2   128      1.0      128.0
             AND2A     2      1.0        2.0
              AND3    16      1.0       16.0
               AO1   310      1.0      310.0
              AO16     1      1.0        1.0
              AO18     4      1.0        4.0
              AO1A    72      1.0       72.0
              AO1B    13      1.0       13.0
              AO1C    24      1.0       24.0
              AO1D    18      1.0       18.0
              AOI1    25      1.0       25.0
             AOI1B    13      1.0       13.0
               AX1    10      1.0       10.0
              AX1A     3      1.0        3.0
              AX1B    11      1.0       11.0
              AX1C    42      1.0       42.0
              AX1D     3      1.0        3.0
              AX1E     2      1.0        2.0
              AXO5     2      1.0        2.0
             AXOI3     1      1.0        1.0
             AXOI4     4      1.0        4.0
             AXOI7     3      1.0        3.0
              BUFF     2      1.0        2.0
            CLKINT     6      0.0        0.0
               GND    34      0.0        0.0
               INV    27      1.0       27.0
              MIN3     1      1.0        1.0
             MIN3X     1      1.0        1.0
               MX2   426      1.0      426.0
              MX2A    33      1.0       33.0
              MX2B    15      1.0       15.0
              MX2C    12      1.0       12.0
             NAND2     2      1.0        2.0
            NAND3A     3      1.0        3.0
              NOR2   176      1.0      176.0
             NOR2A   334      1.0      334.0
             NOR2B   580      1.0      580.0
              NOR3    57      1.0       57.0
             NOR3A   148      1.0      148.0
             NOR3B   150      1.0      150.0
             NOR3C   159      1.0      159.0
               OA1    42      1.0       42.0
              OA1A    26      1.0       26.0
              OA1B    32      1.0       32.0
              OA1C    43      1.0       43.0
              OAI1    10      1.0       10.0
               OR2   202      1.0      202.0
              OR2A   102      1.0      102.0
              OR2B    59      1.0       59.0
               OR3   199      1.0      199.0
              OR3A    47      1.0       47.0
              OR3B    25      1.0       25.0
              OR3C     9      1.0        9.0
               VCC    34      0.0        0.0
               XA1    29      1.0       29.0
              XA1A    17      1.0       17.0
              XA1B    18      1.0       18.0
              XA1C     4      1.0        4.0
             XNOR2    66      1.0       66.0
             XNOR3    45      1.0       45.0
               XO1     4      1.0        4.0
              XO1A     6      1.0        6.0
              XOR2   295      1.0      295.0
              XOR3    10      1.0       10.0


            DFN0C1    44      1.0       44.0
            DFN0E0     6      1.0        6.0
          DFN0E0C1    49      1.0       49.0
          DFN0E0P1     9      1.0        9.0
            DFN0E1     3      1.0        3.0
          DFN0E1C1    54      1.0       54.0
            DFN0P1    26      1.0       26.0
              DFN1    25      1.0       25.0
            DFN1C0   101      1.0      101.0
            DFN1C1   209      1.0      209.0
            DFN1E0    54      1.0       54.0
          DFN1E0C1   124      1.0      124.0
          DFN1E0P1     6      1.0        6.0
            DFN1E1   385      1.0      385.0
          DFN1E1C0     8      1.0        8.0
          DFN1E1C1   393      1.0      393.0
          DFN1E1P1    43      1.0       43.0
            DFN1P0     1      1.0        1.0
            DFN1P1    45      1.0       45.0
            RAM4K9     8      0.0        0.0
                   -----          ----------
             TOTAL  5790              5708.0


  IO Cell usage:
              cell count
             BIBUF     5
             INBUF    13
            OUTBUF    32
           TRIBUFF     1
                   -----
             TOTAL    51


Core Cells         : 5708 of 6144 (93%)
IO Cells           : 51

  RAM/ROM Usage Summary
Block Rams : 8 of 8 (100%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 38MB peak: 175MB)

Process took 0h:00m:15s realtime, 0h:00m:14s cputime
# Wed Apr 24 15:46:48 2024

###########################################################]
