Questa Intel FPGA Edition-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
Start time: 13:26:25 on Apr 27,2024
vlog -sv -lint -suppress 13314,2643 ./testing/top_tb.sv 
-- Compiling package top_tb_sv_unit
-- Compiling module dff_we
-- Compiling module reg_
-- Compiling module lfsr_8bit
-- Compiling module sram_64x48_1rw_wsize24
-- Compiling module sram_64x128_1rw_wsize8
-- Compiling module sram_64x128_1rw_wsize64
-- Compiling module cache
-- Compiling module inv
-- Compiling module and8
-- Compiling module and16
-- Compiling module and32
-- Compiling module and_
-- Compiling module unsigned_cmp_
-- Compiling module dec_
-- Compiling module or_
-- Compiling module mux_
-- Compiling module adder
-- Compiling module up_counter
-- Compiling module fifo
-- Compiling module sign_extend
-- Compiling module predicted_NPC
-- Compiling module ifu
-- Compiling module onehot_mux_
-- Compiling module ff1
-- Compiling module regfile
-- Compiling module regfile_golden
-- Compiling module fifo_ram
-- Compiling module fifo_ram_golden
-- Compiling module rob_simple
-- Compiling module decode
-- Compiling module dispatch_simple
-- Compiling module up_down_counter
-- Compiling module extend_first1
-- Compiling module shift_queue
-- Compiling module integer_issue
-- Compiling module signed_cmp_
-- Compiling module bitwise_and
-- Compiling module bitwise_or
-- Compiling module xor_
-- Compiling module bitwise_xor
-- Compiling module integer_execute
-- Compiling module lsq_simple
-- Compiling module dcache
-- Compiling module load_store_simple
-- Compiling module core
-- Compiling module mem_ctrl
-- Compiling module main_mem
-- Compiling module top
-- Compiling module top_tb

Top level modules:
	dff_we
	sign_extend
	regfile
	fifo_ram
	top_tb
End time: 13:26:26 on Apr 27,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0, Suppressed Warnings: 18
Reading pref.tcl

# 2021.3

# vsim -c -L stdcells -sv_seed 1 -do "run -all; quit" top_tb 
# Start time: 13:26:27 on Apr 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel FPGA Edition-64
# //  Version 2021.3 linux_x86_64 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top_tb_sv_unit(fast)
# Loading work.top_tb(fast)
# Loading stdcells.OR3_X1(fast)
# Loading stdcells.INV_X1(fast)
# Loading stdcells.AND3_X1(fast)
# Loading stdcells.FA_X1(fast)
# Loading stdcells.AND2_X1(fast)
# Loading stdcells.OR2_X1(fast)
# Loading stdcells.AND2_X1(fast__1)
# Loading work.mux_(fast__2)
# Loading work.mux_(fast__3)
# Loading stdcells.AND2_X1(fast__2)
# Loading stdcells.OR2_X1(fast__1)
# Loading work.fifo(fast)
# Loading stdcells.AND4_X1(fast)
# Loading work.regfile_golden(fast)
# Loading work.regfile_golden(fast__1)
# Loading work.fifo_ram_golden(fast)
# Loading work.shift_queue(fast)
# Loading work.load_store_simple(fast)
# Loading work.lsq_simple(fast)
# run -all
#  
# 6 rob_state[0] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 6 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 6 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 6 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 6 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 6 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 6 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 6 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 6 iiq_enq_ctr:  0
# 6 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 6 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 6 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 6 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 6 lsq_enq_ctr:  0
# 6 lsq_deq_ctr:  0
# 6 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 6 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 6 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 6 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 6 dcache.pipeline_req_valid: 0
# 6 dcache.pipeline_req_type: READ
# 6 dcache.pipeline_req_addr: 00000000
# 6 dcache.pipeline_req_wr_data: 00000000
# 
# 6 dcache.mem_ctrl_resp_was_valid: 0
# 6 dcache.refill_waiting: 0
# 6 dcache.refill_writing: 0
# 6 dcache.refill_wmask: 01
# 
# 6 dcache.tag_stage_buffer.valid: 0
# 6 dcache.tag_array.csb0_reg: 0
# 6 dcache.tag_stage_buffer.refill: 0
# 6 dcache.tag_stage_buffer.req_type: READ
# 6 dcache.tag_array.web0_reg: 0
# 6 dcache.tag_array.wmask0_reg: 01
# 6 dcache.tag_stage_buffer.addr: 00000000
# 6 dcache.tag_array.addr0_reg: 00
# 6 dcache.tag_stage_buffer.wr_data: 00000000
# 6 dcache.tag_array.din0_reg: 000000000000
# 
# 6 dcache.data_stage_buffer.valid: 0
# 6 dcache.data_array.csb0_reg: 0
# 6 dcache.data_stage_buffer.refill: 0
# 6 dcache.data_stage_buffer.req_type: READ
# 6 dcache.data_array.web0_reg: 0
# 6 dcache.data_stage_buffer.addr: 00000000
# 6 dcache.data_array.addr0_reg: 00
# 6 dcache.data_stage_buffer.sel_way: 00
# 6 dcache.data_array.wmask0_reg: 0000000000000001
# 6 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 6 dcache.mem_ctrl_req_valid: 0
# 6 dcache.mem_ctrl_req_type: READ
# 6 dcache.mem_ctrl_req_block_addr: 00000000
# 6 dcache.mem_ctrl_req_block_data: 0000000000000000
# 6 dcache.mem_ctrl_req_addr: 00000000
# 6 dcache.mem_ctrl_req_writethrough: 0
# 6 dcache.mem_ctrl_req_ready: 0
# 6 dcache.mem_ctrl_req_success: 0
# 
# 6 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 6 dcache.mem_ctrl_resp_valid: 0
# 6 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 6 dcache.pipeline_resp_valid: 0
# 6 dcache.pipeline_resp_rd_data: 00000000
#  
# 16 rob_state[0] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 16 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 16 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 16 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 16 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 16 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 16 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 16 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 16 iiq_enq_ctr:  0
# 16 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 16 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 16 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 16 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 16 lsq_enq_ctr:  0
# 16 lsq_deq_ctr:  0
# 16 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 16 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 16 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 16 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 16 dcache.pipeline_req_valid: 0
# 16 dcache.pipeline_req_type: READ
# 16 dcache.pipeline_req_addr: 00000000
# 16 dcache.pipeline_req_wr_data: 00000000
# 
# 16 dcache.mem_ctrl_resp_was_valid: 0
# 16 dcache.refill_waiting: 0
# 16 dcache.refill_writing: 0
# 16 dcache.refill_wmask: 01
# 
# 16 dcache.tag_stage_buffer.valid: 0
# 16 dcache.tag_array.csb0_reg: 0
# 16 dcache.tag_stage_buffer.refill: 0
# 16 dcache.tag_stage_buffer.req_type: READ
# 16 dcache.tag_array.web0_reg: 0
# 16 dcache.tag_array.wmask0_reg: 01
# 16 dcache.tag_stage_buffer.addr: 00000000
# 16 dcache.tag_array.addr0_reg: 00
# 16 dcache.tag_stage_buffer.wr_data: 00000000
# 16 dcache.tag_array.din0_reg: 800000800000
# 
# 16 dcache.data_stage_buffer.valid: 0
# 16 dcache.data_array.csb0_reg: 0
# 16 dcache.data_stage_buffer.refill: 0
# 16 dcache.data_stage_buffer.req_type: READ
# 16 dcache.data_array.web0_reg: 0
# 16 dcache.data_stage_buffer.addr: 00000000
# 16 dcache.data_array.addr0_reg: 00
# 16 dcache.data_stage_buffer.sel_way: 00
# 16 dcache.data_array.wmask0_reg: 0000000000000000
# 16 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 16 dcache.mem_ctrl_req_valid: 0
# 16 dcache.mem_ctrl_req_type: READ
# 16 dcache.mem_ctrl_req_block_addr: 00000000
# 16 dcache.mem_ctrl_req_block_data: 0000000000000000
# 16 dcache.mem_ctrl_req_addr: 00000000
# 16 dcache.mem_ctrl_req_writethrough: 0
# 16 dcache.mem_ctrl_req_ready: 0
# 16 dcache.mem_ctrl_req_success: 0
# 
# 16 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 16 dcache.mem_ctrl_resp_valid: 0
# 16 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 16 dcache.pipeline_resp_valid: 0
# 16 dcache.pipeline_resp_rd_data: 00000000
#  
# 26 rob_state[0] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 26 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 26 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 26 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 26 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 26 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 26 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 26 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 26 iiq_enq_ctr:  0
# 26 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 26 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 26 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 26 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 26 lsq_enq_ctr:  0
# 26 lsq_deq_ctr:  0
# 26 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 26 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 26 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 26 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 26 dcache.pipeline_req_valid: 0
# 26 dcache.pipeline_req_type: READ
# 26 dcache.pipeline_req_addr: 00000000
# 26 dcache.pipeline_req_wr_data: 00000000
# 
# 26 dcache.mem_ctrl_resp_was_valid: 0
# 26 dcache.refill_waiting: 0
# 26 dcache.refill_writing: 0
# 26 dcache.refill_wmask: 01
# 
# 26 dcache.tag_stage_buffer.valid: 0
# 26 dcache.tag_array.csb0_reg: 0
# 26 dcache.tag_stage_buffer.refill: 0
# 26 dcache.tag_stage_buffer.req_type: READ
# 26 dcache.tag_array.web0_reg: 0
# 26 dcache.tag_array.wmask0_reg: 01
# 26 dcache.tag_stage_buffer.addr: 00000000
# 26 dcache.tag_array.addr0_reg: 00
# 26 dcache.tag_stage_buffer.wr_data: 00000000
# 26 dcache.tag_array.din0_reg: 800000800000
# 
# 26 dcache.data_stage_buffer.valid: 0
# 26 dcache.data_array.csb0_reg: 0
# 26 dcache.data_stage_buffer.refill: 0
# 26 dcache.data_stage_buffer.req_type: READ
# 26 dcache.data_array.web0_reg: 0
# 26 dcache.data_stage_buffer.addr: 00000000
# 26 dcache.data_array.addr0_reg: 00
# 26 dcache.data_stage_buffer.sel_way: 00
# 26 dcache.data_array.wmask0_reg: 0000000000000000
# 26 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 26 dcache.mem_ctrl_req_valid: 0
# 26 dcache.mem_ctrl_req_type: READ
# 26 dcache.mem_ctrl_req_block_addr: 00000000
# 26 dcache.mem_ctrl_req_block_data: 0000000000000000
# 26 dcache.mem_ctrl_req_addr: 00000000
# 26 dcache.mem_ctrl_req_writethrough: 0
# 26 dcache.mem_ctrl_req_ready: 0
# 26 dcache.mem_ctrl_req_success: 0
# 
# 26 main_mem.req_pipeline: '{'{valid:1, req_type:READ, cache_type:ICACHE, addr:8241, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 26 dcache.mem_ctrl_resp_valid: 0
# 26 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 26 dcache.pipeline_resp_valid: 0
# 26 dcache.pipeline_resp_rd_data: 00000000
#  
# 36 rob_state[0] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 36 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 36 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 36 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 36 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 36 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 36 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 36 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 36 iiq_enq_ctr:  0
# 36 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 36 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 36 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 36 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 36 lsq_enq_ctr:  0
# 36 lsq_deq_ctr:  0
# 36 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 36 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 36 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 36 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 36 dcache.pipeline_req_valid: 0
# 36 dcache.pipeline_req_type: READ
# 36 dcache.pipeline_req_addr: 00000000
# 36 dcache.pipeline_req_wr_data: 00000000
# 
# 36 dcache.mem_ctrl_resp_was_valid: 0
# 36 dcache.refill_waiting: 0
# 36 dcache.refill_writing: 0
# 36 dcache.refill_wmask: 01
# 
# 36 dcache.tag_stage_buffer.valid: 0
# 36 dcache.tag_array.csb0_reg: 0
# 36 dcache.tag_stage_buffer.refill: 0
# 36 dcache.tag_stage_buffer.req_type: READ
# 36 dcache.tag_array.web0_reg: 0
# 36 dcache.tag_array.wmask0_reg: 01
# 36 dcache.tag_stage_buffer.addr: 00000000
# 36 dcache.tag_array.addr0_reg: 00
# 36 dcache.tag_stage_buffer.wr_data: 00000000
# 36 dcache.tag_array.din0_reg: 800000800000
# 
# 36 dcache.data_stage_buffer.valid: 0
# 36 dcache.data_array.csb0_reg: 0
# 36 dcache.data_stage_buffer.refill: 0
# 36 dcache.data_stage_buffer.req_type: READ
# 36 dcache.data_array.web0_reg: 0
# 36 dcache.data_stage_buffer.addr: 00000000
# 36 dcache.data_array.addr0_reg: 00
# 36 dcache.data_stage_buffer.sel_way: 00
# 36 dcache.data_array.wmask0_reg: 0000000000000000
# 36 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 36 dcache.mem_ctrl_req_valid: 0
# 36 dcache.mem_ctrl_req_type: READ
# 36 dcache.mem_ctrl_req_block_addr: 00000000
# 36 dcache.mem_ctrl_req_block_data: 0000000000000000
# 36 dcache.mem_ctrl_req_addr: 00000000
# 36 dcache.mem_ctrl_req_writethrough: 0
# 36 dcache.mem_ctrl_req_ready: 0
# 36 dcache.mem_ctrl_req_success: 0
# 
# 36 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8241, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 36 dcache.mem_ctrl_resp_valid: 0
# 36 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 36 dcache.pipeline_resp_valid: 0
# 36 dcache.pipeline_resp_rd_data: 00000000
#  
# 46 rob_state[0] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 46 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 46 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 46 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 46 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 46 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 46 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 46 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 46 iiq_enq_ctr:  0
# 46 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 46 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 46 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 46 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 46 lsq_enq_ctr:  0
# 46 lsq_deq_ctr:  0
# 46 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 46 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 46 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 46 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 46 dcache.pipeline_req_valid: 0
# 46 dcache.pipeline_req_type: READ
# 46 dcache.pipeline_req_addr: 00000000
# 46 dcache.pipeline_req_wr_data: 00000000
# 
# 46 dcache.mem_ctrl_resp_was_valid: 0
# 46 dcache.refill_waiting: 0
# 46 dcache.refill_writing: 0
# 46 dcache.refill_wmask: 01
# 
# 46 dcache.tag_stage_buffer.valid: 0
# 46 dcache.tag_array.csb0_reg: 0
# 46 dcache.tag_stage_buffer.refill: 0
# 46 dcache.tag_stage_buffer.req_type: READ
# 46 dcache.tag_array.web0_reg: 0
# 46 dcache.tag_array.wmask0_reg: 01
# 46 dcache.tag_stage_buffer.addr: 00000000
# 46 dcache.tag_array.addr0_reg: 00
# 46 dcache.tag_stage_buffer.wr_data: 00000000
# 46 dcache.tag_array.din0_reg: 800000800000
# 
# 46 dcache.data_stage_buffer.valid: 0
# 46 dcache.data_array.csb0_reg: 0
# 46 dcache.data_stage_buffer.refill: 0
# 46 dcache.data_stage_buffer.req_type: READ
# 46 dcache.data_array.web0_reg: 0
# 46 dcache.data_stage_buffer.addr: 00000000
# 46 dcache.data_array.addr0_reg: 00
# 46 dcache.data_stage_buffer.sel_way: 00
# 46 dcache.data_array.wmask0_reg: 0000000000000000
# 46 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 46 dcache.mem_ctrl_req_valid: 0
# 46 dcache.mem_ctrl_req_type: READ
# 46 dcache.mem_ctrl_req_block_addr: 00000000
# 46 dcache.mem_ctrl_req_block_data: 0000000000000000
# 46 dcache.mem_ctrl_req_addr: 00000000
# 46 dcache.mem_ctrl_req_writethrough: 0
# 46 dcache.mem_ctrl_req_ready: 0
# 46 dcache.mem_ctrl_req_success: 0
# 
# 46 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8241, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 46 dcache.mem_ctrl_resp_valid: 0
# 46 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 46 dcache.pipeline_resp_valid: 0
# 46 dcache.pipeline_resp_rd_data: 00000000
#  
# 56 rob_state[0] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 56 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 56 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 56 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 56 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 56 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 56 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 56 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 56 iiq_enq_ctr:  0
# 56 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 56 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 56 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 56 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 56 lsq_enq_ctr:  0
# 56 lsq_deq_ctr:  0
# 56 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 56 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 56 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 56 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 56 dcache.pipeline_req_valid: 0
# 56 dcache.pipeline_req_type: READ
# 56 dcache.pipeline_req_addr: 00000000
# 56 dcache.pipeline_req_wr_data: 00000000
# 
# 56 dcache.mem_ctrl_resp_was_valid: 0
# 56 dcache.refill_waiting: 0
# 56 dcache.refill_writing: 0
# 56 dcache.refill_wmask: 01
# 
# 56 dcache.tag_stage_buffer.valid: 0
# 56 dcache.tag_array.csb0_reg: 0
# 56 dcache.tag_stage_buffer.refill: 0
# 56 dcache.tag_stage_buffer.req_type: READ
# 56 dcache.tag_array.web0_reg: 0
# 56 dcache.tag_array.wmask0_reg: 01
# 56 dcache.tag_stage_buffer.addr: 00000000
# 56 dcache.tag_array.addr0_reg: 00
# 56 dcache.tag_stage_buffer.wr_data: 00000000
# 56 dcache.tag_array.din0_reg: 800000800000
# 
# 56 dcache.data_stage_buffer.valid: 0
# 56 dcache.data_array.csb0_reg: 0
# 56 dcache.data_stage_buffer.refill: 0
# 56 dcache.data_stage_buffer.req_type: READ
# 56 dcache.data_array.web0_reg: 0
# 56 dcache.data_stage_buffer.addr: 00000000
# 56 dcache.data_array.addr0_reg: 00
# 56 dcache.data_stage_buffer.sel_way: 00
# 56 dcache.data_array.wmask0_reg: 0000000000000000
# 56 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 56 dcache.mem_ctrl_req_valid: 0
# 56 dcache.mem_ctrl_req_type: READ
# 56 dcache.mem_ctrl_req_block_addr: 00000000
# 56 dcache.mem_ctrl_req_block_data: 0000000000000000
# 56 dcache.mem_ctrl_req_addr: 00000000
# 56 dcache.mem_ctrl_req_writethrough: 0
# 56 dcache.mem_ctrl_req_ready: 0
# 56 dcache.mem_ctrl_req_success: 0
# 
# 56 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8241, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 56 dcache.mem_ctrl_resp_valid: 0
# 56 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 56 dcache.pipeline_resp_valid: 0
# 56 dcache.pipeline_resp_rd_data: 00000000
#  
# 66 rob_state[0] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 66 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 66 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 66 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 66 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 66 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 66 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 66 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 66 iiq_enq_ctr:  0
# 66 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 66 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 66 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 66 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 66 lsq_enq_ctr:  0
# 66 lsq_deq_ctr:  0
# 66 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 66 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 66 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 66 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 66 dcache.pipeline_req_valid: 0
# 66 dcache.pipeline_req_type: READ
# 66 dcache.pipeline_req_addr: 00000000
# 66 dcache.pipeline_req_wr_data: 00000000
# 
# 66 dcache.mem_ctrl_resp_was_valid: 0
# 66 dcache.refill_waiting: 0
# 66 dcache.refill_writing: 0
# 66 dcache.refill_wmask: 01
# 
# 66 dcache.tag_stage_buffer.valid: 0
# 66 dcache.tag_array.csb0_reg: 0
# 66 dcache.tag_stage_buffer.refill: 0
# 66 dcache.tag_stage_buffer.req_type: READ
# 66 dcache.tag_array.web0_reg: 0
# 66 dcache.tag_array.wmask0_reg: 01
# 66 dcache.tag_stage_buffer.addr: 00000000
# 66 dcache.tag_array.addr0_reg: 00
# 66 dcache.tag_stage_buffer.wr_data: 00000000
# 66 dcache.tag_array.din0_reg: 800000800000
# 
# 66 dcache.data_stage_buffer.valid: 0
# 66 dcache.data_array.csb0_reg: 0
# 66 dcache.data_stage_buffer.refill: 0
# 66 dcache.data_stage_buffer.req_type: READ
# 66 dcache.data_array.web0_reg: 0
# 66 dcache.data_stage_buffer.addr: 00000000
# 66 dcache.data_array.addr0_reg: 00
# 66 dcache.data_stage_buffer.sel_way: 00
# 66 dcache.data_array.wmask0_reg: 0000000000000000
# 66 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 66 dcache.mem_ctrl_req_valid: 0
# 66 dcache.mem_ctrl_req_type: READ
# 66 dcache.mem_ctrl_req_block_addr: 00000000
# 66 dcache.mem_ctrl_req_block_data: 0000000000000000
# 66 dcache.mem_ctrl_req_addr: 00000000
# 66 dcache.mem_ctrl_req_writethrough: 0
# 66 dcache.mem_ctrl_req_ready: 0
# 66 dcache.mem_ctrl_req_success: 0
# 
# 66 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8241, data:0, width:WORD, whole_addr:0, writethrough:0}}
# 
# 66 dcache.mem_ctrl_resp_valid: 0
# 66 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 66 dcache.pipeline_resp_valid: 0
# 66 dcache.pipeline_resp_rd_data: 00000000
#  
# 76 rob_state[0] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 76 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 76 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 76 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 76 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 76 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 76 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 76 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 76 iiq_enq_ctr:  0
# 76 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 76 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 76 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 76 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 76 lsq_enq_ctr:  0
# 76 lsq_deq_ctr:  0
# 76 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 76 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 76 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 76 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 76 dcache.pipeline_req_valid: 0
# 76 dcache.pipeline_req_type: READ
# 76 dcache.pipeline_req_addr: 00000000
# 76 dcache.pipeline_req_wr_data: 00000000
# 
# 76 dcache.mem_ctrl_resp_was_valid: 0
# 76 dcache.refill_waiting: 0
# 76 dcache.refill_writing: 0
# 76 dcache.refill_wmask: 01
# 
# 76 dcache.tag_stage_buffer.valid: 0
# 76 dcache.tag_array.csb0_reg: 0
# 76 dcache.tag_stage_buffer.refill: 0
# 76 dcache.tag_stage_buffer.req_type: READ
# 76 dcache.tag_array.web0_reg: 0
# 76 dcache.tag_array.wmask0_reg: 01
# 76 dcache.tag_stage_buffer.addr: 00000000
# 76 dcache.tag_array.addr0_reg: 00
# 76 dcache.tag_stage_buffer.wr_data: 00000000
# 76 dcache.tag_array.din0_reg: 800000800000
# 
# 76 dcache.data_stage_buffer.valid: 0
# 76 dcache.data_array.csb0_reg: 0
# 76 dcache.data_stage_buffer.refill: 0
# 76 dcache.data_stage_buffer.req_type: READ
# 76 dcache.data_array.web0_reg: 0
# 76 dcache.data_stage_buffer.addr: 00000000
# 76 dcache.data_array.addr0_reg: 00
# 76 dcache.data_stage_buffer.sel_way: 00
# 76 dcache.data_array.wmask0_reg: 0000000000000000
# 76 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 76 dcache.mem_ctrl_req_valid: 0
# 76 dcache.mem_ctrl_req_type: READ
# 76 dcache.mem_ctrl_req_block_addr: 00000000
# 76 dcache.mem_ctrl_req_block_data: 0000000000000000
# 76 dcache.mem_ctrl_req_addr: 00000000
# 76 dcache.mem_ctrl_req_writethrough: 0
# 76 dcache.mem_ctrl_req_ready: 0
# 76 dcache.mem_ctrl_req_success: 0
# 
# 76 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 76 dcache.mem_ctrl_resp_valid: 0
# 76 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 76 dcache.pipeline_resp_valid: 0
# 76 dcache.pipeline_resp_rd_data: 00000000
#  
# 86 rob_state[0] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 86 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 86 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 86 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 86 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 86 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 86 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 86 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 86 iiq_enq_ctr:  0
# 86 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 86 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 86 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 86 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 86 lsq_enq_ctr:  0
# 86 lsq_deq_ctr:  0
# 86 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 86 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 86 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 86 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 86 dcache.pipeline_req_valid: 0
# 86 dcache.pipeline_req_type: READ
# 86 dcache.pipeline_req_addr: 00000000
# 86 dcache.pipeline_req_wr_data: 00000000
# 
# 86 dcache.mem_ctrl_resp_was_valid: 0
# 86 dcache.refill_waiting: 0
# 86 dcache.refill_writing: 0
# 86 dcache.refill_wmask: 01
# 
# 86 dcache.tag_stage_buffer.valid: 0
# 86 dcache.tag_array.csb0_reg: 0
# 86 dcache.tag_stage_buffer.refill: 0
# 86 dcache.tag_stage_buffer.req_type: READ
# 86 dcache.tag_array.web0_reg: 0
# 86 dcache.tag_array.wmask0_reg: 01
# 86 dcache.tag_stage_buffer.addr: 00000000
# 86 dcache.tag_array.addr0_reg: 00
# 86 dcache.tag_stage_buffer.wr_data: 00000000
# 86 dcache.tag_array.din0_reg: 800000800000
# 
# 86 dcache.data_stage_buffer.valid: 0
# 86 dcache.data_array.csb0_reg: 0
# 86 dcache.data_stage_buffer.refill: 0
# 86 dcache.data_stage_buffer.req_type: READ
# 86 dcache.data_array.web0_reg: 0
# 86 dcache.data_stage_buffer.addr: 00000000
# 86 dcache.data_array.addr0_reg: 00
# 86 dcache.data_stage_buffer.sel_way: 00
# 86 dcache.data_array.wmask0_reg: 0000000000000000
# 86 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 86 dcache.mem_ctrl_req_valid: 0
# 86 dcache.mem_ctrl_req_type: READ
# 86 dcache.mem_ctrl_req_block_addr: 00000000
# 86 dcache.mem_ctrl_req_block_data: 0000000000000000
# 86 dcache.mem_ctrl_req_addr: 00000000
# 86 dcache.mem_ctrl_req_writethrough: 0
# 86 dcache.mem_ctrl_req_ready: 0
# 86 dcache.mem_ctrl_req_success: 0
# 
# 86 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 86 dcache.mem_ctrl_resp_valid: 0
# 86 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 86 dcache.pipeline_resp_valid: 0
# 86 dcache.pipeline_resp_rd_data: 00000000
#  
# 96 rob_state[0] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 96 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 96 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 96 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 96 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 96 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 96 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 96 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 96 iiq_enq_ctr:  0
# 96 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 96 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 96 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 96 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 96 lsq_enq_ctr:  0
# 96 lsq_deq_ctr:  0
# 96 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 96 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 96 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 96 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 96 dcache.pipeline_req_valid: 0
# 96 dcache.pipeline_req_type: READ
# 96 dcache.pipeline_req_addr: 00000000
# 96 dcache.pipeline_req_wr_data: 00000000
# 
# 96 dcache.mem_ctrl_resp_was_valid: 0
# 96 dcache.refill_waiting: 0
# 96 dcache.refill_writing: 0
# 96 dcache.refill_wmask: 01
# 
# 96 dcache.tag_stage_buffer.valid: 0
# 96 dcache.tag_array.csb0_reg: 0
# 96 dcache.tag_stage_buffer.refill: 0
# 96 dcache.tag_stage_buffer.req_type: READ
# 96 dcache.tag_array.web0_reg: 0
# 96 dcache.tag_array.wmask0_reg: 01
# 96 dcache.tag_stage_buffer.addr: 00000000
# 96 dcache.tag_array.addr0_reg: 00
# 96 dcache.tag_stage_buffer.wr_data: 00000000
# 96 dcache.tag_array.din0_reg: 800000800000
# 
# 96 dcache.data_stage_buffer.valid: 0
# 96 dcache.data_array.csb0_reg: 0
# 96 dcache.data_stage_buffer.refill: 0
# 96 dcache.data_stage_buffer.req_type: READ
# 96 dcache.data_array.web0_reg: 0
# 96 dcache.data_stage_buffer.addr: 00000000
# 96 dcache.data_array.addr0_reg: 00
# 96 dcache.data_stage_buffer.sel_way: 00
# 96 dcache.data_array.wmask0_reg: 0000000000000000
# 96 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 96 dcache.mem_ctrl_req_valid: 0
# 96 dcache.mem_ctrl_req_type: READ
# 96 dcache.mem_ctrl_req_block_addr: 00000000
# 96 dcache.mem_ctrl_req_block_data: 0000000000000000
# 96 dcache.mem_ctrl_req_addr: 00000000
# 96 dcache.mem_ctrl_req_writethrough: 0
# 96 dcache.mem_ctrl_req_ready: 0
# 96 dcache.mem_ctrl_req_success: 0
# 
# 96 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 96 dcache.mem_ctrl_resp_valid: 0
# 96 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 96 dcache.pipeline_resp_valid: 0
# 96 dcache.pipeline_resp_rd_data: 00000000
#  
# 106 rob_state[0] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 106 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 106 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 106 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 106 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 106 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 106 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 106 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 106 iiq_enq_ctr:  0
# 106 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 106 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 106 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 106 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 106 lsq_enq_ctr:  0
# 106 lsq_deq_ctr:  0
# 106 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 106 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 106 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 106 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 106 dcache.pipeline_req_valid: 0
# 106 dcache.pipeline_req_type: READ
# 106 dcache.pipeline_req_addr: 00000000
# 106 dcache.pipeline_req_wr_data: 00000000
# 
# 106 dcache.mem_ctrl_resp_was_valid: 0
# 106 dcache.refill_waiting: 0
# 106 dcache.refill_writing: 0
# 106 dcache.refill_wmask: 01
# 
# 106 dcache.tag_stage_buffer.valid: 0
# 106 dcache.tag_array.csb0_reg: 0
# 106 dcache.tag_stage_buffer.refill: 0
# 106 dcache.tag_stage_buffer.req_type: READ
# 106 dcache.tag_array.web0_reg: 0
# 106 dcache.tag_array.wmask0_reg: 01
# 106 dcache.tag_stage_buffer.addr: 00000000
# 106 dcache.tag_array.addr0_reg: 00
# 106 dcache.tag_stage_buffer.wr_data: 00000000
# 106 dcache.tag_array.din0_reg: 800000800000
# 
# 106 dcache.data_stage_buffer.valid: 0
# 106 dcache.data_array.csb0_reg: 0
# 106 dcache.data_stage_buffer.refill: 0
# 106 dcache.data_stage_buffer.req_type: READ
# 106 dcache.data_array.web0_reg: 0
# 106 dcache.data_stage_buffer.addr: 00000000
# 106 dcache.data_array.addr0_reg: 00
# 106 dcache.data_stage_buffer.sel_way: 00
# 106 dcache.data_array.wmask0_reg: 0000000000000000
# 106 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 106 dcache.mem_ctrl_req_valid: 0
# 106 dcache.mem_ctrl_req_type: READ
# 106 dcache.mem_ctrl_req_block_addr: 00000000
# 106 dcache.mem_ctrl_req_block_data: 0000000000000000
# 106 dcache.mem_ctrl_req_addr: 00000000
# 106 dcache.mem_ctrl_req_writethrough: 0
# 106 dcache.mem_ctrl_req_ready: 0
# 106 dcache.mem_ctrl_req_success: 0
# 
# 106 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 106 dcache.mem_ctrl_resp_valid: 0
# 106 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 106 dcache.pipeline_resp_valid: 0
# 106 dcache.pipeline_resp_rd_data: 00000000
#  
# 116 rob_state[0] = {pc_npc: 0001018c, is_executed: 0, reg_ready: 0}
# 116 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 116 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 116 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 116 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 116 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 116 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 116 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 116 iiq_enq_ctr:  1
# 116 iiq_state[0] = {
#                     src1_valid: 1, src1_rob_id:  0, src1_ready: 1, src1_data: 00010188,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 1, src2_data: 00000000,
#                     dst_valid: 1, instr_rob_id:  0
#                 }
# 116 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 116 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 116 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 116 lsq_enq_ctr:  0
# 116 lsq_deq_ctr:  0
# 116 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 116 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 116 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 116 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 116 dcache.pipeline_req_valid: 0
# 116 dcache.pipeline_req_type: READ
# 116 dcache.pipeline_req_addr: 00000000
# 116 dcache.pipeline_req_wr_data: 00000000
# 
# 116 dcache.mem_ctrl_resp_was_valid: 0
# 116 dcache.refill_waiting: 0
# 116 dcache.refill_writing: 0
# 116 dcache.refill_wmask: 01
# 
# 116 dcache.tag_stage_buffer.valid: 0
# 116 dcache.tag_array.csb0_reg: 0
# 116 dcache.tag_stage_buffer.refill: 0
# 116 dcache.tag_stage_buffer.req_type: READ
# 116 dcache.tag_array.web0_reg: 0
# 116 dcache.tag_array.wmask0_reg: 01
# 116 dcache.tag_stage_buffer.addr: 00000000
# 116 dcache.tag_array.addr0_reg: 00
# 116 dcache.tag_stage_buffer.wr_data: 00000000
# 116 dcache.tag_array.din0_reg: 800000800000
# 
# 116 dcache.data_stage_buffer.valid: 0
# 116 dcache.data_array.csb0_reg: 0
# 116 dcache.data_stage_buffer.refill: 0
# 116 dcache.data_stage_buffer.req_type: READ
# 116 dcache.data_array.web0_reg: 0
# 116 dcache.data_stage_buffer.addr: 00000000
# 116 dcache.data_array.addr0_reg: 00
# 116 dcache.data_stage_buffer.sel_way: 00
# 116 dcache.data_array.wmask0_reg: 0000000000000000
# 116 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 116 dcache.mem_ctrl_req_valid: 0
# 116 dcache.mem_ctrl_req_type: READ
# 116 dcache.mem_ctrl_req_block_addr: 00000000
# 116 dcache.mem_ctrl_req_block_data: 0000000000000000
# 116 dcache.mem_ctrl_req_addr: 00000000
# 116 dcache.mem_ctrl_req_writethrough: 0
# 116 dcache.mem_ctrl_req_ready: 0
# 116 dcache.mem_ctrl_req_success: 0
# 
# 116 main_mem.req_pipeline: '{'{valid:1, req_type:READ, cache_type:ICACHE, addr:8242, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 116 dcache.mem_ctrl_resp_valid: 0
# 116 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 116 dcache.pipeline_resp_valid: 0
# 116 dcache.pipeline_resp_rd_data: 00000000
#  
# 126 rob_state[0] = {pc_npc: 0001018c, is_executed: 0, reg_ready: 1}
# 126 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 126 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 126 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 126 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 126 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 126 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 126 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 126 iiq_enq_ctr:  0
# 126 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 126 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 126 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 126 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 126 lsq_enq_ctr:  0
# 126 lsq_deq_ctr:  0
# 126 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 126 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 126 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 126 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 126 dcache.pipeline_req_valid: 0
# 126 dcache.pipeline_req_type: READ
# 126 dcache.pipeline_req_addr: 00010168
# 126 dcache.pipeline_req_wr_data: 00010168
# 
# 126 dcache.mem_ctrl_resp_was_valid: 0
# 126 dcache.refill_waiting: 0
# 126 dcache.refill_writing: 0
# 126 dcache.refill_wmask: 01
# 
# 126 dcache.tag_stage_buffer.valid: 0
# 126 dcache.tag_array.csb0_reg: 0
# 126 dcache.tag_stage_buffer.refill: 0
# 126 dcache.tag_stage_buffer.req_type: READ
# 126 dcache.tag_array.web0_reg: 0
# 126 dcache.tag_array.wmask0_reg: 01
# 126 dcache.tag_stage_buffer.addr: 00000000
# 126 dcache.tag_array.addr0_reg: 00
# 126 dcache.tag_stage_buffer.wr_data: 00000000
# 126 dcache.tag_array.din0_reg: 800000800000
# 
# 126 dcache.data_stage_buffer.valid: 0
# 126 dcache.data_array.csb0_reg: 0
# 126 dcache.data_stage_buffer.refill: 0
# 126 dcache.data_stage_buffer.req_type: READ
# 126 dcache.data_array.web0_reg: 0
# 126 dcache.data_stage_buffer.addr: 00000000
# 126 dcache.data_array.addr0_reg: 00
# 126 dcache.data_stage_buffer.sel_way: 00
# 126 dcache.data_array.wmask0_reg: 0000000000000000
# 126 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 126 dcache.mem_ctrl_req_valid: 0
# 126 dcache.mem_ctrl_req_type: READ
# 126 dcache.mem_ctrl_req_block_addr: 00000000
# 126 dcache.mem_ctrl_req_block_data: 0000000000000000
# 126 dcache.mem_ctrl_req_addr: 00000000
# 126 dcache.mem_ctrl_req_writethrough: 0
# 126 dcache.mem_ctrl_req_ready: 0
# 126 dcache.mem_ctrl_req_success: 0
# 
# 126 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8242, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 126 dcache.mem_ctrl_resp_valid: 0
# 126 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 126 dcache.pipeline_resp_valid: 0
# 126 dcache.pipeline_resp_rd_data: 00000000
#  
# 136 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 136 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 136 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 136 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 136 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 136 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 136 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 136 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 136 iiq_enq_ctr:  0
# 136 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 136 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 136 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 136 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 136 lsq_enq_ctr:  0
# 136 lsq_deq_ctr:  0
# 136 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 136 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 136 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 136 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 136 dcache.pipeline_req_valid: 0
# 136 dcache.pipeline_req_type: READ
# 136 dcache.pipeline_req_addr: 00000000
# 136 dcache.pipeline_req_wr_data: 00000000
# 
# 136 dcache.mem_ctrl_resp_was_valid: 0
# 136 dcache.refill_waiting: 0
# 136 dcache.refill_writing: 0
# 136 dcache.refill_wmask: 01
# 
# 136 dcache.tag_stage_buffer.valid: 0
# 136 dcache.tag_array.csb0_reg: 0
# 136 dcache.tag_stage_buffer.refill: 0
# 136 dcache.tag_stage_buffer.req_type: READ
# 136 dcache.tag_array.web0_reg: 0
# 136 dcache.tag_array.wmask0_reg: 01
# 136 dcache.tag_stage_buffer.addr: 00010168
# 136 dcache.tag_array.addr0_reg: 2d
# 136 dcache.tag_stage_buffer.wr_data: 00010168
# 136 dcache.tag_array.din0_reg: 800080800080
# 
# 136 dcache.data_stage_buffer.valid: 0
# 136 dcache.data_array.csb0_reg: 0
# 136 dcache.data_stage_buffer.refill: 0
# 136 dcache.data_stage_buffer.req_type: READ
# 136 dcache.data_array.web0_reg: 0
# 136 dcache.data_stage_buffer.addr: 00000000
# 136 dcache.data_array.addr0_reg: 00
# 136 dcache.data_stage_buffer.sel_way: 00
# 136 dcache.data_array.wmask0_reg: 0000000000000000
# 136 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 136 dcache.mem_ctrl_req_valid: 0
# 136 dcache.mem_ctrl_req_type: READ
# 136 dcache.mem_ctrl_req_block_addr: 0000202d
# 136 dcache.mem_ctrl_req_block_data: 0000000000010168
# 136 dcache.mem_ctrl_req_addr: 00010168
# 136 dcache.mem_ctrl_req_writethrough: 0
# 136 dcache.mem_ctrl_req_ready: 0
# 136 dcache.mem_ctrl_req_success: 0
# 
# 136 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8242, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 136 dcache.mem_ctrl_resp_valid: 0
# 136 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 136 dcache.pipeline_resp_valid: 0
# 136 dcache.pipeline_resp_rd_data: 00000000
#  
# 146 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 146 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 146 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 146 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 146 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 146 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 146 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 146 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 146 iiq_enq_ctr:  0
# 146 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 146 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 146 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 146 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 146 lsq_enq_ctr:  0
# 146 lsq_deq_ctr:  0
# 146 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 146 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 146 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 146 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 146 dcache.pipeline_req_valid: 0
# 146 dcache.pipeline_req_type: READ
# 146 dcache.pipeline_req_addr: 00000000
# 146 dcache.pipeline_req_wr_data: 00000000
# 
# 146 dcache.mem_ctrl_resp_was_valid: 0
# 146 dcache.refill_waiting: 0
# 146 dcache.refill_writing: 0
# 146 dcache.refill_wmask: 01
# 
# 146 dcache.tag_stage_buffer.valid: 0
# 146 dcache.tag_array.csb0_reg: 0
# 146 dcache.tag_stage_buffer.refill: 0
# 146 dcache.tag_stage_buffer.req_type: READ
# 146 dcache.tag_array.web0_reg: 0
# 146 dcache.tag_array.wmask0_reg: 01
# 146 dcache.tag_stage_buffer.addr: 00000000
# 146 dcache.tag_array.addr0_reg: 00
# 146 dcache.tag_stage_buffer.wr_data: 00000000
# 146 dcache.tag_array.din0_reg: 800000800000
# 
# 146 dcache.data_stage_buffer.valid: 0
# 146 dcache.data_array.csb0_reg: 0
# 146 dcache.data_stage_buffer.refill: 0
# 146 dcache.data_stage_buffer.req_type: READ
# 146 dcache.data_array.web0_reg: 0
# 146 dcache.data_stage_buffer.addr: 00010168
# 146 dcache.data_array.addr0_reg: 2d
# 146 dcache.data_stage_buffer.sel_way: 00
# 146 dcache.data_array.wmask0_reg: 0000000000000000
# 146 dcache.data_array.din0_reg: 68686868686868686868686868686868
# 
# 146 dcache.mem_ctrl_req_valid: 0
# 146 dcache.mem_ctrl_req_type: READ
# 146 dcache.mem_ctrl_req_block_addr: 00000000
# 146 dcache.mem_ctrl_req_block_data: 0000000000000000
# 146 dcache.mem_ctrl_req_addr: 00000000
# 146 dcache.mem_ctrl_req_writethrough: 0
# 146 dcache.mem_ctrl_req_ready: 0
# 146 dcache.mem_ctrl_req_success: 0
# 
# 146 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8242, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 146 dcache.mem_ctrl_resp_valid: 0
# 146 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 146 dcache.pipeline_resp_valid: 0
# 146 dcache.pipeline_resp_rd_data: 00000000
#  
# 156 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 156 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 156 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 156 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 156 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 156 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 156 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 156 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 156 iiq_enq_ctr:  0
# 156 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 156 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 156 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 156 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 156 lsq_enq_ctr:  0
# 156 lsq_deq_ctr:  0
# 156 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 156 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 156 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 156 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 156 dcache.pipeline_req_valid: 0
# 156 dcache.pipeline_req_type: READ
# 156 dcache.pipeline_req_addr: 00000000
# 156 dcache.pipeline_req_wr_data: 00000000
# 
# 156 dcache.mem_ctrl_resp_was_valid: 0
# 156 dcache.refill_waiting: 0
# 156 dcache.refill_writing: 0
# 156 dcache.refill_wmask: 01
# 
# 156 dcache.tag_stage_buffer.valid: 0
# 156 dcache.tag_array.csb0_reg: 0
# 156 dcache.tag_stage_buffer.refill: 0
# 156 dcache.tag_stage_buffer.req_type: READ
# 156 dcache.tag_array.web0_reg: 0
# 156 dcache.tag_array.wmask0_reg: 01
# 156 dcache.tag_stage_buffer.addr: 00000000
# 156 dcache.tag_array.addr0_reg: 00
# 156 dcache.tag_stage_buffer.wr_data: 00000000
# 156 dcache.tag_array.din0_reg: 800000800000
# 
# 156 dcache.data_stage_buffer.valid: 0
# 156 dcache.data_array.csb0_reg: 0
# 156 dcache.data_stage_buffer.refill: 0
# 156 dcache.data_stage_buffer.req_type: READ
# 156 dcache.data_array.web0_reg: 0
# 156 dcache.data_stage_buffer.addr: 00000000
# 156 dcache.data_array.addr0_reg: 00
# 156 dcache.data_stage_buffer.sel_way: 00
# 156 dcache.data_array.wmask0_reg: 0000000000000000
# 156 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 156 dcache.mem_ctrl_req_valid: 0
# 156 dcache.mem_ctrl_req_type: READ
# 156 dcache.mem_ctrl_req_block_addr: 00000000
# 156 dcache.mem_ctrl_req_block_data: 0000000000000000
# 156 dcache.mem_ctrl_req_addr: 00000000
# 156 dcache.mem_ctrl_req_writethrough: 0
# 156 dcache.mem_ctrl_req_ready: 0
# 156 dcache.mem_ctrl_req_success: 0
# 
# 156 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8242, data:0, width:WORD, whole_addr:0, writethrough:0}}
# 
# 156 dcache.mem_ctrl_resp_valid: 0
# 156 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 156 dcache.pipeline_resp_valid: 0
# 156 dcache.pipeline_resp_rd_data: 00000000
#  
# 166 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 166 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 166 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 166 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 166 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 166 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 166 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 166 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 166 iiq_enq_ctr:  0
# 166 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 166 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 166 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 166 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 166 lsq_enq_ctr:  0
# 166 lsq_deq_ctr:  0
# 166 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 166 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 166 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 166 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 166 dcache.pipeline_req_valid: 0
# 166 dcache.pipeline_req_type: READ
# 166 dcache.pipeline_req_addr: 00000000
# 166 dcache.pipeline_req_wr_data: 00000000
# 
# 166 dcache.mem_ctrl_resp_was_valid: 0
# 166 dcache.refill_waiting: 0
# 166 dcache.refill_writing: 0
# 166 dcache.refill_wmask: 01
# 
# 166 dcache.tag_stage_buffer.valid: 0
# 166 dcache.tag_array.csb0_reg: 0
# 166 dcache.tag_stage_buffer.refill: 0
# 166 dcache.tag_stage_buffer.req_type: READ
# 166 dcache.tag_array.web0_reg: 0
# 166 dcache.tag_array.wmask0_reg: 01
# 166 dcache.tag_stage_buffer.addr: 00000000
# 166 dcache.tag_array.addr0_reg: 00
# 166 dcache.tag_stage_buffer.wr_data: 00000000
# 166 dcache.tag_array.din0_reg: 800000800000
# 
# 166 dcache.data_stage_buffer.valid: 0
# 166 dcache.data_array.csb0_reg: 0
# 166 dcache.data_stage_buffer.refill: 0
# 166 dcache.data_stage_buffer.req_type: READ
# 166 dcache.data_array.web0_reg: 0
# 166 dcache.data_stage_buffer.addr: 00000000
# 166 dcache.data_array.addr0_reg: 00
# 166 dcache.data_stage_buffer.sel_way: 00
# 166 dcache.data_array.wmask0_reg: 0000000000000000
# 166 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 166 dcache.mem_ctrl_req_valid: 0
# 166 dcache.mem_ctrl_req_type: READ
# 166 dcache.mem_ctrl_req_block_addr: 00000000
# 166 dcache.mem_ctrl_req_block_data: 0000000000000000
# 166 dcache.mem_ctrl_req_addr: 00000000
# 166 dcache.mem_ctrl_req_writethrough: 0
# 166 dcache.mem_ctrl_req_ready: 0
# 166 dcache.mem_ctrl_req_success: 0
# 
# 166 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 166 dcache.mem_ctrl_resp_valid: 0
# 166 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 166 dcache.pipeline_resp_valid: 0
# 166 dcache.pipeline_resp_rd_data: 00000000
#  
# 176 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 176 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 176 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 176 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 176 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 176 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 176 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 176 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 176 iiq_enq_ctr:  0
# 176 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 176 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 176 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 176 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 176 lsq_enq_ctr:  0
# 176 lsq_deq_ctr:  0
# 176 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 176 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 176 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 176 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 176 dcache.pipeline_req_valid: 0
# 176 dcache.pipeline_req_type: READ
# 176 dcache.pipeline_req_addr: 00000000
# 176 dcache.pipeline_req_wr_data: 00000000
# 
# 176 dcache.mem_ctrl_resp_was_valid: 0
# 176 dcache.refill_waiting: 0
# 176 dcache.refill_writing: 0
# 176 dcache.refill_wmask: 01
# 
# 176 dcache.tag_stage_buffer.valid: 0
# 176 dcache.tag_array.csb0_reg: 0
# 176 dcache.tag_stage_buffer.refill: 0
# 176 dcache.tag_stage_buffer.req_type: READ
# 176 dcache.tag_array.web0_reg: 0
# 176 dcache.tag_array.wmask0_reg: 01
# 176 dcache.tag_stage_buffer.addr: 00000000
# 176 dcache.tag_array.addr0_reg: 00
# 176 dcache.tag_stage_buffer.wr_data: 00000000
# 176 dcache.tag_array.din0_reg: 800000800000
# 
# 176 dcache.data_stage_buffer.valid: 0
# 176 dcache.data_array.csb0_reg: 0
# 176 dcache.data_stage_buffer.refill: 0
# 176 dcache.data_stage_buffer.req_type: READ
# 176 dcache.data_array.web0_reg: 0
# 176 dcache.data_stage_buffer.addr: 00000000
# 176 dcache.data_array.addr0_reg: 00
# 176 dcache.data_stage_buffer.sel_way: 00
# 176 dcache.data_array.wmask0_reg: 0000000000000000
# 176 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 176 dcache.mem_ctrl_req_valid: 0
# 176 dcache.mem_ctrl_req_type: READ
# 176 dcache.mem_ctrl_req_block_addr: 00000000
# 176 dcache.mem_ctrl_req_block_data: 0000000000000000
# 176 dcache.mem_ctrl_req_addr: 00000000
# 176 dcache.mem_ctrl_req_writethrough: 0
# 176 dcache.mem_ctrl_req_ready: 0
# 176 dcache.mem_ctrl_req_success: 0
# 
# 176 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 176 dcache.mem_ctrl_resp_valid: 0
# 176 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 176 dcache.pipeline_resp_valid: 0
# 176 dcache.pipeline_resp_rd_data: 00000000
#  
# 186 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 186 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 186 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 186 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 186 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 186 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 186 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 186 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 186 iiq_enq_ctr:  0
# 186 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 186 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 186 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 186 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 186 lsq_enq_ctr:  0
# 186 lsq_deq_ctr:  0
# 186 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 186 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 186 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 186 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 186 dcache.pipeline_req_valid: 0
# 186 dcache.pipeline_req_type: READ
# 186 dcache.pipeline_req_addr: 00000000
# 186 dcache.pipeline_req_wr_data: 00000000
# 
# 186 dcache.mem_ctrl_resp_was_valid: 0
# 186 dcache.refill_waiting: 0
# 186 dcache.refill_writing: 0
# 186 dcache.refill_wmask: 01
# 
# 186 dcache.tag_stage_buffer.valid: 0
# 186 dcache.tag_array.csb0_reg: 0
# 186 dcache.tag_stage_buffer.refill: 0
# 186 dcache.tag_stage_buffer.req_type: READ
# 186 dcache.tag_array.web0_reg: 0
# 186 dcache.tag_array.wmask0_reg: 01
# 186 dcache.tag_stage_buffer.addr: 00000000
# 186 dcache.tag_array.addr0_reg: 00
# 186 dcache.tag_stage_buffer.wr_data: 00000000
# 186 dcache.tag_array.din0_reg: 800000800000
# 
# 186 dcache.data_stage_buffer.valid: 0
# 186 dcache.data_array.csb0_reg: 0
# 186 dcache.data_stage_buffer.refill: 0
# 186 dcache.data_stage_buffer.req_type: READ
# 186 dcache.data_array.web0_reg: 0
# 186 dcache.data_stage_buffer.addr: 00000000
# 186 dcache.data_array.addr0_reg: 00
# 186 dcache.data_stage_buffer.sel_way: 00
# 186 dcache.data_array.wmask0_reg: 0000000000000000
# 186 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 186 dcache.mem_ctrl_req_valid: 0
# 186 dcache.mem_ctrl_req_type: READ
# 186 dcache.mem_ctrl_req_block_addr: 00000000
# 186 dcache.mem_ctrl_req_block_data: 0000000000000000
# 186 dcache.mem_ctrl_req_addr: 00000000
# 186 dcache.mem_ctrl_req_writethrough: 0
# 186 dcache.mem_ctrl_req_ready: 0
# 186 dcache.mem_ctrl_req_success: 0
# 
# 186 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 186 dcache.mem_ctrl_resp_valid: 0
# 186 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 186 dcache.pipeline_resp_valid: 0
# 186 dcache.pipeline_resp_rd_data: 00000000
#  
# 196 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 196 rob_state[1] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 196 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 196 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 196 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 196 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 196 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 196 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 196 iiq_enq_ctr:  0
# 196 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 196 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 196 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 196 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 196 lsq_enq_ctr:  0
# 196 lsq_deq_ctr:  0
# 196 lsq_state[0] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 196 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 196 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 196 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 196 dcache.pipeline_req_valid: 0
# 196 dcache.pipeline_req_type: READ
# 196 dcache.pipeline_req_addr: 00000000
# 196 dcache.pipeline_req_wr_data: 00000000
# 
# 196 dcache.mem_ctrl_resp_was_valid: 0
# 196 dcache.refill_waiting: 0
# 196 dcache.refill_writing: 0
# 196 dcache.refill_wmask: 01
# 
# 196 dcache.tag_stage_buffer.valid: 0
# 196 dcache.tag_array.csb0_reg: 0
# 196 dcache.tag_stage_buffer.refill: 0
# 196 dcache.tag_stage_buffer.req_type: READ
# 196 dcache.tag_array.web0_reg: 0
# 196 dcache.tag_array.wmask0_reg: 01
# 196 dcache.tag_stage_buffer.addr: 00000000
# 196 dcache.tag_array.addr0_reg: 00
# 196 dcache.tag_stage_buffer.wr_data: 00000000
# 196 dcache.tag_array.din0_reg: 800000800000
# 
# 196 dcache.data_stage_buffer.valid: 0
# 196 dcache.data_array.csb0_reg: 0
# 196 dcache.data_stage_buffer.refill: 0
# 196 dcache.data_stage_buffer.req_type: READ
# 196 dcache.data_array.web0_reg: 0
# 196 dcache.data_stage_buffer.addr: 00000000
# 196 dcache.data_array.addr0_reg: 00
# 196 dcache.data_stage_buffer.sel_way: 00
# 196 dcache.data_array.wmask0_reg: 0000000000000000
# 196 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 196 dcache.mem_ctrl_req_valid: 0
# 196 dcache.mem_ctrl_req_type: READ
# 196 dcache.mem_ctrl_req_block_addr: 00000000
# 196 dcache.mem_ctrl_req_block_data: 0000000000000000
# 196 dcache.mem_ctrl_req_addr: 00000000
# 196 dcache.mem_ctrl_req_writethrough: 0
# 196 dcache.mem_ctrl_req_ready: 0
# 196 dcache.mem_ctrl_req_success: 0
# 
# 196 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 196 dcache.mem_ctrl_resp_valid: 0
# 196 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 196 dcache.pipeline_resp_valid: 0
# 196 dcache.pipeline_resp_rd_data: 00000000
#  
# 206 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 206 rob_state[1] = {pc_npc: 00010190, is_executed: 0, reg_ready: 0}
# 206 rob_state[2] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 206 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 206 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 206 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 206 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 206 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 206 iiq_enq_ctr:  0
# 206 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 206 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 206 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 206 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 206 lsq_enq_ctr:  1
# 206 lsq_deq_ctr:  0
# 206 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 206 lsq_state[1] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 206 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 206 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 206 dcache.pipeline_req_valid: 1
# 206 dcache.pipeline_req_type: WRITE
# 206 dcache.pipeline_req_addr: 00010184
# 206 dcache.pipeline_req_wr_data: deadbabe
# 
# 206 dcache.mem_ctrl_resp_was_valid: 0
# 206 dcache.refill_waiting: 0
# 206 dcache.refill_writing: 0
# 206 dcache.refill_wmask: 01
# 
# 206 dcache.tag_stage_buffer.valid: 0
# 206 dcache.tag_array.csb0_reg: 0
# 206 dcache.tag_stage_buffer.refill: 0
# 206 dcache.tag_stage_buffer.req_type: READ
# 206 dcache.tag_array.web0_reg: 0
# 206 dcache.tag_array.wmask0_reg: 01
# 206 dcache.tag_stage_buffer.addr: 00000000
# 206 dcache.tag_array.addr0_reg: 00
# 206 dcache.tag_stage_buffer.wr_data: 00000000
# 206 dcache.tag_array.din0_reg: 800000800000
# 
# 206 dcache.data_stage_buffer.valid: 0
# 206 dcache.data_array.csb0_reg: 0
# 206 dcache.data_stage_buffer.refill: 0
# 206 dcache.data_stage_buffer.req_type: READ
# 206 dcache.data_array.web0_reg: 0
# 206 dcache.data_stage_buffer.addr: 00000000
# 206 dcache.data_array.addr0_reg: 00
# 206 dcache.data_stage_buffer.sel_way: 00
# 206 dcache.data_array.wmask0_reg: 0000000000000000
# 206 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 206 dcache.mem_ctrl_req_valid: 0
# 206 dcache.mem_ctrl_req_type: READ
# 206 dcache.mem_ctrl_req_block_addr: 00000000
# 206 dcache.mem_ctrl_req_block_data: 0000000000000000
# 206 dcache.mem_ctrl_req_addr: 00000000
# 206 dcache.mem_ctrl_req_writethrough: 0
# 206 dcache.mem_ctrl_req_ready: 0
# 206 dcache.mem_ctrl_req_success: 0
# 
# 206 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 206 dcache.mem_ctrl_resp_valid: 0
# 206 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 206 dcache.pipeline_resp_valid: 0
# 206 dcache.pipeline_resp_rd_data: 00000000
#  
# 216 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 216 rob_state[1] = {pc_npc: 00010190, is_executed: 0, reg_ready: 0}
# 216 rob_state[2] = {pc_npc: 00010194, is_executed: 0, reg_ready: 0}
# 216 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 216 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 216 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 216 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 216 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 216 iiq_enq_ctr:  0
# 216 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 216 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 216 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 216 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 216 lsq_enq_ctr:  2
# 216 lsq_deq_ctr:  0
# 216 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 216 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 216 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 216 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 216 dcache.pipeline_req_valid: 1
# 216 dcache.pipeline_req_type: WRITE
# 216 dcache.pipeline_req_addr: 00010184
# 216 dcache.pipeline_req_wr_data: deadbabe
# 
# 216 dcache.mem_ctrl_resp_was_valid: 0
# 216 dcache.refill_waiting: 0
# 216 dcache.refill_writing: 0
# 216 dcache.refill_wmask: 01
# 
# 216 dcache.tag_stage_buffer.valid: 1
# 216 dcache.tag_array.csb0_reg: 1
# 216 dcache.tag_stage_buffer.refill: 0
# 216 dcache.tag_stage_buffer.req_type: WRITE
# 216 dcache.tag_array.web0_reg: 0
# 216 dcache.tag_array.wmask0_reg: 01
# 216 dcache.tag_stage_buffer.addr: 00010184
# 216 dcache.tag_array.addr0_reg: 30
# 216 dcache.tag_stage_buffer.wr_data: deadbabe
# 216 dcache.tag_array.din0_reg: 800080800080
# 
# 216 dcache.data_stage_buffer.valid: 0
# 216 dcache.data_array.csb0_reg: 0
# 216 dcache.data_stage_buffer.refill: 0
# 216 dcache.data_stage_buffer.req_type: READ
# 216 dcache.data_array.web0_reg: 0
# 216 dcache.data_stage_buffer.addr: 00000000
# 216 dcache.data_array.addr0_reg: 00
# 216 dcache.data_stage_buffer.sel_way: 00
# 216 dcache.data_array.wmask0_reg: 0000000000000000
# 216 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 216 dcache.mem_ctrl_req_valid: 1
# 216 dcache.mem_ctrl_req_type: WRITE
# 216 dcache.mem_ctrl_req_block_addr: 00002030
# 216 dcache.mem_ctrl_req_block_data: 00000000deadbabe
# 216 dcache.mem_ctrl_req_addr: 00010184
# 216 dcache.mem_ctrl_req_writethrough: 0
# 216 dcache.mem_ctrl_req_ready: 1
# 216 dcache.mem_ctrl_req_success: 1
# 
# 216 main_mem.req_pipeline: '{'{valid:1, req_type:READ, cache_type:ICACHE, addr:8243, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 216 dcache.mem_ctrl_resp_valid: 0
# 216 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 216 dcache.pipeline_resp_valid: 0
# 216 dcache.pipeline_resp_rd_data: 00000000
#  
# 226 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 226 rob_state[1] = {pc_npc: 00010190, is_executed: 0, reg_ready: 0}
# 226 rob_state[2] = {pc_npc: 00010194, is_executed: 0, reg_ready: 0}
# 226 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 226 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 226 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 226 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 226 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 226 iiq_enq_ctr:  0
# 226 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 226 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 226 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 226 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 226 lsq_enq_ctr:  2
# 226 lsq_deq_ctr:  0
# 226 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 226 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 226 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 226 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 226 dcache.pipeline_req_valid: 1
# 226 dcache.pipeline_req_type: WRITE
# 226 dcache.pipeline_req_addr: 00010184
# 226 dcache.pipeline_req_wr_data: deadbabe
# 
# 226 dcache.mem_ctrl_resp_was_valid: 0
# 226 dcache.refill_waiting: 1
# 226 dcache.refill_writing: 0
# 226 dcache.refill_wmask: 01
# 
# 226 dcache.tag_stage_buffer.valid: 0
# 226 dcache.tag_array.csb0_reg: 0
# 226 dcache.tag_stage_buffer.refill: 0
# 226 dcache.tag_stage_buffer.req_type: WRITE
# 226 dcache.tag_array.web0_reg: 0
# 226 dcache.tag_array.wmask0_reg: 01
# 226 dcache.tag_stage_buffer.addr: 00010184
# 226 dcache.tag_array.addr0_reg: 30
# 226 dcache.tag_stage_buffer.wr_data: deadbabe
# 226 dcache.tag_array.din0_reg: 800080800080
# 
# 226 dcache.data_stage_buffer.valid: 0
# 226 dcache.data_array.csb0_reg: 0
# 226 dcache.data_stage_buffer.refill: 0
# 226 dcache.data_stage_buffer.req_type: WRITE
# 226 dcache.data_array.web0_reg: 0
# 226 dcache.data_stage_buffer.addr: 00010184
# 226 dcache.data_array.addr0_reg: 30
# 226 dcache.data_stage_buffer.sel_way: 00
# 226 dcache.data_array.wmask0_reg: 0000000000000000
# 226 dcache.data_array.din0_reg: deadbabedeadbabedeadbabedeadbabe
# 
# 226 dcache.mem_ctrl_req_valid: 0
# 226 dcache.mem_ctrl_req_type: WRITE
# 226 dcache.mem_ctrl_req_block_addr: 00002030
# 226 dcache.mem_ctrl_req_block_data: 00000000deadbabe
# 226 dcache.mem_ctrl_req_addr: 00010184
# 226 dcache.mem_ctrl_req_writethrough: 0
# 226 dcache.mem_ctrl_req_ready: 0
# 226 dcache.mem_ctrl_req_success: 0
# 
# 226 main_mem.req_pipeline: '{'{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8240, data:3735927486, width:WORD, whole_addr:65924, writethrough:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8243, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 226 dcache.mem_ctrl_resp_valid: 0
# 226 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 226 dcache.pipeline_resp_valid: 0
# 226 dcache.pipeline_resp_rd_data: 00000000
#  
# 236 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 236 rob_state[1] = {pc_npc: 00010190, is_executed: 0, reg_ready: 0}
# 236 rob_state[2] = {pc_npc: 00010194, is_executed: 0, reg_ready: 0}
# 236 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 236 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 236 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 236 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 236 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 236 iiq_enq_ctr:  0
# 236 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 236 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 236 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 236 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 236 lsq_enq_ctr:  2
# 236 lsq_deq_ctr:  0
# 236 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 236 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 236 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 236 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 236 dcache.pipeline_req_valid: 1
# 236 dcache.pipeline_req_type: WRITE
# 236 dcache.pipeline_req_addr: 00010184
# 236 dcache.pipeline_req_wr_data: deadbabe
# 
# 236 dcache.mem_ctrl_resp_was_valid: 0
# 236 dcache.refill_waiting: 1
# 236 dcache.refill_writing: 0
# 236 dcache.refill_wmask: 01
# 
# 236 dcache.tag_stage_buffer.valid: 0
# 236 dcache.tag_array.csb0_reg: 0
# 236 dcache.tag_stage_buffer.refill: 0
# 236 dcache.tag_stage_buffer.req_type: WRITE
# 236 dcache.tag_array.web0_reg: 0
# 236 dcache.tag_array.wmask0_reg: 01
# 236 dcache.tag_stage_buffer.addr: 00010184
# 236 dcache.tag_array.addr0_reg: 30
# 236 dcache.tag_stage_buffer.wr_data: deadbabe
# 236 dcache.tag_array.din0_reg: 800080800080
# 
# 236 dcache.data_stage_buffer.valid: 0
# 236 dcache.data_array.csb0_reg: 0
# 236 dcache.data_stage_buffer.refill: 0
# 236 dcache.data_stage_buffer.req_type: WRITE
# 236 dcache.data_array.web0_reg: 0
# 236 dcache.data_stage_buffer.addr: 00010184
# 236 dcache.data_array.addr0_reg: 30
# 236 dcache.data_stage_buffer.sel_way: 00
# 236 dcache.data_array.wmask0_reg: 0000000000000000
# 236 dcache.data_array.din0_reg: deadbabedeadbabedeadbabedeadbabe
# 
# 236 dcache.mem_ctrl_req_valid: 0
# 236 dcache.mem_ctrl_req_type: WRITE
# 236 dcache.mem_ctrl_req_block_addr: 00002030
# 236 dcache.mem_ctrl_req_block_data: 00000000deadbabe
# 236 dcache.mem_ctrl_req_addr: 00010184
# 236 dcache.mem_ctrl_req_writethrough: 0
# 236 dcache.mem_ctrl_req_ready: 0
# 236 dcache.mem_ctrl_req_success: 0
# 
# 236 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8240, data:3735927486, width:WORD, whole_addr:65924, writethrough:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8243, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 236 dcache.mem_ctrl_resp_valid: 0
# 236 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 236 dcache.pipeline_resp_valid: 0
# 236 dcache.pipeline_resp_rd_data: 00000000
#  
# 246 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 246 rob_state[1] = {pc_npc: 00010190, is_executed: 0, reg_ready: 0}
# 246 rob_state[2] = {pc_npc: 00010194, is_executed: 0, reg_ready: 0}
# 246 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 246 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 246 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 246 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 246 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 246 iiq_enq_ctr:  0
# 246 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 246 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 246 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 246 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 246 lsq_enq_ctr:  2
# 246 lsq_deq_ctr:  0
# 246 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 246 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 246 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 246 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 246 dcache.pipeline_req_valid: 1
# 246 dcache.pipeline_req_type: WRITE
# 246 dcache.pipeline_req_addr: 00010184
# 246 dcache.pipeline_req_wr_data: deadbabe
# 
# 246 dcache.mem_ctrl_resp_was_valid: 0
# 246 dcache.refill_waiting: 1
# 246 dcache.refill_writing: 0
# 246 dcache.refill_wmask: 01
# 
# 246 dcache.tag_stage_buffer.valid: 0
# 246 dcache.tag_array.csb0_reg: 0
# 246 dcache.tag_stage_buffer.refill: 0
# 246 dcache.tag_stage_buffer.req_type: WRITE
# 246 dcache.tag_array.web0_reg: 0
# 246 dcache.tag_array.wmask0_reg: 01
# 246 dcache.tag_stage_buffer.addr: 00010184
# 246 dcache.tag_array.addr0_reg: 30
# 246 dcache.tag_stage_buffer.wr_data: deadbabe
# 246 dcache.tag_array.din0_reg: 800080800080
# 
# 246 dcache.data_stage_buffer.valid: 0
# 246 dcache.data_array.csb0_reg: 0
# 246 dcache.data_stage_buffer.refill: 0
# 246 dcache.data_stage_buffer.req_type: WRITE
# 246 dcache.data_array.web0_reg: 0
# 246 dcache.data_stage_buffer.addr: 00010184
# 246 dcache.data_array.addr0_reg: 30
# 246 dcache.data_stage_buffer.sel_way: 00
# 246 dcache.data_array.wmask0_reg: 0000000000000000
# 246 dcache.data_array.din0_reg: deadbabedeadbabedeadbabedeadbabe
# 
# 246 dcache.mem_ctrl_req_valid: 0
# 246 dcache.mem_ctrl_req_type: WRITE
# 246 dcache.mem_ctrl_req_block_addr: 00002030
# 246 dcache.mem_ctrl_req_block_data: 00000000deadbabe
# 246 dcache.mem_ctrl_req_addr: 00010184
# 246 dcache.mem_ctrl_req_writethrough: 0
# 246 dcache.mem_ctrl_req_ready: 0
# 246 dcache.mem_ctrl_req_success: 0
# 
# 246 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8240, data:3735927486, width:WORD, whole_addr:65924, writethrough:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8243, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 246 dcache.mem_ctrl_resp_valid: 0
# 246 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 246 dcache.pipeline_resp_valid: 0
# 246 dcache.pipeline_resp_rd_data: 00000000
#  
# 256 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 256 rob_state[1] = {pc_npc: 00010190, is_executed: 0, reg_ready: 0}
# 256 rob_state[2] = {pc_npc: 00010194, is_executed: 0, reg_ready: 0}
# 256 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 256 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 256 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 256 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 256 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 256 iiq_enq_ctr:  0
# 256 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 256 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 256 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 256 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 256 lsq_enq_ctr:  2
# 256 lsq_deq_ctr:  0
# 256 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 256 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 256 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 256 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 256 dcache.pipeline_req_valid: 1
# 256 dcache.pipeline_req_type: WRITE
# 256 dcache.pipeline_req_addr: 00010184
# 256 dcache.pipeline_req_wr_data: deadbabe
# 
# 256 dcache.mem_ctrl_resp_was_valid: 0
# 256 dcache.refill_waiting: 1
# 256 dcache.refill_writing: 0
# 256 dcache.refill_wmask: 01
# 
# 256 dcache.tag_stage_buffer.valid: 0
# 256 dcache.tag_array.csb0_reg: 0
# 256 dcache.tag_stage_buffer.refill: 0
# 256 dcache.tag_stage_buffer.req_type: WRITE
# 256 dcache.tag_array.web0_reg: 0
# 256 dcache.tag_array.wmask0_reg: 01
# 256 dcache.tag_stage_buffer.addr: 00010184
# 256 dcache.tag_array.addr0_reg: 30
# 256 dcache.tag_stage_buffer.wr_data: deadbabe
# 256 dcache.tag_array.din0_reg: 800080800080
# 
# 256 dcache.data_stage_buffer.valid: 0
# 256 dcache.data_array.csb0_reg: 0
# 256 dcache.data_stage_buffer.refill: 0
# 256 dcache.data_stage_buffer.req_type: WRITE
# 256 dcache.data_array.web0_reg: 0
# 256 dcache.data_stage_buffer.addr: 00010184
# 256 dcache.data_array.addr0_reg: 30
# 256 dcache.data_stage_buffer.sel_way: 00
# 256 dcache.data_array.wmask0_reg: 0000000000000000
# 256 dcache.data_array.din0_reg: deadbabedeadbabedeadbabedeadbabe
# 
# 256 dcache.mem_ctrl_req_valid: 0
# 256 dcache.mem_ctrl_req_type: WRITE
# 256 dcache.mem_ctrl_req_block_addr: 00002030
# 256 dcache.mem_ctrl_req_block_data: 00000000deadbabe
# 256 dcache.mem_ctrl_req_addr: 00010184
# 256 dcache.mem_ctrl_req_writethrough: 0
# 256 dcache.mem_ctrl_req_ready: 0
# 256 dcache.mem_ctrl_req_success: 0
# 
# 256 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8240, data:3735927486, width:WORD, whole_addr:65924, writethrough:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8243, data:0, width:WORD, whole_addr:0, writethrough:0}}
# 
# 256 dcache.mem_ctrl_resp_valid: 0
# 256 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 256 dcache.pipeline_resp_valid: 0
# 256 dcache.pipeline_resp_rd_data: 00000000
#  
# 266 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 266 rob_state[1] = {pc_npc: 00010190, is_executed: 0, reg_ready: 0}
# 266 rob_state[2] = {pc_npc: 00010194, is_executed: 0, reg_ready: 0}
# 266 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 266 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 266 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 266 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 266 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 266 iiq_enq_ctr:  0
# 266 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 266 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 266 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 266 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 266 lsq_enq_ctr:  2
# 266 lsq_deq_ctr:  0
# 266 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 266 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 266 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 266 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 266 dcache.pipeline_req_valid: 1
# 266 dcache.pipeline_req_type: WRITE
# 266 dcache.pipeline_req_addr: 00010184
# 266 dcache.pipeline_req_wr_data: deadbabe
# 
# 266 dcache.mem_ctrl_resp_was_valid: 0
# 266 dcache.refill_waiting: 1
# 266 dcache.refill_writing: 0
# 266 dcache.refill_wmask: 01
# 
# 266 dcache.tag_stage_buffer.valid: 0
# 266 dcache.tag_array.csb0_reg: 0
# 266 dcache.tag_stage_buffer.refill: 0
# 266 dcache.tag_stage_buffer.req_type: WRITE
# 266 dcache.tag_array.web0_reg: 0
# 266 dcache.tag_array.wmask0_reg: 01
# 266 dcache.tag_stage_buffer.addr: 00010184
# 266 dcache.tag_array.addr0_reg: 30
# 266 dcache.tag_stage_buffer.wr_data: deadbabe
# 266 dcache.tag_array.din0_reg: 800080800080
# 
# 266 dcache.data_stage_buffer.valid: 0
# 266 dcache.data_array.csb0_reg: 0
# 266 dcache.data_stage_buffer.refill: 0
# 266 dcache.data_stage_buffer.req_type: WRITE
# 266 dcache.data_array.web0_reg: 0
# 266 dcache.data_stage_buffer.addr: 00010184
# 266 dcache.data_array.addr0_reg: 30
# 266 dcache.data_stage_buffer.sel_way: 00
# 266 dcache.data_array.wmask0_reg: 0000000000000000
# 266 dcache.data_array.din0_reg: deadbabedeadbabedeadbabedeadbabe
# 
# 266 dcache.mem_ctrl_req_valid: 0
# 266 dcache.mem_ctrl_req_type: WRITE
# 266 dcache.mem_ctrl_req_block_addr: 00002030
# 266 dcache.mem_ctrl_req_block_data: 00000000deadbabe
# 266 dcache.mem_ctrl_req_addr: 00010184
# 266 dcache.mem_ctrl_req_writethrough: 0
# 266 dcache.mem_ctrl_req_ready: 0
# 266 dcache.mem_ctrl_req_success: 0
# 
# 266 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8240, data:3735927486, width:WORD, whole_addr:65924, writethrough:0}}
# 
# 266 dcache.mem_ctrl_resp_valid: 0
# 266 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 266 dcache.pipeline_resp_valid: 0
# 266 dcache.pipeline_resp_rd_data: 00000000
#  
# 276 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 276 rob_state[1] = {pc_npc: 00010190, is_executed: 0, reg_ready: 0}
# 276 rob_state[2] = {pc_npc: 00010194, is_executed: 0, reg_ready: 0}
# 276 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 276 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 276 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 276 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 276 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 276 iiq_enq_ctr:  0
# 276 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 276 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 276 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 276 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 276 lsq_enq_ctr:  2
# 276 lsq_deq_ctr:  0
# 276 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 276 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 276 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 276 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 276 dcache.pipeline_req_valid: 1
# 276 dcache.pipeline_req_type: WRITE
# 276 dcache.pipeline_req_addr: 00010184
# 276 dcache.pipeline_req_wr_data: deadbabe
# 
# 276 dcache.mem_ctrl_resp_was_valid: 0
# 276 dcache.refill_waiting: 1
# 276 dcache.refill_writing: 0
# 276 dcache.refill_wmask: 01
# 
# 276 dcache.tag_stage_buffer.valid: 0
# 276 dcache.tag_array.csb0_reg: 0
# 276 dcache.tag_stage_buffer.refill: 0
# 276 dcache.tag_stage_buffer.req_type: WRITE
# 276 dcache.tag_array.web0_reg: 0
# 276 dcache.tag_array.wmask0_reg: 01
# 276 dcache.tag_stage_buffer.addr: 00010184
# 276 dcache.tag_array.addr0_reg: 30
# 276 dcache.tag_stage_buffer.wr_data: deadbabe
# 276 dcache.tag_array.din0_reg: 800080800080
# 
# 276 dcache.data_stage_buffer.valid: 0
# 276 dcache.data_array.csb0_reg: 0
# 276 dcache.data_stage_buffer.refill: 0
# 276 dcache.data_stage_buffer.req_type: WRITE
# 276 dcache.data_array.web0_reg: 0
# 276 dcache.data_stage_buffer.addr: 00010184
# 276 dcache.data_array.addr0_reg: 30
# 276 dcache.data_stage_buffer.sel_way: 00
# 276 dcache.data_array.wmask0_reg: 0000000000000000
# 276 dcache.data_array.din0_reg: deadbabedeadbabedeadbabedeadbabe
# 
# 276 dcache.mem_ctrl_req_valid: 0
# 276 dcache.mem_ctrl_req_type: WRITE
# 276 dcache.mem_ctrl_req_block_addr: 00002030
# 276 dcache.mem_ctrl_req_block_data: 00000000deadbabe
# 276 dcache.mem_ctrl_req_addr: 00010184
# 276 dcache.mem_ctrl_req_writethrough: 0
# 276 dcache.mem_ctrl_req_ready: 0
# 276 dcache.mem_ctrl_req_success: 0
# 
# 276 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 276 dcache.mem_ctrl_resp_valid: 1
# 276 dcache.mem_ctrl_resp_block_data: deadbabexxxxxxxx
# 276 dcache.pipeline_resp_valid: 0
# 276 dcache.pipeline_resp_rd_data: 00000000
#  
# 286 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 286 rob_state[1] = {pc_npc: 00010190, is_executed: 0, reg_ready: 0}
# 286 rob_state[2] = {pc_npc: 00010194, is_executed: 0, reg_ready: 0}
# 286 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 286 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 286 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 286 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 286 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 286 iiq_enq_ctr:  0
# 286 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 286 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 286 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 286 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 286 lsq_enq_ctr:  2
# 286 lsq_deq_ctr:  0
# 286 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 286 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 286 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 286 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 286 dcache.pipeline_req_valid: 1
# 286 dcache.pipeline_req_type: WRITE
# 286 dcache.pipeline_req_addr: 00010184
# 286 dcache.pipeline_req_wr_data: deadbabe
# 
# 286 dcache.mem_ctrl_resp_was_valid: 1
# 286 dcache.refill_waiting: 0
# 286 dcache.refill_writing: 2
# 286 dcache.refill_wmask: 01
# 
# 286 dcache.tag_stage_buffer.valid: 1
# 286 dcache.tag_array.csb0_reg: 1
# 286 dcache.tag_stage_buffer.refill: 1
# 286 dcache.tag_stage_buffer.req_type: WRITE
# 286 dcache.tag_array.web0_reg: 1
# 286 dcache.tag_array.wmask0_reg: 01
# 286 dcache.tag_stage_buffer.addr: 00010184
# 286 dcache.tag_array.addr0_reg: 30
# 286 dcache.tag_stage_buffer.wr_data: deadbabe
# 286 dcache.tag_array.din0_reg: 800080800080
# 
# 286 dcache.data_stage_buffer.valid: 1
# 286 dcache.data_array.csb0_reg: 1
# 286 dcache.data_stage_buffer.refill: 1
# 286 dcache.data_stage_buffer.req_type: WRITE
# 286 dcache.data_array.web0_reg: 1
# 286 dcache.data_stage_buffer.addr: 00010184
# 286 dcache.data_array.addr0_reg: 30
# 286 dcache.data_stage_buffer.sel_way: 00
# 286 dcache.data_array.wmask0_reg: 0000000011111111
# 286 dcache.data_array.din0_reg: deadbabexxxxxxxxdeadbabexxxxxxxx
# 
# 286 dcache.mem_ctrl_req_valid: 0
# 286 dcache.mem_ctrl_req_type: WRITE
# 286 dcache.mem_ctrl_req_block_addr: 00002030
# 286 dcache.mem_ctrl_req_block_data: 00000000deadbabe
# 286 dcache.mem_ctrl_req_addr: 00010184
# 286 dcache.mem_ctrl_req_writethrough: 0
# 286 dcache.mem_ctrl_req_ready: 0
# 286 dcache.mem_ctrl_req_success: 0
# 
# 286 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 286 dcache.mem_ctrl_resp_valid: 0
# 286 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 286 dcache.pipeline_resp_valid: 0
# 286 dcache.pipeline_resp_rd_data: 00000000
#  
# 296 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 296 rob_state[1] = {pc_npc: 00010190, is_executed: 0, reg_ready: 0}
# 296 rob_state[2] = {pc_npc: 00010194, is_executed: 0, reg_ready: 0}
# 296 rob_state[3] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 296 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 296 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 296 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 296 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 296 iiq_enq_ctr:  0
# 296 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 296 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 296 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 296 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 296 lsq_enq_ctr:  2
# 296 lsq_deq_ctr:  0
# 296 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 296 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 296 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 296 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 296 dcache.pipeline_req_valid: 1
# 296 dcache.pipeline_req_type: WRITE
# 296 dcache.pipeline_req_addr: 00010184
# 296 dcache.pipeline_req_wr_data: deadbabe
# 
# 296 dcache.mem_ctrl_resp_was_valid: 0
# 296 dcache.refill_waiting: 0
# 296 dcache.refill_writing: 1
# 296 dcache.refill_wmask: 10
# 
# 296 dcache.tag_stage_buffer.valid: 1
# 296 dcache.tag_array.csb0_reg: 1
# 296 dcache.tag_stage_buffer.refill: 0
# 296 dcache.tag_stage_buffer.req_type: WRITE
# 296 dcache.tag_array.web0_reg: 0
# 296 dcache.tag_array.wmask0_reg: 01
# 296 dcache.tag_stage_buffer.addr: 00010184
# 296 dcache.tag_array.addr0_reg: 30
# 296 dcache.tag_stage_buffer.wr_data: deadbabe
# 296 dcache.tag_array.din0_reg: 800080800080
# 
# 296 dcache.data_stage_buffer.valid: 1
# 296 dcache.data_array.csb0_reg: 1
# 296 dcache.data_stage_buffer.refill: 0
# 296 dcache.data_stage_buffer.req_type: WRITE
# 296 dcache.data_array.web0_reg: 0
# 296 dcache.data_stage_buffer.addr: 00010184
# 296 dcache.data_array.addr0_reg: 30
# 296 dcache.data_stage_buffer.sel_way: 01
# 296 dcache.data_array.wmask0_reg: 0000000000000000
# 296 dcache.data_array.din0_reg: deadbabedeadbabedeadbabedeadbabe
# 
# 296 dcache.mem_ctrl_req_valid: 0
# 296 dcache.mem_ctrl_req_type: WRITE
# 296 dcache.mem_ctrl_req_block_addr: 00002030
# 296 dcache.mem_ctrl_req_block_data: 00000000deadbabe
# 296 dcache.mem_ctrl_req_addr: 00010184
# 296 dcache.mem_ctrl_req_writethrough: 1
# 296 dcache.mem_ctrl_req_ready: 0
# 296 dcache.mem_ctrl_req_success: 0
# 
# 296 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 296 dcache.mem_ctrl_resp_valid: 0
# 296 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 296 dcache.pipeline_resp_valid: 1
# 296 dcache.pipeline_resp_rd_data: deadbabe
#  
# 306 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 306 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 306 rob_state[2] = {pc_npc: 00010194, is_executed: 0, reg_ready: 0}
# 306 rob_state[3] = {pc_npc: 00010198, is_executed: 0, reg_ready: 0}
# 306 rob_state[4] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 306 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 306 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 306 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 306 iiq_enq_ctr:  1
# 306 iiq_state[0] = {
#                     src1_valid: 1, src1_rob_id:  0, src1_ready: 1, src1_data: 00010168,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 1, src2_data: 00000000,
#                     dst_valid: 1, instr_rob_id:  3
#                 }
# 306 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 306 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 306 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 306 lsq_enq_ctr:  2
# 306 lsq_deq_ctr:  1
# 306 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 306 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 306 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 306 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 306 dcache.pipeline_req_valid: 1
# 306 dcache.pipeline_req_type: WRITE
# 306 dcache.pipeline_req_addr: 00010180
# 306 dcache.pipeline_req_wr_data: deadbeef
# 
# 306 dcache.mem_ctrl_resp_was_valid: 0
# 306 dcache.refill_waiting: 0
# 306 dcache.refill_writing: 0
# 306 dcache.refill_wmask: 10
# 
# 306 dcache.tag_stage_buffer.valid: 0
# 306 dcache.tag_array.csb0_reg: 0
# 306 dcache.tag_stage_buffer.refill: 0
# 306 dcache.tag_stage_buffer.req_type: WRITE
# 306 dcache.tag_array.web0_reg: 0
# 306 dcache.tag_array.wmask0_reg: 10
# 306 dcache.tag_stage_buffer.addr: 00010184
# 306 dcache.tag_array.addr0_reg: 30
# 306 dcache.tag_stage_buffer.wr_data: deadbabe
# 306 dcache.tag_array.din0_reg: 800080800080
# 
# 306 dcache.data_stage_buffer.valid: 0
# 306 dcache.data_array.csb0_reg: 0
# 306 dcache.data_stage_buffer.refill: 0
# 306 dcache.data_stage_buffer.req_type: WRITE
# 306 dcache.data_array.web0_reg: 1
# 306 dcache.data_stage_buffer.addr: 00010184
# 306 dcache.data_array.addr0_reg: 30
# 306 dcache.data_stage_buffer.sel_way: 01
# 306 dcache.data_array.wmask0_reg: 0000000011110000
# 306 dcache.data_array.din0_reg: deadbabedeadbabedeadbabedeadbabe
# 
# 306 dcache.mem_ctrl_req_valid: 0
# 306 dcache.mem_ctrl_req_type: WRITE
# 306 dcache.mem_ctrl_req_block_addr: 00002030
# 306 dcache.mem_ctrl_req_block_data: 00000000deadbabe
# 306 dcache.mem_ctrl_req_addr: 00010184
# 306 dcache.mem_ctrl_req_writethrough: 0
# 306 dcache.mem_ctrl_req_ready: 0
# 306 dcache.mem_ctrl_req_success: 0
# 
# 306 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 306 dcache.mem_ctrl_resp_valid: 0
# 306 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 306 dcache.pipeline_resp_valid: 0
# 306 dcache.pipeline_resp_rd_data: deadbabe
#  
# 316 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 316 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 316 rob_state[2] = {pc_npc: 00010194, is_executed: 0, reg_ready: 0}
# 316 rob_state[3] = {pc_npc: 00010198, is_executed: 0, reg_ready: 1}
# 316 rob_state[4] = {pc_npc: 0001019c, is_executed: 0, reg_ready: 0}
# 316 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 316 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 316 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 316 iiq_enq_ctr:  1
# 316 iiq_state[0] = {
#                     src1_valid: 1, src1_rob_id:  0, src1_ready: 1, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 1, src2_data: 00000000,
#                     dst_valid: 1, instr_rob_id:  4
#                 }
# 316 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 316 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 316 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 316 lsq_enq_ctr:  2
# 316 lsq_deq_ctr:  1
# 316 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 316 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 316 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 316 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 316 dcache.pipeline_req_valid: 1
# 316 dcache.pipeline_req_type: WRITE
# 316 dcache.pipeline_req_addr: 00010180
# 316 dcache.pipeline_req_wr_data: deadbeef
# 
# 316 dcache.mem_ctrl_resp_was_valid: 0
# 316 dcache.refill_waiting: 0
# 316 dcache.refill_writing: 0
# 316 dcache.refill_wmask: 10
# 
# 316 dcache.tag_stage_buffer.valid: 1
# 316 dcache.tag_array.csb0_reg: 1
# 316 dcache.tag_stage_buffer.refill: 0
# 316 dcache.tag_stage_buffer.req_type: WRITE
# 316 dcache.tag_array.web0_reg: 0
# 316 dcache.tag_array.wmask0_reg: 10
# 316 dcache.tag_stage_buffer.addr: 00010180
# 316 dcache.tag_array.addr0_reg: 30
# 316 dcache.tag_stage_buffer.wr_data: deadbeef
# 316 dcache.tag_array.din0_reg: 800080800080
# 
# 316 dcache.data_stage_buffer.valid: 0
# 316 dcache.data_array.csb0_reg: 0
# 316 dcache.data_stage_buffer.refill: 0
# 316 dcache.data_stage_buffer.req_type: WRITE
# 316 dcache.data_array.web0_reg: 0
# 316 dcache.data_stage_buffer.addr: 00010184
# 316 dcache.data_array.addr0_reg: 30
# 316 dcache.data_stage_buffer.sel_way: 00
# 316 dcache.data_array.wmask0_reg: 0000000000000000
# 316 dcache.data_array.din0_reg: deadbabedeadbabedeadbabedeadbabe
# 
# 316 dcache.mem_ctrl_req_valid: 1
# 316 dcache.mem_ctrl_req_type: WRITE
# 316 dcache.mem_ctrl_req_block_addr: 00002030
# 316 dcache.mem_ctrl_req_block_data: 00000000deadbeef
# 316 dcache.mem_ctrl_req_addr: 00010180
# 316 dcache.mem_ctrl_req_writethrough: 1
# 316 dcache.mem_ctrl_req_ready: 1
# 316 dcache.mem_ctrl_req_success: 1
# 
# 316 main_mem.req_pipeline: '{'{valid:1, req_type:READ, cache_type:ICACHE, addr:8244, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 316 dcache.mem_ctrl_resp_valid: 0
# 316 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 316 dcache.pipeline_resp_valid: 0
# 316 dcache.pipeline_resp_rd_data: 00000000
#  
# 326 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 326 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 326 rob_state[2] = {pc_npc: 00010194, is_executed: 0, reg_ready: 0}
# 326 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 326 rob_state[4] = {pc_npc: 0001019c, is_executed: 0, reg_ready: 1}
# 326 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 326 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 326 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 326 iiq_enq_ctr:  0
# 326 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 326 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 326 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 326 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 326 lsq_enq_ctr:  2
# 326 lsq_deq_ctr:  1
# 326 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 326 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 326 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 326 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 326 dcache.pipeline_req_valid: 1
# 326 dcache.pipeline_req_type: WRITE
# 326 dcache.pipeline_req_addr: 00010180
# 326 dcache.pipeline_req_wr_data: deadbeef
# 
# 326 dcache.mem_ctrl_resp_was_valid: 0
# 326 dcache.refill_waiting: 0
# 326 dcache.refill_writing: 0
# 326 dcache.refill_wmask: 10
# 
# 326 dcache.tag_stage_buffer.valid: 0
# 326 dcache.tag_array.csb0_reg: 0
# 326 dcache.tag_stage_buffer.refill: 0
# 326 dcache.tag_stage_buffer.req_type: WRITE
# 326 dcache.tag_array.web0_reg: 0
# 326 dcache.tag_array.wmask0_reg: 10
# 326 dcache.tag_stage_buffer.addr: 00010180
# 326 dcache.tag_array.addr0_reg: 30
# 326 dcache.tag_stage_buffer.wr_data: deadbeef
# 326 dcache.tag_array.din0_reg: 800080800080
# 
# 326 dcache.data_stage_buffer.valid: 1
# 326 dcache.data_array.csb0_reg: 1
# 326 dcache.data_stage_buffer.refill: 0
# 326 dcache.data_stage_buffer.req_type: WRITE
# 326 dcache.data_array.web0_reg: 1
# 326 dcache.data_stage_buffer.addr: 00010180
# 326 dcache.data_array.addr0_reg: 30
# 326 dcache.data_stage_buffer.sel_way: 01
# 326 dcache.data_array.wmask0_reg: 0000000000001111
# 326 dcache.data_array.din0_reg: deadbeefdeadbeefdeadbeefdeadbeef
# 
# 326 dcache.mem_ctrl_req_valid: 0
# 326 dcache.mem_ctrl_req_type: WRITE
# 326 dcache.mem_ctrl_req_block_addr: 00002030
# 326 dcache.mem_ctrl_req_block_data: 00000000deadbeef
# 326 dcache.mem_ctrl_req_addr: 00010180
# 326 dcache.mem_ctrl_req_writethrough: 0
# 326 dcache.mem_ctrl_req_ready: 0
# 326 dcache.mem_ctrl_req_success: 0
# 
# 326 main_mem.req_pipeline: '{'{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8240, data:3735928559, width:WORD, whole_addr:65920, writethrough:1}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8244, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 326 dcache.mem_ctrl_resp_valid: 0
# 326 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 326 dcache.pipeline_resp_valid: 1
# 326 dcache.pipeline_resp_rd_data: xxxxxxxx
#  
# 336 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 336 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 336 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 336 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 336 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 336 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 336 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 336 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 336 iiq_enq_ctr:  0
# 336 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 336 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 336 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 336 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 336 lsq_enq_ctr:  2
# 336 lsq_deq_ctr:  2
# 336 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 336 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 336 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 336 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 336 dcache.pipeline_req_valid: 0
# 336 dcache.pipeline_req_type: READ
# 336 dcache.pipeline_req_addr: 00000000
# 336 dcache.pipeline_req_wr_data: 00000000
# 
# 336 dcache.mem_ctrl_resp_was_valid: 0
# 336 dcache.refill_waiting: 0
# 336 dcache.refill_writing: 0
# 336 dcache.refill_wmask: 10
# 
# 336 dcache.tag_stage_buffer.valid: 0
# 336 dcache.tag_array.csb0_reg: 0
# 336 dcache.tag_stage_buffer.refill: 0
# 336 dcache.tag_stage_buffer.req_type: WRITE
# 336 dcache.tag_array.web0_reg: 0
# 336 dcache.tag_array.wmask0_reg: 10
# 336 dcache.tag_stage_buffer.addr: 00010180
# 336 dcache.tag_array.addr0_reg: 30
# 336 dcache.tag_stage_buffer.wr_data: deadbeef
# 336 dcache.tag_array.din0_reg: 800080800080
# 
# 336 dcache.data_stage_buffer.valid: 0
# 336 dcache.data_array.csb0_reg: 0
# 336 dcache.data_stage_buffer.refill: 0
# 336 dcache.data_stage_buffer.req_type: WRITE
# 336 dcache.data_array.web0_reg: 0
# 336 dcache.data_stage_buffer.addr: 00010180
# 336 dcache.data_array.addr0_reg: 30
# 336 dcache.data_stage_buffer.sel_way: 00
# 336 dcache.data_array.wmask0_reg: 0000000000000000
# 336 dcache.data_array.din0_reg: deadbeefdeadbeefdeadbeefdeadbeef
# 
# 336 dcache.mem_ctrl_req_valid: 0
# 336 dcache.mem_ctrl_req_type: WRITE
# 336 dcache.mem_ctrl_req_block_addr: 00002030
# 336 dcache.mem_ctrl_req_block_data: 00000000deadbeef
# 336 dcache.mem_ctrl_req_addr: 00010180
# 336 dcache.mem_ctrl_req_writethrough: 0
# 336 dcache.mem_ctrl_req_ready: 0
# 336 dcache.mem_ctrl_req_success: 0
# 
# 336 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8240, data:3735928559, width:WORD, whole_addr:65920, writethrough:1}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8244, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 336 dcache.mem_ctrl_resp_valid: 0
# 336 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 336 dcache.pipeline_resp_valid: 0
# 336 dcache.pipeline_resp_rd_data: 00000000
#  
# 346 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 346 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 346 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 346 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 346 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 346 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 346 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 346 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 346 iiq_enq_ctr:  0
# 346 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 346 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 346 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 346 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 346 lsq_enq_ctr:  2
# 346 lsq_deq_ctr:  2
# 346 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 346 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 346 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 346 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 346 dcache.pipeline_req_valid: 0
# 346 dcache.pipeline_req_type: READ
# 346 dcache.pipeline_req_addr: 00000000
# 346 dcache.pipeline_req_wr_data: 00000000
# 
# 346 dcache.mem_ctrl_resp_was_valid: 0
# 346 dcache.refill_waiting: 0
# 346 dcache.refill_writing: 0
# 346 dcache.refill_wmask: 10
# 
# 346 dcache.tag_stage_buffer.valid: 0
# 346 dcache.tag_array.csb0_reg: 0
# 346 dcache.tag_stage_buffer.refill: 0
# 346 dcache.tag_stage_buffer.req_type: READ
# 346 dcache.tag_array.web0_reg: 0
# 346 dcache.tag_array.wmask0_reg: 10
# 346 dcache.tag_stage_buffer.addr: 00000000
# 346 dcache.tag_array.addr0_reg: 00
# 346 dcache.tag_stage_buffer.wr_data: 00000000
# 346 dcache.tag_array.din0_reg: 800000800000
# 
# 346 dcache.data_stage_buffer.valid: 0
# 346 dcache.data_array.csb0_reg: 0
# 346 dcache.data_stage_buffer.refill: 0
# 346 dcache.data_stage_buffer.req_type: WRITE
# 346 dcache.data_array.web0_reg: 0
# 346 dcache.data_stage_buffer.addr: 00010180
# 346 dcache.data_array.addr0_reg: 30
# 346 dcache.data_stage_buffer.sel_way: 00
# 346 dcache.data_array.wmask0_reg: 0000000000000000
# 346 dcache.data_array.din0_reg: deadbeefdeadbeefdeadbeefdeadbeef
# 
# 346 dcache.mem_ctrl_req_valid: 0
# 346 dcache.mem_ctrl_req_type: READ
# 346 dcache.mem_ctrl_req_block_addr: 00000000
# 346 dcache.mem_ctrl_req_block_data: 0000000000000000
# 346 dcache.mem_ctrl_req_addr: 00000000
# 346 dcache.mem_ctrl_req_writethrough: 0
# 346 dcache.mem_ctrl_req_ready: 0
# 346 dcache.mem_ctrl_req_success: 0
# 
# 346 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8240, data:3735928559, width:WORD, whole_addr:65920, writethrough:1}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8244, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 346 dcache.mem_ctrl_resp_valid: 0
# 346 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 346 dcache.pipeline_resp_valid: 0
# 346 dcache.pipeline_resp_rd_data: 00000000
#  
# 356 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 356 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 356 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 356 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 356 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 356 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 356 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 356 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 356 iiq_enq_ctr:  0
# 356 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 356 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 356 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 356 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 356 lsq_enq_ctr:  2
# 356 lsq_deq_ctr:  2
# 356 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 356 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 356 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 356 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 356 dcache.pipeline_req_valid: 0
# 356 dcache.pipeline_req_type: READ
# 356 dcache.pipeline_req_addr: 00000000
# 356 dcache.pipeline_req_wr_data: 00000000
# 
# 356 dcache.mem_ctrl_resp_was_valid: 0
# 356 dcache.refill_waiting: 0
# 356 dcache.refill_writing: 0
# 356 dcache.refill_wmask: 10
# 
# 356 dcache.tag_stage_buffer.valid: 0
# 356 dcache.tag_array.csb0_reg: 0
# 356 dcache.tag_stage_buffer.refill: 0
# 356 dcache.tag_stage_buffer.req_type: READ
# 356 dcache.tag_array.web0_reg: 0
# 356 dcache.tag_array.wmask0_reg: 10
# 356 dcache.tag_stage_buffer.addr: 00000000
# 356 dcache.tag_array.addr0_reg: 00
# 356 dcache.tag_stage_buffer.wr_data: 00000000
# 356 dcache.tag_array.din0_reg: 800000800000
# 
# 356 dcache.data_stage_buffer.valid: 0
# 356 dcache.data_array.csb0_reg: 0
# 356 dcache.data_stage_buffer.refill: 0
# 356 dcache.data_stage_buffer.req_type: READ
# 356 dcache.data_array.web0_reg: 0
# 356 dcache.data_stage_buffer.addr: 00000000
# 356 dcache.data_array.addr0_reg: 00
# 356 dcache.data_stage_buffer.sel_way: 00
# 356 dcache.data_array.wmask0_reg: 0000000000000000
# 356 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 356 dcache.mem_ctrl_req_valid: 0
# 356 dcache.mem_ctrl_req_type: READ
# 356 dcache.mem_ctrl_req_block_addr: 00000000
# 356 dcache.mem_ctrl_req_block_data: 0000000000000000
# 356 dcache.mem_ctrl_req_addr: 00000000
# 356 dcache.mem_ctrl_req_writethrough: 0
# 356 dcache.mem_ctrl_req_ready: 0
# 356 dcache.mem_ctrl_req_success: 0
# 
# 356 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8240, data:3735928559, width:WORD, whole_addr:65920, writethrough:1}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8244, data:0, width:WORD, whole_addr:0, writethrough:0}}
# 
# 356 dcache.mem_ctrl_resp_valid: 0
# 356 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 356 dcache.pipeline_resp_valid: 0
# 356 dcache.pipeline_resp_rd_data: 00000000
#  
# 366 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 366 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 366 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 366 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 366 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 366 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 366 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 366 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 366 iiq_enq_ctr:  0
# 366 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 366 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 366 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 366 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 366 lsq_enq_ctr:  2
# 366 lsq_deq_ctr:  2
# 366 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 366 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 366 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 366 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 366 dcache.pipeline_req_valid: 0
# 366 dcache.pipeline_req_type: READ
# 366 dcache.pipeline_req_addr: 00000000
# 366 dcache.pipeline_req_wr_data: 00000000
# 
# 366 dcache.mem_ctrl_resp_was_valid: 0
# 366 dcache.refill_waiting: 0
# 366 dcache.refill_writing: 0
# 366 dcache.refill_wmask: 10
# 
# 366 dcache.tag_stage_buffer.valid: 0
# 366 dcache.tag_array.csb0_reg: 0
# 366 dcache.tag_stage_buffer.refill: 0
# 366 dcache.tag_stage_buffer.req_type: READ
# 366 dcache.tag_array.web0_reg: 0
# 366 dcache.tag_array.wmask0_reg: 10
# 366 dcache.tag_stage_buffer.addr: 00000000
# 366 dcache.tag_array.addr0_reg: 00
# 366 dcache.tag_stage_buffer.wr_data: 00000000
# 366 dcache.tag_array.din0_reg: 800000800000
# 
# 366 dcache.data_stage_buffer.valid: 0
# 366 dcache.data_array.csb0_reg: 0
# 366 dcache.data_stage_buffer.refill: 0
# 366 dcache.data_stage_buffer.req_type: READ
# 366 dcache.data_array.web0_reg: 0
# 366 dcache.data_stage_buffer.addr: 00000000
# 366 dcache.data_array.addr0_reg: 00
# 366 dcache.data_stage_buffer.sel_way: 00
# 366 dcache.data_array.wmask0_reg: 0000000000000000
# 366 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 366 dcache.mem_ctrl_req_valid: 0
# 366 dcache.mem_ctrl_req_type: READ
# 366 dcache.mem_ctrl_req_block_addr: 00000000
# 366 dcache.mem_ctrl_req_block_data: 0000000000000000
# 366 dcache.mem_ctrl_req_addr: 00000000
# 366 dcache.mem_ctrl_req_writethrough: 0
# 366 dcache.mem_ctrl_req_ready: 0
# 366 dcache.mem_ctrl_req_success: 0
# 
# 366 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8240, data:3735928559, width:WORD, whole_addr:65920, writethrough:1}}
# 
# 366 dcache.mem_ctrl_resp_valid: 0
# 366 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 366 dcache.pipeline_resp_valid: 0
# 366 dcache.pipeline_resp_rd_data: 00000000
#  
# 376 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 376 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 376 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 376 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 376 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 376 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 376 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 376 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 376 iiq_enq_ctr:  0
# 376 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 376 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 376 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 376 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 376 lsq_enq_ctr:  2
# 376 lsq_deq_ctr:  2
# 376 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 376 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 376 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 376 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 376 dcache.pipeline_req_valid: 0
# 376 dcache.pipeline_req_type: READ
# 376 dcache.pipeline_req_addr: 00000000
# 376 dcache.pipeline_req_wr_data: 00000000
# 
# 376 dcache.mem_ctrl_resp_was_valid: 0
# 376 dcache.refill_waiting: 0
# 376 dcache.refill_writing: 0
# 376 dcache.refill_wmask: 10
# 
# 376 dcache.tag_stage_buffer.valid: 0
# 376 dcache.tag_array.csb0_reg: 0
# 376 dcache.tag_stage_buffer.refill: 0
# 376 dcache.tag_stage_buffer.req_type: READ
# 376 dcache.tag_array.web0_reg: 0
# 376 dcache.tag_array.wmask0_reg: 10
# 376 dcache.tag_stage_buffer.addr: 00000000
# 376 dcache.tag_array.addr0_reg: 00
# 376 dcache.tag_stage_buffer.wr_data: 00000000
# 376 dcache.tag_array.din0_reg: 800000800000
# 
# 376 dcache.data_stage_buffer.valid: 0
# 376 dcache.data_array.csb0_reg: 0
# 376 dcache.data_stage_buffer.refill: 0
# 376 dcache.data_stage_buffer.req_type: READ
# 376 dcache.data_array.web0_reg: 0
# 376 dcache.data_stage_buffer.addr: 00000000
# 376 dcache.data_array.addr0_reg: 00
# 376 dcache.data_stage_buffer.sel_way: 00
# 376 dcache.data_array.wmask0_reg: 0000000000000000
# 376 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 376 dcache.mem_ctrl_req_valid: 0
# 376 dcache.mem_ctrl_req_type: READ
# 376 dcache.mem_ctrl_req_block_addr: 00000000
# 376 dcache.mem_ctrl_req_block_data: 0000000000000000
# 376 dcache.mem_ctrl_req_addr: 00000000
# 376 dcache.mem_ctrl_req_writethrough: 0
# 376 dcache.mem_ctrl_req_ready: 0
# 376 dcache.mem_ctrl_req_success: 0
# 
# 376 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 376 dcache.mem_ctrl_resp_valid: 0
# 376 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 376 dcache.pipeline_resp_valid: 0
# 376 dcache.pipeline_resp_rd_data: 00000000
#  
# 386 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 386 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 386 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 386 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 386 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 386 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 386 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 386 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 386 iiq_enq_ctr:  0
# 386 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 386 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 386 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 386 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 386 lsq_enq_ctr:  2
# 386 lsq_deq_ctr:  2
# 386 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 386 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 386 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 386 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 386 dcache.pipeline_req_valid: 0
# 386 dcache.pipeline_req_type: READ
# 386 dcache.pipeline_req_addr: 00000000
# 386 dcache.pipeline_req_wr_data: 00000000
# 
# 386 dcache.mem_ctrl_resp_was_valid: 0
# 386 dcache.refill_waiting: 0
# 386 dcache.refill_writing: 0
# 386 dcache.refill_wmask: 10
# 
# 386 dcache.tag_stage_buffer.valid: 0
# 386 dcache.tag_array.csb0_reg: 0
# 386 dcache.tag_stage_buffer.refill: 0
# 386 dcache.tag_stage_buffer.req_type: READ
# 386 dcache.tag_array.web0_reg: 0
# 386 dcache.tag_array.wmask0_reg: 10
# 386 dcache.tag_stage_buffer.addr: 00000000
# 386 dcache.tag_array.addr0_reg: 00
# 386 dcache.tag_stage_buffer.wr_data: 00000000
# 386 dcache.tag_array.din0_reg: 800000800000
# 
# 386 dcache.data_stage_buffer.valid: 0
# 386 dcache.data_array.csb0_reg: 0
# 386 dcache.data_stage_buffer.refill: 0
# 386 dcache.data_stage_buffer.req_type: READ
# 386 dcache.data_array.web0_reg: 0
# 386 dcache.data_stage_buffer.addr: 00000000
# 386 dcache.data_array.addr0_reg: 00
# 386 dcache.data_stage_buffer.sel_way: 00
# 386 dcache.data_array.wmask0_reg: 0000000000000000
# 386 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 386 dcache.mem_ctrl_req_valid: 0
# 386 dcache.mem_ctrl_req_type: READ
# 386 dcache.mem_ctrl_req_block_addr: 00000000
# 386 dcache.mem_ctrl_req_block_data: 0000000000000000
# 386 dcache.mem_ctrl_req_addr: 00000000
# 386 dcache.mem_ctrl_req_writethrough: 0
# 386 dcache.mem_ctrl_req_ready: 0
# 386 dcache.mem_ctrl_req_success: 0
# 
# 386 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 386 dcache.mem_ctrl_resp_valid: 0
# 386 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 386 dcache.pipeline_resp_valid: 0
# 386 dcache.pipeline_resp_rd_data: 00000000
#  
# 396 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 396 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 396 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 396 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 396 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 396 rob_state[5] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 396 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 396 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 396 iiq_enq_ctr:  0
# 396 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 396 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 396 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 396 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 396 lsq_enq_ctr:  2
# 396 lsq_deq_ctr:  2
# 396 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 396 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 396 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 396 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 396 dcache.pipeline_req_valid: 0
# 396 dcache.pipeline_req_type: READ
# 396 dcache.pipeline_req_addr: 00000000
# 396 dcache.pipeline_req_wr_data: 00000000
# 
# 396 dcache.mem_ctrl_resp_was_valid: 0
# 396 dcache.refill_waiting: 0
# 396 dcache.refill_writing: 0
# 396 dcache.refill_wmask: 10
# 
# 396 dcache.tag_stage_buffer.valid: 0
# 396 dcache.tag_array.csb0_reg: 0
# 396 dcache.tag_stage_buffer.refill: 0
# 396 dcache.tag_stage_buffer.req_type: READ
# 396 dcache.tag_array.web0_reg: 0
# 396 dcache.tag_array.wmask0_reg: 10
# 396 dcache.tag_stage_buffer.addr: 00000000
# 396 dcache.tag_array.addr0_reg: 00
# 396 dcache.tag_stage_buffer.wr_data: 00000000
# 396 dcache.tag_array.din0_reg: 800000800000
# 
# 396 dcache.data_stage_buffer.valid: 0
# 396 dcache.data_array.csb0_reg: 0
# 396 dcache.data_stage_buffer.refill: 0
# 396 dcache.data_stage_buffer.req_type: READ
# 396 dcache.data_array.web0_reg: 0
# 396 dcache.data_stage_buffer.addr: 00000000
# 396 dcache.data_array.addr0_reg: 00
# 396 dcache.data_stage_buffer.sel_way: 00
# 396 dcache.data_array.wmask0_reg: 0000000000000000
# 396 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 396 dcache.mem_ctrl_req_valid: 0
# 396 dcache.mem_ctrl_req_type: READ
# 396 dcache.mem_ctrl_req_block_addr: 00000000
# 396 dcache.mem_ctrl_req_block_data: 0000000000000000
# 396 dcache.mem_ctrl_req_addr: 00000000
# 396 dcache.mem_ctrl_req_writethrough: 0
# 396 dcache.mem_ctrl_req_ready: 0
# 396 dcache.mem_ctrl_req_success: 0
# 
# 396 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 396 dcache.mem_ctrl_resp_valid: 0
# 396 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 396 dcache.pipeline_resp_valid: 0
# 396 dcache.pipeline_resp_rd_data: 00000000
#  
# 406 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 406 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 406 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 406 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 406 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 406 rob_state[5] = {pc_npc: 000101a0, is_executed: 0, reg_ready: 0}
# 406 rob_state[6] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 406 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 406 iiq_enq_ctr:  0
# 406 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 406 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 406 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 406 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 406 lsq_enq_ctr:  3
# 406 lsq_deq_ctr:  2
# 406 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 406 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 406 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  5
#                 }
# 406 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 0, base_addr: 00000000,
#                     st_data_rob_id:  0, st_data_ready: 0, st_data: 00000000,
#                     instr_rob_id:  0
#                 }
# 406 dcache.pipeline_req_valid: 1
# 406 dcache.pipeline_req_type: READ
# 406 dcache.pipeline_req_addr: 00010184
# 406 dcache.pipeline_req_wr_data: 00000000
# 
# 406 dcache.mem_ctrl_resp_was_valid: 0
# 406 dcache.refill_waiting: 0
# 406 dcache.refill_writing: 0
# 406 dcache.refill_wmask: 10
# 
# 406 dcache.tag_stage_buffer.valid: 0
# 406 dcache.tag_array.csb0_reg: 0
# 406 dcache.tag_stage_buffer.refill: 0
# 406 dcache.tag_stage_buffer.req_type: READ
# 406 dcache.tag_array.web0_reg: 0
# 406 dcache.tag_array.wmask0_reg: 10
# 406 dcache.tag_stage_buffer.addr: 00000000
# 406 dcache.tag_array.addr0_reg: 00
# 406 dcache.tag_stage_buffer.wr_data: 00000000
# 406 dcache.tag_array.din0_reg: 800000800000
# 
# 406 dcache.data_stage_buffer.valid: 0
# 406 dcache.data_array.csb0_reg: 0
# 406 dcache.data_stage_buffer.refill: 0
# 406 dcache.data_stage_buffer.req_type: READ
# 406 dcache.data_array.web0_reg: 0
# 406 dcache.data_stage_buffer.addr: 00000000
# 406 dcache.data_array.addr0_reg: 00
# 406 dcache.data_stage_buffer.sel_way: 00
# 406 dcache.data_array.wmask0_reg: 0000000000000000
# 406 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 406 dcache.mem_ctrl_req_valid: 0
# 406 dcache.mem_ctrl_req_type: READ
# 406 dcache.mem_ctrl_req_block_addr: 00000000
# 406 dcache.mem_ctrl_req_block_data: 0000000000000000
# 406 dcache.mem_ctrl_req_addr: 00000000
# 406 dcache.mem_ctrl_req_writethrough: 0
# 406 dcache.mem_ctrl_req_ready: 0
# 406 dcache.mem_ctrl_req_success: 0
# 
# 406 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 406 dcache.mem_ctrl_resp_valid: 0
# 406 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 406 dcache.pipeline_resp_valid: 0
# 406 dcache.pipeline_resp_rd_data: 00000000
#  
# 416 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 416 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 416 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 416 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 416 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 416 rob_state[5] = {pc_npc: 000101a0, is_executed: 0, reg_ready: 0}
# 416 rob_state[6] = {pc_npc: 000101a4, is_executed: 0, reg_ready: 0}
# 416 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 416 iiq_enq_ctr:  0
# 416 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 416 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 416 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 416 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 416 lsq_enq_ctr:  4
# 416 lsq_deq_ctr:  2
# 416 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 416 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 416 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  5
#                 }
# 416 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  6
#                 }
# 416 dcache.pipeline_req_valid: 1
# 416 dcache.pipeline_req_type: READ
# 416 dcache.pipeline_req_addr: 00010184
# 416 dcache.pipeline_req_wr_data: 00000000
# 
# 416 dcache.mem_ctrl_resp_was_valid: 0
# 416 dcache.refill_waiting: 0
# 416 dcache.refill_writing: 0
# 416 dcache.refill_wmask: 10
# 
# 416 dcache.tag_stage_buffer.valid: 1
# 416 dcache.tag_array.csb0_reg: 1
# 416 dcache.tag_stage_buffer.refill: 0
# 416 dcache.tag_stage_buffer.req_type: READ
# 416 dcache.tag_array.web0_reg: 0
# 416 dcache.tag_array.wmask0_reg: 10
# 416 dcache.tag_stage_buffer.addr: 00010184
# 416 dcache.tag_array.addr0_reg: 30
# 416 dcache.tag_stage_buffer.wr_data: 00000000
# 416 dcache.tag_array.din0_reg: 800080800080
# 
# 416 dcache.data_stage_buffer.valid: 0
# 416 dcache.data_array.csb0_reg: 0
# 416 dcache.data_stage_buffer.refill: 0
# 416 dcache.data_stage_buffer.req_type: READ
# 416 dcache.data_array.web0_reg: 0
# 416 dcache.data_stage_buffer.addr: 00000000
# 416 dcache.data_array.addr0_reg: 00
# 416 dcache.data_stage_buffer.sel_way: 00
# 416 dcache.data_array.wmask0_reg: 0000000000000000
# 416 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 416 dcache.mem_ctrl_req_valid: 0
# 416 dcache.mem_ctrl_req_type: READ
# 416 dcache.mem_ctrl_req_block_addr: 00002030
# 416 dcache.mem_ctrl_req_block_data: 0000000000000000
# 416 dcache.mem_ctrl_req_addr: 00010184
# 416 dcache.mem_ctrl_req_writethrough: 0
# 416 dcache.mem_ctrl_req_ready: 0
# 416 dcache.mem_ctrl_req_success: 0
# 
# 416 main_mem.req_pipeline: '{'{valid:1, req_type:READ, cache_type:ICACHE, addr:8245, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 416 dcache.mem_ctrl_resp_valid: 0
# 416 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 416 dcache.pipeline_resp_valid: 0
# 416 dcache.pipeline_resp_rd_data: 00000000
#  
# 426 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 426 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 426 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 426 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 426 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 426 rob_state[5] = {pc_npc: 000101a0, is_executed: 0, reg_ready: 0}
# 426 rob_state[6] = {pc_npc: 000101a4, is_executed: 0, reg_ready: 0}
# 426 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 426 iiq_enq_ctr:  0
# 426 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 426 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 426 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 426 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 426 lsq_enq_ctr:  4
# 426 lsq_deq_ctr:  2
# 426 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 426 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 426 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  5
#                 }
# 426 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  6
#                 }
# 426 dcache.pipeline_req_valid: 1
# 426 dcache.pipeline_req_type: READ
# 426 dcache.pipeline_req_addr: 00010184
# 426 dcache.pipeline_req_wr_data: 00000000
# 
# 426 dcache.mem_ctrl_resp_was_valid: 0
# 426 dcache.refill_waiting: 0
# 426 dcache.refill_writing: 0
# 426 dcache.refill_wmask: 10
# 
# 426 dcache.tag_stage_buffer.valid: 0
# 426 dcache.tag_array.csb0_reg: 0
# 426 dcache.tag_stage_buffer.refill: 0
# 426 dcache.tag_stage_buffer.req_type: READ
# 426 dcache.tag_array.web0_reg: 0
# 426 dcache.tag_array.wmask0_reg: 10
# 426 dcache.tag_stage_buffer.addr: 00010184
# 426 dcache.tag_array.addr0_reg: 30
# 426 dcache.tag_stage_buffer.wr_data: 00000000
# 426 dcache.tag_array.din0_reg: 800080800080
# 
# 426 dcache.data_stage_buffer.valid: 1
# 426 dcache.data_array.csb0_reg: 1
# 426 dcache.data_stage_buffer.refill: 0
# 426 dcache.data_stage_buffer.req_type: READ
# 426 dcache.data_array.web0_reg: 0
# 426 dcache.data_stage_buffer.addr: 00010184
# 426 dcache.data_array.addr0_reg: 30
# 426 dcache.data_stage_buffer.sel_way: 01
# 426 dcache.data_array.wmask0_reg: 0000000000000000
# 426 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 426 dcache.mem_ctrl_req_valid: 0
# 426 dcache.mem_ctrl_req_type: READ
# 426 dcache.mem_ctrl_req_block_addr: 00002030
# 426 dcache.mem_ctrl_req_block_data: 0000000000000000
# 426 dcache.mem_ctrl_req_addr: 00010184
# 426 dcache.mem_ctrl_req_writethrough: 0
# 426 dcache.mem_ctrl_req_ready: 0
# 426 dcache.mem_ctrl_req_success: 0
# 
# 426 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8245, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 426 dcache.mem_ctrl_resp_valid: 0
# 426 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 426 dcache.pipeline_resp_valid: 1
# 426 dcache.pipeline_resp_rd_data: deadbabe
#  
# 436 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 436 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 436 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 436 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 436 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 436 rob_state[5] = {pc_npc: 000101a0, is_executed: 1, reg_ready: 1}
# 436 rob_state[6] = {pc_npc: 000101a4, is_executed: 0, reg_ready: 0}
# 436 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 436 iiq_enq_ctr:  0
# 436 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 436 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 436 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 436 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 436 lsq_enq_ctr:  4
# 436 lsq_deq_ctr:  3
# 436 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 436 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 436 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  5
#                 }
# 436 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  6
#                 }
# 436 dcache.pipeline_req_valid: 1
# 436 dcache.pipeline_req_type: READ
# 436 dcache.pipeline_req_addr: 00010180
# 436 dcache.pipeline_req_wr_data: 00000000
# 
# 436 dcache.mem_ctrl_resp_was_valid: 0
# 436 dcache.refill_waiting: 0
# 436 dcache.refill_writing: 0
# 436 dcache.refill_wmask: 10
# 
# 436 dcache.tag_stage_buffer.valid: 0
# 436 dcache.tag_array.csb0_reg: 0
# 436 dcache.tag_stage_buffer.refill: 0
# 436 dcache.tag_stage_buffer.req_type: READ
# 436 dcache.tag_array.web0_reg: 0
# 436 dcache.tag_array.wmask0_reg: 10
# 436 dcache.tag_stage_buffer.addr: 00010184
# 436 dcache.tag_array.addr0_reg: 30
# 436 dcache.tag_stage_buffer.wr_data: 00000000
# 436 dcache.tag_array.din0_reg: 800080800080
# 
# 436 dcache.data_stage_buffer.valid: 0
# 436 dcache.data_array.csb0_reg: 0
# 436 dcache.data_stage_buffer.refill: 0
# 436 dcache.data_stage_buffer.req_type: READ
# 436 dcache.data_array.web0_reg: 0
# 436 dcache.data_stage_buffer.addr: 00010184
# 436 dcache.data_array.addr0_reg: 30
# 436 dcache.data_stage_buffer.sel_way: 00
# 436 dcache.data_array.wmask0_reg: 0000000000000000
# 436 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 436 dcache.mem_ctrl_req_valid: 0
# 436 dcache.mem_ctrl_req_type: READ
# 436 dcache.mem_ctrl_req_block_addr: 00002030
# 436 dcache.mem_ctrl_req_block_data: 0000000000000000
# 436 dcache.mem_ctrl_req_addr: 00010184
# 436 dcache.mem_ctrl_req_writethrough: 0
# 436 dcache.mem_ctrl_req_ready: 0
# 436 dcache.mem_ctrl_req_success: 0
# 
# 436 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8245, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 436 dcache.mem_ctrl_resp_valid: 0
# 436 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 436 dcache.pipeline_resp_valid: 0
# 436 dcache.pipeline_resp_rd_data: 00000000
#  
# 446 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 446 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 446 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 446 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 446 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 446 rob_state[5] = {pc_npc: 000101a0, is_executed: 1, reg_ready: 1}
# 446 rob_state[6] = {pc_npc: 000101a4, is_executed: 0, reg_ready: 0}
# 446 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 446 iiq_enq_ctr:  0
# 446 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 446 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 446 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 446 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 446 lsq_enq_ctr:  4
# 446 lsq_deq_ctr:  3
# 446 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 446 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 446 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  5
#                 }
# 446 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  6
#                 }
# 446 dcache.pipeline_req_valid: 1
# 446 dcache.pipeline_req_type: READ
# 446 dcache.pipeline_req_addr: 00010180
# 446 dcache.pipeline_req_wr_data: 00000000
# 
# 446 dcache.mem_ctrl_resp_was_valid: 0
# 446 dcache.refill_waiting: 0
# 446 dcache.refill_writing: 0
# 446 dcache.refill_wmask: 10
# 
# 446 dcache.tag_stage_buffer.valid: 1
# 446 dcache.tag_array.csb0_reg: 1
# 446 dcache.tag_stage_buffer.refill: 0
# 446 dcache.tag_stage_buffer.req_type: READ
# 446 dcache.tag_array.web0_reg: 0
# 446 dcache.tag_array.wmask0_reg: 10
# 446 dcache.tag_stage_buffer.addr: 00010180
# 446 dcache.tag_array.addr0_reg: 30
# 446 dcache.tag_stage_buffer.wr_data: 00000000
# 446 dcache.tag_array.din0_reg: 800080800080
# 
# 446 dcache.data_stage_buffer.valid: 0
# 446 dcache.data_array.csb0_reg: 0
# 446 dcache.data_stage_buffer.refill: 0
# 446 dcache.data_stage_buffer.req_type: READ
# 446 dcache.data_array.web0_reg: 0
# 446 dcache.data_stage_buffer.addr: 00010184
# 446 dcache.data_array.addr0_reg: 30
# 446 dcache.data_stage_buffer.sel_way: 00
# 446 dcache.data_array.wmask0_reg: 0000000000000000
# 446 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 446 dcache.mem_ctrl_req_valid: 0
# 446 dcache.mem_ctrl_req_type: READ
# 446 dcache.mem_ctrl_req_block_addr: 00002030
# 446 dcache.mem_ctrl_req_block_data: 0000000000000000
# 446 dcache.mem_ctrl_req_addr: 00010180
# 446 dcache.mem_ctrl_req_writethrough: 0
# 446 dcache.mem_ctrl_req_ready: 0
# 446 dcache.mem_ctrl_req_success: 0
# 
# 446 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8245, data:0, width:WORD, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 446 dcache.mem_ctrl_resp_valid: 0
# 446 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 446 dcache.pipeline_resp_valid: 0
# 446 dcache.pipeline_resp_rd_data: 00000000
#  
# 456 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 456 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 456 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 456 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 456 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 456 rob_state[5] = {pc_npc: 000101a0, is_executed: 1, reg_ready: 1}
# 456 rob_state[6] = {pc_npc: 000101a4, is_executed: 0, reg_ready: 0}
# 456 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 456 iiq_enq_ctr:  0
# 456 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 456 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 456 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 456 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 456 lsq_enq_ctr:  4
# 456 lsq_deq_ctr:  3
# 456 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 456 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 456 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  5
#                 }
# 456 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  6
#                 }
# 456 dcache.pipeline_req_valid: 1
# 456 dcache.pipeline_req_type: READ
# 456 dcache.pipeline_req_addr: 00010180
# 456 dcache.pipeline_req_wr_data: 00000000
# 
# 456 dcache.mem_ctrl_resp_was_valid: 0
# 456 dcache.refill_waiting: 0
# 456 dcache.refill_writing: 0
# 456 dcache.refill_wmask: 10
# 
# 456 dcache.tag_stage_buffer.valid: 0
# 456 dcache.tag_array.csb0_reg: 0
# 456 dcache.tag_stage_buffer.refill: 0
# 456 dcache.tag_stage_buffer.req_type: READ
# 456 dcache.tag_array.web0_reg: 0
# 456 dcache.tag_array.wmask0_reg: 10
# 456 dcache.tag_stage_buffer.addr: 00010180
# 456 dcache.tag_array.addr0_reg: 30
# 456 dcache.tag_stage_buffer.wr_data: 00000000
# 456 dcache.tag_array.din0_reg: 800080800080
# 
# 456 dcache.data_stage_buffer.valid: 1
# 456 dcache.data_array.csb0_reg: 1
# 456 dcache.data_stage_buffer.refill: 0
# 456 dcache.data_stage_buffer.req_type: READ
# 456 dcache.data_array.web0_reg: 0
# 456 dcache.data_stage_buffer.addr: 00010180
# 456 dcache.data_array.addr0_reg: 30
# 456 dcache.data_stage_buffer.sel_way: 01
# 456 dcache.data_array.wmask0_reg: 0000000000000000
# 456 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 456 dcache.mem_ctrl_req_valid: 0
# 456 dcache.mem_ctrl_req_type: READ
# 456 dcache.mem_ctrl_req_block_addr: 00002030
# 456 dcache.mem_ctrl_req_block_data: 0000000000000000
# 456 dcache.mem_ctrl_req_addr: 00010180
# 456 dcache.mem_ctrl_req_writethrough: 0
# 456 dcache.mem_ctrl_req_ready: 0
# 456 dcache.mem_ctrl_req_success: 0
# 
# 456 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8245, data:0, width:WORD, whole_addr:0, writethrough:0}}
# 
# 456 dcache.mem_ctrl_resp_valid: 0
# 456 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 456 dcache.pipeline_resp_valid: 1
# 456 dcache.pipeline_resp_rd_data: deadbeef
#  
# 466 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 466 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 466 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 466 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 466 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 466 rob_state[5] = {pc_npc: 000101a0, is_executed: 1, reg_ready: 1}
# 466 rob_state[6] = {pc_npc: 000101a4, is_executed: 1, reg_ready: 1}
# 466 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 466 iiq_enq_ctr:  0
# 466 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 466 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 466 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 466 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 466 lsq_enq_ctr:  4
# 466 lsq_deq_ctr:  4
# 466 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 466 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 466 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  5
#                 }
# 466 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  6
#                 }
# 466 dcache.pipeline_req_valid: 0
# 466 dcache.pipeline_req_type: READ
# 466 dcache.pipeline_req_addr: 00000000
# 466 dcache.pipeline_req_wr_data: 00000000
# 
# 466 dcache.mem_ctrl_resp_was_valid: 0
# 466 dcache.refill_waiting: 0
# 466 dcache.refill_writing: 0
# 466 dcache.refill_wmask: 10
# 
# 466 dcache.tag_stage_buffer.valid: 0
# 466 dcache.tag_array.csb0_reg: 0
# 466 dcache.tag_stage_buffer.refill: 0
# 466 dcache.tag_stage_buffer.req_type: READ
# 466 dcache.tag_array.web0_reg: 0
# 466 dcache.tag_array.wmask0_reg: 10
# 466 dcache.tag_stage_buffer.addr: 00010180
# 466 dcache.tag_array.addr0_reg: 30
# 466 dcache.tag_stage_buffer.wr_data: 00000000
# 466 dcache.tag_array.din0_reg: 800080800080
# 
# 466 dcache.data_stage_buffer.valid: 0
# 466 dcache.data_array.csb0_reg: 0
# 466 dcache.data_stage_buffer.refill: 0
# 466 dcache.data_stage_buffer.req_type: READ
# 466 dcache.data_array.web0_reg: 0
# 466 dcache.data_stage_buffer.addr: 00010180
# 466 dcache.data_array.addr0_reg: 30
# 466 dcache.data_stage_buffer.sel_way: 00
# 466 dcache.data_array.wmask0_reg: 0000000000000000
# 466 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 466 dcache.mem_ctrl_req_valid: 0
# 466 dcache.mem_ctrl_req_type: READ
# 466 dcache.mem_ctrl_req_block_addr: 00002030
# 466 dcache.mem_ctrl_req_block_data: 0000000000000000
# 466 dcache.mem_ctrl_req_addr: 00010180
# 466 dcache.mem_ctrl_req_writethrough: 0
# 466 dcache.mem_ctrl_req_ready: 0
# 466 dcache.mem_ctrl_req_success: 0
# 
# 466 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 466 dcache.mem_ctrl_resp_valid: 0
# 466 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 466 dcache.pipeline_resp_valid: 0
# 466 dcache.pipeline_resp_rd_data: 00000000
#  
# 476 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 476 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 476 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 476 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 476 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 476 rob_state[5] = {pc_npc: 000101a0, is_executed: 1, reg_ready: 1}
# 476 rob_state[6] = {pc_npc: 000101a4, is_executed: 1, reg_ready: 1}
# 476 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 476 iiq_enq_ctr:  0
# 476 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 476 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 476 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 476 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 476 lsq_enq_ctr:  4
# 476 lsq_deq_ctr:  4
# 476 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 476 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 476 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  5
#                 }
# 476 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  6
#                 }
# 476 dcache.pipeline_req_valid: 0
# 476 dcache.pipeline_req_type: READ
# 476 dcache.pipeline_req_addr: 00000000
# 476 dcache.pipeline_req_wr_data: 00000000
# 
# 476 dcache.mem_ctrl_resp_was_valid: 0
# 476 dcache.refill_waiting: 0
# 476 dcache.refill_writing: 0
# 476 dcache.refill_wmask: 10
# 
# 476 dcache.tag_stage_buffer.valid: 0
# 476 dcache.tag_array.csb0_reg: 0
# 476 dcache.tag_stage_buffer.refill: 0
# 476 dcache.tag_stage_buffer.req_type: READ
# 476 dcache.tag_array.web0_reg: 0
# 476 dcache.tag_array.wmask0_reg: 10
# 476 dcache.tag_stage_buffer.addr: 00000000
# 476 dcache.tag_array.addr0_reg: 00
# 476 dcache.tag_stage_buffer.wr_data: 00000000
# 476 dcache.tag_array.din0_reg: 800000800000
# 
# 476 dcache.data_stage_buffer.valid: 0
# 476 dcache.data_array.csb0_reg: 0
# 476 dcache.data_stage_buffer.refill: 0
# 476 dcache.data_stage_buffer.req_type: READ
# 476 dcache.data_array.web0_reg: 0
# 476 dcache.data_stage_buffer.addr: 00010180
# 476 dcache.data_array.addr0_reg: 30
# 476 dcache.data_stage_buffer.sel_way: 00
# 476 dcache.data_array.wmask0_reg: 0000000000000000
# 476 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 476 dcache.mem_ctrl_req_valid: 0
# 476 dcache.mem_ctrl_req_type: READ
# 476 dcache.mem_ctrl_req_block_addr: 00000000
# 476 dcache.mem_ctrl_req_block_data: 0000000000000000
# 476 dcache.mem_ctrl_req_addr: 00000000
# 476 dcache.mem_ctrl_req_writethrough: 0
# 476 dcache.mem_ctrl_req_ready: 0
# 476 dcache.mem_ctrl_req_success: 0
# 
# 476 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 476 dcache.mem_ctrl_resp_valid: 0
# 476 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 476 dcache.pipeline_resp_valid: 0
# 476 dcache.pipeline_resp_rd_data: 00000000
#  
# 486 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 486 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 486 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 486 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 486 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 486 rob_state[5] = {pc_npc: 000101a0, is_executed: 1, reg_ready: 1}
# 486 rob_state[6] = {pc_npc: 000101a4, is_executed: 1, reg_ready: 1}
# 486 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 486 iiq_enq_ctr:  0
# 486 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 486 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 486 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 486 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 486 lsq_enq_ctr:  4
# 486 lsq_deq_ctr:  4
# 486 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 486 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 486 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  5
#                 }
# 486 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  6
#                 }
# 486 dcache.pipeline_req_valid: 0
# 486 dcache.pipeline_req_type: READ
# 486 dcache.pipeline_req_addr: 00000000
# 486 dcache.pipeline_req_wr_data: 00000000
# 
# 486 dcache.mem_ctrl_resp_was_valid: 0
# 486 dcache.refill_waiting: 0
# 486 dcache.refill_writing: 0
# 486 dcache.refill_wmask: 10
# 
# 486 dcache.tag_stage_buffer.valid: 0
# 486 dcache.tag_array.csb0_reg: 0
# 486 dcache.tag_stage_buffer.refill: 0
# 486 dcache.tag_stage_buffer.req_type: READ
# 486 dcache.tag_array.web0_reg: 0
# 486 dcache.tag_array.wmask0_reg: 10
# 486 dcache.tag_stage_buffer.addr: 00000000
# 486 dcache.tag_array.addr0_reg: 00
# 486 dcache.tag_stage_buffer.wr_data: 00000000
# 486 dcache.tag_array.din0_reg: 800000800000
# 
# 486 dcache.data_stage_buffer.valid: 0
# 486 dcache.data_array.csb0_reg: 0
# 486 dcache.data_stage_buffer.refill: 0
# 486 dcache.data_stage_buffer.req_type: READ
# 486 dcache.data_array.web0_reg: 0
# 486 dcache.data_stage_buffer.addr: 00000000
# 486 dcache.data_array.addr0_reg: 00
# 486 dcache.data_stage_buffer.sel_way: 00
# 486 dcache.data_array.wmask0_reg: 0000000000000000
# 486 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 486 dcache.mem_ctrl_req_valid: 0
# 486 dcache.mem_ctrl_req_type: READ
# 486 dcache.mem_ctrl_req_block_addr: 00000000
# 486 dcache.mem_ctrl_req_block_data: 0000000000000000
# 486 dcache.mem_ctrl_req_addr: 00000000
# 486 dcache.mem_ctrl_req_writethrough: 0
# 486 dcache.mem_ctrl_req_ready: 0
# 486 dcache.mem_ctrl_req_success: 0
# 
# 486 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 486 dcache.mem_ctrl_resp_valid: 0
# 486 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 486 dcache.pipeline_resp_valid: 0
# 486 dcache.pipeline_resp_rd_data: 00000000
#  
# 496 rob_state[0] = {pc_npc: 0001018c, is_executed: 1, reg_ready: 1}
# 496 rob_state[1] = {pc_npc: 00010190, is_executed: 1, reg_ready: 1}
# 496 rob_state[2] = {pc_npc: 00010194, is_executed: 1, reg_ready: 1}
# 496 rob_state[3] = {pc_npc: 00010198, is_executed: 1, reg_ready: 1}
# 496 rob_state[4] = {pc_npc: 0001019c, is_executed: 1, reg_ready: 1}
# 496 rob_state[5] = {pc_npc: 000101a0, is_executed: 1, reg_ready: 1}
# 496 rob_state[6] = {pc_npc: 000101a4, is_executed: 1, reg_ready: 1}
# 496 rob_state[7] = {pc_npc: 00000000, is_executed: 0, reg_ready: 0}
# 496 iiq_enq_ctr:  0
# 496 iiq_state[0] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 496 iiq_state[1] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 496 iiq_state[2] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 496 iiq_state[3] = {
#                     src1_valid: 0, src1_rob_id:  0, src1_ready: 0, src1_data: 00000000,
#                     src2_valid: 0, src2_rob_id:  0, src2_ready: 0, src2_data: 00000000,
#                     dst_valid: 0, instr_rob_id:  0
#                 }
# 496 lsq_enq_ctr:  4
# 496 lsq_deq_ctr:  4
# 496 lsq_state[0] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbabe,
#                     instr_rob_id:  1
#                 }
# 496 lsq_state[1] = {
#                     ld_st: 1, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: deadbeef,
#                     instr_rob_id:  2
#                 }
# 496 lsq_state[2] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  5
#                 }
# 496 lsq_state[3] = {
#                     ld_st: 0, base_addr_rob_id:  0, base_addr_ready: 1, base_addr: 00010168,
#                     st_data_rob_id:  0, st_data_ready: 1, st_data: 00000000,
#                     instr_rob_id:  6
#                 }
# 496 dcache.pipeline_req_valid: 0
# 496 dcache.pipeline_req_type: READ
# 496 dcache.pipeline_req_addr: 00000000
# 496 dcache.pipeline_req_wr_data: 00000000
# 
# 496 dcache.mem_ctrl_resp_was_valid: 0
# 496 dcache.refill_waiting: 0
# 496 dcache.refill_writing: 0
# 496 dcache.refill_wmask: 10
# 
# 496 dcache.tag_stage_buffer.valid: 0
# 496 dcache.tag_array.csb0_reg: 0
# 496 dcache.tag_stage_buffer.refill: 0
# 496 dcache.tag_stage_buffer.req_type: READ
# 496 dcache.tag_array.web0_reg: 0
# 496 dcache.tag_array.wmask0_reg: 10
# 496 dcache.tag_stage_buffer.addr: 00000000
# 496 dcache.tag_array.addr0_reg: 00
# 496 dcache.tag_stage_buffer.wr_data: 00000000
# 496 dcache.tag_array.din0_reg: 800000800000
# 
# 496 dcache.data_stage_buffer.valid: 0
# 496 dcache.data_array.csb0_reg: 0
# 496 dcache.data_stage_buffer.refill: 0
# 496 dcache.data_stage_buffer.req_type: READ
# 496 dcache.data_array.web0_reg: 0
# 496 dcache.data_stage_buffer.addr: 00000000
# 496 dcache.data_array.addr0_reg: 00
# 496 dcache.data_stage_buffer.sel_way: 00
# 496 dcache.data_array.wmask0_reg: 0000000000000000
# 496 dcache.data_array.din0_reg: 00000000000000000000000000000000
# 
# 496 dcache.mem_ctrl_req_valid: 0
# 496 dcache.mem_ctrl_req_type: READ
# 496 dcache.mem_ctrl_req_block_addr: 00000000
# 496 dcache.mem_ctrl_req_block_data: 0000000000000000
# 496 dcache.mem_ctrl_req_addr: 00000000
# 496 dcache.mem_ctrl_req_writethrough: 0
# 496 dcache.mem_ctrl_req_ready: 0
# 496 dcache.mem_ctrl_req_success: 0
# 
# 496 main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0, width:BYTE, whole_addr:0, writethrough:0}}
# 
# 496 dcache.mem_ctrl_resp_valid: 0
# 496 dcache.mem_ctrl_resp_block_data: 0000000000000000
# 496 dcache.pipeline_resp_valid: 0
# 496 dcache.pipeline_resp_rd_data: 00000000
# ARF OUT AT TIME   501===================
# ARF[0]: 0x00000000
# ARF[1]: 0x00000000
# ARF[2]: 0x00010168
# ARF[3]: 0x00000000
# ARF[4]: 0x00000000
# ARF[5]: 0x00000000
# ARF[6]: 0x00000000
# ARF[7]: 0x00000000
# ARF[8]: 0xdeadbabe
# ARF[9]: 0xdeadbeef
# ARF[10]: 0x00000000
# ARF[11]: 0x00000000
# ARF[12]: 0x00000000
# ARF[13]: 0x00000000
# ARF[14]: 0x00000000
# ARF[15]: 0x00000000
# ARF[16]: 0x00000000
# ARF[17]: 0x00000000
# ARF[18]: 0x00000000
# ARF[19]: 0x00000000
# ARF[20]: 0x00000000
# ARF[21]: 0x00000000
# ARF[22]: 0x00000000
# ARF[23]: 0x00000000
# ARF[24]: 0x00000000
# ARF[25]: 0x00000000
# ARF[26]: 0x00000000
# ARF[27]: 0x00000000
# ARF[28]: 0x00000000
# ARF[29]: 0x00000000
# ARF[30]: 0x00000000
# ARF[31]: 0x00000000
# END ARF OUT =======================================
# MAIN MEM OUT AT TIME   501===================
# MAIN_MEM[0x0001016c]: 0xxxxxxxxx
# MAIN_MEM[0x00010170]: 0xxxxxxxxx
# MAIN_MEM[0x00010174]: 0xxxxxxxxx
# MAIN_MEM[0x00010178]: 0xxxxxxxxx
# MAIN_MEM[0x0001017c]: 0xxxxxxxxx
# MAIN_MEM[0x00010180]: 0xdeadbeef
# MAIN_MEM[0x00010184]: 0xdeadbabe
# MAIN_MEM[0x00010188]: 0xxxxxxxxx
# MAIN_MEM[0x0001018c]: 0xfe010113
# MAIN_MEM[0x00010190]: 0x00812e23
# MAIN_MEM[0x00010194]: 0x00912c23
# MAIN_MEM[0x00010198]: 0x02010413
# MAIN_MEM[0x0001019c]: 0x00f00493
# MAIN_MEM[0x000101a0]: 0x01c12403
# MAIN_MEM[0x000101a4]: 0x01812483
# MAIN_MEM[0x000101a8]: 0xxxxxxxxx
# END MAIN MEM OUT =======================================
# ** Note: $finish    : ./testing/top_tb.sv(122)
#    Time: 501 ns  Iteration: 0  Instance: /top_tb
# End time: 13:26:31 on Apr 27,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
