info x 70 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 queue
term mark 115 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

LIBRARY  UNISIM;
USE Unisim.Vcomponents.All;

var add 3 0 0 226 11 13 0 0 clockinstd_logic
var add 1 0 0 34 10 12 0 0 Pushinstd_logic
var add 2 0 0 34 10 17 0 0 Popinstd_logic
var add 4 0 0 34 11 19 0 0 resetinstd_logic
var add 5 5 0 36 12 11 0 0 inpinstd_logic_vector
var add 6 5 0 36 13 14 0 0 outputoutstd_logic_vector
var add 7 31 0 34 14 11 0 0 flloutstd_logic
var add 8 31 0 34 14 16 0 0 empoutstd_logic
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 102 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0
cell fill 2 8 0 0 0 0 0 0 1
cell fill 2 24 0 0 0 0 0 0 0
cell fill 2 52 0 0 0 0 0 0 1
cell fill 2 56 0 0 0 0 0 0 0
cell fill 2 68 0 0 0 0 0 0 1
cell fill 2 92 0 0 0 0 0 0 0
cell fill 2 104 0 0 0 0 0 0 1
cell fill 3 0 0 0 0 0 0 0 0
cell fill 3 28 0 0 0 0 0 0 1
cell fill 3 60 0 0 0 0 0 0 1
cell fill 3 76 0 0 0 0 0 0 0
cell fill 3 88 0 0 0 0 0 0 1
cell fill 3 100 0 0 0 0 0 0 0
cell fill 4 0 0 0 0 0 0 0 1
cell fill 4 4 0 0 0 0 0 0 0
cell fill 5 0 0 0 0 0 0 0 000000
cell fill 5 8 0 0 0 0 0 0 000001
cell fill 5 12 0 0 0 0 0 0 000010
cell fill 5 16 0 0 0 0 0 0 000011
cell fill 5 20 0 0 0 0 0 0 000100
cell fill 5 24 0 0 0 0 0 0 000101
cell fill 5 28 0 0 0 0 0 0 000110
cell fill 5 32 0 0 0 0 0 0 000111
cell fill 5 36 0 0 0 0 0 0 001000
cell fill 5 40 0 0 0 0 0 0 001001
cell fill 5 44 0 0 0 0 0 0 001010
cell fill 5 48 0 0 0 0 0 0 001011
cell fill 5 52 0 0 0 0 0 0 001100
cell fill 5 56 0 0 0 0 0 0 001101
cell fill 5 60 0 0 0 0 0 0 001110
cell fill 5 64 0 0 0 0 0 0 001111
cell fill 5 68 0 0 0 0 0 0 010000
cell fill 5 72 0 0 0 0 0 0 010001
cell fill 5 76 0 0 0 0 0 0 010010
cell fill 5 80 0 0 0 0 0 0 010011
cell fill 5 84 0 0 0 0 0 0 010100
cell fill 5 88 0 0 0 0 0 0 010101
cell fill 5 92 0 0 0 0 0 0 010110
cell fill 5 96 0 0 0 0 0 0 010111
cell fill 5 100 0 0 0 0 0 0 011000
cell fill 5 104 0 0 0 0 0 0 011001
cell fill 5 108 0 0 0 0 0 0 011010
cell fill 5 112 0 0 0 0 0 0 011011
time info 50 50 10 10 50 50 1 1 nsclock
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 2487361388 29714872 8 0 0 0 0 queue.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 10 175 10 0 -71 0 Waveform created by
HDL Bencher 4.1i
Source = queue.vhd
Sun Jun 05 01:27:33 2005
type info 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
