INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Codes/verilog-vivado/full_adder/full_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Codes/verilog-vivado/half_adder/half_adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Codes/verilog-vivado/ripple_carry_adder_4/ripple_carry_adder_4.srcs/sources_1/new/ripple_carry_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Codes/verilog-vivado/ripple_carry_adder_4/ripple_carry_adder_4.srcs/sim_1/new/tb_ripple_carry_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ripple_carry_adder_4
