$date
	Sun Oct 23 03:13:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#905939
b1000 !
1"
#905942
b1000 &
b1000 %
1$
#905943
0"
#905946
b100 &
b100 %
#905950
b10 &
b10 %
#905954
b1 &
b1 %
1#
#905958
b0 &
0#
b0 %
0$
#1935887
b11101 !
1"
#1935890
b11101 &
b11101 %
1$
#1935891
0"
#1935894
b1011000 &
b1011000 %
#1935898
b101100 &
b101100 %
#1935902
b10110 &
b10110 %
#1935906
b1011 &
b1011 %
#1935910
b100010 &
b100010 %
#1935914
b10001 &
b10001 %
#1935918
b110100 &
b110100 %
#1935922
b11010 &
b11010 %
#1935926
b1101 &
b1101 %
#1935930
b101000 &
b101000 %
#1935934
b10100 &
b10100 %
#1935938
b1010 &
b1010 %
#1935942
b101 &
b101 %
#1935946
b10000 &
b10000 %
#1935950
b1000 &
b1000 %
#1935954
b100 &
b100 %
#1935958
b10 &
b10 %
#1935962
b1 &
b1 %
1#
#1935966
b0 &
0#
b0 %
0$
#2874562
b11 &
b11 %
1$
b11 !
1"
#2874563
0"
#2874566
b1010 &
b1010 %
#2874570
b101 &
b101 %
#2874574
b10000 &
b10000 %
#2874578
b1000 &
b1000 %
#2874582
b100 &
b100 %
#2874586
b10 &
b10 %
#2874590
b1 &
1#
b1 %
#2874594
b0 &
b0 %
0#
0$
#4500012
