
"Verilog Abreviations
"if(filetype == verilog)
:iab mod module<CR>(<CR><CR>);<CR><CR>endmodule <UP><UP><UP>    <UP><UP><END>
:iab alwpc always @(posedge clock)begin<CR><CR>end<UP><TAB>
:iab alw always @()begin<CR><CR>end<UP><UP><RIGHT><RIGHT><RIGHT><RIGHT><RIGHT><RIGHT>posedge <RIGHT><ESC>
:iab al* always @(*)begin<CR><CR>end<UP>     
"endif
"Add if generate
"What else
