No errors or warnings found.
***** Place and Route Configurations *****
Timing-driven            : ON
Power-driven             : OFF
High-effort              : OFF
Repair min-delay         : ON
Incremental              : OFF
Inter-clock optimization : ON
TDPR scenario            : place_and_route

INFO: Reading User PDC file C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\constraint\io\LedBlinkingDSpeed.io.pdc. 0 error(s) and 0 warning(s)

Running the I/O Bank and Globals Assigner.
Info:  I/O Bank and Globals Assigner identified 7 fixed I/O macros, 0 unfixed I/O macros

I/O Bank and Globals Assigner completed successfully.
Total time spent in I/O Bank and Globals Assigner: 0 seconds

Placer V4.0 - 11.7.1 
Design: LedBlinkingDSpeed               Started: Sun Oct 23 03:00:17 2016

Initializing Timing-Driven Placement ...
Placing design...
End of placement.
Pre-Placement Runtime        : 1 seconds
Placement Runtime            : 2 seconds

Placer completed successfully.

Design: LedBlinkingDSpeed               
Finished: Sun Oct 23 03:00:36 2016
Total CPU Time:     00:00:17            Total Elapsed Time: 00:00:19
Total Memory Usage: 351.1 Mbytes
                        o - o - o - o - o - o


Router 
Design: C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\designer\LedBlinkingDSpeed\LedBlinkingDSpeedStarted: Sun Oct 23 03:00:38 2016


Router completed successfully.

Design: C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\designer\LedBlinkingDSpeed\LedBlinkingDSpeed
Finished: Sun Oct 23 03:00:50 2016
Total CPU Time:     00:00:11            Total Elapsed Time: 00:00:12
Total Memory Usage: 1022.8 Mbytes
                        o - o - o - o - o - o

Info: Iteration 1:
  Number of violating paths: 0
  Worst minimum delay slack: 
Resource Usage
+---------------+------+-------+------------+
| Type          | Used | Total | Percentage |
+---------------+------+-------+------------+
| 4LUT          | 163  | 27696 | 0.59       |
| DFF           | 115  | 27696 | 0.42       |
| I/O Register  | 0    | 414   | 0.00       |
| Logic Element | 164  | 27696 | 0.59       |
+---------------+------+-------+------------+

