
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source E:/Vitis/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'E:/Vitis/Vitis_HLS/2022.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'fd_reality' on host 'laptop-olt6hjvt' (Windows NT_amd64 version 6.2) on Tue Nov 12 15:19:58 +0800 2024
INFO: [HLS 200-10] In directory 'E:/VScode/HLS_LLM_Code/HLSGen/Polybench_kernel_hls/mvt'
Sourcing Tcl script 'E:/VScode/HLS_LLM_Code/HLSGen/Polybench_kernel_hls/mvt/run_hls.tcl'
INFO: [HLS 200-1510] Running: source E:/VScode/HLS_LLM_Code/HLSGen/Polybench_kernel_hls/mvt/run_hls.tcl
INFO: [HLS 200-1510] Running: open_project -reset test_proj_mvt 
INFO: [HLS 200-10] Creating and opening project 'E:/VScode/HLS_LLM_Code/HLSGen/Polybench_kernel_hls/mvt/test_proj_mvt'.
INFO: [HLS 200-1510] Running: set_top kernel_mvt 
INFO: [HLS 200-1510] Running: add_files mvt.cpp 
INFO: [HLS 200-10] Adding design file 'mvt.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution 
INFO: [HLS 200-10] Creating and opening solution 'E:/VScode/HLS_LLM_Code/HLSGen/Polybench_kernel_hls/mvt/test_proj_mvt/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No E:/VScode/HLS_LLM_Code/HLSGen/Polybench_kernel_hls/mvt/test_proj_mvt/solution/solution.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] Analyzing design file 'mvt.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 34.205 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::mult ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::mult ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::mult ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<64, 32, true>::plus ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<65, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<64, 32, true>::plus ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<64, 32, true>::plus ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<64, 32, true>::plus ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Vitis/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::mult ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'kernel_mvt' (mvt.cpp:21:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'kernel_mvt' (mvt.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<64, 32, true>::plus ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'kernel_mvt' (mvt.cpp:24:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::mult ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'kernel_mvt' (mvt.cpp:24:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'kernel_mvt' (mvt.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<64, 32, true>::plus ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'kernel_mvt' (mvt.cpp:21:21)
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'y_2' with compact=bit mode in 32-bits (mvt.cpp:12:0)
INFO: [HLS 214-241] Aggregating bram variable 'y_1' with compact=bit mode in 32-bits (mvt.cpp:12:0)
INFO: [HLS 214-241] Aggregating bram variable 'x2' with compact=bit mode in 32-bits (mvt.cpp:12:0)
INFO: [HLS 214-241] Aggregating bram variable 'x1' with compact=bit mode in 32-bits (mvt.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.506 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.438 GB.
INFO: [XFORM 203-510] Pipelining loop 'L1' (mvt.cpp:17) in function 'kernel_mvt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L3' (mvt.cpp:17) in function 'kernel_mvt' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (mvt.cpp:17) in function 'kernel_mvt' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L3' (mvt.cpp:17) in function 'kernel_mvt' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (mvt.cpp:17) in function 'kernel_mvt' completely with a factor of 40.
INFO: [HLS 200-489] Unrolling loop 'L4' (mvt.cpp:17) in function 'kernel_mvt' completely with a factor of 40.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_mvt' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mvt_Pipeline_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_mvt_Pipeline_L1' (loop 'L1'): Unable to schedule 'load' operation ('A_load_1') on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_mvt_Pipeline_L1' (loop 'L1'): Unable to schedule 'load' operation ('A_load_3') on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_mvt_Pipeline_L1' (loop 'L1'): Unable to schedule 'load' operation ('A_load_5') on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_mvt_Pipeline_L1' (loop 'L1'): Unable to schedule 'load' operation ('A_load_7') on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_mvt_Pipeline_L1' (loop 'L1'): Unable to schedule 'load' operation ('A_load_37') on array 'A' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 22, loop 'L1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.176 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mvt_Pipeline_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L3'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_mvt_Pipeline_L3' (loop 'L3'): Unable to schedule 'load' operation ('A_load_1') on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_mvt_Pipeline_L3' (loop 'L3'): Unable to schedule 'load' operation ('A_load_3') on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_mvt_Pipeline_L3' (loop 'L3'): Unable to schedule 'load' operation ('A_load_5') on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_mvt_Pipeline_L3' (loop 'L3'): Unable to schedule 'load' operation ('A_load_7') on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_mvt_Pipeline_L3' (loop 'L3'): Unable to schedule 'load' operation ('A_load_37') on array 'A' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 22, loop 'L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.585 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mvt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mvt_Pipeline_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mvt_Pipeline_L1' pipeline 'L1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_48_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mvt_Pipeline_L1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.059 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mvt_Pipeline_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mvt_Pipeline_L3' pipeline 'L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_48_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mvt_Pipeline_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.074 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mvt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mvt/x1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mvt/x2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mvt/y_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mvt/y_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mvt/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_mvt' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mvt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.982 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.007 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.103 seconds; current allocated memory: 1.438 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_mvt.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_mvt.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 146.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14 seconds. CPU system time: 2 seconds. Elapsed time: 53.816 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.570 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vitis/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 15:21:11 2024...
INFO: [HLS 200-802] Generated output file test_proj_mvt/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.101 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 4 seconds. Total elapsed time: 73.575 seconds; peak allocated memory: 1.438 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Nov 12 15:21:11 2024...
