Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/ --output-directory=C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/sub/ --report-file=bsf:C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/sub.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/sub.qsys
Progress: Loading HelloWorld/sub.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding my_sev_seg_0 [my_sev_seg 1.0]
Progress: Parameterizing module my_sev_seg_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/ --output-directory=C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/sub/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/sub.sopcinfo --report-file=html:C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/sub.html --report-file=qip:C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/sub/synthesis/sub.qip --report-file=cmp:C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/sub.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/sub.qsys
Progress: Loading HelloWorld/sub.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding my_sev_seg_0 [my_sev_seg 1.0]
Progress: Parameterizing module my_sev_seg_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sub: Generating sub "sub" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 2 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: reset_adaptation_transform: After transform: 3 modules, 4 connections
Info: my_sev_seg_0: "sub" instantiated my_sev_seg "my_sev_seg_0"
Info: rst_controller: "sub" instantiated altera_reset_controller "rst_controller"
Info: sub: Done sub" with 3 modules, 6 files, 14633 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
