// Seed: 1354990575
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6,
    input uwire id_7,
    output uwire id_8,
    input supply1 id_9
    , id_24,
    input wire id_10,
    input wire id_11,
    output tri1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    input tri id_15,
    output wand id_16,
    output supply0 id_17
    , id_25,
    input uwire id_18,
    output tri id_19,
    input wand id_20,
    output wire id_21,
    output wor id_22
);
  assign module_1.id_4 = 0;
  logic id_26;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7,
    output wand id_8,
    input wor id_9,
    output wor id_10,
    output uwire id_11,
    input supply1 id_12,
    output tri1 id_13,
    output wor id_14,
    output tri0 id_15,
    input uwire id_16,
    output tri id_17,
    input wire id_18,
    output wire id_19,
    input tri0 id_20,
    input supply0 id_21,
    inout tri1 id_22,
    output wand id_23,
    output uwire id_24,
    input tri0 id_25,
    input wor id_26,
    input supply1 id_27,
    output wire id_28,
    input wor id_29,
    input supply0 id_30,
    input supply0 id_31
);
  assign id_14 = -1'b0;
  wire  id_33;
  logic id_34;
  ;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_26,
      id_21,
      id_22,
      id_29,
      id_3,
      id_21,
      id_24,
      id_7,
      id_30,
      id_30,
      id_23,
      id_29,
      id_29,
      id_5,
      id_19,
      id_0,
      id_6,
      id_11,
      id_7,
      id_15,
      id_11
  );
endmodule
