
#Circuit Summary:
#---------------
#number of inputs = 50
#number of outputs = 22
#number of gates = 2082
#number of wires = 2132
#atpg: cputime for reading in circuit sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list sample_circuits/c3540.ckt: 0.0s 0.0s
T'11111000000010101100110011100010101010001111000101 0'
T'01100100000000010111100001001101101011111001101001 1'
T'01110000000000000011100000010101010011001000111001 0'
T'01111000000010100111110011100100010000000000110101 1'
T'10111000000010001100010101101111110000101011010000 1'
T'10100000000010100000000001101000100001110010011100 0'
T'11010000000001011110100001001000001000100000010111 0'
T'10101000000010111110010111000000001101101011111100 1'
T'10110000000010011000110100000100011001000011110111 1'
T'10111000000011001110110010001011111101111111011001 1'
T'11011011100000001111100001101100110111010110111001 1'
T'11011101111111001011111001101111111110001110111010 1'
T'11010110111110011001011111001111111111100010100000 1'
T'10011000010001101111000000001110101101101111110101 1'
T'11110000101010011001110110101101011110001110000011 1'
T'11100111111101001110011000110111110111111001010101 1'
T'11111111111110011100110001011010110101110011110001 1'
T'11111000010010010001000001110101110010100110101110 1'
T'11010000100001100100001000100110101000110110110000 1'
T'11001001010100110011101001110000110010001100111001 1'
T'11011101001001111101010000011101111110101100001100 1'
T'11000101100100011010100110001110111100111111001101 1'
T'11111100101111100010110001101000110100111101001111 1'
T'01001010100001000110001101011111110110111100011111 1'
T'11111001101010000101011110001111111010111001111100 0'
T'01001011001110011000111000011111111100010100000000 1'
T'11111011000100111000010011001011010101101000011001 1'
T'10111000000011111110010000110110010001110000101101 1'
T'10111000000011101010010000011001011010011100001000 1'
T'11011111111011001010010010001011010011000101000101 0'
T'11111000111010010111000001000001101001011010001101 1'
T'11100111110111001000110011000110101101011100100011 1'
T'00101111011111101011001100101001110001101000110000 0'
T'11111011111110001001010000001111111100111111110001 1'
T'10111101011111000010010011010101010010011011111110 1'
T'01010001100111110101100010111111100110010100101110 1'
T'11110111000010100001100001010110010001011001001001 1'
T'11110000100110010110110101011101000111011001000001 1'
T'00001011111111110001111110010111111111100101010011 1'
T'11101001101011100010001011001101010100011010111110 0'
T'11110100110101111110110001110010110100011100011111 1'
T'10111011001111001110110010111101100110110001110101 1'
T'11011000110110010101010001000100010010110010111001 1'
T'11000011111000111000010011011010001000011101011111 1'
T'10011110111111001000000101000110001111100000011111 1'
T'11101011111110100110010011101110111001000110010001 0'
T'01101100110101010000111100111111011110000111001000 0'
T'11010101100001101100010111100001010101011010111100 1'
T'01011000000001101011110110000101111101010010111010 1'
T'11111111101111010001111101001110111001101010111101 0'
T'11110000101010001010101100010111011001101101001000 1'
T'11111001100111001100001001010101000010110111101011 1'
T'10111000000011011101001110110110110110000110001110 1'
T'11100100000000111010110100101010101100011011011101 1'
T'11101000011000110011010000011110010000101010000110 1'
T'11111001100001011110010000100111100111010010110001 0'
T'11011100111011001101101011010101100001001110011010 1'
T'00000000000000011101001001001111001000101001001000 1'
T'11001000000010110010101011000000011011010011000110 1'
T'11111001110001100010000000100110010000010110100110 1'
T'11101110010000010110110100100001110011101110000011 1'
T'11111100100110100011100001110100101110001101010111 1'
T'11111111010110100001010001110110000111100111011110 1'
T'11010001000001000110000000101100011110011100000010 1'
T'11001101011010100101000001110100111001110001111001 1'
T'10000010000000011110100000111100000111111001100110 1'
T'11111101011101110101000001110100001101001000001001 1'
T'11111101001010011001100000111100001011101000000101 1'
T'11111110010000101001010000001110100110000101010100 1'
T'11111100001100010101100111000000100001100100001111 1'
T'11111101000101101001010001100100100001111001101100 1'
T'11111000111100111101001101110010101000110000001011 1'
T'11110111000001011001000000100101110011010000001101 1'
T'11111011101000101101000011100010001111011111101001 1'
T'11010000001000001000000000011111101100000000000010 1'
T'11101100000101000001010000100001110111000000001110 1'
T'01011110100000111101111100000110010101011011000001 0'
T'11010000101001001110000001110110110110111011001010 1'
T'11010111100001110001000000011001011100110000011010 1'
T'11110110100100100010000000011111101110101011111010 1'
T'11110101000110100101110000111110100010110101001000 1'
T'11110000000011010101100001011001100001100101001000 1'

# Result:
-----------------------
# number of calling podem1 = 6241
# total number of backtracks = 110467
# number of test vectors = 82
# total transition delay faults: 7910
# total detected faults: 1787
# fault coverage: 22.591656 %
#atpg: cputime for test pattern generation sample_circuits/c3540.ckt: 19.1s 19.1s
