# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HinganMihaita_2521_ mux4_v4-if.srcs/sources_1/new/mux4.vhd" \
"../../../../HinganMihaita_2521_ mux4_v4-if.srcs/sim_1/new/test_mux4.vhd" \

# Do not sort compile order
nosort
