set clock_constraint { \
    name clk \
    module readWriteConverter \
    port ap_clk \
    period 6.66 \
    uncertainty 0.8325 \
}

set all_path {}

set false_path {}

