$date
	Sun Oct 15 16:12:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$scope module myF $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var reg 1 ! out $end
$var integer 32 $ state [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
0"
0!
$end
#1
b1 $
1"
#2
0"
0#
#3
b10 $
1"
#4
0"
1#
#5
b11 $
1"
#6
0"
#7
b0 $
1"
#8
0"
0#
#9
1"
#10
0"
1#
#11
b1 $
1"
#12
0"
0#
#13
b10 $
1"
#14
0"
#15
b0 $
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
