Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jan 27 20:24:38 2025
| Host         : HARRISON-WIN11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              95 |           25 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+-------------------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal   |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | buttons_0_i/p_0_in |                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | fifo_i/state_r     | buttons_0_i/SR[0]             |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                    |                               |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG |                    | buttons_0_i/clear             |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG |                    | buttons_1_i/cnt1_carry__1_n_7 |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG |                    | buttons_2_i/cnt1_carry__1_n_7 |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG |                    | buttons_3_i/cnt1_carry__1_n_7 |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG |                    | buttons_4_i/cnt1_carry__1_n_7 |                5 |             19 |         3.80 |
+----------------+--------------------+-------------------------------+------------------+----------------+--------------+


