[options]
mode bmc
append 0
tbtop testbench.uut
depth 22

[engines]
smtbmc --presat --unroll boolector

[script]
read_verilog -sv dmemcheck.sv
read_verilog /home/spinalvm/hdl/formal/riscv-formal/cores/VexRiscv/VexRiscv.v
prep -nordff -top testbench

[files]
dmemcheck.sv
/home/spinalvm/hdl/formal/riscv-formal/cores/picorv32/../../checks/rvfi_macros.vh
/home/spinalvm/hdl/formal/riscv-formal/cores/picorv32/../../checks/rvfi_channel.sv
/home/spinalvm/hdl/formal/riscv-formal/cores/picorv32/../../checks/rvfi_testbench.sv
/home/spinalvm/hdl/formal/riscv-formal/cores/picorv32/../../checks/rvfi_dmem_check.sv

