Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu May  9 19:59:22 2024
| Host         : DESKTOP-T6T718M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bs_distane_leds_wrapper_control_sets_placed.rpt
| Design       : bs_distane_leds_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     3 |
|    Minimum number of control sets                        |     3 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     3 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              21 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+-----------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   | Enable Signal |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------+-----------------------------------------------------+------------------+----------------+--------------+
| ~echo_IBUF        |               |                                                     |                6 |             21 |         3.50 |
|  clk_in_IBUF_BUFG | echo_IBUF     | bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/CO[0] |                6 |             21 |         3.50 |
|  clk_in_IBUF_BUFG |               | bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clear |                6 |             22 |         3.67 |
+-------------------+---------------+-----------------------------------------------------+------------------+----------------+--------------+


