module zvn (
    input alufn[6],
    input a[8],
    input b[8],
    output z,
    output v,
    output n
    
  ) {
  sig sum[8];

  always {
    sum = a - b;
    if (sum == 0){
      z = 1;}
    else{
      z = 0;}
    n = sum[7];
    v = (a[7] & (b[7] ^ alufn[0]) & ~sum[7]) | (~a[7] & ~(b[7] ^ alufn[0]) & sum[7]);
  }
}
