#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x11115b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1112090 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x110a720 .functor NOT 1, L_0x1144e30, C4<0>, C4<0>, C4<0>;
L_0x110ab80 .functor XOR 8, L_0x1144a00, L_0x1144ac0, C4<00000000>, C4<00000000>;
L_0x110afe0 .functor XOR 8, L_0x110ab80, L_0x1144c80, C4<00000000>, C4<00000000>;
v0x1143bb0_0 .net *"_ivl_10", 7 0, L_0x1144c80;  1 drivers
v0x1143cb0_0 .net *"_ivl_12", 7 0, L_0x110afe0;  1 drivers
v0x1143d90_0 .net *"_ivl_2", 7 0, L_0x11448f0;  1 drivers
v0x1143e50_0 .net *"_ivl_4", 7 0, L_0x1144a00;  1 drivers
v0x1143f30_0 .net *"_ivl_6", 7 0, L_0x1144ac0;  1 drivers
v0x1144060_0 .net *"_ivl_8", 7 0, L_0x110ab80;  1 drivers
v0x1144140_0 .net "anyedge_dut", 7 0, v0x1143570_0;  1 drivers
v0x1144200_0 .net "anyedge_ref", 7 0, v0x1109ae0_0;  1 drivers
v0x11442d0_0 .var "clk", 0 0;
v0x1144370_0 .net "in", 7 0, v0x110b130_0;  1 drivers
v0x1144410_0 .var/2u "stats1", 159 0;
v0x11444f0_0 .var/2u "strobe", 0 0;
v0x11445b0_0 .net "tb_match", 0 0, L_0x1144e30;  1 drivers
v0x1144680_0 .net "tb_mismatch", 0 0, L_0x110a720;  1 drivers
v0x1144720_0 .net "wavedrom_enable", 0 0, v0x1143120_0;  1 drivers
v0x11447f0_0 .net "wavedrom_title", 511 0, v0x11431c0_0;  1 drivers
L_0x11448f0 .concat [ 8 0 0 0], v0x1109ae0_0;
L_0x1144a00 .concat [ 8 0 0 0], v0x1109ae0_0;
L_0x1144ac0 .concat [ 8 0 0 0], v0x1143570_0;
L_0x1144c80 .concat [ 8 0 0 0], v0x1109ae0_0;
L_0x1144e30 .cmp/eeq 8, L_0x11448f0, L_0x110afe0;
S_0x1112220 .scope module, "good1" "reference_module" 3 102, 3 4 0, S_0x1112090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "anyedge";
v0x1109ae0_0 .var "anyedge", 7 0;
v0x1109cf0_0 .net "clk", 0 0, v0x11442d0_0;  1 drivers
v0x1109f80_0 .var "d_last", 7 0;
v0x110a410_0 .net "in", 7 0, v0x110b130_0;  alias, 1 drivers
E_0x1118310 .event posedge, v0x1109cf0_0;
S_0x1142a00 .scope module, "stim1" "stimulus_gen" 3 98, 3 19 0, S_0x1112090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 8 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x110acd0_0 .net "clk", 0 0, v0x11442d0_0;  alias, 1 drivers
v0x110b130_0 .var "in", 7 0;
v0x1143080_0 .net "tb_match", 0 0, L_0x1144e30;  alias, 1 drivers
v0x1143120_0 .var "wavedrom_enable", 0 0;
v0x11431c0_0 .var "wavedrom_title", 511 0;
E_0x1118fa0/0 .event negedge, v0x1109cf0_0;
E_0x1118fa0/1 .event posedge, v0x1109cf0_0;
E_0x1118fa0 .event/or E_0x1118fa0/0, E_0x1118fa0/1;
E_0x1118740 .event negedge, v0x1109cf0_0;
S_0x1142c20 .scope task, "wavedrom_start" "wavedrom_start" 3 32, 3 32 0, S_0x1142a00;
 .timescale -12 -12;
v0x110a870_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1142e80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 35, 3 35 0, S_0x1142a00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1143390 .scope module, "top_module1" "top_module" 3 107, 4 1 0, S_0x1112090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "anyedge";
v0x1143570_0 .var "anyedge", 7 0;
v0x1143670_0 .net "clk", 0 0, v0x11442d0_0;  alias, 1 drivers
v0x1143780_0 .var "d_last", 7 0;
v0x1143820_0 .net "in", 7 0, v0x110b130_0;  alias, 1 drivers
S_0x11439b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 114, 3 114 0, S_0x1112090;
 .timescale -12 -12;
E_0x11039f0 .event anyedge, v0x11444f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x11444f0_0;
    %nor/r;
    %assign/vec4 v0x11444f0_0, 0;
    %wait E_0x11039f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1142a00;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x110b130_0, 0;
    %wait E_0x1118310;
    %wait E_0x1118740;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1118310;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x110b130_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1118310;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x110b130_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1118740;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x110b130_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1118740;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x110b130_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1118310;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %wait E_0x1118740;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1142e80;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1118fa0;
    %vpi_func 3 57 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x110b130_0, 0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1112220;
T_4 ;
    %wait E_0x1118310;
    %load/vec4 v0x110a410_0;
    %assign/vec4 v0x1109f80_0, 0;
    %load/vec4 v0x110a410_0;
    %load/vec4 v0x1109f80_0;
    %xor;
    %assign/vec4 v0x1109ae0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1143390;
T_5 ;
    %wait E_0x1118310;
    %load/vec4 v0x1143820_0;
    %load/vec4 v0x1143780_0;
    %xor;
    %assign/vec4 v0x1143570_0, 0;
    %load/vec4 v0x1143820_0;
    %assign/vec4 v0x1143780_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1112090;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11442d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11444f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1112090;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x11442d0_0;
    %inv;
    %store/vec4 v0x11442d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1112090;
T_8 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x110acd0_0, v0x1144680_0, v0x11442d0_0, v0x1144370_0, v0x1144200_0, v0x1144140_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1112090;
T_9 ;
    %load/vec4 v0x1144410_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1144410_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1144410_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "anyedge", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has no mismatches.", "anyedge" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1144410_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1144410_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 126 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 127 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1144410_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1144410_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 128 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1112090;
T_10 ;
    %wait E_0x1118fa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1144410_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1144410_0, 4, 32;
    %load/vec4 v0x11445b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1144410_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1144410_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1144410_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1144410_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1144200_0;
    %load/vec4 v0x1144200_0;
    %load/vec4 v0x1144140_0;
    %xor;
    %load/vec4 v0x1144200_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1144410_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1144410_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1144410_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1144410_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/edgedetect2/edgedetect2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/edgedetect2/iter0/response26/top_module.sv";
