<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Speedster7t Peripheral 2D NoC</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part2.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part4.htm">Next &gt;</a></p><p class="s4" style="padding-bottom: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark4">&zwnj;</a>Chapter - 2: Speedster7t Peripheral 2D NoC<a name="bookmark19">&zwnj;</a></p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="672" height="1" alt="image" src="Image_024.png"/></span></p><p style="padding-top: 9pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The Achronix Speedster7t FPGA 2D NoC consists of two main parts:</p><p style="padding-top: 5pt;padding-left: 24pt;text-indent: 0pt;line-height: 148%;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_025.png"/></span><span class="s11"> </span>The peripheral ring around the fabric that connects to all the IP interfaces. <span><img width="5" height="5" alt="image" src="Image_026.png"/></span><span class="s12"> </span>The rows and columns that run over the top of the FPGA fabric.</p><p style="padding-top: 6pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">This section describes the peripheral ring of the 2D NoC, along with its connections and features.</p><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part4.htm">Peripheral 2D NoC Features</a><a class="toc0" href="part5.htm">Modes of Operation</a><a class="toc0" href="part6.htm">Connections to 2D NoC Peripheral Ring</a><a class="toc1" href="part7.htm">FPGA Fabric Logic to GDDR6 or DDR4 Subsystems</a><a class="toc1" href="part8.htm">PCIe to GDDR6 or DDR4 Subsytems</a><a class="toc1" href="part9.htm">PCIe Endpoint to PCIe Endpoint</a><a class="toc1" href="part10.htm">PCIe Endpoint to FCU</a><a class="toc1" href="part11.htm">PCIe Endpoint to/from FPGA Fabric Logic</a><a class="toc1" href="part12.htm">FCU to All Endpoints</a><a class="toc0" href="part13.htm">Additional Features</a><a class="toc1" href="part14.htm">Addressing</a><a class="toc1" href="part15.htm">Clock Domain Crossing</a><a class="toc1" href="part16.htm">Transaction Arbitration</a><a class="toc1" href="part17.htm">Functional Prior to Configuration</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part2.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part4.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
