<h3>Function: verilog-mode</h3>
<p>
Major mode for editing Verilog code.<br>
<br>
Uses keymap `verilog-mode-map', which is not currently defined.<br>
<br>
See C-h f verilog-auto (M-x verilog-auto) for details on how<br>
AUTOs can improve coding efficiency.<br>
<br>
Use M-x verilog-faq for a pointer to frequently asked questions.<br>
<br>
NEWLINE, TAB indents for Verilog code.<br>
Delete converts tabs to spaces as it moves back.<br>
<br>
Supports highlighting.<br>
<br>
Turning on Verilog mode calls the value of the variable `verilog-mode-hook'<br>
with no args, if that value is non-nil.<br>
<br>
Variables controlling indentation/edit style:<br>
<br>
 variable `verilog-indent-level'      (default 3)<br>
   Indentation of Verilog statements with respect to containing block.<br>
 `verilog-indent-level-module'        (default 3)<br>
   Absolute indentation of Module level Verilog statements.<br>
   Set to 0 to get initial and always statements lined up<br>
   on the left side of your screen.<br>
 `verilog-indent-level-declaration'   (default 3)<br>
   Indentation of declarations with respect to containing block.<br>
   Set to 0 to get them list right under containing block.<br>
 `verilog-indent-level-behavioral'    (default 3)<br>
   Indentation of first begin in a task or function block<br>
   Set to 0 to get such code to lined up underneath the task or<br>
   function keyword.<br>
 `verilog-indent-level-directive'     (default 1)<br>
   Indentation of `ifdef/`endif blocks.<br>
 `verilog-cexp-indent'              (default 1)<br>
   Indentation of Verilog statements broken across lines i.e.:<br>
      if (a)<br>
        begin<br>
 `verilog-case-indent'              (default 2)<br>
   Indentation for case statements.<br>
 `verilog-auto-newline'             (default nil)<br>
   Non-nil means automatically newline after semicolons and the punctuation<br>
   mark after an end.<br>
 `verilog-auto-indent-on-newline'   (default t)<br>
   Non-nil means automatically indent line after newline.<br>
 `verilog-tab-always-indent'        (default t)<br>
   Non-nil means TAB in Verilog mode should always reindent the current line,<br>
   regardless of where in the line point is when the TAB command is used.<br>
 `verilog-indent-begin-after-if'    (default t)<br>
   Non-nil means to indent begin statements following a preceding<br>
   if, else, while, for and repeat statements, if any.  Otherwise,<br>
   the begin is lined up with the preceding token.  If t, you get:<br>
      if (a)<br>
         begin // amount of indent based on `verilog-cexp-indent'<br>
   otherwise you get:<br>
      if (a)<br>
      begin<br>
 `verilog-auto-endcomments'         (default t)<br>
   Non-nil means a comment /* ... */ is set after the ends which ends<br>
   cases, tasks, functions and modules.<br>
   The type and name of the object will be set between the braces.<br>
 `verilog-minimum-comment-distance' (default 10)<br>
   Minimum distance (in lines) between begin and end required before a comment<br>
   will be inserted.  Setting this variable to zero results in every<br>
   end acquiring a comment; the default avoids too many redundant<br>
   comments in tight quarters.<br>
 `verilog-auto-lineup'              (default 'declarations)<br>
   List of contexts where auto lineup of code should be done.<br>
<br>
Variables controlling other actions:<br>
<br>
 `verilog-linter'                   (default surelint)<br>
   Unix program to call to run the lint checker.  This is the default<br>
   command for M-x compile-command and M-x verilog-auto-save-compile.<br>
<br>
See M-x customize for the complete list of variables.<br>
<br>
AUTO expansion functions are, in part:<br>
<br>
    M-x verilog-auto  Expand AUTO statements.<br>
    M-x verilog-delete-auto  Remove the AUTOs.<br>
    M-x verilog-inject-auto  Insert AUTOs for the first time.<br>
<br>
Some other functions are:<br>
<br>
    M-x verilog-complete-word    Complete word with appropriate possibilities.<br>
    M-x verilog-mark-defun  Mark function.<br>
    M-x verilog-beg-of-defun  Move to beginning of current function.<br>
    M-x verilog-end-of-defun  Move to end of current function.<br>
    M-x verilog-label-be  Label matching begin ... end, fork ... join, etc statements.<br>
<br>
    M-x verilog-comment-region  Put marked area in a comment.<br>
    M-x verilog-uncomment-region  Uncomment an area commented with M-x verilog-comment-region.<br>
    M-x verilog-insert-block  Insert begin ... end.<br>
    M-x verilog-star-comment    Insert /* ... */.<br>
<br>
    M-x verilog-sk-always  Insert an always @(AS) begin .. end block.<br>
    M-x verilog-sk-begin  Insert a begin .. end block.<br>
    M-x verilog-sk-case  Insert a case block, prompting for details.<br>
    M-x verilog-sk-for  Insert a for (...) begin .. end block, prompting for details.<br>
    M-x verilog-sk-generate  Insert a generate .. endgenerate block.<br>
    M-x verilog-sk-header  Insert a header block at the top of file.<br>
    M-x verilog-sk-initial  Insert an initial begin .. end block.<br>
    M-x verilog-sk-fork  Insert a fork begin .. end .. join block.<br>
    M-x verilog-sk-module  Insert a module .. (/*AUTOARG*/);.. endmodule block.<br>
    M-x verilog-sk-ovm-class  Insert an OVM Class block.<br>
    M-x verilog-sk-uvm-class  Insert an UVM Class block.<br>
    M-x verilog-sk-primitive  Insert a primitive .. (.. );.. endprimitive block.<br>
    M-x verilog-sk-repeat  Insert a repeat (..) begin .. end block.<br>
    M-x verilog-sk-specify  Insert a specify .. endspecify block.<br>
    M-x verilog-sk-task  Insert a task .. begin .. end endtask block.<br>
    M-x verilog-sk-while  Insert a while (...) begin .. end block, prompting for details.<br>
    M-x verilog-sk-casex  Insert a casex (...) item: begin.. end endcase block, prompting for details.<br>
    M-x verilog-sk-casez  Insert a casez (...) item: begin.. end endcase block, prompting for details.<br>
    M-x verilog-sk-if  Insert an if (..) begin .. end block.<br>
    M-x verilog-sk-else-if  Insert an else if (..) begin .. end block.<br>
    M-x verilog-sk-comment  Insert a comment block.<br>
    M-x verilog-sk-assign  Insert an assign .. = ..; statement.<br>
    M-x verilog-sk-function  Insert a function .. begin .. end endfunction block.<br>
    M-x verilog-sk-input  Insert an input declaration, prompting for details.<br>
    M-x verilog-sk-output  Insert an output declaration, prompting for details.<br>
    M-x verilog-sk-state-machine  Insert a state machine definition, prompting for details.<br>
    M-x verilog-sk-inout  Insert an inout declaration, prompting for details.
    M-x verilog-sk-wire  Insert a wire declaration, prompting for details.
    M-x verilog-sk-reg  Insert a register declaration, prompting for details.
    M-x verilog-sk-define-signal  Define signal under point as a register at the top of the module.

All key bindings can be seen in a Verilog-buffer with C-h b.
Key bindings specific to `verilog-mode-map' are:


Uses keymap `verilog-mode-map', which is not currently defined.


(fn)</p>
