	component nios_system is
		port (
			clk_clk                     : in    std_logic                     := 'X';             -- clk
			reset_reset                 : in    std_logic                     := 'X';             -- reset
			sdram_clk_clk               : out   std_logic;                                        -- clk
			sdram_controller_wire_addr  : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_controller_wire_ba    : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_controller_wire_cas_n : out   std_logic;                                        -- cas_n
			sdram_controller_wire_cke   : out   std_logic;                                        -- cke
			sdram_controller_wire_cs_n  : out   std_logic;                                        -- cs_n
			sdram_controller_wire_dq    : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_controller_wire_dqm   : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_controller_wire_ras_n : out   std_logic;                                        -- ras_n
			sdram_controller_wire_we_n  : out   std_logic;                                        -- we_n
			ledr_export                 : out   std_logic_vector(17 downto 0);                    -- export
			ledg_export                 : out   std_logic_vector(8 downto 0);                     -- export
			hex_displays_export         : out   std_logic_vector(31 downto 0);                    -- export
			keys_export                 : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			switches_export             : in    std_logic_vector(17 downto 0) := (others => 'X')  -- export
		);
	end component nios_system;

