verilog xil_defaultlib --include "F:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/c2c6" --include "../../../../zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ec67/hdl" --include "../../../../zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/6b2b/hdl" --include "../../../../zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/f0b6/hdl/verilog" --include "../../../../zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/35de/hdl/verilog" --include "../../../../zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ec67/hdl" --include "../../../../zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/434f/hdl" \
"../../../bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0.v" \
"../../../bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/sim/TDCsystem_processing_system7_0_0.v" \
"../../../bd/TDCsystem/ip/TDCsystem_xlconstant_0_0/sim/TDCsystem_xlconstant_0_0.v" \
"../../../bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/sim/bd_b76b.v" \

sv xil_defaultlib --include "F:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/c2c6" --include "../../../../zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ec67/hdl" --include "../../../../zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/6b2b/hdl" --include "../../../../zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/f0b6/hdl/verilog" --include "../../../../zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/35de/hdl/verilog" --include "../../../../zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ec67/hdl" --include "../../../../zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/434f/hdl" \
"../../../bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_b76b_s00mmu_0.sv" \
"../../../bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_b76b_s00tr_0.sv" \
"../../../bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_b76b_s00sic_0.sv" \
"../../../bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_b76b_s00a2s_0.sv" \
"../../../bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_b76b_sawn_0.sv" \
"../../../bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_b76b_swn_0.sv" \
"../../../bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_b76b_sbn_0.sv" \
"../../../bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_b76b_m00s2a_0.sv" \
"../../../bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_b76b_m00e_0.sv" \

verilog xil_defaultlib --include "F:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/c2c6" --include "../../../../zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ec67/hdl" --include "../../../../zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/6b2b/hdl" --include "../../../../zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/f0b6/hdl/verilog" --include "../../../../zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/35de/hdl/verilog" --include "../../../../zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ec67/hdl" --include "../../../../zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/434f/hdl" \
"../../../bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/sim/TDCsystem_smartconnect_0_0.v" \
"../../../bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/timestamp_short_fifo/sim/timestamp_short_fifo.v" \
"../../../bd/TDCsystem/ipshared/0977/src/control2.v" \
"../../../bd/TDCsystem/ip/TDCsystem_xbar_1/sim/TDCsystem_xbar_1.v" \
"../../../bd/TDCsystem/ip/TDCsystem_xlconcat_0_0/sim/TDCsystem_xlconcat_0_0.v" \
"../../../bd/TDCsystem/ip/TDCsystem_axis_data_fifo_0_0/sim/TDCsystem_axis_data_fifo_0_0.v" \
"../../../bd/TDCsystem/ip/TDCsystem_auto_pc_0/sim/TDCsystem_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
