
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Mon Oct 16 15:55:51 2023
| Design       : ip_fifo
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                   
******************************************************************************************************************************************************************
                                                                                               Clock   Non-clock                                                  
 Clock                                      Period       Waveform            Type              Loads       Loads  Sources                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------------
 clk                                        20.0000      {0.0000 10.0000}    Declared              0           2  {sys_clk}                                       
   clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  10.0000      {0.0000 5.0000}     Generated (clk)     412           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}             
   clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  20.0000      {0.0000 10.0000}    Generated (clk)     391           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}             
 DebugCore_JCLK                             50.0000      {0.0000 25.0000}    Declared            277           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE                          100.0000     {25.0000 75.0000}   Declared             22           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
==================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                           100.0000 MHz    194.9698 MHz        10.0000         5.1290          4.871
 clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            50.0000 MHz    211.3271 MHz        20.0000         4.7320         15.268
 DebugCore_JCLK             20.0000 MHz    142.1464 MHz        50.0000         7.0350         42.965
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     4.871       0.000              0            858
 clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     7.923       0.000              0             12
 clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    15.268       0.000              0            829
 clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     7.697       0.000              0             12
 DebugCore_JCLK         DebugCore_JCLK              23.215       0.000              0            893
 DebugCore_CAPTURE      DebugCore_JCLK              19.586       0.000              0            215
 DebugCore_JCLK         DebugCore_CAPTURE           46.287       0.000              0             32
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.108       0.000              0            858
 clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.110       0.000              0             12
 clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.142       0.000              0            829
 clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.114       0.000              0             12
 DebugCore_JCLK         DebugCore_JCLK               0.269       0.000              0            893
 DebugCore_CAPTURE      DebugCore_JCLK              23.058       0.000              0            215
 DebugCore_JCLK         DebugCore_CAPTURE            1.363       0.000              0             32
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     7.504       0.000              0            279
 clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    16.791       0.000              0            257
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.500       0.000              0            279
 clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.489       0.000              0            257
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred             4.102       0.000              0            412
 clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred             9.102       0.000              0            391
 DebugCore_JCLK                                     24.102       0.000              0            277
 DebugCore_CAPTURE                                  49.580       0.000              0             22
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     6.420       0.000              0            858
 clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     8.685       0.000              0             12
 clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    16.606       0.000              0            829
 clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     8.528       0.000              0             12
 DebugCore_JCLK         DebugCore_JCLK              23.820       0.000              0            893
 DebugCore_CAPTURE      DebugCore_JCLK              21.062       0.000              0            215
 DebugCore_JCLK         DebugCore_CAPTURE           47.709       0.000              0             32
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.202       0.000              0            858
 clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.177       0.000              0             12
 clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.171       0.000              0            829
 clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.179       0.000              0             12
 DebugCore_JCLK         DebugCore_JCLK               0.253       0.000              0            893
 DebugCore_CAPTURE      DebugCore_JCLK              24.196       0.000              0            215
 DebugCore_JCLK         DebugCore_CAPTURE            0.943       0.000              0             32
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     8.272       0.000              0            279
 clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    17.780       0.000              0            257
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.469       0.000              0            279
 clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.424       0.000              0            257
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred             4.282       0.000              0            412
 clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred             9.282       0.000              0            391
 DebugCore_JCLK                                     24.282       0.000              0            277
 DebugCore_CAPTURE                                  49.664       0.000              0             22
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/L2
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.626
  Launch Clock Delay      :  4.488
  Clock Pessimism Removal :  0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.122       4.488         ntclkbufg_0      
 CLMS_94_117/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK

 CLMS_94_117/Y2                    tco                   0.375       4.863 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/Q
                                   net (fanout=3)        0.405       5.268         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [5]
 CLMA_90_113/Y3                    td                    0.303       5.571 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91_9/gateop_perm/Z
                                   net (fanout=1)        0.403       5.974         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [5]
 CLMS_94_117/Y1                    td                    0.212       6.186 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91_15/gateop_perm/Z
                                   net (fanout=5)        0.617       6.803         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [1]
 CLMS_82_117/Y3                    td                    0.210       7.013 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91/gateop_perm/Z
                                   net (fanout=6)        0.730       7.743         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [0]
                                   td                    0.327       8.070 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.070         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.co [2]
 CLMA_90_105/COUT                  td                    0.058       8.128 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.128         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.co [4]
 CLMA_90_109/Y1                    td                    0.498       8.626 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.420       9.046         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/nb7 [5]
 CLMA_94_116/C2                                                            r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/L2

 Data arrival time                                                   9.046         Logic Levels: 5  
                                                                                   Logic: 1.983ns(43.506%), Route: 2.575ns(56.494%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      11.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.783      13.626         ntclkbufg_0      
 CLMA_94_116/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.832      14.458                          
 clock uncertainty                                      -0.150      14.308                          

 Setup time                                             -0.391      13.917                          

 Data required time                                                 13.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.917                          
 Data arrival time                                                   9.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.609
  Launch Clock Delay      :  4.488
  Clock Pessimism Removal :  0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.122       4.488         ntclkbufg_0      
 CLMS_94_117/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK

 CLMS_94_117/Y2                    tco                   0.375       4.863 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/Q
                                   net (fanout=3)        0.405       5.268         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [5]
 CLMA_90_113/Y3                    td                    0.303       5.571 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91_9/gateop_perm/Z
                                   net (fanout=1)        0.403       5.974         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [5]
 CLMS_94_117/Y1                    td                    0.212       6.186 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91_15/gateop_perm/Z
                                   net (fanout=5)        0.617       6.803         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [1]
 CLMS_82_117/Y3                    td                    0.210       7.013 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91/gateop_perm/Z
                                   net (fanout=6)        0.735       7.748         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [0]
                                   td                    0.327       8.075 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.075         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_6.co [2]
 CLMA_90_108/COUT                  td                    0.058       8.133 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_6.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.133         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_6.co [4]
                                   td                    0.058       8.191 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_6.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.191         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_6.co [6]
 CLMA_90_112/Y3                    td                    0.501       8.692 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_6.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.551       9.243         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/nb5 [7]
 CLMA_94_104/B4                                                            r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.243         Logic Levels: 5  
                                                                                   Logic: 2.044ns(42.986%), Route: 2.711ns(57.014%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      11.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.766      13.609         ntclkbufg_0      
 CLMA_94_104/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.832      14.441                          
 clock uncertainty                                      -0.150      14.291                          

 Setup time                                             -0.120      14.171                          

 Data required time                                                 14.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.171                          
 Data arrival time                                                   9.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.928                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_L5Q_perm/L1
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.609
  Launch Clock Delay      :  4.488
  Clock Pessimism Removal :  0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.122       4.488         ntclkbufg_0      
 CLMS_94_117/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK

 CLMS_94_117/Y2                    tco                   0.375       4.863 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/Q
                                   net (fanout=3)        0.405       5.268         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [5]
 CLMA_90_113/Y3                    td                    0.303       5.571 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91_9/gateop_perm/Z
                                   net (fanout=1)        0.403       5.974         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [5]
 CLMS_94_117/Y1                    td                    0.212       6.186 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91_15/gateop_perm/Z
                                   net (fanout=5)        0.617       6.803         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [1]
 CLMS_82_117/Y3                    td                    0.210       7.013 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91/gateop_perm/Z
                                   net (fanout=6)        0.730       7.743         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [0]
                                   td                    0.327       8.070 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.070         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.co [2]
 CLMA_90_105/COUT                  td                    0.058       8.128 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.128         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.co [4]
                                   td                    0.058       8.186 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.186         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.co [6]
 CLMA_90_109/Y3                    td                    0.501       8.687 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.406       9.093         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/nb7 [7]
 CLMA_94_104/B1                                                            r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.093         Logic Levels: 5  
                                                                                   Logic: 2.044ns(44.387%), Route: 2.561ns(55.613%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      11.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.766      13.609         ntclkbufg_0      
 CLMA_94_104/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.832      14.441                          
 clock uncertainty                                      -0.150      14.291                          

 Setup time                                             -0.213      14.078                          

 Data required time                                                 14.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.078                          
 Data arrival time                                                   9.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.985                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/DATA_ff[0][2]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[3]
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  3.613
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.770       3.613         ntclkbufg_0      
 CLMS_66_125/CLK                                                           r       u_CORES/u_debug_core_1/DATA_ff[0][2]/opit_0/CLK

 CLMS_66_125/Q1                    tco                   0.224       3.837 f       u_CORES/u_debug_core_1/DATA_ff[0][2]/opit_0/Q
                                   net (fanout=1)        0.355       4.192         u_CORES/u_debug_core_1/DATA_ff[0] [2]
 DRM_54_128/DA0[3]                                                         f       u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[3]

 Data arrival time                                                   4.192         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.687%), Route: 0.355ns(61.313%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.085       4.451         ntclkbufg_0      
 DRM_54_128/CLKA[0]                                                        r       u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.523       3.928                          
 clock uncertainty                                       0.000       3.928                          

 Hold time                                               0.156       4.084                          

 Data required time                                                  4.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.084                          
 Data arrival time                                                   4.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/data_pipe[4][12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/DATA_ff[0][12]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.476
  Launch Clock Delay      :  3.602
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.759       3.602         ntclkbufg_0      
 CLMS_66_129/CLK                                                           r       u_CORES/u_debug_core_1/data_pipe[4][12]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_129/Q2                    tco                   0.228       3.830 r       u_CORES/u_debug_core_1/data_pipe[4][12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.227       4.057         u_CORES/u_debug_core_1/data_pipe[4] [12]
 CLMS_66_125/M1                                                            r       u_CORES/u_debug_core_1/DATA_ff[0][12]/opit_0/D

 Data arrival time                                                   4.057         Logic Levels: 0  
                                                                                   Logic: 0.228ns(50.110%), Route: 0.227ns(49.890%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.110       4.476         ntclkbufg_0      
 CLMS_66_125/CLK                                                           r       u_CORES/u_debug_core_1/DATA_ff[0][12]/opit_0/CLK
 clock pessimism                                        -0.523       3.953                          
 clock uncertainty                                       0.000       3.953                          

 Hold time                                              -0.014       3.939                          

 Data required time                                                  3.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.939                          
 Data arrival time                                                   4.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/data_pipe[4][13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/DATA_ff[0][13]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.471
  Launch Clock Delay      :  3.617
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.774       3.617         ntclkbufg_0      
 CLMA_70_124/CLK                                                           r       u_CORES/u_debug_core_1/data_pipe[4][13]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_124/Q1                    tco                   0.229       3.846 r       u_CORES/u_debug_core_1/data_pipe[4][13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.212       4.058         u_CORES/u_debug_core_1/data_pipe[4] [13]
 CLMA_74_128/M2                                                            r       u_CORES/u_debug_core_1/DATA_ff[0][13]/opit_0/D

 Data arrival time                                                   4.058         Logic Levels: 0  
                                                                                   Logic: 0.229ns(51.927%), Route: 0.212ns(48.073%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.105       4.471         ntclkbufg_0      
 CLMA_74_128/CLK                                                           r       u_CORES/u_debug_core_1/DATA_ff[0][13]/opit_0/CLK
 clock pessimism                                        -0.523       3.948                          
 clock uncertainty                                       0.000       3.948                          

 Hold time                                              -0.014       3.934                          

 Data required time                                                  3.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.934                          
 Data arrival time                                                   4.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.451  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.635
  Launch Clock Delay      :  4.507
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.135       4.507         ntclkbufg_1      
 CLMA_102_121/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_102_121/Q0                   tco                   0.289       4.796 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.108       5.904         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_98_120/M0                                                            r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                   5.904         Logic Levels: 0  
                                                                                   Logic: 0.289ns(20.687%), Route: 1.108ns(79.313%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      11.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.792      13.635         ntclkbufg_0      
 CLMA_98_120/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.421      14.056                          
 clock uncertainty                                      -0.150      13.906                          

 Setup time                                             -0.079      13.827                          

 Data required time                                                 13.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.827                          
 Data arrival time                                                   5.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.923                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.618
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.123       4.495         ntclkbufg_1      
 CLMA_102_113/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_102_113/Q2                   tco                   0.290       4.785 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.819       5.604         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMA_98_108/M1                                                            r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                   5.604         Logic Levels: 0  
                                                                                   Logic: 0.290ns(26.150%), Route: 0.819ns(73.850%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      11.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.775      13.618         ntclkbufg_0      
 CLMA_98_108/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.421      14.039                          
 clock uncertainty                                      -0.150      13.889                          

 Setup time                                             -0.079      13.810                          

 Data required time                                                 13.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.810                          
 Data arrival time                                                   5.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.620
  Launch Clock Delay      :  4.507
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.135       4.507         ntclkbufg_1      
 CLMA_102_121/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_102_121/Q1                   tco                   0.291       4.798 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.800       5.598         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMA_94_112/M0                                                            r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                   5.598         Logic Levels: 0  
                                                                                   Logic: 0.291ns(26.673%), Route: 0.800ns(73.327%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      11.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.777      13.620         ntclkbufg_0      
 CLMA_94_112/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.421      14.041                          
 clock uncertainty                                      -0.150      13.891                          

 Setup time                                             -0.079      13.812                          

 Data required time                                                 13.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.812                          
 Data arrival time                                                   5.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.494
  Launch Clock Delay      :  3.642
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.795       3.642         ntclkbufg_1      
 CLMA_102_121/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_102_121/Q3                   tco                   0.226       3.868 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.451       4.319         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_94_121/M0                                                            r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   4.319         Logic Levels: 0  
                                                                                   Logic: 0.226ns(33.383%), Route: 0.451ns(66.617%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.128       4.494         ntclkbufg_0      
 CLMS_94_121/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.421       4.073                          
 clock uncertainty                                       0.150       4.223                          

 Hold time                                              -0.014       4.209                          

 Data required time                                                  4.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.209                          
 Data arrival time                                                   4.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.482
  Launch Clock Delay      :  3.633
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.786       3.633         ntclkbufg_1      
 CLMA_98_116/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_98_116/Q0                    tco                   0.226       3.859 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.463       4.322         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_94_112/M3                                                            r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                   4.322         Logic Levels: 0  
                                                                                   Logic: 0.226ns(32.801%), Route: 0.463ns(67.199%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.116       4.482         ntclkbufg_0      
 CLMA_94_112/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.421       4.061                          
 clock uncertainty                                       0.150       4.211                          

 Hold time                                              -0.014       4.197                          

 Data required time                                                  4.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.197                          
 Data arrival time                                                   4.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.125                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.488
  Launch Clock Delay      :  3.643
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.796       3.643         ntclkbufg_1      
 CLMA_110_116/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_110_116/Q3                   tco                   0.226       3.869 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.492       4.361         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMS_94_117/M1                                                            r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                   4.361         Logic Levels: 0  
                                                                                   Logic: 0.226ns(31.476%), Route: 0.492ns(68.524%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.122       4.488         ntclkbufg_0      
 CLMS_94_117/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.421       4.067                          
 clock uncertainty                                       0.150       4.217                          

 Hold time                                              -0.014       4.203                          

 Data required time                                                  4.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.203                          
 Data arrival time                                                   4.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.631
  Launch Clock Delay      :  4.492
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.120       4.492         ntclkbufg_1      
 CLMS_98_113/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_98_113/Q0                    tco                   0.289       4.781 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.752       5.533         u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [0]
                                   td                    0.326       5.859 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.859         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N19
 CLMS_98_113/COUT                  td                    0.058       5.917 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.917         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N21
                                   td                    0.058       5.975 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.975         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N23
 CLMS_98_117/Y3                    td                    0.501       6.476 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.270       6.746         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMA_102_116/Y1                   td                    0.466       7.212 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N3[7]/gateop/Z
                                   net (fanout=3)        0.717       7.929         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_102_104/Y3                   td                    0.607       8.536 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N137.eq_2/gateop_A2/Y1
                                   net (fanout=1)        0.308       8.844         _N0              
 CLMA_102_112/A4                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.844         Logic Levels: 4  
                                                                                   Logic: 2.305ns(52.964%), Route: 2.047ns(47.036%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.784      23.631         ntclkbufg_1      
 CLMA_102_112/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      24.383                          
 clock uncertainty                                      -0.150      24.233                          

 Setup time                                             -0.121      24.112                          

 Data required time                                                 24.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.112                          
 Data arrival time                                                   8.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_AQ/Cin
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.631
  Launch Clock Delay      :  4.492
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.120       4.492         ntclkbufg_1      
 CLMS_98_113/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_98_113/Q0                    tco                   0.289       4.781 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.752       5.533         u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [0]
                                   td                    0.326       5.859 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.859         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N19
 CLMS_98_113/Y2                    td                    0.271       6.130 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.403       6.533         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [2]
 CLMA_102_112/Y1                   td                    0.212       6.745 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N3[2]/gateop_perm/Z
                                   net (fanout=3)        0.919       7.664         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wwptr [2]
 CLMA_102_105/COUT                 td                    0.502       8.166 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.166         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N266_5.co [4]
                                   td                    0.058       8.224 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.224         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N266_5.co [6]
 CLMA_102_109/COUT                 td                    0.058       8.282 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.282         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N266_5.co [8]
 CLMA_102_113/CIN                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_AQ/Cin

 Data arrival time                                                   8.282         Logic Levels: 4  
                                                                                   Logic: 1.716ns(45.277%), Route: 2.074ns(54.723%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.784      23.631         ntclkbufg_1      
 CLMA_102_113/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_AQ/CLK
 clock pessimism                                         0.752      24.383                          
 clock uncertainty                                      -0.150      24.233                          

 Setup time                                             -0.170      24.063                          

 Data required time                                                 24.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.063                          
 Data arrival time                                                   8.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.781                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/Cin
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.625
  Launch Clock Delay      :  4.492
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.120       4.492         ntclkbufg_1      
 CLMS_98_113/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_98_113/Q0                    tco                   0.289       4.781 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.752       5.533         u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [0]
                                   td                    0.326       5.859 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.859         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N19
 CLMS_98_113/Y2                    td                    0.271       6.130 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.403       6.533         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [2]
 CLMA_102_112/Y1                   td                    0.212       6.745 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N3[2]/gateop_perm/Z
                                   net (fanout=3)        0.919       7.664         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wwptr [2]
 CLMA_102_105/COUT                 td                    0.502       8.166 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.166         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N266_5.co [4]
                                   td                    0.058       8.224 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.224         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N266_5.co [6]
                                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/Cin

 Data arrival time                                                   8.224         Logic Levels: 3  
                                                                                   Logic: 1.658ns(44.427%), Route: 2.074ns(55.573%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.778      23.625         ntclkbufg_1      
 CLMA_102_109/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/CLK
 clock pessimism                                         0.752      24.377                          
 clock uncertainty                                      -0.150      24.227                          

 Setup time                                             -0.167      24.060                          

 Data required time                                                 24.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.060                          
 Data arrival time                                                   8.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[11]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wren/opit_0_inv_MUX4TO1Q/S1
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.501
  Launch Clock Delay      :  3.647
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.800       3.647         ntclkbufg_1      
 CLMS_134_125/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[11]/opit_0_inv/CLK

 CLMS_134_125/Q1                   tco                   0.224       3.871 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[11]/opit_0_inv/Q
                                   net (fanout=3)        0.213       4.084         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [11]
 CLMS_134_129/D4                                                           f       u_CORES/u_debug_core_0/ram_wren/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   4.084         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.259%), Route: 0.213ns(48.741%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.129       4.501         ntclkbufg_1      
 CLMS_134_129/CLK                                                          r       u_CORES/u_debug_core_0/ram_wren/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.525       3.976                          
 clock uncertainty                                       0.000       3.976                          

 Hold time                                              -0.034       3.942                          

 Data required time                                                  3.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.942                          
 Data arrival time                                                   4.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.507
  Launch Clock Delay      :  3.636
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.789       3.636         ntclkbufg_1      
 CLMA_134_128/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/CLK

 CLMA_134_128/Q0                   tco                   0.222       3.858 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/Q
                                   net (fanout=1)        0.237       4.095         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [5]
 CLMS_134_121/B4                                                           f       u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.095         Logic Levels: 0  
                                                                                   Logic: 0.222ns(48.366%), Route: 0.237ns(51.634%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.135       4.507         ntclkbufg_1      
 CLMS_134_121/CLK                                                          r       u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       3.982                          
 clock uncertainty                                       0.000       3.982                          

 Hold time                                              -0.035       3.947                          

 Data required time                                                  3.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.947                          
 Data arrival time                                                   4.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[11]/opit_0_inv/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.356  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.518
  Launch Clock Delay      :  3.637
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.790       3.637         ntclkbufg_1      
 CLMS_126_113/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/CLK

 CLMS_126_113/Q0                   tco                   0.222       3.859 f       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/Q
                                   net (fanout=1)        0.337       4.196         u_CORES/u_debug_core_0/M0_signal[0] [11]
 CLMS_122_117/CD                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[11]/opit_0_inv/D

 Data arrival time                                                   4.196         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.714%), Route: 0.337ns(60.286%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.146       4.518         ntclkbufg_1      
 CLMS_122_117/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[11]/opit_0_inv/CLK
 clock pessimism                                        -0.525       3.993                          
 clock uncertainty                                       0.000       3.993                          

 Hold time                                               0.053       4.046                          

 Data required time                                                  4.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.046                          
 Data arrival time                                                   4.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.631
  Launch Clock Delay      :  4.486
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543      12.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.120      14.486         ntclkbufg_0      
 CLMA_98_112/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_98_112/Q3                    tco                   0.288      14.774 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.460      16.234         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_102_112/CD                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  16.234         Logic Levels: 0  
                                                                                   Logic: 0.288ns(16.476%), Route: 1.460ns(83.524%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.784      23.631         ntclkbufg_1      
 CLMA_102_112/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.421      24.052                          
 clock uncertainty                                      -0.150      23.902                          

 Setup time                                              0.029      23.931                          

 Data required time                                                 23.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.931                          
 Data arrival time                                                  16.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.697                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.625
  Launch Clock Delay      :  4.480
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543      12.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.114      14.480         ntclkbufg_0      
 CLMS_98_109/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_98_109/Q1                    tco                   0.289      14.769 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.132      15.901         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_102_108/M2                                                           f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  15.901         Logic Levels: 0  
                                                                                   Logic: 0.289ns(20.338%), Route: 1.132ns(79.662%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.778      23.625         ntclkbufg_1      
 CLMA_102_108/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.421      24.046                          
 clock uncertainty                                      -0.150      23.896                          

 Setup time                                             -0.088      23.808                          

 Data required time                                                 23.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.808                          
 Data arrival time                                                  15.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.625
  Launch Clock Delay      :  4.486
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543      12.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.120      14.486         ntclkbufg_0      
 CLMA_98_112/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_98_112/Q2                    tco                   0.289      14.775 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.938      15.713         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_102_108/M3                                                           f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  15.713         Logic Levels: 0  
                                                                                   Logic: 0.289ns(23.553%), Route: 0.938ns(76.447%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.778      23.625         ntclkbufg_1      
 CLMA_102_108/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.421      24.046                          
 clock uncertainty                                      -0.150      23.896                          

 Setup time                                             -0.088      23.808                          

 Data required time                                                 23.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.808                          
 Data arrival time                                                  15.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.095                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.451  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.495
  Launch Clock Delay      :  3.623
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096      21.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      21.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      21.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.780      23.623         ntclkbufg_0      
 CLMA_98_112/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_98_112/Q1                    tco                   0.229      23.852 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.472      24.324         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMA_102_112/M3                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  24.324         Logic Levels: 0  
                                                                                   Logic: 0.229ns(32.668%), Route: 0.472ns(67.332%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      22.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.123      24.495         ntclkbufg_1      
 CLMA_102_112/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.421      24.074                          
 clock uncertainty                                       0.150      24.224                          

 Hold time                                              -0.014      24.210                          

 Data required time                                                 24.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.210                          
 Data arrival time                                                  24.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.478
  Launch Clock Delay      :  3.607
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096      21.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      21.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      21.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.764      23.607         ntclkbufg_0      
 CLMA_98_100/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_98_100/Q2                    tco                   0.228      23.835 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.476      24.311         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMA_102_100/M0                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  24.311         Logic Levels: 0  
                                                                                   Logic: 0.228ns(32.386%), Route: 0.476ns(67.614%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      22.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.106      24.478         ntclkbufg_1      
 CLMA_102_100/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.421      24.057                          
 clock uncertainty                                       0.150      24.207                          

 Hold time                                              -0.014      24.193                          

 Data required time                                                 24.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.193                          
 Data arrival time                                                  24.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.462  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.490
  Launch Clock Delay      :  3.607
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096      21.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      21.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      21.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.764      23.607         ntclkbufg_0      
 CLMA_98_100/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_98_100/Q0                    tco                   0.226      23.833 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.571      24.404         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_102_108/M0                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  24.404         Logic Levels: 0  
                                                                                   Logic: 0.226ns(28.356%), Route: 0.571ns(71.644%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      22.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.118      24.490         ntclkbufg_1      
 CLMA_102_108/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                        -0.421      24.069                          
 clock uncertainty                                       0.150      24.219                          

 Hold time                                              -0.014      24.205                          

 Data required time                                                 24.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.205                          
 Data arrival time                                                  24.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.093
  Launch Clock Delay      :  4.737
  Clock Pessimism Removal :  0.328

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      2.102       4.737         ntclkbufg_2      
 CLMA_90_104/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_90_104/Q0                    tco                   0.287       5.024 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.762       5.786         u_CORES/u_jtag_hub/data_ctrl
 CLMA_98_132/C2                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   5.786         Logic Levels: 0  
                                                                                   Logic: 0.287ns(27.359%), Route: 0.762ns(72.641%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.307      27.307         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      27.307 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.786      29.093         ntclkbufg_2      
 CLMA_98_132/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.328      29.421                          
 clock uncertainty                                      -0.050      29.371                          

 Setup time                                             -0.370      29.001                          

 Data required time                                                 29.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.001                          
 Data arrival time                                                   5.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.093
  Launch Clock Delay      :  4.737
  Clock Pessimism Removal :  0.328

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      2.102       4.737         ntclkbufg_2      
 CLMA_90_104/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_90_104/Q0                    tco                   0.287       5.024 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.762       5.786         u_CORES/u_jtag_hub/data_ctrl
 CLMA_98_132/D3                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   5.786         Logic Levels: 0  
                                                                                   Logic: 0.287ns(27.359%), Route: 0.762ns(72.641%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.307      27.307         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      27.307 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.786      29.093         ntclkbufg_2      
 CLMA_98_132/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.328      29.421                          
 clock uncertainty                                      -0.050      29.371                          

 Setup time                                             -0.346      29.025                          

 Data required time                                                 29.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.025                          
 Data arrival time                                                   5.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.239                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.099
  Launch Clock Delay      :  4.737
  Clock Pessimism Removal :  0.328

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      2.102       4.737         ntclkbufg_2      
 CLMA_90_104/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_90_104/Q0                    tco                   0.289       5.026 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.809       5.835         u_CORES/u_jtag_hub/data_ctrl
 CLMS_98_129/A0                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.835         Logic Levels: 0  
                                                                                   Logic: 0.289ns(26.321%), Route: 0.809ns(73.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.307      27.307         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      27.307 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.792      29.099         ntclkbufg_2      
 CLMS_98_129/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.328      29.427                          
 clock uncertainty                                      -0.050      29.377                          

 Setup time                                             -0.155      29.222                          

 Data required time                                                 29.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.222                          
 Data arrival time                                                   5.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.387                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/I3
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.354  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.758
  Launch Clock Delay      :  3.967
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.198       2.198         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.198 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.769       3.967         ntclkbufg_2      
 CLMS_78_129/CLK                                                           r       u_CORES/u_debug_core_1/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_129/Q0                    tco                   0.222       4.189 f       u_CORES/u_debug_core_1/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.321       4.510         u_CORES/u_debug_core_1/u_Trigger_Condition/conf_reg [1]
 CLMA_82_124/B0                                                            f       u_CORES/u_debug_core_1/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   4.510         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.884%), Route: 0.321ns(59.116%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      2.123       4.758         ntclkbufg_2      
 CLMA_82_124/CLK                                                           r       u_CORES/u_debug_core_1/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.437       4.321                          
 clock uncertainty                                       0.000       4.321                          

 Hold time                                              -0.080       4.241                          

 Data required time                                                  4.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.241                          
 Data arrival time                                                   4.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.747
  Launch Clock Delay      :  3.965
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.198       2.198         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.198 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.767       3.965         ntclkbufg_2      
 CLMS_82_133/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_82_133/Q1                    tco                   0.224       4.189 f       u_CORES/u_debug_core_1/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=97)       0.394       4.583         u_CORES/u_debug_core_1/conf_rst
 CLMS_82_117/B4                                                            f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.583         Logic Levels: 0  
                                                                                   Logic: 0.224ns(36.246%), Route: 0.394ns(63.754%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      2.112       4.747         ntclkbufg_2      
 CLMS_82_117/CLK                                                           r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.310                          
 clock uncertainty                                       0.000       4.310                          

 Hold time                                              -0.035       4.275                          

 Data required time                                                  4.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.275                          
 Data arrival time                                                   4.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.754
  Launch Clock Delay      :  3.977
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.198       2.198         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.198 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.779       3.977         ntclkbufg_2      
 CLMA_110_104/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_104/Q2                   tco                   0.224       4.201 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       4.287         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [32]
 CLMS_110_105/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.287         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      2.119       4.754         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.746       4.008                          
 clock uncertainty                                       0.000       4.008                          

 Hold time                                              -0.035       3.973                          

 Data required time                                                  3.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.973                          
 Data arrival time                                                   4.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.880  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.926
  Launch Clock Delay      :  3.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       3.046      28.046         u_CORES/capt_o   
 CLMA_90_132/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_90_132/Y0                    tco                   0.375      28.421 r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.754      29.175         u_CORES/u_debug_core_1/conf_id_o [1]
 CLMA_70_132/Y3                    td                    0.459      29.634 r       u_CORES/u_debug_core_1/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=7)        0.555      30.189         u_CORES/u_debug_core_1/u_hub_data_decode/N258
 CLMS_66_137/Y0                    td                    0.285      30.474 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.418      30.892         u_CORES/u_debug_core_1/u_rd_addr_gen/N501
 CLMA_66_144/Y1                    td                    0.288      31.180 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.403      31.583         u_CORES/u_debug_core_1/u_rd_addr_gen/N505
 CLMA_66_144/Y0                    td                    0.210      31.793 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.406      32.199         u_CORES/u_debug_core_1/u_rd_addr_gen/_N207
 CLMA_62_141/Y2                    td                    0.210      32.409 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.126      32.535         u_CORES/u_debug_core_1/u_rd_addr_gen/_N4350
 CLMA_62_141/Y1                    td                    0.460      32.995 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.562      33.557         u_CORES/u_debug_core_1/u_rd_addr_gen/_N208
 CLMA_66_148/Y0                    td                    0.210      33.767 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.403      34.170         u_CORES/u_debug_core_1/u_rd_addr_gen/_N1020
 CLMA_62_149/B4                                                            r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  34.170         Logic Levels: 7  
                                                                                   Logic: 2.497ns(40.774%), Route: 3.627ns(59.226%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.198      52.198         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      52.198 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.728      53.926         ntclkbufg_2      
 CLMA_62_149/CLK                                                           r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.926                          
 clock uncertainty                                      -0.050      53.876                          

 Setup time                                             -0.120      53.756                          

 Data required time                                                 53.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.756                          
 Data arrival time                                                  34.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.586                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.880  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.926
  Launch Clock Delay      :  3.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       3.046      28.046         u_CORES/capt_o   
 CLMA_90_132/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_90_132/Y0                    tco                   0.375      28.421 r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.754      29.175         u_CORES/u_debug_core_1/conf_id_o [1]
 CLMA_70_132/Y3                    td                    0.459      29.634 r       u_CORES/u_debug_core_1/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=7)        0.555      30.189         u_CORES/u_debug_core_1/u_hub_data_decode/N258
 CLMS_66_137/Y0                    td                    0.285      30.474 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.418      30.892         u_CORES/u_debug_core_1/u_rd_addr_gen/N501
 CLMA_66_144/Y1                    td                    0.288      31.180 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.403      31.583         u_CORES/u_debug_core_1/u_rd_addr_gen/N505
 CLMA_66_144/Y0                    td                    0.210      31.793 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.406      32.199         u_CORES/u_debug_core_1/u_rd_addr_gen/_N207
 CLMA_62_141/Y2                    td                    0.210      32.409 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.126      32.535         u_CORES/u_debug_core_1/u_rd_addr_gen/_N4350
 CLMA_62_141/Y1                    td                    0.460      32.995 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.427      33.422         u_CORES/u_debug_core_1/u_rd_addr_gen/_N208
 CLMA_62_149/Y3                    td                    0.210      33.632 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.259      33.891         u_CORES/u_debug_core_1/u_rd_addr_gen/_N1022
 CLMA_62_149/A1                                                            r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  33.891         Logic Levels: 7  
                                                                                   Logic: 2.497ns(42.720%), Route: 3.348ns(57.280%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.198      52.198         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      52.198 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.728      53.926         ntclkbufg_2      
 CLMA_62_149/CLK                                                           r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.926                          
 clock uncertainty                                      -0.050      53.876                          

 Setup time                                             -0.231      53.645                          

 Data required time                                                 53.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.645                          
 Data arrival time                                                  33.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.754                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.895  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.941
  Launch Clock Delay      :  3.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       3.046      28.046         u_CORES/capt_o   
 CLMA_90_132/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_90_132/Y0                    tco                   0.375      28.421 r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.754      29.175         u_CORES/u_debug_core_1/conf_id_o [1]
 CLMA_70_132/Y3                    td                    0.459      29.634 r       u_CORES/u_debug_core_1/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=7)        0.555      30.189         u_CORES/u_debug_core_1/u_hub_data_decode/N258
 CLMS_66_137/Y0                    td                    0.285      30.474 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.418      30.892         u_CORES/u_debug_core_1/u_rd_addr_gen/N501
 CLMA_66_144/Y1                    td                    0.288      31.180 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.403      31.583         u_CORES/u_debug_core_1/u_rd_addr_gen/N505
 CLMA_66_144/Y0                    td                    0.210      31.793 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.406      32.199         u_CORES/u_debug_core_1/u_rd_addr_gen/_N207
 CLMA_62_141/Y2                    td                    0.210      32.409 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.126      32.535         u_CORES/u_debug_core_1/u_rd_addr_gen/_N4350
 CLMA_62_141/Y1                    td                    0.460      32.995 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.618      33.613         u_CORES/u_debug_core_1/u_rd_addr_gen/_N208
 CLMS_50_145/A4                                                            r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  33.613         Logic Levels: 6  
                                                                                   Logic: 2.287ns(41.081%), Route: 3.280ns(58.919%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.198      52.198         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      52.198 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.743      53.941         ntclkbufg_2      
 CLMS_50_145/CLK                                                           r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.941                          
 clock uncertainty                                      -0.050      53.891                          

 Setup time                                             -0.121      53.770                          

 Data required time                                                 53.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.770                          
 Data arrival time                                                  33.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.396      27.396         u_CORES/capt_o   
 CLMA_102_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_102_129/Y2                   tco                   0.284      27.680 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.086      27.766         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_102_128/B1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.766         Logic Levels: 0  
                                                                                   Logic: 0.284ns(76.757%), Route: 0.086ns(23.243%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      2.129       4.764         ntclkbufg_2      
 CLMA_102_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.050       4.814                          

 Hold time                                              -0.106       4.708                          

 Data required time                                                  4.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.708                          
 Data arrival time                                                  27.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.396      27.396         u_CORES/capt_o   
 CLMA_102_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_102_129/Q0                   tco                   0.222      27.618 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=16)       0.196      27.814         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_102_128/B0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.814         Logic Levels: 0  
                                                                                   Logic: 0.222ns(53.110%), Route: 0.196ns(46.890%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      2.129       4.764         ntclkbufg_2      
 CLMA_102_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.050       4.814                          

 Hold time                                              -0.080       4.734                          

 Data required time                                                  4.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.734                          
 Data arrival time                                                  27.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.753
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.396      27.396         u_CORES/capt_o   
 CLMA_102_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_102_129/Q0                   tco                   0.226      27.622 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=16)       0.264      27.886         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_102_137/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  27.886         Logic Levels: 0  
                                                                                   Logic: 0.226ns(46.122%), Route: 0.264ns(53.878%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.635       2.635         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       2.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      2.118       4.753         ntclkbufg_2      
 CLMA_102_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       4.753                          
 clock uncertainty                                       0.050       4.803                          

 Hold time                                              -0.014       4.789                          

 Data required time                                                  4.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.789                          
 Data arrival time                                                  27.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.097                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.508
  Launch Clock Delay      :  4.840
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.704      77.704         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      77.704 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      2.136      79.840         ntclkbufg_2      
 CLMS_98_129/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_129/Q0                    tco                   0.287      80.127 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.427      80.554         u_CORES/conf_sel [0]
 CLMA_102_132/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.554         Logic Levels: 0  
                                                                                   Logic: 0.287ns(40.196%), Route: 0.427ns(59.804%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.508     127.508         u_CORES/capt_o   
 CLMA_102_132/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.508                          
 clock uncertainty                                      -0.050     127.458                          

 Setup time                                             -0.617     126.841                          

 Data required time                                                126.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.841                          
 Data arrival time                                                  80.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.508
  Launch Clock Delay      :  4.840
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.704      77.704         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      77.704 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      2.136      79.840         ntclkbufg_2      
 CLMS_98_129/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_129/Q0                    tco                   0.287      80.127 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.427      80.554         u_CORES/conf_sel [0]
 CLMA_102_132/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.554         Logic Levels: 0  
                                                                                   Logic: 0.287ns(40.196%), Route: 0.427ns(59.804%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.508     127.508         u_CORES/capt_o   
 CLMA_102_132/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.508                          
 clock uncertainty                                      -0.050     127.458                          

 Setup time                                             -0.617     126.841                          

 Data required time                                                126.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.841                          
 Data arrival time                                                  80.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.508
  Launch Clock Delay      :  4.840
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.704      77.704         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      77.704 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      2.136      79.840         ntclkbufg_2      
 CLMS_98_129/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_129/Q0                    tco                   0.287      80.127 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.427      80.554         u_CORES/conf_sel [0]
 CLMA_102_132/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  80.554         Logic Levels: 0  
                                                                                   Logic: 0.287ns(40.196%), Route: 0.427ns(59.804%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.508     127.508         u_CORES/capt_o   
 CLMA_102_132/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.508                          
 clock uncertainty                                      -0.050     127.458                          

 Setup time                                             -0.617     126.841                          

 Data required time                                                126.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.841                          
 Data arrival time                                                  80.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.888  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  4.093
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.307     127.307         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     127.307 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.786     129.093         ntclkbufg_2      
 CLMA_98_132/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_132/Q3                    tco                   0.221     129.314 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.280     129.594         u_CORES/id_o [3] 
 CLMA_82_132/M3                                                            f       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 129.594         Logic Levels: 0  
                                                                                   Logic: 0.221ns(44.112%), Route: 0.280ns(55.888%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       3.205     128.205         u_CORES/capt_o   
 CLMA_82_132/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.205                          
 clock uncertainty                                       0.050     128.255                          

 Hold time                                              -0.024     128.231                          

 Data required time                                                128.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.231                          
 Data arrival time                                                 129.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.363                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.888  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  4.093
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.307     127.307         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     127.307 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.786     129.093         ntclkbufg_2      
 CLMA_98_132/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_132/Q0                    tco                   0.222     129.315 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.280     129.595         u_CORES/id_o [0] 
 CLMA_82_132/M2                                                            f       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 129.595         Logic Levels: 0  
                                                                                   Logic: 0.222ns(44.223%), Route: 0.280ns(55.777%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       3.205     128.205         u_CORES/capt_o   
 CLMA_82_132/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.205                          
 clock uncertainty                                       0.050     128.255                          

 Hold time                                              -0.024     128.231                          

 Data required time                                                128.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.231                          
 Data arrival time                                                 129.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.888  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  4.093
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.307     127.307         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     127.307 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.786     129.093         ntclkbufg_2      
 CLMA_98_132/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_132/Q1                    tco                   0.224     129.317 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.376     129.693         u_CORES/id_o [1] 
 CLMA_82_132/AD                                                            f       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 129.693         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.333%), Route: 0.376ns(62.667%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       3.205     128.205         u_CORES/capt_o   
 CLMA_82_132/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.205                          
 clock uncertainty                                       0.050     128.255                          

 Hold time                                               0.053     128.308                          

 Data required time                                                128.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.308                          
 Data arrival time                                                 129.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.385                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.584
  Launch Clock Delay      :  4.468
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.102       4.468         ntclkbufg_0      
 CLMA_90_105/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_90_105/Q0                    tco                   0.287       4.755 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=166)      1.081       5.836         u_CORES/u_debug_core_1/resetn
 CLMS_78_149/RS                                                            f       u_CORES/u_debug_core_1/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.836         Logic Levels: 0  
                                                                                   Logic: 0.287ns(20.980%), Route: 1.081ns(79.020%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      11.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.741      13.584         ntclkbufg_0      
 CLMS_78_149/CLK                                                           r       u_CORES/u_debug_core_1/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      14.107                          
 clock uncertainty                                      -0.150      13.957                          

 Recovery time                                          -0.617      13.340                          

 Data required time                                                 13.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.340                          
 Data arrival time                                                   5.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.504                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[3][16]/opit_0_inv_L5Q_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  4.468
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.102       4.468         ntclkbufg_0      
 CLMA_90_105/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_90_105/Q0                    tco                   0.287       4.755 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=166)      1.059       5.814         u_CORES/u_debug_core_1/resetn
 CLMA_102_148/RS                                                           f       u_CORES/u_debug_core_1/data_pipe[3][16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.814         Logic Levels: 0  
                                                                                   Logic: 0.287ns(21.322%), Route: 1.059ns(78.678%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      11.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.761      13.604         ntclkbufg_0      
 CLMA_102_148/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[3][16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      14.127                          
 clock uncertainty                                      -0.150      13.977                          

 Recovery time                                          -0.617      13.360                          

 Data required time                                                 13.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.360                          
 Data arrival time                                                   5.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.546                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[3][21]/opit_0_inv_L5Q_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  4.468
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.102       4.468         ntclkbufg_0      
 CLMA_90_105/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_90_105/Q0                    tco                   0.287       4.755 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=166)      1.059       5.814         u_CORES/u_debug_core_1/resetn
 CLMA_102_148/RS                                                           f       u_CORES/u_debug_core_1/data_pipe[3][21]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.814         Logic Levels: 0  
                                                                                   Logic: 0.287ns(21.322%), Route: 1.059ns(78.678%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      11.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.761      13.604         ntclkbufg_0      
 CLMA_102_148/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[3][21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      14.127                          
 clock uncertainty                                      -0.150      13.977                          

 Recovery time                                          -0.617      13.360                          

 Data required time                                                 13.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.360                          
 Data arrival time                                                   5.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.546                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/ram_wadr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.468
  Launch Clock Delay      :  3.605
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.762       3.605         ntclkbufg_0      
 CLMA_90_105/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_90_105/Q0                    tco                   0.226       3.831 r       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=166)      0.499       4.330         u_CORES/u_debug_core_1/resetn
 CLMA_90_136/RSCO                  td                    0.115       4.445 f       u_CORES/u_debug_core_1/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.445         ntR119           
 CLMA_90_140/RSCI                                                          f       u_CORES/u_debug_core_1/ram_wadr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.445         Logic Levels: 1  
                                                                                   Logic: 0.341ns(40.595%), Route: 0.499ns(59.405%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.102       4.468         ntclkbufg_0      
 CLMA_90_140/CLK                                                           r       u_CORES/u_debug_core_1/ram_wadr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       3.945                          
 clock uncertainty                                       0.000       3.945                          

 Removal time                                            0.000       3.945                          

 Data required time                                                  3.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.945                          
 Data arrival time                                                   4.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/ram_wadr[4]/opit_0_inv_L5Q_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.468
  Launch Clock Delay      :  3.605
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.762       3.605         ntclkbufg_0      
 CLMA_90_105/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_90_105/Q0                    tco                   0.226       3.831 r       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=166)      0.499       4.330         u_CORES/u_debug_core_1/resetn
 CLMA_90_136/RSCO                  td                    0.115       4.445 f       u_CORES/u_debug_core_1/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.445         ntR119           
 CLMA_90_140/RSCI                                                          f       u_CORES/u_debug_core_1/ram_wadr[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.445         Logic Levels: 1  
                                                                                   Logic: 0.341ns(40.595%), Route: 0.499ns(59.405%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.102       4.468         ntclkbufg_0      
 CLMA_90_140/CLK                                                           r       u_CORES/u_debug_core_1/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       3.945                          
 clock uncertainty                                       0.000       3.945                          

 Removal time                                            0.000       3.945                          

 Data required time                                                  3.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.945                          
 Data arrival time                                                   4.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/ram_wadr[8]/opit_0_inv_L5Q_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.468
  Launch Clock Delay      :  3.605
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N1              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.762       3.605         ntclkbufg_0      
 CLMA_90_105/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_90_105/Q0                    tco                   0.226       3.831 r       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=166)      0.499       4.330         u_CORES/u_debug_core_1/resetn
 CLMA_90_136/RSCO                  td                    0.115       4.445 f       u_CORES/u_debug_core_1/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.445         ntR119           
 CLMA_90_140/RSCI                                                          f       u_CORES/u_debug_core_1/ram_wadr[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.445         Logic Levels: 1  
                                                                                   Logic: 0.341ns(40.595%), Route: 0.499ns(59.405%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.102       4.468         ntclkbufg_0      
 CLMA_90_140/CLK                                                           r       u_CORES/u_debug_core_1/ram_wadr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       3.945                          
 clock uncertainty                                       0.000       3.945                          

 Removal time                                            0.000       3.945                          

 Data required time                                                  3.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.945                          
 Data arrival time                                                   4.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.637
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.119       4.491         ntclkbufg_1      
 CLMS_110_141/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_110_141/Q0                   tco                   0.287       4.778 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      1.826       6.604         u_CORES/u_debug_core_0/resetn
 CLMA_146_125/RS                                                           f       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.604         Logic Levels: 0  
                                                                                   Logic: 0.287ns(13.583%), Route: 1.826ns(86.417%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.790      23.637         ntclkbufg_1      
 CLMA_146_125/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      24.162                          
 clock uncertainty                                      -0.150      24.012                          

 Recovery time                                          -0.617      23.395                          

 Data required time                                                 23.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.395                          
 Data arrival time                                                   6.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.791                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.627
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.119       4.491         ntclkbufg_1      
 CLMS_110_141/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_110_141/Q0                   tco                   0.289       4.780 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      1.272       6.052         u_CORES/u_debug_core_0/resetn
 CLMS_138_109/RSCO                 td                    0.147       6.199 f       u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.199         ntR61            
 CLMS_138_113/RSCO                 td                    0.147       6.346 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.346         ntR60            
 CLMS_138_117/RSCO                 td                    0.147       6.493 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.493         ntR59            
 CLMS_138_121/RSCO                 td                    0.147       6.640 f       u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.640         ntR58            
 CLMS_138_125/RSCO                 td                    0.147       6.787 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.787         ntR57            
 CLMS_138_129/RSCO                 td                    0.147       6.934 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       6.934         ntR56            
 CLMS_138_133/RSCI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.934         Logic Levels: 6  
                                                                                   Logic: 1.171ns(47.933%), Route: 1.272ns(52.067%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.780      23.627         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.525      24.152                          
 clock uncertainty                                      -0.150      24.002                          

 Recovery time                                           0.000      24.002                          

 Data required time                                                 24.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.002                          
 Data arrival time                                                   6.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_AQ_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.627
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.119       4.491         ntclkbufg_1      
 CLMS_110_141/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_110_141/Q0                   tco                   0.289       4.780 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      1.272       6.052         u_CORES/u_debug_core_0/resetn
 CLMS_138_109/RSCO                 td                    0.147       6.199 f       u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.199         ntR61            
 CLMS_138_113/RSCO                 td                    0.147       6.346 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.346         ntR60            
 CLMS_138_117/RSCO                 td                    0.147       6.493 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.493         ntR59            
 CLMS_138_121/RSCO                 td                    0.147       6.640 f       u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.640         ntR58            
 CLMS_138_125/RSCO                 td                    0.147       6.787 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.787         ntR57            
 CLMS_138_129/RSCO                 td                    0.147       6.934 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       6.934         ntR56            
 CLMS_138_133/RSCI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   6.934         Logic Levels: 6  
                                                                                   Logic: 1.171ns(47.933%), Route: 1.272ns(52.067%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.780      23.627         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.525      24.152                          
 clock uncertainty                                      -0.150      24.002                          

 Recovery time                                           0.000      24.002                          

 Data required time                                                 24.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.002                          
 Data arrival time                                                   6.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.491
  Launch Clock Delay      :  3.626
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.779       3.626         ntclkbufg_1      
 CLMS_110_141/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_110_141/Q0                   tco                   0.222       3.848 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      0.502       4.350         u_CORES/u_debug_core_0/resetn
 CLMA_126_136/RSCO                 td                    0.105       4.455 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.455         ntR40            
 CLMA_126_140/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.455         Logic Levels: 1  
                                                                                   Logic: 0.327ns(39.445%), Route: 0.502ns(60.555%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.119       4.491         ntclkbufg_1      
 CLMA_126_140/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       3.966                          
 clock uncertainty                                       0.000       3.966                          

 Removal time                                            0.000       3.966                          

 Data required time                                                  3.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.966                          
 Data arrival time                                                   4.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.491
  Launch Clock Delay      :  3.626
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.779       3.626         ntclkbufg_1      
 CLMS_110_141/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_110_141/Q0                   tco                   0.222       3.848 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      0.502       4.350         u_CORES/u_debug_core_0/resetn
 CLMA_126_136/RSCO                 td                    0.105       4.455 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.455         ntR40            
 CLMA_126_140/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.455         Logic Levels: 1  
                                                                                   Logic: 0.327ns(39.445%), Route: 0.502ns(60.555%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.119       4.491         ntclkbufg_1      
 CLMA_126_140/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       3.966                          
 clock uncertainty                                       0.000       3.966                          

 Removal time                                            0.000       3.966                          

 Data required time                                                  3.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.966                          
 Data arrival time                                                   4.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.491
  Launch Clock Delay      :  3.626
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N1              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.779       3.626         ntclkbufg_1      
 CLMS_110_141/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_110_141/Q0                   tco                   0.222       3.848 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      0.502       4.350         u_CORES/u_debug_core_0/resetn
 CLMA_126_136/RSCO                 td                    0.105       4.455 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.455         ntR40            
 CLMA_126_140/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.455         Logic Levels: 1  
                                                                                   Logic: 0.327ns(39.445%), Route: 0.502ns(60.555%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      2.119       4.491         ntclkbufg_1      
 CLMA_126_140/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       3.966                          
 clock uncertainty                                       0.000       3.966                          

 Removal time                                            0.000       3.966                          

 Data required time                                                  3.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.966                          
 Data arrival time                                                   4.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : fifo_rd_data[5] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.121       4.487         ntclkbufg_0      
 DRM_106_108/CLKB[0]                                                       r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_106_108/QA0[5]                tco                   2.351       6.838 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[5]
                                   net (fanout=3)        1.846       8.684         nt_fifo_rd_data[5]
 IOL_7_145/DO                      td                    0.139       8.823 f       fifo_rd_data_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000       8.823         fifo_rd_data_obuf[5]/ntO
 IOBS_0_144/PAD                    td                    3.056      11.879 f       fifo_rd_data_obuf[5]/opit_0/O
                                   net (fanout=1)        0.054      11.933         fifo_rd_data[5]  
 G3                                                                        f       fifo_rd_data[5] (port)

 Data arrival time                                                  11.933         Logic Levels: 2  
                                                                                   Logic: 5.546ns(74.483%), Route: 1.900ns(25.517%)
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : fifo_rd_data[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.121       4.487         ntclkbufg_0      
 DRM_106_108/CLKB[0]                                                       r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_106_108/QA0[4]                tco                   2.351       6.838 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[4]
                                   net (fanout=3)        1.805       8.643         nt_fifo_rd_data[4]
 IOL_7_134/DO                      td                    0.139       8.782 f       fifo_rd_data_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000       8.782         fifo_rd_data_obuf[4]/ntO
 IOBS_0_133/PAD                    td                    3.056      11.838 f       fifo_rd_data_obuf[4]/opit_0/O
                                   net (fanout=1)        0.047      11.885         fifo_rd_data[4]  
 K5                                                                        f       fifo_rd_data[4] (port)

 Data arrival time                                                  11.885         Logic Levels: 2  
                                                                                   Logic: 5.546ns(74.966%), Route: 1.852ns(25.034%)
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : fifo_rd_data[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N1              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      2.121       4.487         ntclkbufg_0      
 DRM_106_108/CLKB[0]                                                       r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_106_108/QA0[2]                tco                   2.351       6.838 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[2]
                                   net (fanout=3)        1.800       8.638         nt_fifo_rd_data[2]
 IOL_7_138/DO                      td                    0.139       8.777 f       fifo_rd_data_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       8.777         fifo_rd_data_obuf[2]/ntO
 IOBS_0_137/PAD                    td                    3.056      11.833 f       fifo_rd_data_obuf[2]/opit_0/O
                                   net (fanout=1)        0.035      11.868         fifo_rd_data[2]  
 H3                                                                        f       fifo_rd_data[2] (port)

 Data arrival time                                                  11.868         Logic Levels: 2  
                                                                                   Logic: 5.546ns(75.139%), Route: 1.835ns(24.861%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[0]/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=2)        2.293       3.825         nt_sys_rst_n     
 CLMA_90_101/Y0                    td                    0.155       3.980 f       N5/gateop_perm/Z 
                                   net (fanout=35)       0.184       4.164         N5               
 CLMA_90_100/RS                                                            f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.164         Logic Levels: 3  
                                                                                   Logic: 1.635ns(39.265%), Route: 2.529ns(60.735%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=2)        2.293       3.825         nt_sys_rst_n     
 CLMA_90_101/Y0                    td                    0.155       3.980 f       N5/gateop_perm/Z 
                                   net (fanout=35)       0.184       4.164         N5               
 CLMA_90_100/RS                                                            f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.164         Logic Levels: 3  
                                                                                   Logic: 1.635ns(39.265%), Route: 2.529ns(60.735%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[2]/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=2)        2.293       3.825         nt_sys_rst_n     
 CLMA_90_101/Y0                    td                    0.155       3.980 f       N5/gateop_perm/Z 
                                   net (fanout=35)       0.184       4.164         N5               
 CLMA_90_100/RS                                                            f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.164         Logic Levels: 3  
                                                                                   Logic: 1.635ns(39.265%), Route: 2.529ns(60.735%)
====================================================================================================

{clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.102       5.000           0.898           High Pulse Width  DRM_54_128/CLKA[0]      u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 4.102       5.000           0.898           Low Pulse Width   DRM_54_128/CLKA[0]      u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 4.102       5.000           0.898           High Pulse Width  DRM_54_148/CLKA[0]      u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_106_88/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_106_88/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_142_108/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_106_88/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_106_88/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_142_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_102_132/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_102_132/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_102_132/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/L2
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.322
  Launch Clock Delay      :  2.748
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.139       2.748         ntclkbufg_0      
 CLMS_94_117/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK

 CLMS_94_117/Y2                    tco                   0.283       3.031 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/Q
                                   net (fanout=3)        0.250       3.281         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [5]
 CLMA_90_113/Y3                    td                    0.243       3.524 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91_9/gateop_perm/Z
                                   net (fanout=1)        0.255       3.779         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [5]
 CLMS_94_117/Y1                    td                    0.162       3.941 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91_15/gateop_perm/Z
                                   net (fanout=5)        0.374       4.315         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [1]
 CLMS_82_117/Y3                    td                    0.151       4.466 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91/gateop_perm/Z
                                   net (fanout=6)        0.459       4.925         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [0]
                                   td                    0.251       5.176 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.176         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.co [2]
 CLMA_90_105/COUT                  td                    0.044       5.220 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.220         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.co [4]
 CLMA_90_109/Y1                    td                    0.366       5.586 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.272       5.858         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/nb7 [5]
 CLMA_94_116/C2                                                            f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.858         Logic Levels: 5  
                                                                                   Logic: 1.500ns(48.232%), Route: 1.610ns(51.768%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      11.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.019      12.322         ntclkbufg_0      
 CLMA_94_116/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.411      12.733                          
 clock uncertainty                                      -0.150      12.583                          

 Setup time                                             -0.305      12.278                          

 Data required time                                                 12.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.278                          
 Data arrival time                                                   5.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.309
  Launch Clock Delay      :  2.748
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.139       2.748         ntclkbufg_0      
 CLMS_94_117/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK

 CLMS_94_117/Y2                    tco                   0.283       3.031 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/Q
                                   net (fanout=3)        0.250       3.281         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [5]
 CLMA_90_113/Y3                    td                    0.243       3.524 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91_9/gateop_perm/Z
                                   net (fanout=1)        0.255       3.779         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [5]
 CLMS_94_117/Y1                    td                    0.162       3.941 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91_15/gateop_perm/Z
                                   net (fanout=5)        0.374       4.315         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [1]
 CLMS_82_117/Y3                    td                    0.151       4.466 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91/gateop_perm/Z
                                   net (fanout=6)        0.483       4.949         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [0]
                                   td                    0.251       5.200 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.200         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_6.co [2]
 CLMA_90_108/COUT                  td                    0.044       5.244 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_6.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.244         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_6.co [4]
                                   td                    0.044       5.288 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_6.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.288         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_6.co [6]
 CLMA_90_112/Y3                    td                    0.387       5.675 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_6.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.324       5.999         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/nb5 [7]
 CLMA_94_104/B4                                                            r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.999         Logic Levels: 5  
                                                                                   Logic: 1.565ns(48.139%), Route: 1.686ns(51.861%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      11.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.006      12.309         ntclkbufg_0      
 CLMA_94_104/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.411      12.720                          
 clock uncertainty                                      -0.150      12.570                          

 Setup time                                             -0.092      12.478                          

 Data required time                                                 12.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.478                          
 Data arrival time                                                   5.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.479                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_L5Q_perm/L1
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.309
  Launch Clock Delay      :  2.748
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.139       2.748         ntclkbufg_0      
 CLMS_94_117/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK

 CLMS_94_117/Y2                    tco                   0.283       3.031 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/Q
                                   net (fanout=3)        0.250       3.281         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [5]
 CLMA_90_113/Y3                    td                    0.243       3.524 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91_9/gateop_perm/Z
                                   net (fanout=1)        0.255       3.779         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [5]
 CLMS_94_117/Y1                    td                    0.162       3.941 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91_15/gateop_perm/Z
                                   net (fanout=5)        0.374       4.315         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [1]
 CLMS_82_117/Y3                    td                    0.151       4.466 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91/gateop_perm/Z
                                   net (fanout=6)        0.459       4.925         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [0]
                                   td                    0.251       5.176 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.176         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.co [2]
 CLMA_90_105/COUT                  td                    0.044       5.220 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.220         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.co [4]
                                   td                    0.044       5.264 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.264         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.co [6]
 CLMA_90_109/Y3                    td                    0.365       5.629 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N302_8.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.258       5.887         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/nb7 [7]
 CLMA_94_104/B1                                                            f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.887         Logic Levels: 5  
                                                                                   Logic: 1.543ns(49.156%), Route: 1.596ns(50.844%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      11.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.006      12.309         ntclkbufg_0      
 CLMA_94_104/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.411      12.720                          
 clock uncertainty                                      -0.150      12.570                          

 Setup time                                             -0.170      12.400                          

 Data required time                                                 12.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.400                          
 Data arrival time                                                   5.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/data_pipe[4][12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/DATA_ff[0][12]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.129  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.734
  Launch Clock Delay      :  2.299
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      0.996       2.299         ntclkbufg_0      
 CLMS_66_129/CLK                                                           r       u_CORES/u_debug_core_1/data_pipe[4][12]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_129/Q2                    tco                   0.183       2.482 r       u_CORES/u_debug_core_1/data_pipe[4][12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.137       2.619         u_CORES/u_debug_core_1/data_pipe[4] [12]
 CLMS_66_125/M1                                                            r       u_CORES/u_debug_core_1/DATA_ff[0][12]/opit_0/D

 Data arrival time                                                   2.619         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.188%), Route: 0.137ns(42.812%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.125       2.734         ntclkbufg_0      
 CLMS_66_125/CLK                                                           r       u_CORES/u_debug_core_1/DATA_ff[0][12]/opit_0/CLK
 clock pessimism                                        -0.306       2.428                          
 clock uncertainty                                       0.000       2.428                          

 Hold time                                              -0.011       2.417                          

 Data required time                                                  2.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.417                          
 Data arrival time                                                   2.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/DATA_ff[0][2]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[3]
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.715
  Launch Clock Delay      :  2.308
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.005       2.308         ntclkbufg_0      
 CLMS_66_125/CLK                                                           r       u_CORES/u_debug_core_1/DATA_ff[0][2]/opit_0/CLK

 CLMS_66_125/Q1                    tco                   0.184       2.492 r       u_CORES/u_debug_core_1/DATA_ff[0][2]/opit_0/Q
                                   net (fanout=1)        0.225       2.717         u_CORES/u_debug_core_1/DATA_ff[0] [2]
 DRM_54_128/DA0[3]                                                         r       u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[3]

 Data arrival time                                                   2.717         Logic Levels: 0  
                                                                                   Logic: 0.184ns(44.988%), Route: 0.225ns(55.012%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.106       2.715         ntclkbufg_0      
 DRM_54_128/CLKA[0]                                                        r       u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.306       2.409                          
 clock uncertainty                                       0.000       2.409                          

 Hold time                                               0.102       2.511                          

 Data required time                                                  2.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.511                          
 Data arrival time                                                   2.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/data_pipe[4][13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/DATA_ff[0][13]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.732
  Launch Clock Delay      :  2.311
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.008       2.311         ntclkbufg_0      
 CLMA_70_124/CLK                                                           r       u_CORES/u_debug_core_1/data_pipe[4][13]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_124/Q1                    tco                   0.184       2.495 r       u_CORES/u_debug_core_1/data_pipe[4][13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.137       2.632         u_CORES/u_debug_core_1/data_pipe[4] [13]
 CLMA_74_128/M2                                                            r       u_CORES/u_debug_core_1/DATA_ff[0][13]/opit_0/D

 Data arrival time                                                   2.632         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.321%), Route: 0.137ns(42.679%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.123       2.732         ntclkbufg_0      
 CLMA_74_128/CLK                                                           r       u_CORES/u_debug_core_1/DATA_ff[0][13]/opit_0/CLK
 clock pessimism                                        -0.306       2.426                          
 clock uncertainty                                       0.000       2.426                          

 Hold time                                              -0.011       2.415                          

 Data required time                                                  2.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.415                          
 Data arrival time                                                   2.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.330
  Launch Clock Delay      :  2.763
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.150       2.763         ntclkbufg_1      
 CLMA_102_121/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_102_121/Q0                   tco                   0.221       2.984 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.715       3.699         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_98_120/M0                                                            f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                   3.699         Logic Levels: 0  
                                                                                   Logic: 0.221ns(23.611%), Route: 0.715ns(76.389%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      11.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.027      12.330         ntclkbufg_0      
 CLMA_98_120/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.272      12.602                          
 clock uncertainty                                      -0.150      12.452                          

 Setup time                                             -0.068      12.384                          

 Data required time                                                 12.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.384                          
 Data arrival time                                                   3.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/TRIG0_ff[0][11]/opit_0_inv/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.170  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.312
  Launch Clock Delay      :  2.754
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.141       2.754         ntclkbufg_1      
 CLMA_102_112/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_102_112/Q0                   tco                   0.221       2.975 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=27)       0.543       3.518         nt_fifo_full     
 CLMA_82_116/M1                                                            f       u_CORES/u_debug_core_1/TRIG0_ff[0][11]/opit_0_inv/D

 Data arrival time                                                   3.518         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.927%), Route: 0.543ns(71.073%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      11.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.009      12.312         ntclkbufg_0      
 CLMA_82_116/CLK                                                           r       u_CORES/u_debug_core_1/TRIG0_ff[0][11]/opit_0_inv/CLK
 clock pessimism                                         0.272      12.584                          
 clock uncertainty                                      -0.150      12.434                          

 Setup time                                             -0.068      12.366                          

 Data required time                                                 12.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.366                          
 Data arrival time                                                   3.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.317
  Launch Clock Delay      :  2.754
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.141       2.754         ntclkbufg_1      
 CLMA_102_113/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_102_113/Q2                   tco                   0.223       2.977 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.535       3.512         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMA_98_108/M1                                                            f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                   3.512         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.420%), Route: 0.535ns(70.580%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      11.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.014      12.317         ntclkbufg_0      
 CLMA_98_108/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.272      12.589                          
 clock uncertainty                                      -0.150      12.439                          

 Setup time                                             -0.068      12.371                          

 Data required time                                                 12.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.371                          
 Data arrival time                                                   3.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.859                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.753
  Launch Clock Delay      :  2.337
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.030       2.337         ntclkbufg_1      
 CLMA_102_121/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_102_121/Q3                   tco                   0.182       2.519 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.278       2.797         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_94_121/M0                                                            r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   2.797         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.565%), Route: 0.278ns(60.435%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.144       2.753         ntclkbufg_0      
 CLMS_94_121/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.272       2.481                          
 clock uncertainty                                       0.150       2.631                          

 Hold time                                              -0.011       2.620                          

 Data required time                                                  2.620                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.620                          
 Data arrival time                                                   2.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.744
  Launch Clock Delay      :  2.329
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.022       2.329         ntclkbufg_1      
 CLMA_98_116/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_98_116/Q0                    tco                   0.182       2.511 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.299       2.810         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_94_112/M3                                                            r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                   2.810         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.838%), Route: 0.299ns(62.162%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.135       2.744         ntclkbufg_0      
 CLMA_94_112/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.272       2.472                          
 clock uncertainty                                       0.150       2.622                          

 Hold time                                              -0.011       2.611                          

 Data required time                                                  2.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.611                          
 Data arrival time                                                   2.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.137  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  2.339
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.032       2.339         ntclkbufg_1      
 CLMA_110_116/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_110_116/Q3                   tco                   0.182       2.521 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.317       2.838         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMS_94_117/M1                                                            r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                   2.838         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.473%), Route: 0.317ns(63.527%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.139       2.748         ntclkbufg_0      
 CLMS_94_117/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.272       2.476                          
 clock uncertainty                                       0.150       2.626                          

 Hold time                                              -0.011       2.615                          

 Data required time                                                  2.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.615                          
 Data arrival time                                                   2.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.328
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.138       2.751         ntclkbufg_1      
 CLMS_98_113/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_98_113/Q0                    tco                   0.221       2.972 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.485       3.457         u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [0]
                                   td                    0.250       3.707 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.707         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N19
 CLMS_98_113/COUT                  td                    0.044       3.751 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.751         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N21
                                   td                    0.044       3.795 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.795         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N23
 CLMS_98_117/Y3                    td                    0.387       4.182 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.163       4.345         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMA_102_116/Y1                   td                    0.359       4.704 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N3[7]/gateop/Z
                                   net (fanout=3)        0.489       5.193         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_102_104/Y3                   td                    0.468       5.661 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N137.eq_2/gateop_A2/Y1
                                   net (fanout=1)        0.188       5.849         _N0              
 CLMA_102_112/A4                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.849         Logic Levels: 4  
                                                                                   Logic: 1.773ns(57.230%), Route: 1.325ns(42.770%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.021      22.328         ntclkbufg_1      
 CLMA_102_112/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      22.698                          
 clock uncertainty                                      -0.150      22.548                          

 Setup time                                             -0.093      22.455                          

 Data required time                                                 22.455                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.455                          
 Data arrival time                                                   5.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_AQ/Cin
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.328
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.138       2.751         ntclkbufg_1      
 CLMS_98_113/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_98_113/Q0                    tco                   0.221       2.972 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.485       3.457         u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [0]
                                   td                    0.250       3.707 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.707         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N19
 CLMS_98_113/COUT                  td                    0.044       3.751 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.751         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N21
                                   td                    0.044       3.795 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.795         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N23
 CLMS_98_117/Y3                    td                    0.387       4.182 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.163       4.345         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMA_102_116/Y1                   td                    0.359       4.704 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N3[7]/gateop/Z
                                   net (fanout=3)        0.359       5.063         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_102_109/COUT                 td                    0.391       5.454 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.454         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N266_5.co [8]
 CLMA_102_113/CIN                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_AQ/Cin

 Data arrival time                                                   5.454         Logic Levels: 4  
                                                                                   Logic: 1.696ns(62.745%), Route: 1.007ns(37.255%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.021      22.328         ntclkbufg_1      
 CLMA_102_113/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_AQ/CLK
 clock pessimism                                         0.370      22.698                          
 clock uncertainty                                      -0.150      22.548                          

 Setup time                                             -0.132      22.416                          

 Data required time                                                 22.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.416                          
 Data arrival time                                                   5.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.962                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/Cin
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.324
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.138       2.751         ntclkbufg_1      
 CLMS_98_113/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_98_113/Q0                    tco                   0.221       2.972 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.485       3.457         u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [0]
                                   td                    0.250       3.707 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.707         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N19
 CLMS_98_113/Y2                    td                    0.202       3.909 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.257       4.166         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [2]
 CLMA_102_112/Y1                   td                    0.151       4.317 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N3[2]/gateop_perm/Z
                                   net (fanout=3)        0.615       4.932         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wwptr [2]
 CLMA_102_105/COUT                 td                    0.387       5.319 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.319         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N266_5.co [4]
                                   td                    0.044       5.363 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.363         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N266_5.co [6]
                                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/Cin

 Data arrival time                                                   5.363         Logic Levels: 3  
                                                                                   Logic: 1.255ns(48.047%), Route: 1.357ns(51.953%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.017      22.324         ntclkbufg_1      
 CLMA_102_109/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/CLK
 clock pessimism                                         0.370      22.694                          
 clock uncertainty                                      -0.150      22.544                          

 Setup time                                             -0.128      22.416                          

 Data required time                                                 22.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.416                          
 Data arrival time                                                   5.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.053                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_wr/fifo_wr_data[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.766
  Launch Clock Delay      :  2.330
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.023       2.330         ntclkbufg_1      
 CLMS_110_109/CLK                                                          r       u_fifo_wr/fifo_wr_data[0]/opit_0_L5Q_perm/CLK

 CLMS_110_109/Q0                   tco                   0.179       2.509 f       u_fifo_wr/fifo_wr_data[0]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.172       2.681         nt_fifo_wr_data[0]
 DRM_106_108/DA0[0]                                                        f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                   2.681         Logic Levels: 0  
                                                                                   Logic: 0.179ns(50.997%), Route: 0.172ns(49.003%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.153       2.766         ntclkbufg_1      
 DRM_106_108/CLKA[0]                                                       r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.370       2.396                          
 clock uncertainty                                       0.000       2.396                          

 Hold time                                               0.114       2.510                          

 Data required time                                                  2.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.510                          
 Data arrival time                                                   2.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[9]
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.766
  Launch Clock Delay      :  2.329
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.022       2.329         ntclkbufg_1      
 CLMS_98_117/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMS_98_117/Q0                    tco                   0.182       2.511 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.230       2.741         u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [4]
 DRM_106_108/ADA0[9]                                                       r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[9]

 Data arrival time                                                   2.741         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.175%), Route: 0.230ns(55.825%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.153       2.766         ntclkbufg_1      
 DRM_106_108/CLKA[0]                                                       r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.370       2.396                          
 clock uncertainty                                       0.000       2.396                          

 Hold time                                               0.166       2.562                          

 Data required time                                                  2.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.562                          
 Data arrival time                                                   2.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[10]
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.766
  Launch Clock Delay      :  2.329
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.022       2.329         ntclkbufg_1      
 CLMS_98_117/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMS_98_117/Q1                    tco                   0.184       2.513 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.228       2.741         u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [5]
 DRM_106_108/ADA0[10]                                                      r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[10]

 Data arrival time                                                   2.741         Logic Levels: 0  
                                                                                   Logic: 0.184ns(44.660%), Route: 0.228ns(55.340%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.153       2.766         ntclkbufg_1      
 DRM_106_108/CLKA[0]                                                       r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.370       2.396                          
 clock uncertainty                                       0.000       2.396                          

 Hold time                                               0.166       2.562                          

 Data required time                                                  2.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.562                          
 Data arrival time                                                   2.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.328
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269      11.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.138      12.747         ntclkbufg_0      
 CLMA_98_112/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_98_112/Q3                    tco                   0.220      12.967 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.979      13.946         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_102_112/CD                                                           f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  13.946         Logic Levels: 0  
                                                                                   Logic: 0.220ns(18.349%), Route: 0.979ns(81.651%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.021      22.328         ntclkbufg_1      
 CLMA_102_112/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.272      22.600                          
 clock uncertainty                                      -0.150      22.450                          

 Setup time                                              0.024      22.474                          

 Data required time                                                 22.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.474                          
 Data arrival time                                                  13.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.528                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.324
  Launch Clock Delay      :  2.743
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269      11.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.134      12.743         ntclkbufg_0      
 CLMS_98_109/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_98_109/Q1                    tco                   0.223      12.966 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.771      13.737         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_102_108/M2                                                           f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  13.737         Logic Levels: 0  
                                                                                   Logic: 0.223ns(22.435%), Route: 0.771ns(77.565%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.017      22.324         ntclkbufg_1      
 CLMA_102_108/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.272      22.596                          
 clock uncertainty                                      -0.150      22.446                          

 Setup time                                             -0.068      22.378                          

 Data required time                                                 22.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.378                          
 Data arrival time                                                  13.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.641                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.324
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269      11.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.138      12.747         ntclkbufg_0      
 CLMA_98_112/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_98_112/Q2                    tco                   0.223      12.970 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.639      13.609         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_102_108/M3                                                           f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  13.609         Logic Levels: 0  
                                                                                   Logic: 0.223ns(25.870%), Route: 0.639ns(74.130%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.017      22.324         ntclkbufg_1      
 CLMA_102_108/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.272      22.596                          
 clock uncertainty                                      -0.150      22.446                          

 Setup time                                             -0.068      22.378                          

 Data required time                                                 22.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.378                          
 Data arrival time                                                  13.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.769                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.754
  Launch Clock Delay      :  2.321
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074      21.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      21.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      21.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.018      22.321         ntclkbufg_0      
 CLMA_98_112/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_98_112/Q1                    tco                   0.184      22.505 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.295      22.800         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMA_102_112/M3                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  22.800         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.413%), Route: 0.295ns(61.587%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      21.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.141      22.754         ntclkbufg_1      
 CLMA_102_112/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.272      22.482                          
 clock uncertainty                                       0.150      22.632                          

 Hold time                                              -0.011      22.621                          

 Data required time                                                 22.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.621                          
 Data arrival time                                                  22.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.741
  Launch Clock Delay      :  2.308
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074      21.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      21.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      21.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.005      22.308         ntclkbufg_0      
 CLMA_98_100/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_98_100/Q2                    tco                   0.183      22.491 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.301      22.792         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMA_102_100/M0                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  22.792         Logic Levels: 0  
                                                                                   Logic: 0.183ns(37.810%), Route: 0.301ns(62.190%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      21.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.128      22.741         ntclkbufg_1      
 CLMA_102_100/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.272      22.469                          
 clock uncertainty                                       0.150      22.619                          

 Hold time                                              -0.011      22.608                          

 Data required time                                                 22.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.608                          
 Data arrival time                                                  22.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.170  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.750
  Launch Clock Delay      :  2.308
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074      21.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      21.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      21.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.005      22.308         ntclkbufg_0      
 CLMA_98_100/CLK                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_98_100/Q0                    tco                   0.182      22.490 r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.358      22.848         u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_102_108/M0                                                           r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  22.848         Logic Levels: 0  
                                                                                   Logic: 0.182ns(33.704%), Route: 0.358ns(66.296%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      21.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.137      22.750         ntclkbufg_1      
 CLMA_102_108/CLK                                                          r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                        -0.272      22.478                          
 clock uncertainty                                       0.150      22.628                          

 Hold time                                              -0.011      22.617                          

 Data required time                                                 22.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.617                          
 Data arrival time                                                  22.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.582
  Launch Clock Delay      :  2.657
  Clock Pessimism Removal :  -0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.123       2.657         ntclkbufg_2      
 CLMA_90_104/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_90_104/Q0                    tco                   0.221       2.878 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.519       3.397         u_CORES/u_jtag_hub/data_ctrl
 CLMA_98_132/C2                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.397         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.865%), Route: 0.519ns(70.135%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563      26.563         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      26.563 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.019      27.582         ntclkbufg_2      
 CLMA_98_132/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.029      27.553                          
 clock uncertainty                                      -0.050      27.503                          

 Setup time                                             -0.286      27.217                          

 Data required time                                                 27.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.217                          
 Data arrival time                                                   3.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.582
  Launch Clock Delay      :  2.657
  Clock Pessimism Removal :  -0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.123       2.657         ntclkbufg_2      
 CLMA_90_104/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_90_104/Q0                    tco                   0.221       2.878 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.519       3.397         u_CORES/u_jtag_hub/data_ctrl
 CLMA_98_132/D3                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.397         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.865%), Route: 0.519ns(70.135%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563      26.563         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      26.563 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.019      27.582         ntclkbufg_2      
 CLMA_98_132/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.029      27.553                          
 clock uncertainty                                      -0.050      27.503                          

 Setup time                                             -0.267      27.236                          

 Data required time                                                 27.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.236                          
 Data arrival time                                                   3.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.839                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.100  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.586
  Launch Clock Delay      :  2.657
  Clock Pessimism Removal :  -0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.123       2.657         ntclkbufg_2      
 CLMA_90_104/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_90_104/Q0                    tco                   0.221       2.878 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.501       3.379         u_CORES/u_jtag_hub/data_ctrl
 CLMS_98_129/C1                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.379         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.609%), Route: 0.501ns(69.391%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563      26.563         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      26.563 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.023      27.586         ntclkbufg_2      
 CLMS_98_129/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.029      27.557                          
 clock uncertainty                                      -0.050      27.507                          

 Setup time                                             -0.170      27.337                          

 Data required time                                                 27.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.337                          
 Data arrival time                                                   3.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.673
  Launch Clock Delay      :  2.372
  Clock Pessimism Removal :  -0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353       1.353         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.353 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.019       2.372         ntclkbufg_2      
 CLMA_110_104/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_104/Q2                   tco                   0.180       2.552 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.611         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [32]
 CLMS_110_105/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.611         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.139       2.673         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.286       2.387                          
 clock uncertainty                                       0.000       2.387                          

 Hold time                                              -0.029       2.358                          

 Data required time                                                  2.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.358                          
 Data arrival time                                                   2.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.659
  Launch Clock Delay      :  2.358
  Clock Pessimism Removal :  -0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353       1.353         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.353 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.005       2.358         ntclkbufg_2      
 CLMA_82_112/CLK                                                           r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_112/Q2                    tco                   0.180       2.538 f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.597         u_CORES/u_debug_core_1/u0_trig_unit/conf_reg_buf [56]
 CLMS_82_113/A4                                                            f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.597         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.125       2.659         ntclkbufg_2      
 CLMS_82_113/CLK                                                           r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.286       2.373                          
 clock uncertainty                                       0.000       2.373                          

 Hold time                                              -0.029       2.344                          

 Data required time                                                  2.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.344                          
 Data arrival time                                                   2.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.690
  Launch Clock Delay      :  2.388
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353       1.353         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.353 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.035       2.388         ntclkbufg_2      
 CLMA_114_116/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_116/Q1                   tco                   0.180       2.568 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.627         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [7]
 CLMA_114_116/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.627         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.156       2.690         ntclkbufg_2      
 CLMA_114_116/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.301       2.389                          
 clock uncertainty                                       0.000       2.389                          

 Hold time                                              -0.028       2.361                          

 Data required time                                                  2.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.361                          
 Data arrival time                                                   2.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.325
  Launch Clock Delay      :  1.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.884      26.884         u_CORES/capt_o   
 CLMA_90_132/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_90_132/Y0                    tco                   0.283      27.167 f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.498      27.665         u_CORES/u_debug_core_1/conf_id_o [1]
 CLMA_70_132/Y3                    td                    0.358      28.023 f       u_CORES/u_debug_core_1/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=7)        0.362      28.385         u_CORES/u_debug_core_1/u_hub_data_decode/N258
 CLMS_66_137/Y0                    td                    0.226      28.611 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.275      28.886         u_CORES/u_debug_core_1/u_rd_addr_gen/N501
 CLMA_66_144/Y1                    td                    0.224      29.110 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.245      29.355         u_CORES/u_debug_core_1/u_rd_addr_gen/N505
 CLMA_66_144/Y0                    td                    0.162      29.517 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.245      29.762         u_CORES/u_debug_core_1/u_rd_addr_gen/_N207
 CLMA_62_141/Y2                    td                    0.162      29.924 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.077      30.001         u_CORES/u_debug_core_1/u_rd_addr_gen/_N4350
 CLMA_62_141/Y1                    td                    0.359      30.360 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.363      30.723         u_CORES/u_debug_core_1/u_rd_addr_gen/_N208
 CLMA_66_148/Y0                    td                    0.162      30.885 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.236      31.121         u_CORES/u_debug_core_1/u_rd_addr_gen/_N1020
 CLMA_62_149/B4                                                            r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  31.121         Logic Levels: 7  
                                                                                   Logic: 1.936ns(45.693%), Route: 2.301ns(54.307%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353      51.353         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      51.353 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      0.972      52.325         ntclkbufg_2      
 CLMA_62_149/CLK                                                           r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.325                          
 clock uncertainty                                      -0.050      52.275                          

 Setup time                                             -0.092      52.183                          

 Data required time                                                 52.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.183                          
 Data arrival time                                                  31.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.062                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.325
  Launch Clock Delay      :  1.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.884      26.884         u_CORES/capt_o   
 CLMA_90_132/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_90_132/Y0                    tco                   0.283      27.167 f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.498      27.665         u_CORES/u_debug_core_1/conf_id_o [1]
 CLMA_70_132/Y3                    td                    0.358      28.023 f       u_CORES/u_debug_core_1/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=7)        0.362      28.385         u_CORES/u_debug_core_1/u_hub_data_decode/N258
 CLMS_66_137/Y0                    td                    0.226      28.611 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.275      28.886         u_CORES/u_debug_core_1/u_rd_addr_gen/N501
 CLMA_66_144/Y1                    td                    0.224      29.110 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.245      29.355         u_CORES/u_debug_core_1/u_rd_addr_gen/N505
 CLMA_66_144/Y0                    td                    0.162      29.517 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.245      29.762         u_CORES/u_debug_core_1/u_rd_addr_gen/_N207
 CLMA_62_141/Y2                    td                    0.162      29.924 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.077      30.001         u_CORES/u_debug_core_1/u_rd_addr_gen/_N4350
 CLMA_62_141/Y1                    td                    0.359      30.360 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.279      30.639         u_CORES/u_debug_core_1/u_rd_addr_gen/_N208
 CLMA_62_149/Y3                    td                    0.151      30.790 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.156      30.946         u_CORES/u_debug_core_1/u_rd_addr_gen/_N1022
 CLMA_62_149/A1                                                            f       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.946         Logic Levels: 7  
                                                                                   Logic: 1.925ns(47.390%), Route: 2.137ns(52.610%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353      51.353         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      51.353 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      0.972      52.325         ntclkbufg_2      
 CLMA_62_149/CLK                                                           r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.325                          
 clock uncertainty                                      -0.050      52.275                          

 Setup time                                             -0.191      52.084                          

 Data required time                                                 52.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.084                          
 Data arrival time                                                  30.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.455  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.339
  Launch Clock Delay      :  1.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.884      26.884         u_CORES/capt_o   
 CLMA_90_132/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_90_132/Y0                    tco                   0.283      27.167 f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.498      27.665         u_CORES/u_debug_core_1/conf_id_o [1]
 CLMA_70_132/Y3                    td                    0.358      28.023 f       u_CORES/u_debug_core_1/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=7)        0.362      28.385         u_CORES/u_debug_core_1/u_hub_data_decode/N258
 CLMS_66_137/Y0                    td                    0.226      28.611 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.275      28.886         u_CORES/u_debug_core_1/u_rd_addr_gen/N501
 CLMA_66_144/Y1                    td                    0.224      29.110 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.245      29.355         u_CORES/u_debug_core_1/u_rd_addr_gen/N505
 CLMA_66_144/Y0                    td                    0.162      29.517 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.245      29.762         u_CORES/u_debug_core_1/u_rd_addr_gen/_N207
 CLMA_62_141/Y2                    td                    0.162      29.924 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.077      30.001         u_CORES/u_debug_core_1/u_rd_addr_gen/_N4350
 CLMA_62_141/Y1                    td                    0.355      30.356 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.374      30.730         u_CORES/u_debug_core_1/u_rd_addr_gen/_N208
 CLMS_50_145/A4                                                            r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.730         Logic Levels: 6  
                                                                                   Logic: 1.770ns(46.022%), Route: 2.076ns(53.978%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353      51.353         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      51.353 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      0.986      52.339         ntclkbufg_2      
 CLMS_50_145/CLK                                                           r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.339                          
 clock uncertainty                                      -0.050      52.289                          

 Setup time                                             -0.093      52.196                          

 Data required time                                                 52.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.196                          
 Data arrival time                                                  30.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.466                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.671
  Launch Clock Delay      :  1.554
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.554      26.554         u_CORES/capt_o   
 CLMA_102_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_102_129/Q0                   tco                   0.182      26.736 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=16)       0.170      26.906         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_102_137/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  26.906         Logic Levels: 0  
                                                                                   Logic: 0.182ns(51.705%), Route: 0.170ns(48.295%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.137       2.671         ntclkbufg_2      
 CLMA_102_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       2.671                          
 clock uncertainty                                       0.050       2.721                          

 Hold time                                              -0.011       2.710                          

 Data required time                                                  2.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.710                          
 Data arrival time                                                  26.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.680
  Launch Clock Delay      :  1.554
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.554      26.554         u_CORES/capt_o   
 CLMA_102_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_102_129/Y2                   tco                   0.228      26.782 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.059      26.841         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_102_128/B1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  26.841         Logic Levels: 0  
                                                                                   Logic: 0.228ns(79.443%), Route: 0.059ns(20.557%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.146       2.680         ntclkbufg_2      
 CLMA_102_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.680                          
 clock uncertainty                                       0.050       2.730                          

 Hold time                                              -0.087       2.643                          

 Data required time                                                  2.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.643                          
 Data arrival time                                                  26.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.680
  Launch Clock Delay      :  1.554
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.554      26.554         u_CORES/capt_o   
 CLMA_102_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_102_129/Q0                   tco                   0.182      26.736 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=16)       0.132      26.868         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_102_128/B0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.868         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.962%), Route: 0.132ns(42.038%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000       1.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.146       2.680         ntclkbufg_2      
 CLMA_102_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.680                          
 clock uncertainty                                       0.050       2.730                          

 Hold time                                              -0.069       2.661                          

 Data required time                                                  2.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.661                          
 Data arrival time                                                  26.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.621
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.734      76.734         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      76.734 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.148      77.882         ntclkbufg_2      
 CLMS_98_129/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_129/Q0                    tco                   0.221      78.103 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.283      78.386         u_CORES/conf_sel [0]
 CLMA_102_132/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.386         Logic Levels: 0  
                                                                                   Logic: 0.221ns(43.849%), Route: 0.283ns(56.151%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.621     126.621         u_CORES/capt_o   
 CLMA_102_132/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.621                          
 clock uncertainty                                      -0.050     126.571                          

 Setup time                                             -0.476     126.095                          

 Data required time                                                126.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.095                          
 Data arrival time                                                  78.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.709                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.621
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.734      76.734         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      76.734 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.148      77.882         ntclkbufg_2      
 CLMS_98_129/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_129/Q0                    tco                   0.221      78.103 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.283      78.386         u_CORES/conf_sel [0]
 CLMA_102_132/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.386         Logic Levels: 0  
                                                                                   Logic: 0.221ns(43.849%), Route: 0.283ns(56.151%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.621     126.621         u_CORES/capt_o   
 CLMA_102_132/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.621                          
 clock uncertainty                                      -0.050     126.571                          

 Setup time                                             -0.476     126.095                          

 Data required time                                                126.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.095                          
 Data arrival time                                                  78.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.709                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.621
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.734      76.734         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000      76.734 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.148      77.882         ntclkbufg_2      
 CLMS_98_129/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_129/Q0                    tco                   0.221      78.103 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.283      78.386         u_CORES/conf_sel [0]
 CLMA_102_132/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.386         Logic Levels: 0  
                                                                                   Logic: 0.221ns(43.849%), Route: 0.283ns(56.151%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.621     126.621         u_CORES/capt_o   
 CLMA_102_132/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.621                          
 clock uncertainty                                      -0.050     126.571                          

 Setup time                                             -0.476     126.095                          

 Data required time                                                126.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.095                          
 Data arrival time                                                  78.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.709                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.606  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.976
  Launch Clock Delay      :  2.582
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563     126.563         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     126.563 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.019     127.582         ntclkbufg_2      
 CLMA_98_132/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_132/Q0                    tco                   0.200     127.782 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.176     127.958         u_CORES/id_o [0] 
 CLMA_82_132/M2                                                            r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 127.958         Logic Levels: 0  
                                                                                   Logic: 0.200ns(53.191%), Route: 0.176ns(46.809%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.976     126.976         u_CORES/capt_o   
 CLMA_82_132/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.976                          
 clock uncertainty                                       0.050     127.026                          

 Hold time                                              -0.011     127.015                          

 Data required time                                                127.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.015                          
 Data arrival time                                                 127.958                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.943                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.606  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.976
  Launch Clock Delay      :  2.582
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563     126.563         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     126.563 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.019     127.582         ntclkbufg_2      
 CLMA_98_132/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_132/Q3                    tco                   0.201     127.783 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.176     127.959         u_CORES/id_o [3] 
 CLMA_82_132/M3                                                            r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 127.959         Logic Levels: 0  
                                                                                   Logic: 0.201ns(53.316%), Route: 0.176ns(46.684%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.976     126.976         u_CORES/capt_o   
 CLMA_82_132/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.976                          
 clock uncertainty                                       0.050     127.026                          

 Hold time                                              -0.011     127.015                          

 Data required time                                                127.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.015                          
 Data arrival time                                                 127.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.944                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.606  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.976
  Launch Clock Delay      :  2.582
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563     126.563         u_CORES/drck_o   
 USCM_56_114/CLK_USCM              td                    0.000     126.563 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=277)      1.019     127.582         ntclkbufg_2      
 CLMA_98_132/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_132/Q1                    tco                   0.201     127.783 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.241     128.024         u_CORES/id_o [1] 
 CLMA_82_132/AD                                                            r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.024         Logic Levels: 0  
                                                                                   Logic: 0.201ns(45.475%), Route: 0.241ns(54.525%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.976     126.976         u_CORES/capt_o   
 CLMA_82_132/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.976                          
 clock uncertainty                                       0.050     127.026                          

 Hold time                                               0.034     127.060                          

 Data required time                                                127.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.060                          
 Data arrival time                                                 128.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.964                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.287
  Launch Clock Delay      :  2.732
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.123       2.732         ntclkbufg_0      
 CLMA_90_105/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_90_105/Q0                    tco                   0.221       2.953 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=166)      0.742       3.695         u_CORES/u_debug_core_1/resetn
 CLMS_78_149/RS                                                            f       u_CORES/u_debug_core_1/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.695         Logic Levels: 0  
                                                                                   Logic: 0.221ns(22.949%), Route: 0.742ns(77.051%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      11.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      0.984      12.287         ntclkbufg_0      
 CLMS_78_149/CLK                                                           r       u_CORES/u_debug_core_1/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      12.593                          
 clock uncertainty                                      -0.150      12.443                          

 Recovery time                                          -0.476      11.967                          

 Data required time                                                 11.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.967                          
 Data arrival time                                                   3.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[3][16]/opit_0_inv_L5Q_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  2.732
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.123       2.732         ntclkbufg_0      
 CLMA_90_105/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_90_105/Q0                    tco                   0.221       2.953 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=166)      0.726       3.679         u_CORES/u_debug_core_1/resetn
 CLMA_102_148/RS                                                           f       u_CORES/u_debug_core_1/data_pipe[3][16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.679         Logic Levels: 0  
                                                                                   Logic: 0.221ns(23.337%), Route: 0.726ns(76.663%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      11.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.004      12.307         ntclkbufg_0      
 CLMA_102_148/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[3][16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      12.613                          
 clock uncertainty                                      -0.150      12.463                          

 Recovery time                                          -0.476      11.987                          

 Data required time                                                 11.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.987                          
 Data arrival time                                                   3.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[3][21]/opit_0_inv_L5Q_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  2.732
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.123       2.732         ntclkbufg_0      
 CLMA_90_105/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_90_105/Q0                    tco                   0.221       2.953 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=166)      0.726       3.679         u_CORES/u_debug_core_1/resetn
 CLMA_102_148/RS                                                           f       u_CORES/u_debug_core_1/data_pipe[3][21]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.679         Logic Levels: 0  
                                                                                   Logic: 0.221ns(23.337%), Route: 0.726ns(76.663%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      11.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.004      12.307         ntclkbufg_0      
 CLMA_102_148/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[3][21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      12.613                          
 clock uncertainty                                      -0.150      12.463                          

 Recovery time                                          -0.476      11.987                          

 Data required time                                                 11.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.987                          
 Data arrival time                                                   3.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/TRIG0_ff[0][2]/opit_0_inv/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.726
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.003       2.306         ntclkbufg_0      
 CLMA_90_105/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_90_105/Q0                    tco                   0.179       2.485 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=166)      0.255       2.740         u_CORES/u_debug_core_1/resetn
 CLMA_78_104/RSCO                  td                    0.085       2.825 r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       2.825         ntR82            
 CLMA_78_108/RSCI                                                          r       u_CORES/u_debug_core_1/TRIG0_ff[0][2]/opit_0_inv/RS

 Data arrival time                                                   2.825         Logic Levels: 1  
                                                                                   Logic: 0.264ns(50.867%), Route: 0.255ns(49.133%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.117       2.726         ntclkbufg_0      
 CLMA_78_108/CLK                                                           r       u_CORES/u_debug_core_1/TRIG0_ff[0][2]/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.356                          
 clock uncertainty                                       0.000       2.356                          

 Removal time                                            0.000       2.356                          

 Data required time                                                  2.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.356                          
 Data arrival time                                                   2.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/TRIG0_ff[0][4]/opit_0_inv/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.726
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.003       2.306         ntclkbufg_0      
 CLMA_90_105/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_90_105/Q0                    tco                   0.179       2.485 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=166)      0.255       2.740         u_CORES/u_debug_core_1/resetn
 CLMA_78_104/RSCO                  td                    0.085       2.825 r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       2.825         ntR82            
 CLMA_78_108/RSCI                                                          r       u_CORES/u_debug_core_1/TRIG0_ff[0][4]/opit_0_inv/RS

 Data arrival time                                                   2.825         Logic Levels: 1  
                                                                                   Logic: 0.264ns(50.867%), Route: 0.255ns(49.133%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.117       2.726         ntclkbufg_0      
 CLMA_78_108/CLK                                                           r       u_CORES/u_debug_core_1/TRIG0_ff[0][4]/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.356                          
 clock uncertainty                                       0.000       2.356                          

 Removal time                                            0.000       2.356                          

 Data required time                                                  2.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.356                          
 Data arrival time                                                   2.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/TRIG0_ff[1][2]/opit_0_inv/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.726
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N1              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.003       2.306         ntclkbufg_0      
 CLMA_90_105/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_90_105/Q0                    tco                   0.179       2.485 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=166)      0.255       2.740         u_CORES/u_debug_core_1/resetn
 CLMA_78_104/RSCO                  td                    0.085       2.825 r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       2.825         ntR82            
 CLMA_78_108/RSCI                                                          r       u_CORES/u_debug_core_1/TRIG0_ff[1][2]/opit_0_inv/RS

 Data arrival time                                                   2.825         Logic Levels: 1  
                                                                                   Logic: 0.264ns(50.867%), Route: 0.255ns(49.133%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.117       2.726         ntclkbufg_0      
 CLMA_78_108/CLK                                                           r       u_CORES/u_debug_core_1/TRIG0_ff[1][2]/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.356                          
 clock uncertainty                                       0.000       2.356                          

 Removal time                                            0.000       2.356                          

 Data required time                                                  2.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.356                          
 Data arrival time                                                   2.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.331
  Launch Clock Delay      :  2.752
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.139       2.752         ntclkbufg_1      
 CLMS_110_141/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_110_141/Q0                   tco                   0.221       2.973 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      1.258       4.231         u_CORES/u_debug_core_0/resetn
 CLMA_146_125/RS                                                           f       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.231         Logic Levels: 0  
                                                                                   Logic: 0.221ns(14.943%), Route: 1.258ns(85.057%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.024      22.331         ntclkbufg_1      
 CLMA_146_125/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      22.637                          
 clock uncertainty                                      -0.150      22.487                          

 Recovery time                                          -0.476      22.011                          

 Data required time                                                 22.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.011                          
 Data arrival time                                                   4.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.325
  Launch Clock Delay      :  2.752
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.139       2.752         ntclkbufg_1      
 CLMS_110_141/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_110_141/Q0                   tco                   0.221       2.973 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      0.895       3.868         u_CORES/u_debug_core_0/resetn
 CLMS_138_109/RSCO                 td                    0.105       3.973 r       u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       3.973         ntR61            
 CLMS_138_113/RSCO                 td                    0.105       4.078 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.078         ntR60            
 CLMS_138_117/RSCO                 td                    0.105       4.183 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.183         ntR59            
 CLMS_138_121/RSCO                 td                    0.105       4.288 r       u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.288         ntR58            
 CLMS_138_125/RSCO                 td                    0.105       4.393 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.393         ntR57            
 CLMS_138_129/RSCO                 td                    0.105       4.498 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       4.498         ntR56            
 CLMS_138_133/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.498         Logic Levels: 6  
                                                                                   Logic: 0.851ns(48.740%), Route: 0.895ns(51.260%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.018      22.325         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.631                          
 clock uncertainty                                      -0.150      22.481                          

 Recovery time                                           0.000      22.481                          

 Data required time                                                 22.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.481                          
 Data arrival time                                                   4.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.983                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_AQ_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.325
  Launch Clock Delay      :  2.752
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.139       2.752         ntclkbufg_1      
 CLMS_110_141/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_110_141/Q0                   tco                   0.221       2.973 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      0.895       3.868         u_CORES/u_debug_core_0/resetn
 CLMS_138_109/RSCO                 td                    0.105       3.973 r       u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       3.973         ntR61            
 CLMS_138_113/RSCO                 td                    0.105       4.078 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.078         ntR60            
 CLMS_138_117/RSCO                 td                    0.105       4.183 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.183         ntR59            
 CLMS_138_121/RSCO                 td                    0.105       4.288 r       u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.288         ntR58            
 CLMS_138_125/RSCO                 td                    0.105       4.393 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.393         ntR57            
 CLMS_138_129/RSCO                 td                    0.105       4.498 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       4.498         ntR56            
 CLMS_138_133/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   4.498         Logic Levels: 6  
                                                                                   Logic: 0.851ns(48.740%), Route: 0.895ns(51.260%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.018      22.325         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.306      22.631                          
 clock uncertainty                                      -0.150      22.481                          

 Recovery time                                           0.000      22.481                          

 Data required time                                                 22.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.481                          
 Data arrival time                                                   4.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.983                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_start/opit_0_inv/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.755
  Launch Clock Delay      :  2.326
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.019       2.326         ntclkbufg_1      
 CLMS_110_141/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_110_141/Q0                   tco                   0.182       2.508 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      0.209       2.717         u_CORES/u_debug_core_0/resetn
 CLMS_114_137/RSCO                 td                    0.092       2.809 f       u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       2.809         ntR49            
 CLMS_114_141/RSCI                                                         f       u_CORES/u_debug_core_0/data_start/opit_0_inv/RS

 Data arrival time                                                   2.809         Logic Levels: 1  
                                                                                   Logic: 0.274ns(56.729%), Route: 0.209ns(43.271%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.142       2.755         ntclkbufg_1      
 CLMS_114_141/CLK                                                          r       u_CORES/u_debug_core_0/data_start/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.385                          
 clock uncertainty                                       0.000       2.385                          

 Removal time                                            0.000       2.385                          

 Data required time                                                  2.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.385                          
 Data arrival time                                                   2.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.755
  Launch Clock Delay      :  2.326
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.019       2.326         ntclkbufg_1      
 CLMS_110_141/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_110_141/Q0                   tco                   0.182       2.508 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      0.209       2.717         u_CORES/u_debug_core_0/resetn
 CLMS_114_137/RSCO                 td                    0.092       2.809 f       u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       2.809         ntR49            
 CLMS_114_141/RSCI                                                         f       u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/RS

 Data arrival time                                                   2.809         Logic Levels: 1  
                                                                                   Logic: 0.274ns(56.729%), Route: 0.209ns(43.271%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.142       2.755         ntclkbufg_1      
 CLMS_114_141/CLK                                                          r       u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.385                          
 clock uncertainty                                       0.000       2.385                          

 Removal time                                            0.000       2.385                          

 Data required time                                                  2.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.385                          
 Data arrival time                                                   2.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][18]/opit_0_inv_L5Q_perm/RS
Path Group  : clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.752
  Launch Clock Delay      :  2.326
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N1              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.019       2.326         ntclkbufg_1      
 CLMS_110_141/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_110_141/Q0                   tco                   0.182       2.508 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      0.204       2.712         u_CORES/u_debug_core_0/resetn
 CLMA_110_136/RSCO                 td                    0.092       2.804 f       u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.804         ntR48            
 CLMA_110_140/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[1][18]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.804         Logic Levels: 1  
                                                                                   Logic: 0.274ns(57.322%), Route: 0.204ns(42.678%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=391)      1.139       2.752         ntclkbufg_1      
 CLMA_110_140/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.411       2.341                          
 clock uncertainty                                       0.000       2.341                          

 Removal time                                            0.000       2.341                          

 Data required time                                                  2.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.341                          
 Data arrival time                                                   2.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : fifo_rd_data[5] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.140       2.749         ntclkbufg_0      
 DRM_106_108/CLKB[0]                                                       r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_106_108/QA0[5]                tco                   1.815       4.564 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[5]
                                   net (fanout=3)        1.300       5.864         nt_fifo_rd_data[5]
 IOL_7_145/DO                      td                    0.106       5.970 f       fifo_rd_data_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000       5.970         fifo_rd_data_obuf[5]/ntO
 IOBS_0_144/PAD                    td                    2.358       8.328 f       fifo_rd_data_obuf[5]/opit_0/O
                                   net (fanout=1)        0.054       8.382         fifo_rd_data[5]  
 G3                                                                        f       fifo_rd_data[5] (port)

 Data arrival time                                                   8.382         Logic Levels: 2  
                                                                                   Logic: 4.279ns(75.963%), Route: 1.354ns(24.037%)
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : fifo_rd_data[4] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.140       2.749         ntclkbufg_0      
 DRM_106_108/CLKB[0]                                                       r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_106_108/QA0[4]                tco                   1.815       4.564 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[4]
                                   net (fanout=3)        1.262       5.826         nt_fifo_rd_data[4]
 IOL_7_134/DO                      td                    0.106       5.932 f       fifo_rd_data_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000       5.932         fifo_rd_data_obuf[4]/ntO
 IOBS_0_133/PAD                    td                    2.358       8.290 f       fifo_rd_data_obuf[4]/opit_0/O
                                   net (fanout=1)        0.047       8.337         fifo_rd_data[4]  
 K5                                                                        f       fifo_rd_data[4] (port)

 Data arrival time                                                   8.337         Logic Levels: 2  
                                                                                   Logic: 4.279ns(76.575%), Route: 1.309ns(23.425%)
====================================================================================================

====================================================================================================

Startpoint  : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : fifo_rd_data[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N1              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         clk_100m         
 USCM_56_112/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=412)      1.140       2.749         ntclkbufg_0      
 DRM_106_108/CLKB[0]                                                       r       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_106_108/QA0[2]                tco                   1.815       4.564 f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[2]
                                   net (fanout=3)        1.229       5.793         nt_fifo_rd_data[2]
 IOL_7_138/DO                      td                    0.106       5.899 f       fifo_rd_data_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       5.899         fifo_rd_data_obuf[2]/ntO
 IOBS_0_137/PAD                    td                    2.358       8.257 f       fifo_rd_data_obuf[2]/opit_0/O
                                   net (fanout=1)        0.035       8.292         fifo_rd_data[2]  
 H3                                                                        f       fifo_rd_data[2] (port)

 Data arrival time                                                   8.292         Logic Levels: 2  
                                                                                   Logic: 4.279ns(77.196%), Route: 1.264ns(22.804%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[0]/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=2)        1.492       2.859         nt_sys_rst_n     
 CLMA_90_101/Y0                    td                    0.125       2.984 f       N5/gateop_perm/Z 
                                   net (fanout=35)       0.131       3.115         N5               
 CLMA_90_100/RS                                                            f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.115         Logic Levels: 3  
                                                                                   Logic: 1.440ns(46.228%), Route: 1.675ns(53.772%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=2)        1.492       2.859         nt_sys_rst_n     
 CLMA_90_101/Y0                    td                    0.125       2.984 f       N5/gateop_perm/Z 
                                   net (fanout=35)       0.131       3.115         N5               
 CLMA_90_100/RS                                                            f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.115         Logic Levels: 3  
                                                                                   Logic: 1.440ns(46.228%), Route: 1.675ns(53.772%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[2]/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=2)        1.492       2.859         nt_sys_rst_n     
 CLMA_90_101/Y0                    td                    0.125       2.984 f       N5/gateop_perm/Z 
                                   net (fanout=35)       0.131       3.115         N5               
 CLMA_90_100/RS                                                            f       u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.115         Logic Levels: 3  
                                                                                   Logic: 1.440ns(46.228%), Route: 1.675ns(53.772%)
====================================================================================================

{clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.282       5.000           0.718           High Pulse Width  DRM_54_128/CLKA[0]      u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 4.282       5.000           0.718           Low Pulse Width   DRM_54_128/CLKA[0]      u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 4.282       5.000           0.718           High Pulse Width  DRM_54_148/CLKA[0]      u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_106_88/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_106_88/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_142_108/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_106_88/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_106_88/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_142_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.664      50.000          0.336           High Pulse Width  CLMA_102_132/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_102_132/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_102_132/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------+
| Type       | File Name                                            
+--------------------------------------------------------------------+
| Input      | E:/PDS/ip_fifo/prj/place_route/ip_fifo_pnr.adf       
| Output     | E:/PDS/ip_fifo/prj/report_timing/ip_fifo_rtp.adf     
|            | E:/PDS/ip_fifo/prj/report_timing/ip_fifo.rtr         
|            | E:/PDS/ip_fifo/prj/report_timing/rtr.db              
+--------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 848 MB
Total CPU time to report_timing completion : 0h:0m:5s
Process Total CPU time to report_timing completion : 0h:0m:5s
Total real time to report_timing completion : 0h:0m:6s
