
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /xilinx/software/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/xilinx/software/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'veronica.grosso' on host 'michelangelo.local.necst.it' (Linux_x86_64 version 3.10.0-1160.24.1.el7.x86_64) on Sat Jun 19 18:20:13 CEST 2021
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux Server release 7.9 (Maipo)"
INFO: [HLS 200-10] In directory '/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280'
Sourcing Tcl script 'generate_rtl.tcl'
INFO: [HLS 200-10] Opening project '/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0'.
INFO: [HLS 200-10] Adding design file 'src/kernel_kernel.h' to the project
INFO: [HLS 200-10] Adding design file 'src/kernel_kernel.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0/solution'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1051.344 ; gain = 527.219 ; free physical = 23646 ; free virtual = 44477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1051.344 ; gain = 527.219 ; free physical = 23646 ; free virtual = 44477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_inter_trans<0, 0>' into 'A_IO_L1_in<0, 0>' (src/kernel_kernel.cpp:183).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 0>' into 'A_IO_L1_in<0, 0>' (src/kernel_kernel.cpp:218).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 0>' into 'A_IO_L1_in<0, 0>' (src/kernel_kernel.cpp:189).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_inter_trans<0, 1>' into 'A_IO_L1_in<0, 1>' (src/kernel_kernel.cpp:183).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 1>' into 'A_IO_L1_in<0, 1>' (src/kernel_kernel.cpp:218).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 1>' into 'A_IO_L1_in<0, 1>' (src/kernel_kernel.cpp:189).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_inter_trans<0, 2>' into 'A_IO_L1_in<0, 2>' (src/kernel_kernel.cpp:183).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 2>' into 'A_IO_L1_in<0, 2>' (src/kernel_kernel.cpp:218).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 2>' into 'A_IO_L1_in<0, 2>' (src/kernel_kernel.cpp:189).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_inter_trans<0, 3>' into 'A_IO_L1_in<0, 3>' (src/kernel_kernel.cpp:183).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 3>' into 'A_IO_L1_in<0, 3>' (src/kernel_kernel.cpp:218).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 3>' into 'A_IO_L1_in<0, 3>' (src/kernel_kernel.cpp:189).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_inter_trans<0, 4>' into 'A_IO_L1_in<0, 4>' (src/kernel_kernel.cpp:183).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 4>' into 'A_IO_L1_in<0, 4>' (src/kernel_kernel.cpp:218).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 4>' into 'A_IO_L1_in<0, 4>' (src/kernel_kernel.cpp:189).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_inter_trans<0, 5>' into 'A_IO_L1_in<0, 5>' (src/kernel_kernel.cpp:183).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 5>' into 'A_IO_L1_in<0, 5>' (src/kernel_kernel.cpp:218).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 5>' into 'A_IO_L1_in<0, 5>' (src/kernel_kernel.cpp:189).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_inter_trans<0, 6>' into 'A_IO_L1_in<0, 6>' (src/kernel_kernel.cpp:183).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 6>' into 'A_IO_L1_in<0, 6>' (src/kernel_kernel.cpp:218).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 6>' into 'A_IO_L1_in<0, 6>' (src/kernel_kernel.cpp:189).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_inter_trans<0, 7>' into 'A_IO_L1_in<0, 7>' (src/kernel_kernel.cpp:183).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 7>' into 'A_IO_L1_in<0, 7>' (src/kernel_kernel.cpp:218).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 7>' into 'A_IO_L1_in<0, 7>' (src/kernel_kernel.cpp:189).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_inter_trans<0, 8>' into 'A_IO_L1_in<0, 8>' (src/kernel_kernel.cpp:183).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 8>' into 'A_IO_L1_in<0, 8>' (src/kernel_kernel.cpp:218).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 8>' into 'A_IO_L1_in<0, 8>' (src/kernel_kernel.cpp:189).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_inter_trans<0, 9>' into 'A_IO_L1_in<0, 9>' (src/kernel_kernel.cpp:183).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 9>' into 'A_IO_L1_in<0, 9>' (src/kernel_kernel.cpp:218).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 9>' into 'A_IO_L1_in<0, 9>' (src/kernel_kernel.cpp:189).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_inter_trans<0, 10>' into 'A_IO_L1_in<0, 10>' (src/kernel_kernel.cpp:183).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 10>' into 'A_IO_L1_in<0, 10>' (src/kernel_kernel.cpp:218).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 10>' into 'A_IO_L1_in<0, 10>' (src/kernel_kernel.cpp:189).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_inter_trans_boundary<0, 11>' into 'A_IO_L1_in_boundary<0, 11>' (src/kernel_kernel.cpp:249).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 11>' into 'A_IO_L1_in_boundary<0, 11>' (src/kernel_kernel.cpp:282).
INFO: [XFORM 203-603] Inlining function 'A_IO_L1_in_intra_trans<0, 11>' into 'A_IO_L1_in_boundary<0, 11>' (src/kernel_kernel.cpp:254).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<0, 11>' into 'L_drain_IO_L1_out_boundary<0, 11>' (src/kernel_kernel.cpp:477).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans_boundary<0, 11>' into 'L_drain_IO_L1_out_boundary<0, 11>' (src/kernel_kernel.cpp:481).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<0, 10>' into 'L_drain_IO_L1_out<0, 10>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<0, 10>' into 'L_drain_IO_L1_out<0, 10>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<0, 9>' into 'L_drain_IO_L1_out<0, 9>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<0, 9>' into 'L_drain_IO_L1_out<0, 9>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<0, 8>' into 'L_drain_IO_L1_out<0, 8>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<0, 8>' into 'L_drain_IO_L1_out<0, 8>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<0, 7>' into 'L_drain_IO_L1_out<0, 7>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<0, 7>' into 'L_drain_IO_L1_out<0, 7>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<0, 6>' into 'L_drain_IO_L1_out<0, 6>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<0, 6>' into 'L_drain_IO_L1_out<0, 6>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<0, 5>' into 'L_drain_IO_L1_out<0, 5>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<0, 5>' into 'L_drain_IO_L1_out<0, 5>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<0, 4>' into 'L_drain_IO_L1_out<0, 4>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<0, 4>' into 'L_drain_IO_L1_out<0, 4>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<0, 3>' into 'L_drain_IO_L1_out<0, 3>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<0, 3>' into 'L_drain_IO_L1_out<0, 3>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<0, 2>' into 'L_drain_IO_L1_out<0, 2>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<0, 2>' into 'L_drain_IO_L1_out<0, 2>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<0, 1>' into 'L_drain_IO_L1_out<0, 1>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<0, 1>' into 'L_drain_IO_L1_out<0, 1>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<0, 0>' into 'L_drain_IO_L1_out<0, 0>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<0, 0>' into 'L_drain_IO_L1_out<0, 0>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<1, 11>' into 'L_drain_IO_L1_out_boundary<1, 11>' (src/kernel_kernel.cpp:477).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans_boundary<1, 11>' into 'L_drain_IO_L1_out_boundary<1, 11>' (src/kernel_kernel.cpp:481).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<1, 10>' into 'L_drain_IO_L1_out<1, 10>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<1, 10>' into 'L_drain_IO_L1_out<1, 10>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<1, 9>' into 'L_drain_IO_L1_out<1, 9>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<1, 9>' into 'L_drain_IO_L1_out<1, 9>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<1, 8>' into 'L_drain_IO_L1_out<1, 8>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<1, 8>' into 'L_drain_IO_L1_out<1, 8>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<1, 7>' into 'L_drain_IO_L1_out<1, 7>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<1, 7>' into 'L_drain_IO_L1_out<1, 7>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<1, 6>' into 'L_drain_IO_L1_out<1, 6>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<1, 6>' into 'L_drain_IO_L1_out<1, 6>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<1, 5>' into 'L_drain_IO_L1_out<1, 5>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<1, 5>' into 'L_drain_IO_L1_out<1, 5>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<1, 4>' into 'L_drain_IO_L1_out<1, 4>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<1, 4>' into 'L_drain_IO_L1_out<1, 4>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<1, 3>' into 'L_drain_IO_L1_out<1, 3>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<1, 3>' into 'L_drain_IO_L1_out<1, 3>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<1, 2>' into 'L_drain_IO_L1_out<1, 2>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<1, 2>' into 'L_drain_IO_L1_out<1, 2>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<1, 1>' into 'L_drain_IO_L1_out<1, 1>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<1, 1>' into 'L_drain_IO_L1_out<1, 1>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<2, 11>' into 'L_drain_IO_L1_out_boundary<2, 11>' (src/kernel_kernel.cpp:477).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans_boundary<2, 11>' into 'L_drain_IO_L1_out_boundary<2, 11>' (src/kernel_kernel.cpp:481).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<2, 10>' into 'L_drain_IO_L1_out<2, 10>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<2, 10>' into 'L_drain_IO_L1_out<2, 10>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<2, 9>' into 'L_drain_IO_L1_out<2, 9>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<2, 9>' into 'L_drain_IO_L1_out<2, 9>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<2, 8>' into 'L_drain_IO_L1_out<2, 8>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<2, 8>' into 'L_drain_IO_L1_out<2, 8>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<2, 7>' into 'L_drain_IO_L1_out<2, 7>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<2, 7>' into 'L_drain_IO_L1_out<2, 7>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<2, 6>' into 'L_drain_IO_L1_out<2, 6>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<2, 6>' into 'L_drain_IO_L1_out<2, 6>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<2, 5>' into 'L_drain_IO_L1_out<2, 5>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<2, 5>' into 'L_drain_IO_L1_out<2, 5>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<2, 4>' into 'L_drain_IO_L1_out<2, 4>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<2, 4>' into 'L_drain_IO_L1_out<2, 4>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<2, 3>' into 'L_drain_IO_L1_out<2, 3>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<2, 3>' into 'L_drain_IO_L1_out<2, 3>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<2, 2>' into 'L_drain_IO_L1_out<2, 2>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<2, 2>' into 'L_drain_IO_L1_out<2, 2>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<3, 11>' into 'L_drain_IO_L1_out_boundary<3, 11>' (src/kernel_kernel.cpp:477).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans_boundary<3, 11>' into 'L_drain_IO_L1_out_boundary<3, 11>' (src/kernel_kernel.cpp:481).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<3, 10>' into 'L_drain_IO_L1_out<3, 10>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<3, 10>' into 'L_drain_IO_L1_out<3, 10>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<3, 9>' into 'L_drain_IO_L1_out<3, 9>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<3, 9>' into 'L_drain_IO_L1_out<3, 9>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<3, 8>' into 'L_drain_IO_L1_out<3, 8>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<3, 8>' into 'L_drain_IO_L1_out<3, 8>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<3, 7>' into 'L_drain_IO_L1_out<3, 7>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<3, 7>' into 'L_drain_IO_L1_out<3, 7>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<3, 6>' into 'L_drain_IO_L1_out<3, 6>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<3, 6>' into 'L_drain_IO_L1_out<3, 6>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<3, 5>' into 'L_drain_IO_L1_out<3, 5>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<3, 5>' into 'L_drain_IO_L1_out<3, 5>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<3, 4>' into 'L_drain_IO_L1_out<3, 4>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<3, 4>' into 'L_drain_IO_L1_out<3, 4>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<3, 3>' into 'L_drain_IO_L1_out<3, 3>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<3, 3>' into 'L_drain_IO_L1_out<3, 3>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<4, 11>' into 'L_drain_IO_L1_out_boundary<4, 11>' (src/kernel_kernel.cpp:477).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans_boundary<4, 11>' into 'L_drain_IO_L1_out_boundary<4, 11>' (src/kernel_kernel.cpp:481).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<4, 10>' into 'L_drain_IO_L1_out<4, 10>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<4, 10>' into 'L_drain_IO_L1_out<4, 10>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<4, 9>' into 'L_drain_IO_L1_out<4, 9>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<4, 9>' into 'L_drain_IO_L1_out<4, 9>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<4, 8>' into 'L_drain_IO_L1_out<4, 8>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<4, 8>' into 'L_drain_IO_L1_out<4, 8>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<4, 7>' into 'L_drain_IO_L1_out<4, 7>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<4, 7>' into 'L_drain_IO_L1_out<4, 7>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<4, 6>' into 'L_drain_IO_L1_out<4, 6>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<4, 6>' into 'L_drain_IO_L1_out<4, 6>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<4, 5>' into 'L_drain_IO_L1_out<4, 5>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<4, 5>' into 'L_drain_IO_L1_out<4, 5>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<4, 4>' into 'L_drain_IO_L1_out<4, 4>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<4, 4>' into 'L_drain_IO_L1_out<4, 4>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<5, 11>' into 'L_drain_IO_L1_out_boundary<5, 11>' (src/kernel_kernel.cpp:477).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans_boundary<5, 11>' into 'L_drain_IO_L1_out_boundary<5, 11>' (src/kernel_kernel.cpp:481).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<5, 10>' into 'L_drain_IO_L1_out<5, 10>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<5, 10>' into 'L_drain_IO_L1_out<5, 10>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<5, 9>' into 'L_drain_IO_L1_out<5, 9>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<5, 9>' into 'L_drain_IO_L1_out<5, 9>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<5, 8>' into 'L_drain_IO_L1_out<5, 8>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<5, 8>' into 'L_drain_IO_L1_out<5, 8>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<5, 7>' into 'L_drain_IO_L1_out<5, 7>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<5, 7>' into 'L_drain_IO_L1_out<5, 7>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<5, 6>' into 'L_drain_IO_L1_out<5, 6>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<5, 6>' into 'L_drain_IO_L1_out<5, 6>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<5, 5>' into 'L_drain_IO_L1_out<5, 5>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<5, 5>' into 'L_drain_IO_L1_out<5, 5>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<6, 11>' into 'L_drain_IO_L1_out_boundary<6, 11>' (src/kernel_kernel.cpp:477).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans_boundary<6, 11>' into 'L_drain_IO_L1_out_boundary<6, 11>' (src/kernel_kernel.cpp:481).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<6, 10>' into 'L_drain_IO_L1_out<6, 10>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<6, 10>' into 'L_drain_IO_L1_out<6, 10>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<6, 9>' into 'L_drain_IO_L1_out<6, 9>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<6, 9>' into 'L_drain_IO_L1_out<6, 9>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<6, 8>' into 'L_drain_IO_L1_out<6, 8>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<6, 8>' into 'L_drain_IO_L1_out<6, 8>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<6, 7>' into 'L_drain_IO_L1_out<6, 7>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<6, 7>' into 'L_drain_IO_L1_out<6, 7>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<6, 6>' into 'L_drain_IO_L1_out<6, 6>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<6, 6>' into 'L_drain_IO_L1_out<6, 6>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<7, 11>' into 'L_drain_IO_L1_out_boundary<7, 11>' (src/kernel_kernel.cpp:477).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans_boundary<7, 11>' into 'L_drain_IO_L1_out_boundary<7, 11>' (src/kernel_kernel.cpp:481).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<7, 10>' into 'L_drain_IO_L1_out<7, 10>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<7, 10>' into 'L_drain_IO_L1_out<7, 10>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<7, 9>' into 'L_drain_IO_L1_out<7, 9>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<7, 9>' into 'L_drain_IO_L1_out<7, 9>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<7, 8>' into 'L_drain_IO_L1_out<7, 8>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<7, 8>' into 'L_drain_IO_L1_out<7, 8>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<7, 7>' into 'L_drain_IO_L1_out<7, 7>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<7, 7>' into 'L_drain_IO_L1_out<7, 7>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<8, 11>' into 'L_drain_IO_L1_out_boundary<8, 11>' (src/kernel_kernel.cpp:477).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans_boundary<8, 11>' into 'L_drain_IO_L1_out_boundary<8, 11>' (src/kernel_kernel.cpp:481).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<8, 10>' into 'L_drain_IO_L1_out<8, 10>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<8, 10>' into 'L_drain_IO_L1_out<8, 10>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<8, 9>' into 'L_drain_IO_L1_out<8, 9>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<8, 9>' into 'L_drain_IO_L1_out<8, 9>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<8, 8>' into 'L_drain_IO_L1_out<8, 8>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<8, 8>' into 'L_drain_IO_L1_out<8, 8>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<9, 11>' into 'L_drain_IO_L1_out_boundary<9, 11>' (src/kernel_kernel.cpp:477).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans_boundary<9, 11>' into 'L_drain_IO_L1_out_boundary<9, 11>' (src/kernel_kernel.cpp:481).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<9, 10>' into 'L_drain_IO_L1_out<9, 10>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<9, 10>' into 'L_drain_IO_L1_out<9, 10>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<9, 9>' into 'L_drain_IO_L1_out<9, 9>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<9, 9>' into 'L_drain_IO_L1_out<9, 9>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<10, 11>' into 'L_drain_IO_L1_out_boundary<10, 11>' (src/kernel_kernel.cpp:477).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans_boundary<10, 11>' into 'L_drain_IO_L1_out_boundary<10, 11>' (src/kernel_kernel.cpp:481).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_intra_trans<10, 10>' into 'L_drain_IO_L1_out<10, 10>' (src/kernel_kernel.cpp:451).
INFO: [XFORM 203-603] Inlining function 'L_drain_IO_L1_out_inter_trans<10, 10>' into 'L_drain_IO_L1_out<10, 10>' (src/kernel_kernel.cpp:455).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_intra_trans<0, 0>' into 'U_drain_IO_L1_out_boundary<0, 0>' (src/kernel_kernel.cpp:682).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_inter_trans_boundary<0, 0>' into 'U_drain_IO_L1_out_boundary<0, 0>' (src/kernel_kernel.cpp:686).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_intra_trans<1, 1>' into 'U_drain_IO_L1_out_boundary<1, 1>' (src/kernel_kernel.cpp:682).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_inter_trans_boundary<1, 1>' into 'U_drain_IO_L1_out_boundary<1, 1>' (src/kernel_kernel.cpp:686).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_intra_trans<2, 2>' into 'U_drain_IO_L1_out_boundary<2, 2>' (src/kernel_kernel.cpp:682).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_inter_trans_boundary<2, 2>' into 'U_drain_IO_L1_out_boundary<2, 2>' (src/kernel_kernel.cpp:686).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_intra_trans<3, 3>' into 'U_drain_IO_L1_out_boundary<3, 3>' (src/kernel_kernel.cpp:682).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_inter_trans_boundary<3, 3>' into 'U_drain_IO_L1_out_boundary<3, 3>' (src/kernel_kernel.cpp:686).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_intra_trans<4, 4>' into 'U_drain_IO_L1_out_boundary<4, 4>' (src/kernel_kernel.cpp:682).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_inter_trans_boundary<4, 4>' into 'U_drain_IO_L1_out_boundary<4, 4>' (src/kernel_kernel.cpp:686).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_intra_trans<5, 5>' into 'U_drain_IO_L1_out_boundary<5, 5>' (src/kernel_kernel.cpp:682).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_inter_trans_boundary<5, 5>' into 'U_drain_IO_L1_out_boundary<5, 5>' (src/kernel_kernel.cpp:686).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_intra_trans<6, 6>' into 'U_drain_IO_L1_out_boundary<6, 6>' (src/kernel_kernel.cpp:682).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_inter_trans_boundary<6, 6>' into 'U_drain_IO_L1_out_boundary<6, 6>' (src/kernel_kernel.cpp:686).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_intra_trans<7, 7>' into 'U_drain_IO_L1_out_boundary<7, 7>' (src/kernel_kernel.cpp:682).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_inter_trans_boundary<7, 7>' into 'U_drain_IO_L1_out_boundary<7, 7>' (src/kernel_kernel.cpp:686).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_intra_trans<8, 8>' into 'U_drain_IO_L1_out_boundary<8, 8>' (src/kernel_kernel.cpp:682).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_inter_trans_boundary<8, 8>' into 'U_drain_IO_L1_out_boundary<8, 8>' (src/kernel_kernel.cpp:686).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_intra_trans<9, 9>' into 'U_drain_IO_L1_out_boundary<9, 9>' (src/kernel_kernel.cpp:682).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_inter_trans_boundary<9, 9>' into 'U_drain_IO_L1_out_boundary<9, 9>' (src/kernel_kernel.cpp:686).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_intra_trans<10, 10>' into 'U_drain_IO_L1_out_boundary<10, 10>' (src/kernel_kernel.cpp:682).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_inter_trans_boundary<10, 10>' into 'U_drain_IO_L1_out_boundary<10, 10>' (src/kernel_kernel.cpp:686).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_intra_trans<11, 11>' into 'U_drain_IO_L1_out_boundary<11, 11>' (src/kernel_kernel.cpp:682).
INFO: [XFORM 203-603] Inlining function 'U_drain_IO_L1_out_inter_trans_boundary<11, 11>' into 'U_drain_IO_L1_out_boundary<11, 11>' (src/kernel_kernel.cpp:686).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1052.344 ; gain = 528.219 ; free physical = 23579 ; free virtual = 44410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1052.344 ; gain = 528.219 ; free physical = 23576 ; free virtual = 44407
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:742) in function 'U_drain_IO_L2_out_boundary<11>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:588) in function 'U_drain_IO_L1_out_boundary<11, 11>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:638) in function 'U_drain_IO_L1_out_boundary<11, 11>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:316) in function 'PE<11, 11>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:536) in function 'L_drain_IO_L2_out_boundary<10>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:427) in function 'L_drain_IO_L1_out_boundary<9, 11>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:427) in function 'L_drain_IO_L1_out_boundary<8, 11>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:427) in function 'L_drain_IO_L1_out_boundary<7, 11>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:427) in function 'L_drain_IO_L1_out_boundary<6, 11>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:427) in function 'L_drain_IO_L1_out_boundary<5, 11>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:427) in function 'L_drain_IO_L1_out_boundary<4, 11>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:427) in function 'L_drain_IO_L1_out_boundary<3, 11>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:427) in function 'L_drain_IO_L1_out_boundary<2, 11>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:427) in function 'L_drain_IO_L1_out_boundary<10, 11>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:427) in function 'L_drain_IO_L1_out_boundary<1, 11>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:427) in function 'L_drain_IO_L1_out_boundary<0, 11>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (src/kernel_kernel.cpp:400) in function 'L_drain_IO_L1_out<10, 10>'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:736) in function 'U_drain_IO_L2_out_boundary<11>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (src/kernel_kernel.cpp:741) in function 'U_drain_IO_L2_out_boundary<11>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:587) in function 'U_drain_IO_L1_out_boundary<11, 11>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (src/kernel_kernel.cpp:637) in function 'U_drain_IO_L1_out_boundary<11, 11>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:315) in function 'PE<11, 11>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:532) in function 'L_drain_IO_L2_out_boundary<10>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (src/kernel_kernel.cpp:535) in function 'L_drain_IO_L2_out_boundary<10>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<9, 11>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<8, 11>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<7, 11>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<6, 11>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<5, 11>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<4, 11>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<3, 11>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<2, 11>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<10, 11>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<1, 11>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<0, 11>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:399) in function 'L_drain_IO_L1_out<10, 10>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:148) in function 'A_IO_L1_in_boundary<0, 11>' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:736) in function 'U_drain_IO_L2_out_boundary<11>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/kernel_kernel.cpp:741) in function 'U_drain_IO_L2_out_boundary<11>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:587) in function 'U_drain_IO_L1_out_boundary<11, 11>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (src/kernel_kernel.cpp:637) in function 'U_drain_IO_L1_out_boundary<11, 11>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:315) in function 'PE<11, 11>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:532) in function 'L_drain_IO_L2_out_boundary<10>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/kernel_kernel.cpp:535) in function 'L_drain_IO_L2_out_boundary<10>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<9, 11>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<8, 11>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<7, 11>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<6, 11>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<5, 11>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<4, 11>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<3, 11>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<2, 11>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<10, 11>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<1, 11>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:426) in function 'L_drain_IO_L1_out_boundary<0, 11>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:399) in function 'L_drain_IO_L1_out<10, 10>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:148) in function 'A_IO_L1_in_boundary<0, 11>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:675) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_V' (src/kernel_kernel.cpp:299) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L_tmp' (src/kernel_kernel.cpp:303) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:307) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_prev_V' (src/kernel_kernel.cpp:297) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U_tmp' (src/kernel_kernel.cpp:301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_U' (src/kernel_kernel.cpp:309) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_L' (src/kernel_kernel.cpp:443) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:235) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A_pong' (src/kernel_kernel.cpp:169) in dimension 2 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0', detected/extracted 206 process function(s): 
	 'A_IO_L3_in'
	 'A_IO_L2_in_boundary<0>'
	 'A_IO_L1_in<0, 0>'
	 'A_IO_L1_in<0, 1>'
	 'A_IO_L1_in<0, 2>'
	 'A_IO_L1_in<0, 3>'
	 'A_IO_L1_in<0, 4>'
	 'A_IO_L1_in<0, 5>'
	 'A_IO_L1_in<0, 6>'
	 'A_IO_L1_in<0, 7>'
	 'A_IO_L1_in<0, 8>'
	 'A_IO_L1_in<0, 9>'
	 'A_IO_L1_in<0, 10>'
	 'A_IO_L1_in_boundary<0, 11>'
	 'PE_wrapper<0, 0>'
	 'PE_wrapper<0, 1>'
	 'PE_wrapper<0, 2>'
	 'PE_wrapper<0, 3>'
	 'PE_wrapper<0, 4>'
	 'PE_wrapper<0, 5>'
	 'PE_wrapper<0, 6>'
	 'PE_wrapper<0, 7>'
	 'PE_wrapper<0, 8>'
	 'PE_wrapper<0, 9>'
	 'PE_wrapper<0, 10>'
	 'PE_wrapper<0, 11>'
	 'PE_wrapper<1, 1>'
	 'PE_wrapper<1, 2>'
	 'PE_wrapper<1, 3>'
	 'PE_wrapper<1, 4>'
	 'PE_wrapper<1, 5>'
	 'PE_wrapper<1, 6>'
	 'PE_wrapper<1, 7>'
	 'PE_wrapper<1, 8>'
	 'PE_wrapper<1, 9>'
	 'PE_wrapper<1, 10>'
	 'PE_wrapper<1, 11>'
	 'PE_wrapper<2, 2>'
	 'PE_wrapper<2, 3>'
	 'PE_wrapper<2, 4>'
	 'PE_wrapper<2, 5>'
	 'PE_wrapper<2, 6>'
	 'PE_wrapper<2, 7>'
	 'PE_wrapper<2, 8>'
	 'PE_wrapper<2, 9>'
	 'PE_wrapper<2, 10>'
	 'PE_wrapper<2, 11>'
	 'PE_wrapper<3, 3>'
	 'PE_wrapper<3, 4>'
	 'PE_wrapper<3, 5>'
	 'PE_wrapper<3, 6>'
	 'PE_wrapper<3, 7>'
	 'PE_wrapper<3, 8>'
	 'PE_wrapper<3, 9>'
	 'PE_wrapper<3, 10>'
	 'PE_wrapper<3, 11>'
	 'PE_wrapper<4, 4>'
	 'PE_wrapper<4, 5>'
	 'PE_wrapper<4, 6>'
	 'PE_wrapper<4, 7>'
	 'PE_wrapper<4, 8>'
	 'PE_wrapper<4, 9>'
	 'PE_wrapper<4, 10>'
	 'PE_wrapper<4, 11>'
	 'PE_wrapper<5, 5>'
	 'PE_wrapper<5, 6>'
	 'PE_wrapper<5, 7>'
	 'PE_wrapper<5, 8>'
	 'PE_wrapper<5, 9>'
	 'PE_wrapper<5, 10>'
	 'PE_wrapper<5, 11>'
	 'PE_wrapper<6, 6>'
	 'PE_wrapper<6, 7>'
	 'PE_wrapper<6, 8>'
	 'PE_wrapper<6, 9>'
	 'PE_wrapper<6, 10>'
	 'PE_wrapper<6, 11>'
	 'PE_wrapper<7, 7>'
	 'PE_wrapper<7, 8>'
	 'PE_wrapper<7, 9>'
	 'PE_wrapper<7, 10>'
	 'PE_wrapper<7, 11>'
	 'PE_wrapper<8, 8>'
	 'PE_wrapper<8, 9>'
	 'PE_wrapper<8, 10>'
	 'PE_wrapper<8, 11>'
	 'PE_wrapper<9, 9>'
	 'PE_wrapper<9, 10>'
	 'PE_wrapper<9, 11>'
	 'PE_wrapper<10, 10>'
	 'PE_wrapper<10, 11>'
	 'PE_wrapper<11, 11>'
	 'L_drain_IO_L1_out_boundary<0, 11>'
	 'L_drain_IO_L1_out<0, 10>'
	 'L_drain_IO_L1_out<0, 9>'
	 'L_drain_IO_L1_out<0, 8>'
	 'L_drain_IO_L1_out<0, 7>'
	 'L_drain_IO_L1_out<0, 6>'
	 'L_drain_IO_L1_out<0, 5>'
	 'L_drain_IO_L1_out<0, 4>'
	 'L_drain_IO_L1_out<0, 3>'
	 'L_drain_IO_L1_out<0, 2>'
	 'L_drain_IO_L1_out<0, 1>'
	 'L_drain_IO_L1_out<0, 0>'
	 'L_drain_IO_L1_out_boundary<1, 11>'
	 'L_drain_IO_L1_out<1, 10>'
	 'L_drain_IO_L1_out<1, 9>'
	 'L_drain_IO_L1_out<1, 8>'
	 'L_drain_IO_L1_out<1, 7>'
	 'L_drain_IO_L1_out<1, 6>'
	 'L_drain_IO_L1_out<1, 5>'
	 'L_drain_IO_L1_out<1, 4>'
	 'L_drain_IO_L1_out<1, 3>'
	 'L_drain_IO_L1_out<1, 2>'
	 'L_drain_IO_L1_out<1, 1>'
	 'L_drain_IO_L1_out_boundary<2, 11>'
	 'L_drain_IO_L1_out<2, 10>'
	 'L_drain_IO_L1_out<2, 9>'
	 'L_drain_IO_L1_out<2, 8>'
	 'L_drain_IO_L1_out<2, 7>'
	 'L_drain_IO_L1_out<2, 6>'
	 'L_drain_IO_L1_out<2, 5>'
	 'L_drain_IO_L1_out<2, 4>'
	 'L_drain_IO_L1_out<2, 3>'
	 'L_drain_IO_L1_out<2, 2>'
	 'L_drain_IO_L1_out_boundary<3, 11>'
	 'L_drain_IO_L1_out<3, 10>'
	 'L_drain_IO_L1_out<3, 9>'
	 'L_drain_IO_L1_out<3, 8>'
	 'L_drain_IO_L1_out<3, 7>'
	 'L_drain_IO_L1_out<3, 6>'
	 'L_drain_IO_L1_out<3, 5>'
	 'L_drain_IO_L1_out<3, 4>'
	 'L_drain_IO_L1_out<3, 3>'
	 'L_drain_IO_L1_out_boundary<4, 11>'
	 'L_drain_IO_L1_out<4, 10>'
	 'L_drain_IO_L1_out<4, 9>'
	 'L_drain_IO_L1_out<4, 8>'
	 'L_drain_IO_L1_out<4, 7>'
	 'L_drain_IO_L1_out<4, 6>'
	 'L_drain_IO_L1_out<4, 5>'
	 'L_drain_IO_L1_out<4, 4>'
	 'L_drain_IO_L1_out_boundary<5, 11>'
	 'L_drain_IO_L1_out<5, 10>'
	 'L_drain_IO_L1_out<5, 9>'
	 'L_drain_IO_L1_out<5, 8>'
	 'L_drain_IO_L1_out<5, 7>'
	 'L_drain_IO_L1_out<5, 6>'
	 'L_drain_IO_L1_out<5, 5>'
	 'L_drain_IO_L1_out_boundary<6, 11>'
	 'L_drain_IO_L1_out<6, 10>'
	 'L_drain_IO_L1_out<6, 9>'
	 'L_drain_IO_L1_out<6, 8>'
	 'L_drain_IO_L1_out<6, 7>'
	 'L_drain_IO_L1_out<6, 6>'
	 'L_drain_IO_L1_out_boundary<7, 11>'
	 'L_drain_IO_L1_out<7, 10>'
	 'L_drain_IO_L1_out<7, 9>'
	 'L_drain_IO_L1_out<7, 8>'
	 'L_drain_IO_L1_out<7, 7>'
	 'L_drain_IO_L1_out_boundary<8, 11>'
	 'L_drain_IO_L1_out<8, 10>'
	 'L_drain_IO_L1_out<8, 9>'
	 'L_drain_IO_L1_out<8, 8>'
	 'L_drain_IO_L1_out_boundary<9, 11>'
	 'L_drain_IO_L1_out<9, 10>'
	 'L_drain_IO_L1_out<9, 9>'
	 'L_drain_IO_L1_out_boundary<10, 11>'
	 'L_drain_IO_L1_out<10, 10>'
	 'L_drain_IO_L2_out_boundary<10>'
	 'L_drain_IO_L2_out<9>'
	 'L_drain_IO_L2_out<8>'
	 'L_drain_IO_L2_out<7>'
	 'L_drain_IO_L2_out<6>'
	 'L_drain_IO_L2_out<5>'
	 'L_drain_IO_L2_out<4>'
	 'L_drain_IO_L2_out<3>'
	 'L_drain_IO_L2_out<2>'
	 'L_drain_IO_L2_out<1>'
	 'L_drain_IO_L2_out<0>'
	 'L_drain_IO_L3_out'
	 'U_drain_IO_L1_out_boundary<0, 0>'
	 'U_drain_IO_L1_out_boundary<1, 1>'
	 'U_drain_IO_L1_out_boundary<2, 2>'
	 'U_drain_IO_L1_out_boundary<3, 3>'
	 'U_drain_IO_L1_out_boundary<4, 4>'
	 'U_drain_IO_L1_out_boundary<5, 5>'
	 'U_drain_IO_L1_out_boundary<6, 6>'
	 'U_drain_IO_L1_out_boundary<7, 7>'
	 'U_drain_IO_L1_out_boundary<8, 8>'
	 'U_drain_IO_L1_out_boundary<9, 9>'
	 'U_drain_IO_L1_out_boundary<10, 10>'
	 'U_drain_IO_L1_out_boundary<11, 11>'
	 'U_drain_IO_L2_out_boundary<11>'
	 'U_drain_IO_L2_out<10>'
	 'U_drain_IO_L2_out<9>'
	 'U_drain_IO_L2_out<8>'
	 'U_drain_IO_L2_out<7>'
	 'U_drain_IO_L2_out<6>'
	 'U_drain_IO_L2_out<5>'
	 'U_drain_IO_L2_out<4>'
	 'U_drain_IO_L2_out<3>'
	 'U_drain_IO_L2_out<2>'
	 'U_drain_IO_L2_out<1>'
	 'U_drain_IO_L2_out<0>'
	 'U_drain_IO_L3_out'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<8, 9>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<8, 11>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<8, 10>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<7, 9>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<7, 8>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<7, 11>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<7, 10>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<6, 9>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<6, 8>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<6, 7>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<6, 11>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<6, 10>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<5, 9>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<5, 8>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<5, 7>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<5, 6>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<5, 11>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<5, 10>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<4, 9>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<4, 8>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<4, 7>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<4, 6>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<4, 5>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<4, 11>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<4, 10>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<3, 9>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<3, 8>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<3, 7>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<3, 6>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<3, 5>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<3, 4>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<3, 11>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<3, 10>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<2, 9>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<2, 8>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<2, 7>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<2, 6>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<2, 5>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<2, 4>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<2, 3>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<2, 11>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<2, 10>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<1, 9>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<1, 8>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<1, 7>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<1, 6>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<1, 5>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<1, 4>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<1, 3>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<1, 2>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<1, 11>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_kernel.cpp:341:49) to (src/kernel_kernel.cpp:341:23) in function 'PE<1, 10>'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 1052.430 ; gain = 528.305 ; free physical = 23531 ; free virtual = 44362
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:759:26) in function 'U_drain_IO_L3_out' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:702:27) in function 'U_drain_IO_L2_out<9>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:702:27) in function 'U_drain_IO_L2_out<8>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:702:27) in function 'U_drain_IO_L2_out<7>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:702:27) in function 'U_drain_IO_L2_out<6>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:702:27) in function 'U_drain_IO_L2_out<5>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:702:27) in function 'U_drain_IO_L2_out<4>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:702:27) in function 'U_drain_IO_L2_out<3>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:702:27) in function 'U_drain_IO_L2_out<2>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:702:27) in function 'U_drain_IO_L2_out<1>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:702:27) in function 'U_drain_IO_L2_out<10>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:702:27) in function 'U_drain_IO_L2_out<0>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:555:26) in function 'L_drain_IO_L3_out' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:498:27) in function 'L_drain_IO_L2_out<9>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:498:27) in function 'L_drain_IO_L2_out<8>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:498:27) in function 'L_drain_IO_L2_out<7>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:498:27) in function 'L_drain_IO_L2_out<6>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:498:27) in function 'L_drain_IO_L2_out<5>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:498:27) in function 'L_drain_IO_L2_out<4>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:498:27) in function 'L_drain_IO_L2_out<3>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:498:27) in function 'L_drain_IO_L2_out<2>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:498:27) in function 'L_drain_IO_L2_out<1>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:498:27) in function 'L_drain_IO_L2_out<0>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:11:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:63:29) in function 'A_IO_L2_in_boundary<0>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:115:28) in function 'A_IO_L1_in<0, 9>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:115:28) in function 'A_IO_L1_in<0, 8>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:115:28) in function 'A_IO_L1_in<0, 7>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:115:28) in function 'A_IO_L1_in<0, 6>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:115:28) in function 'A_IO_L1_in<0, 5>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:115:28) in function 'A_IO_L1_in<0, 4>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:115:28) in function 'A_IO_L1_in<0, 3>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:115:28) in function 'A_IO_L1_in<0, 2>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:115:28) in function 'A_IO_L1_in<0, 1>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:115:28) in function 'A_IO_L1_in<0, 10>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:115:28) in function 'A_IO_L1_in<0, 0>' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'U' (src/kernel_kernel.cpp:769:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:22 ; elapsed = 00:02:24 . Memory (MB): peak = 4123.344 ; gain = 3599.219 ; free physical = 21025 ; free virtual = 41856
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L2_in_boundary<0>' to 'A_IO_L2_in_boundary_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L1_in<0, 0>' to 'A_IO_L1_in_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L1_in<0, 1>' to 'A_IO_L1_in_0_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L1_in<0, 2>' to 'A_IO_L1_in_0_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L1_in<0, 3>' to 'A_IO_L1_in_0_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L1_in<0, 4>' to 'A_IO_L1_in_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L1_in<0, 5>' to 'A_IO_L1_in_0_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L1_in<0, 6>' to 'A_IO_L1_in_0_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L1_in<0, 7>' to 'A_IO_L1_in_0_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L1_in<0, 8>' to 'A_IO_L1_in_0_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L1_in<0, 9>' to 'A_IO_L1_in_0_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L1_in<0, 10>' to 'A_IO_L1_in_0_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L1_in_boundary<0, 11>' to 'A_IO_L1_in_boundary_0_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<0, 0>' to 'PE_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<0, 0>' to 'PE_wrapper_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<0, 1>' to 'PE_0_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<0, 1>' to 'PE_wrapper_0_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<0, 2>' to 'PE_0_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<0, 2>' to 'PE_wrapper_0_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<0, 3>' to 'PE_0_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<0, 3>' to 'PE_wrapper_0_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<0, 4>' to 'PE_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<0, 4>' to 'PE_wrapper_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<0, 5>' to 'PE_0_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<0, 5>' to 'PE_wrapper_0_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<0, 6>' to 'PE_0_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<0, 6>' to 'PE_wrapper_0_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<0, 7>' to 'PE_0_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<0, 7>' to 'PE_wrapper_0_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<0, 8>' to 'PE_0_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<0, 8>' to 'PE_wrapper_0_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<0, 9>' to 'PE_0_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<0, 9>' to 'PE_wrapper_0_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<0, 10>' to 'PE_0_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<0, 10>' to 'PE_wrapper_0_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<0, 11>' to 'PE_0_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<0, 11>' to 'PE_wrapper_0_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1, 1>' to 'PE_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<1, 1>' to 'PE_wrapper_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1, 2>' to 'PE_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<1, 2>' to 'PE_wrapper_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1, 3>' to 'PE_1_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<1, 3>' to 'PE_wrapper_1_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1, 4>' to 'PE_1_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<1, 4>' to 'PE_wrapper_1_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1, 5>' to 'PE_1_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<1, 5>' to 'PE_wrapper_1_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1, 6>' to 'PE_1_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<1, 6>' to 'PE_wrapper_1_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1, 7>' to 'PE_1_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<1, 7>' to 'PE_wrapper_1_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1, 8>' to 'PE_1_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<1, 8>' to 'PE_wrapper_1_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1, 9>' to 'PE_1_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<1, 9>' to 'PE_wrapper_1_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1, 10>' to 'PE_1_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<1, 10>' to 'PE_wrapper_1_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1, 11>' to 'PE_1_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<1, 11>' to 'PE_wrapper_1_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2, 2>' to 'PE_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<2, 2>' to 'PE_wrapper_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2, 3>' to 'PE_2_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<2, 3>' to 'PE_wrapper_2_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2, 4>' to 'PE_2_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<2, 4>' to 'PE_wrapper_2_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2, 5>' to 'PE_2_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<2, 5>' to 'PE_wrapper_2_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2, 6>' to 'PE_2_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<2, 6>' to 'PE_wrapper_2_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2, 7>' to 'PE_2_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<2, 7>' to 'PE_wrapper_2_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2, 8>' to 'PE_2_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<2, 8>' to 'PE_wrapper_2_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2, 9>' to 'PE_2_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<2, 9>' to 'PE_wrapper_2_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2, 10>' to 'PE_2_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<2, 10>' to 'PE_wrapper_2_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2, 11>' to 'PE_2_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<2, 11>' to 'PE_wrapper_2_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<3, 3>' to 'PE_3_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<3, 3>' to 'PE_wrapper_3_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<3, 4>' to 'PE_3_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<3, 4>' to 'PE_wrapper_3_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<3, 5>' to 'PE_3_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<3, 5>' to 'PE_wrapper_3_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<3, 6>' to 'PE_3_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<3, 6>' to 'PE_wrapper_3_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<3, 7>' to 'PE_3_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<3, 7>' to 'PE_wrapper_3_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<3, 8>' to 'PE_3_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<3, 8>' to 'PE_wrapper_3_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<3, 9>' to 'PE_3_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<3, 9>' to 'PE_wrapper_3_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<3, 10>' to 'PE_3_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<3, 10>' to 'PE_wrapper_3_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<3, 11>' to 'PE_3_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<3, 11>' to 'PE_wrapper_3_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<4, 4>' to 'PE_4_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<4, 4>' to 'PE_wrapper_4_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<4, 5>' to 'PE_4_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<4, 5>' to 'PE_wrapper_4_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<4, 6>' to 'PE_4_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<4, 6>' to 'PE_wrapper_4_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<4, 7>' to 'PE_4_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<4, 7>' to 'PE_wrapper_4_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<4, 8>' to 'PE_4_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<4, 8>' to 'PE_wrapper_4_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<4, 9>' to 'PE_4_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<4, 9>' to 'PE_wrapper_4_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<4, 10>' to 'PE_4_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<4, 10>' to 'PE_wrapper_4_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<4, 11>' to 'PE_4_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<4, 11>' to 'PE_wrapper_4_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<5, 5>' to 'PE_5_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<5, 5>' to 'PE_wrapper_5_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<5, 6>' to 'PE_5_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<5, 6>' to 'PE_wrapper_5_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<5, 7>' to 'PE_5_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<5, 7>' to 'PE_wrapper_5_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<5, 8>' to 'PE_5_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<5, 8>' to 'PE_wrapper_5_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<5, 9>' to 'PE_5_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<5, 9>' to 'PE_wrapper_5_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<5, 10>' to 'PE_5_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<5, 10>' to 'PE_wrapper_5_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<5, 11>' to 'PE_5_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<5, 11>' to 'PE_wrapper_5_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<6, 6>' to 'PE_6_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<6, 6>' to 'PE_wrapper_6_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<6, 7>' to 'PE_6_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<6, 7>' to 'PE_wrapper_6_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<6, 8>' to 'PE_6_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<6, 8>' to 'PE_wrapper_6_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<6, 9>' to 'PE_6_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<6, 9>' to 'PE_wrapper_6_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<6, 10>' to 'PE_6_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<6, 10>' to 'PE_wrapper_6_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<6, 11>' to 'PE_6_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<6, 11>' to 'PE_wrapper_6_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<7, 7>' to 'PE_7_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<7, 7>' to 'PE_wrapper_7_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<7, 8>' to 'PE_7_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<7, 8>' to 'PE_wrapper_7_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<7, 9>' to 'PE_7_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<7, 9>' to 'PE_wrapper_7_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<7, 10>' to 'PE_7_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<7, 10>' to 'PE_wrapper_7_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<7, 11>' to 'PE_7_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<7, 11>' to 'PE_wrapper_7_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<8, 8>' to 'PE_8_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<8, 8>' to 'PE_wrapper_8_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<8, 9>' to 'PE_8_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<8, 9>' to 'PE_wrapper_8_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<8, 10>' to 'PE_8_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<8, 10>' to 'PE_wrapper_8_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<8, 11>' to 'PE_8_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<8, 11>' to 'PE_wrapper_8_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<9, 9>' to 'PE_9_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<9, 9>' to 'PE_wrapper_9_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<9, 10>' to 'PE_9_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<9, 10>' to 'PE_wrapper_9_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<9, 11>' to 'PE_9_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<9, 11>' to 'PE_wrapper_9_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<10, 10>' to 'PE_10_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<10, 10>' to 'PE_wrapper_10_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<10, 11>' to 'PE_10_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<10, 11>' to 'PE_wrapper_10_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<11, 11>' to 'PE_11_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper<11, 11>' to 'PE_wrapper_11_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out_boundary<0, 11>' to 'L_drain_IO_L1_out_boundary_0_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<0, 10>' to 'L_drain_IO_L1_out_0_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<0, 9>' to 'L_drain_IO_L1_out_0_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<0, 8>' to 'L_drain_IO_L1_out_0_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<0, 7>' to 'L_drain_IO_L1_out_0_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<0, 6>' to 'L_drain_IO_L1_out_0_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<0, 5>' to 'L_drain_IO_L1_out_0_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<0, 4>' to 'L_drain_IO_L1_out_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<0, 3>' to 'L_drain_IO_L1_out_0_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<0, 2>' to 'L_drain_IO_L1_out_0_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<0, 1>' to 'L_drain_IO_L1_out_0_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<0, 0>' to 'L_drain_IO_L1_out_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out_boundary<1, 11>' to 'L_drain_IO_L1_out_boundary_1_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<1, 10>' to 'L_drain_IO_L1_out_1_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<1, 9>' to 'L_drain_IO_L1_out_1_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<1, 8>' to 'L_drain_IO_L1_out_1_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<1, 7>' to 'L_drain_IO_L1_out_1_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<1, 6>' to 'L_drain_IO_L1_out_1_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<1, 5>' to 'L_drain_IO_L1_out_1_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<1, 4>' to 'L_drain_IO_L1_out_1_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<1, 3>' to 'L_drain_IO_L1_out_1_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<1, 2>' to 'L_drain_IO_L1_out_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<1, 1>' to 'L_drain_IO_L1_out_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out_boundary<2, 11>' to 'L_drain_IO_L1_out_boundary_2_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<2, 10>' to 'L_drain_IO_L1_out_2_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<2, 9>' to 'L_drain_IO_L1_out_2_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<2, 8>' to 'L_drain_IO_L1_out_2_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<2, 7>' to 'L_drain_IO_L1_out_2_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<2, 6>' to 'L_drain_IO_L1_out_2_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<2, 5>' to 'L_drain_IO_L1_out_2_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<2, 4>' to 'L_drain_IO_L1_out_2_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<2, 3>' to 'L_drain_IO_L1_out_2_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<2, 2>' to 'L_drain_IO_L1_out_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out_boundary<3, 11>' to 'L_drain_IO_L1_out_boundary_3_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<3, 10>' to 'L_drain_IO_L1_out_3_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<3, 9>' to 'L_drain_IO_L1_out_3_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<3, 8>' to 'L_drain_IO_L1_out_3_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<3, 7>' to 'L_drain_IO_L1_out_3_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<3, 6>' to 'L_drain_IO_L1_out_3_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<3, 5>' to 'L_drain_IO_L1_out_3_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<3, 4>' to 'L_drain_IO_L1_out_3_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<3, 3>' to 'L_drain_IO_L1_out_3_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out_boundary<4, 11>' to 'L_drain_IO_L1_out_boundary_4_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<4, 10>' to 'L_drain_IO_L1_out_4_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<4, 9>' to 'L_drain_IO_L1_out_4_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<4, 8>' to 'L_drain_IO_L1_out_4_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<4, 7>' to 'L_drain_IO_L1_out_4_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<4, 6>' to 'L_drain_IO_L1_out_4_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<4, 5>' to 'L_drain_IO_L1_out_4_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<4, 4>' to 'L_drain_IO_L1_out_4_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out_boundary<5, 11>' to 'L_drain_IO_L1_out_boundary_5_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<5, 10>' to 'L_drain_IO_L1_out_5_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<5, 9>' to 'L_drain_IO_L1_out_5_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<5, 8>' to 'L_drain_IO_L1_out_5_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<5, 7>' to 'L_drain_IO_L1_out_5_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<5, 6>' to 'L_drain_IO_L1_out_5_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<5, 5>' to 'L_drain_IO_L1_out_5_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out_boundary<6, 11>' to 'L_drain_IO_L1_out_boundary_6_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<6, 10>' to 'L_drain_IO_L1_out_6_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<6, 9>' to 'L_drain_IO_L1_out_6_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<6, 8>' to 'L_drain_IO_L1_out_6_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<6, 7>' to 'L_drain_IO_L1_out_6_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<6, 6>' to 'L_drain_IO_L1_out_6_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out_boundary<7, 11>' to 'L_drain_IO_L1_out_boundary_7_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<7, 10>' to 'L_drain_IO_L1_out_7_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<7, 9>' to 'L_drain_IO_L1_out_7_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<7, 8>' to 'L_drain_IO_L1_out_7_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<7, 7>' to 'L_drain_IO_L1_out_7_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out_boundary<8, 11>' to 'L_drain_IO_L1_out_boundary_8_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<8, 10>' to 'L_drain_IO_L1_out_8_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<8, 9>' to 'L_drain_IO_L1_out_8_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<8, 8>' to 'L_drain_IO_L1_out_8_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out_boundary<9, 11>' to 'L_drain_IO_L1_out_boundary_9_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<9, 10>' to 'L_drain_IO_L1_out_9_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<9, 9>' to 'L_drain_IO_L1_out_9_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out_boundary<10, 11>' to 'L_drain_IO_L1_out_boundary_10_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L1_out<10, 10>' to 'L_drain_IO_L1_out_10_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L2_out_boundary<10>' to 'L_drain_IO_L2_out_boundary_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L2_out<9>' to 'L_drain_IO_L2_out_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L2_out<8>' to 'L_drain_IO_L2_out_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L2_out<7>' to 'L_drain_IO_L2_out_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L2_out<6>' to 'L_drain_IO_L2_out_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L2_out<5>' to 'L_drain_IO_L2_out_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L2_out<4>' to 'L_drain_IO_L2_out_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L2_out<3>' to 'L_drain_IO_L2_out_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L2_out<2>' to 'L_drain_IO_L2_out_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L2_out<1>' to 'L_drain_IO_L2_out_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'L_drain_IO_L2_out<0>' to 'L_drain_IO_L2_out_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L1_out_boundary<0, 0>' to 'U_drain_IO_L1_out_boundary_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L1_out_boundary<1, 1>' to 'U_drain_IO_L1_out_boundary_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L1_out_boundary<2, 2>' to 'U_drain_IO_L1_out_boundary_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L1_out_boundary<3, 3>' to 'U_drain_IO_L1_out_boundary_3_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L1_out_boundary<4, 4>' to 'U_drain_IO_L1_out_boundary_4_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L1_out_boundary<5, 5>' to 'U_drain_IO_L1_out_boundary_5_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L1_out_boundary<6, 6>' to 'U_drain_IO_L1_out_boundary_6_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L1_out_boundary<7, 7>' to 'U_drain_IO_L1_out_boundary_7_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L1_out_boundary<8, 8>' to 'U_drain_IO_L1_out_boundary_8_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L1_out_boundary<9, 9>' to 'U_drain_IO_L1_out_boundary_9_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L1_out_boundary<10, 10>' to 'U_drain_IO_L1_out_boundary_10_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L1_out_boundary<11, 11>' to 'U_drain_IO_L1_out_boundary_11_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L2_out_boundary<11>' to 'U_drain_IO_L2_out_boundary_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L2_out<10>' to 'U_drain_IO_L2_out_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L2_out<9>' to 'U_drain_IO_L2_out_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L2_out<8>' to 'U_drain_IO_L2_out_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L2_out<7>' to 'U_drain_IO_L2_out_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L2_out<6>' to 'U_drain_IO_L2_out_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L2_out<5>' to 'U_drain_IO_L2_out_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L2_out<4>' to 'U_drain_IO_L2_out_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L2_out<3>' to 'U_drain_IO_L2_out_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L2_out<2>' to 'U_drain_IO_L2_out_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L2_out<1>' to 'U_drain_IO_L2_out_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'U_drain_IO_L2_out<0>' to 'U_drain_IO_L2_out_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 147.06 seconds; current allocated memory: 2.940 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.940 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L1_in_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.941 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L1_in_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.941 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L1_in_0_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.942 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L1_in_0_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.943 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L1_in_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.943 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L1_in_0_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.944 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L1_in_0_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L1_in_0_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L1_in_0_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L1_in_0_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.947 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L1_in_0_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.948 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L1_in_boundary_0_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 2.948 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 2.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.949 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 2.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.949 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 2.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.949 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 2.951 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 2.953 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 2.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 2.956 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 2.956 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.957 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.958 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.958 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.960 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.960 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.961 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.962 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.962 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.962 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.962 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 2.963 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.964 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.964 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.964 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.965 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.965 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.966 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.967 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.967 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.968 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.968 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.968 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.969 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.970 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.970 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.971 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.972 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.973 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.973 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.974 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.974 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.974 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.975 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.976 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.976 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.976 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.976 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.977 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.979 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.979 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.979 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.979 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.980 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.980 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.980 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.981 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.982 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.982 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.983 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.984 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.986 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.986 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 2.986 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.987 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.988 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.988 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.989 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.990 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.990 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.990 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.991 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.992 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.992 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.992 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.993 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.994 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 2.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.994 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.995 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.996 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.996 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.997 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.998 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 2.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.998 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.999 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 3.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 3.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 3.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_4_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 3.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 3.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 3.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 3.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_4_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 3.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_4_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 3.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_4_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 3.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_4_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 3.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_4_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 3.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_4_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 3.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_4_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 3.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_5_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 3.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 3.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 3.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 3.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_5_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 3.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_5_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 3.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_5_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 3.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_5_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 3.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_5_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 3.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 3.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_5_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 3.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_6_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 3.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 3.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 3.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 3.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_6_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.022 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 3.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_6_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.022 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 3.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_6_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.024 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 3.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_6_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 3.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_6_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 3.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_7_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 3.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 3.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 3.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 3.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_7_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 3.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_7_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 3.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_7_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 3.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_7_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.031 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 3.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.031 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 3.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 3.031 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 3.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_8_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 3.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 3.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_8_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 3.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 3.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_8_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 3.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 3.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_9_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 3.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_9_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 3.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 3.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_9_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_9_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 3.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 3.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_9_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_9_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 3.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 3.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_10_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 3.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_10_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 3.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 3.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_10_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_10_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 3.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 3.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_11_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 3.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_11_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 3.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 3.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_boundary_0_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 3.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 3.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_0_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 3.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_0_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 3.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_0_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 3.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_0_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 3.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_0_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_0_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 3.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_0_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 3.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_0_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.039 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.039 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.039 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 3.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_boundary_1_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.039 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 3.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_1_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 3.039 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_1_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.039 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_1_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_1_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_1_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_1_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_1_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 3.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 3.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_boundary_2_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 3.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_2_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_2_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_2_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_2_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_2_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_2_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_2_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_boundary_3_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 3.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_3_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_3_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_3_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_3_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_3_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_3_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_3_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_boundary_4_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 3.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_4_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_4_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_4_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_4_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_4_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 3.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_4_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 3.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_4_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_boundary_5_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 3.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_5_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_5_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 3.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_5_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_5_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 3.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 3.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_5_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 3.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_5_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_boundary_6_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 3.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_6_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_6_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 3.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_6_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 3.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_6_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 3.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_6_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_boundary_7_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 3.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_7_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_7_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 3.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_7_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 3.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_7_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_boundary_8_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 3.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_8_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_8_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 3.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_boundary_9_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 3.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_9_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 3.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 3.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_9_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_boundary_10_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 3.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L1_out_10_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 3.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L2_out_boundary_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 3.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L2_out_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 3.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 3.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L2_out_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 3.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 3.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L2_out_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 3.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 3.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L2_out_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 3.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 3.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L2_out_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 3.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 3.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L2_out_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 3.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 3.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L2_out_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 3.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 3.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L2_out_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 3.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 3.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L2_out_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 3.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 3.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L2_out_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 3.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 3.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 3.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 3.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L1_out_boundary_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 3.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L1_out_boundary_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 3.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L1_out_boundary_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 3.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 3.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L1_out_boundary_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 3.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L1_out_boundary_4_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 3.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 3.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L1_out_boundary_5_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 3.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L1_out_boundary_6_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 3.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L1_out_boundary_7_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 3.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L1_out_boundary_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 3.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 3.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L1_out_boundary_9_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 3.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 3.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L1_out_boundary_10_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 3.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 3.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L1_out_boundary_11_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 3.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L2_out_boundary_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 3.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L2_out_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 3.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 3.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L2_out_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 3.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 3.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L2_out_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 3.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L2_out_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 3.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 3.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L2_out_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 3.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L2_out_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 3.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L2_out_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 3.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L2_out_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 3.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L2_out_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 3.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L2_out_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 3.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L2_out_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 3.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 3.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'U_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 3.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 3.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.24 seconds; current allocated memory: 3.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in6'.
INFO: [HLS 200-111]  Elapsed time: 5.31 seconds; current allocated memory: 3.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 3.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L1_in_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L1_in_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 3.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L1_in_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L1_in_0_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 3.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L1_in_0_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L1_in_0_2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 3.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L1_in_0_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L1_in_0_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 3.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L1_in_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L1_in_0_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 3.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L1_in_0_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L1_in_0_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 3.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L1_in_0_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L1_in_0_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 3.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L1_in_0_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L1_in_0_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 3.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L1_in_0_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L1_in_0_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 3.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L1_in_0_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L1_in_0_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 3.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L1_in_0_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L1_in_0_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 3.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L1_in_boundary_0_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L1_in_boundary_0_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 3.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 3.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 3.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 3.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 3.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 3.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 3.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 3.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 3.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 3.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 3.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 3.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 3.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 3.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 3.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 3.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 3.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 3.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 3.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 3.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 3.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 3.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 3.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 3.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 3.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 3.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 3.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 3.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 3.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 3.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 3.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 3.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 3.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 3.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 3.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 3.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 3.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 3.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 3.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 3.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 3.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 3.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2_2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 3.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 3.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 3.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 3.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 3.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 3.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 3.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 3.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 3.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 3.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 3.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 3.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 3.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 3.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 3.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 3.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 3.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 3.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 3.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 3.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 3.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 3.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 3.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 3.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 3.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 3.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 3.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 3.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 3.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 3.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 3.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 3.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 3.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 3.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 3.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 3.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 3.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 3.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_4_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_4_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 3.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 3.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_4_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_4_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 3.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 3.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_4_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_4_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 3.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 3.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_4_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_4_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 3.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 3.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_4_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_4_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 3.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_4_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_4_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 3.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_4_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_4_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 3.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 3.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_4_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_4_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 3.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_5_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_5_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 3.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 3.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_5_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_5_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 3.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 3.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_5_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_5_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 3.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_5_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_5_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 3.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 3.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_5_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_5_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 3.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 3.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_5_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_5_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 3.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 3.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_5_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_5_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 3.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 3.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_6_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_6_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 3.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 3.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_6_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_6_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 3.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_6_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_6_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 3.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 3.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_6_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_6_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 3.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 3.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_6_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_6_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 3.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 3.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_6_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_6_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 3.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 3.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_7_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_7_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 3.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 3.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_7_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_7_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 3.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 3.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_7_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_7_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 3.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 3.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_7_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_7_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 3.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 3.361 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_7_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_7_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 3.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 3.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 3.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_8_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 3.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_8_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_8_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 3.368 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 3.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_8_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_8_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 3.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 3.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_8_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_8_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 3.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_9_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_9_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 3.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_9_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_9_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 3.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_9_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_9_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 3.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_9_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_9_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 3.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_9_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_9_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 3.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_9_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_9_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 3.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_10_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_10_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 3.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_10_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_10_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 3.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_10_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_10_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 3.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_10_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_10_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 3.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_11_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_11_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 3.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_11_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_11_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 3.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_boundary_0_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_boundary_0_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 3.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_0_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_0_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 3.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_0_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_0_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 3.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_0_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_0_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 3.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_0_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_0_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 3.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_0_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_0_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_0_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_0_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 3.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_0_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 3.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_0_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_0_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_0_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_0_2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 3.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_0_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 3.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_boundary_1_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_boundary_1_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 3.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_1_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_1_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 3.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_1_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_1_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 3.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_1_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_1_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_1_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_1_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 3.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_1_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_1_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_1_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_1_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_1_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_1_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_1_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_1_2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_1_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_boundary_2_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_boundary_2_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 3.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_2_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_2_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 3.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_2_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_2_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 3.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_2_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_2_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_2_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_2_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_2_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_2_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 3.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_2_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_2_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 3.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_2_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_2_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 3.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_2_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_2_2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 3.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_boundary_3_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_boundary_3_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 3.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_3_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_3_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 3.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_3_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_3_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_3_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_3_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 3.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_3_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_3_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_3_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_3_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_3_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_3_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_3_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_3_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 3.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_3_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 3.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_boundary_4_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_boundary_4_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_4_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_4_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 3.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_4_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_4_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_4_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_4_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_4_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_4_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_4_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_4_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_4_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_4_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_4_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_4_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_boundary_5_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_boundary_5_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 3.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_5_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_5_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 3.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_5_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_5_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_5_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_5_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_5_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_5_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 3.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_5_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_5_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_5_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_5_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 3.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_boundary_6_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_boundary_6_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_6_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_6_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 3.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_6_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_6_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_6_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_6_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 3.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_6_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_6_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_6_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_6_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_boundary_7_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_boundary_7_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_7_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_7_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 3.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_7_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_7_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_7_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_7_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_7_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_7_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 3.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_boundary_8_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_boundary_8_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_8_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_8_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 3.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_8_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_8_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 3.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_8_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_boundary_9_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_boundary_9_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 3.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_9_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_9_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 3.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_9_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_9_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 3.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_boundary_10_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_boundary_10_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 3.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L1_out_10_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L1_out_10_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 3.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L2_out_boundary_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L2_out_boundary_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 3.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L2_out_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L2_out_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 3.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L2_out_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L2_out_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 3.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L2_out_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L2_out_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 3.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L2_out_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L2_out_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 3.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L2_out_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L2_out_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 3.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L2_out_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L2_out_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 3.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L2_out_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L2_out_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 3.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L2_out_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L2_out_2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 3.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L2_out_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L2_out_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 3.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L2_out_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L2_out_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 3.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'L_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 3.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L1_out_boundary_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L1_out_boundary_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 3.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L1_out_boundary_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L1_out_boundary_1_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 3.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L1_out_boundary_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L1_out_boundary_2_2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 3.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L1_out_boundary_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L1_out_boundary_3_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 3.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L1_out_boundary_4_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L1_out_boundary_4_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 3.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L1_out_boundary_5_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L1_out_boundary_5_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 3.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L1_out_boundary_6_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L1_out_boundary_6_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 3.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L1_out_boundary_7_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L1_out_boundary_7_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 3.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L1_out_boundary_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L1_out_boundary_8_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 3.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L1_out_boundary_9_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L1_out_boundary_9_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 3.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L1_out_boundary_10_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L1_out_boundary_10_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 3.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L1_out_boundary_11_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L1_out_boundary_11_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 3.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L2_out_boundary_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L2_out_boundary_11_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 3.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L2_out_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L2_out_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L2_out_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L2_out_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 3.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L2_out_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L2_out_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 3.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L2_out_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L2_out_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 3.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L2_out_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L2_out_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 3.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L2_out_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L2_out_5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 3.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L2_out_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L2_out_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 3.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L2_out_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L2_out_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 3.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L2_out_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L2_out_2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 3.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L2_out_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L2_out_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 3.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L2_out_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L2_out_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 3.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'U_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'U_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_L' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_U' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/L' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/U' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A', 'L' and 'U' to AXI-Lite port control.
WARNING: [HLS 200-656] Deadlocks can occur since process A_IO_L3_in6 is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process A_IO_L2_in_boundary<0> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process A_IO_L1_in<0, 0> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process A_IO_L1_in<0, 1> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process A_IO_L1_in<0, 2> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process A_IO_L1_in<0, 3> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process A_IO_L1_in<0, 4> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process A_IO_L1_in<0, 5> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process A_IO_L1_in<0, 6> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process A_IO_L1_in<0, 7> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process A_IO_L1_in<0, 8> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process A_IO_L1_in<0, 9> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process A_IO_L1_in<0, 10> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process A_IO_L1_in_boundary<0, 11> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<0, 10> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<0, 9> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<0, 8> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<0, 7> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<0, 6> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<0, 5> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<0, 4> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<0, 3> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<0, 2> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<0, 1> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<0, 0> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<1, 10> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<1, 9> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<1, 8> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<1, 7> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<1, 6> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<1, 5> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<1, 4> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<1, 3> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<1, 2> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<1, 1> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<2, 10> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<2, 9> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<2, 8> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<2, 7> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<2, 6> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<2, 5> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<2, 4> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<2, 3> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<2, 2> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<3, 10> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<3, 9> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<3, 8> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<3, 7> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<3, 6> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<3, 5> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<3, 4> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<3, 3> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<4, 10> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<4, 9> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<4, 8> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<4, 7> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<4, 6> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<4, 5> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<4, 4> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<5, 10> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<5, 9> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<5, 8> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<5, 7> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<5, 6> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<5, 5> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<6, 10> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<6, 9> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<6, 8> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<6, 7> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<6, 6> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<7, 10> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<7, 9> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<7, 8> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<7, 7> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<8, 10> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<8, 9> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<8, 8> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<9, 10> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L1_out<9, 9> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L2_out<9> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L2_out<8> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L2_out<7> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L2_out<6> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L2_out<5> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L2_out<4> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L2_out<3> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L2_out<2> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L2_out<1> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L2_out<0> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process L_drain_IO_L3_out is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L1_out_boundary<0, 0> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L1_out_boundary<1, 1> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L1_out_boundary<2, 2> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L1_out_boundary<3, 3> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L1_out_boundary<4, 4> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L1_out_boundary<5, 5> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L1_out_boundary<6, 6> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L1_out_boundary<7, 7> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L1_out_boundary<8, 8> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L1_out_boundary<9, 9> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L1_out_boundary<10, 10> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L2_out<10> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L2_out<9> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L2_out<8> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L2_out<7> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L2_out<6> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L2_out<5> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L2_out<4> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L2_out<3> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L2_out<2> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L2_out<1> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L2_out<0> is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process U_drain_IO_L3_out is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0'.
INFO: [HLS 200-111]  Elapsed time: 9.5 seconds; current allocated memory: 3.512 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.02 MHz
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L_c_U(kernel0_fifo_w64_d39_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'U_c_U(kernel0_fifo_w64_d40_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L1_in_0_0_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L1_in_0_1_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L1_in_0_2_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L1_in_0_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L1_in_0_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L1_in_0_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L1_in_0_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L1_in_0_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L1_in_0_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L1_in_0_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L1_in_0_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L1_in_0_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_0_1_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_PE_0_0_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_1_1_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_0_2_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_0_1_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_1_2_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_0_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_0_2_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_1_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_0_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_0_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_1_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_0_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_0_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_1_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_0_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_0_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_1_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_0_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_0_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_1_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_0_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_0_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_1_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_0_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_0_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_1_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_0_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_0_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_1_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_0_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_0_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_1_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_0_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_1_2_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_PE_1_1_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_2_2_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_1_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_1_2_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_2_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_1_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_1_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_2_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_1_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_1_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_2_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_1_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_1_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_2_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_1_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_1_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_2_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_1_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_1_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_2_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_1_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_1_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_2_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_1_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_1_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_2_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_1_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_1_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_2_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_1_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_2_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_PE_2_2_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_3_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_2_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_2_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_3_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_2_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_2_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_3_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_2_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_2_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_3_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_2_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_2_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_3_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_2_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_2_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_3_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_2_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_2_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_3_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_2_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_2_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_3_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_2_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_2_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_3_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_2_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_3_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_PE_3_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_4_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_3_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_3_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_4_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_3_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_3_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_4_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_3_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_3_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_4_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_3_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_3_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_4_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_3_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_3_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_4_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_3_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_3_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_4_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_3_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_3_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_4_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_3_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_4_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_PE_4_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_5_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_4_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_4_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_5_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_4_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_4_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_5_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_4_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_4_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_5_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_4_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_4_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_5_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_4_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_4_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_5_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_4_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_4_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_5_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_4_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_5_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_PE_5_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_6_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_5_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_5_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_6_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_5_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_5_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_6_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_5_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_5_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_6_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_5_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_5_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_6_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_5_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_5_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_6_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_5_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_6_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_PE_6_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_7_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_6_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_6_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_7_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_6_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_6_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_7_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_6_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_6_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_7_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_6_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_6_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_7_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_6_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_7_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_PE_7_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_8_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_7_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_7_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_8_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_7_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_7_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_8_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_7_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_7_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_8_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_7_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_8_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_PE_8_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_9_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_8_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_8_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_9_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_8_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_8_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_9_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_8_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_9_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_PE_9_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_10_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_9_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_9_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_10_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_9_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_tmp_1_PE_10_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_PE_10_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_V_PE_11_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_PE_10_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_PE_11_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_0_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_0_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_0_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_0_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_0_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_0_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_0_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_0_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_0_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_0_2_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_0_1_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_0_0_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_1_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_1_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_1_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_1_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_1_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_1_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_1_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_1_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_1_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_1_2_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_1_1_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_2_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_2_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_2_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_2_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_2_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_2_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_2_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_2_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_2_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_2_2_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_3_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_3_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_3_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_3_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_3_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_3_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_3_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_3_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_3_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_4_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_4_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_4_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_4_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_4_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_4_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_4_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_4_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_5_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_5_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_5_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_5_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_5_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_5_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_5_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_6_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_6_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_6_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_6_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_6_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_6_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_7_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_7_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_7_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_7_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_7_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_8_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_8_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_8_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_8_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_9_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_9_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_9_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_10_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L1_out_10_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L2_out_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L2_out_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L2_out_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L2_out_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L2_out_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L2_out_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L2_out_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L2_out_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L2_out_2_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L2_out_1_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_L_drain_L_drain_IO_L2_out_0_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L1_out_0_0_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L1_out_1_1_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L1_out_2_2_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L1_out_3_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L1_out_4_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L1_out_5_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L1_out_6_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L1_out_7_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L1_out_8_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L1_out_9_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L1_out_10_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L1_out_11_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L2_out_11_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L2_out_10_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L2_out_9_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L2_out_8_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L2_out_7_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L2_out_6_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L2_out_5_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L2_out_4_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L2_out_3_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L2_out_2_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L2_out_1_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_U_drain_U_drain_IO_L2_out_0_V_U(kernel0_fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:00 ; elapsed = 00:09:44 . Memory (MB): peak = 4764.848 ; gain = 4240.723 ; free physical = 20270 ; free virtual = 41150
INFO: [VHDL 208-304] Generating VHDL RTL for kernel0 with prefix kernel0_.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel0 with prefix kernel0_.
INFO: [HLS 200-112] Total elapsed time: 584.45 seconds; peak allocated memory: 3.512 GB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jun 19 18:29:57 2021...
Using Python-MIP package version 1.8.1
[Graph] start parsing top RTL: ./kernel0/solution//syn/verilog//kernel0_kernel0.v
[Init vertex] create vertix kernel0_control_s_axi_U of type kernel0_kernel0_control_s_axi
[initVertices] ap_fifos for vertex kernel0_control_s_axi_U are:  dict_values([])
[getAreaFromReport] no report file at ./kernel0/solution//syn/report//kernel0_control_s_axi_csynth.rpt
kernel0_ kernel0_control_s_axi
[getGrouping] no report for kernel0_control_s_axi.verbose.sched.rpt
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix kernel0_gmem_A_m_axi_U of type kernel0_kernel0_gmem_A_m_axi
[initVertices] ap_fifos for vertex kernel0_gmem_A_m_axi_U are:  dict_values([])
[getAreaFromReport] no report file at ./kernel0/solution//syn/report//kernel0_gmem_A_m_axi_csynth.rpt
kernel0_ kernel0_gmem_A_m_axi
[getGrouping] no report for kernel0_gmem_A_m_axi.verbose.sched.rpt
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix kernel0_gmem_L_m_axi_U of type kernel0_kernel0_gmem_L_m_axi
[initVertices] ap_fifos for vertex kernel0_gmem_L_m_axi_U are:  dict_values([])
[getAreaFromReport] no report file at ./kernel0/solution//syn/report//kernel0_gmem_L_m_axi_csynth.rpt
kernel0_ kernel0_gmem_L_m_axi
[getGrouping] no report for kernel0_gmem_L_m_axi.verbose.sched.rpt
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix kernel0_gmem_U_m_axi_U of type kernel0_kernel0_gmem_U_m_axi
[initVertices] ap_fifos for vertex kernel0_gmem_U_m_axi_U are:  dict_values([])
[getAreaFromReport] no report file at ./kernel0/solution//syn/report//kernel0_gmem_U_m_axi_csynth.rpt
kernel0_ kernel0_gmem_U_m_axi
[getGrouping] no report for kernel0_gmem_U_m_axi.verbose.sched.rpt
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix A_IO_L3_in6_U0 of type kernel0_A_IO_L3_in6
[initVertices] ap_fifos for vertex A_IO_L3_in6_U0 are:  dict_values(['fifo_A_local_out_V', 'L_out', 'U_out'])
kernel0_ A_IO_L3_in6
[getGrouping] grouping results for [93mA_IO_L3_in6.verbose.sched.rpt:[0m
	 0 {'fifo_A_local_out_V'}
[Init vertex] create vertix A_IO_L3_in6_U0_sub_0 of type kernel0_A_IO_L3_in6
[initVertices] mapping from edge name to sub vertices: 

	 A_IO_L3_in6_U0_fifo_A_local_out_V A_IO_L3_in6_U0_sub_0
[Init vertex] create vertix A_IO_L2_in_boundary_0_U0 of type kernel0_A_IO_L2_in_boundary_0_s
[initVertices] ap_fifos for vertex A_IO_L2_in_boundary_0_U0 are:  dict_values(['fifo_A_in_V', 'fifo_A_local_out_V'])
kernel0_ A_IO_L2_in_boundary_0_s
[getGrouping] grouping results for [93mA_IO_L2_in_boundary_0_s.verbose.sched.rpt:[0m
	 0 {'fifo_A_local_out_V', 'fifo_A_in_V'}
[Init vertex] create vertix A_IO_L2_in_boundary_0_U0_sub_0 of type kernel0_A_IO_L2_in_boundary_0_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_A_A_IO_L2_in_0_V A_IO_L2_in_boundary_0_U0_sub_0
	 A_IO_L2_in_boundary_0_U0_fifo_A_local_out_V A_IO_L2_in_boundary_0_U0_sub_0
[Init vertex] create vertix A_IO_L1_in_0_0_U0 of type kernel0_A_IO_L1_in_0_0_s
[initVertices] ap_fifos for vertex A_IO_L1_in_0_0_U0 are:  dict_values(['fifo_A_in_V', 'fifo_A_out_V', 'fifo_A_local_out_V'])
kernel0_ A_IO_L1_in_0_0_s
[getGrouping] grouping results for [93mA_IO_L1_in_0_0_s.verbose.sched.rpt:[0m
	 0 {'fifo_A_out_V', 'fifo_A_in_V'}
	 1 {'fifo_A_in_V'}
	 2 {'fifo_A_local_out_V'}
[Init vertex] create vertix A_IO_L1_in_0_0_U0_sub_0 of type kernel0_A_IO_L1_in_0_0_s
[Init vertex] create vertix A_IO_L1_in_0_0_U0_sub_1 of type kernel0_A_IO_L1_in_0_0_s
[Init vertex] create vertix A_IO_L1_in_0_0_U0_sub_2 of type kernel0_A_IO_L1_in_0_0_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_A_A_IO_L1_in_0_0_V A_IO_L1_in_0_0_U0_sub_1
	 A_IO_L1_in_0_0_U0_fifo_A_out_V A_IO_L1_in_0_0_U0_sub_0
	 A_IO_L1_in_0_0_U0_fifo_A_local_out_V A_IO_L1_in_0_0_U0_sub_2
[Init vertex] create vertix A_IO_L1_in_0_1_U0 of type kernel0_A_IO_L1_in_0_1_s
[initVertices] ap_fifos for vertex A_IO_L1_in_0_1_U0 are:  dict_values(['fifo_A_in_V', 'fifo_A_out_V', 'fifo_A_local_out_V'])
kernel0_ A_IO_L1_in_0_1_s
[getGrouping] grouping results for [93mA_IO_L1_in_0_1_s.verbose.sched.rpt:[0m
	 0 {'fifo_A_out_V', 'fifo_A_in_V'}
	 1 {'fifo_A_in_V'}
	 2 {'fifo_A_local_out_V'}
[Init vertex] create vertix A_IO_L1_in_0_1_U0_sub_0 of type kernel0_A_IO_L1_in_0_1_s
[Init vertex] create vertix A_IO_L1_in_0_1_U0_sub_1 of type kernel0_A_IO_L1_in_0_1_s
[Init vertex] create vertix A_IO_L1_in_0_1_U0_sub_2 of type kernel0_A_IO_L1_in_0_1_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_A_A_IO_L1_in_0_1_V A_IO_L1_in_0_1_U0_sub_1
	 A_IO_L1_in_0_1_U0_fifo_A_out_V A_IO_L1_in_0_1_U0_sub_0
	 A_IO_L1_in_0_1_U0_fifo_A_local_out_V A_IO_L1_in_0_1_U0_sub_2
[Init vertex] create vertix A_IO_L1_in_0_2_U0 of type kernel0_A_IO_L1_in_0_2_s
[initVertices] ap_fifos for vertex A_IO_L1_in_0_2_U0 are:  dict_values(['fifo_A_in_V', 'fifo_A_out_V', 'fifo_A_local_out_V'])
kernel0_ A_IO_L1_in_0_2_s
[getGrouping] grouping results for [93mA_IO_L1_in_0_2_s.verbose.sched.rpt:[0m
	 0 {'fifo_A_out_V', 'fifo_A_in_V'}
	 1 {'fifo_A_in_V'}
	 2 {'fifo_A_local_out_V'}
[Init vertex] create vertix A_IO_L1_in_0_2_U0_sub_0 of type kernel0_A_IO_L1_in_0_2_s
[Init vertex] create vertix A_IO_L1_in_0_2_U0_sub_1 of type kernel0_A_IO_L1_in_0_2_s
[Init vertex] create vertix A_IO_L1_in_0_2_U0_sub_2 of type kernel0_A_IO_L1_in_0_2_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_A_A_IO_L1_in_0_2_V A_IO_L1_in_0_2_U0_sub_1
	 A_IO_L1_in_0_2_U0_fifo_A_out_V A_IO_L1_in_0_2_U0_sub_0
	 A_IO_L1_in_0_2_U0_fifo_A_local_out_V A_IO_L1_in_0_2_U0_sub_2
[Init vertex] create vertix A_IO_L1_in_0_3_U0 of type kernel0_A_IO_L1_in_0_3_s
[initVertices] ap_fifos for vertex A_IO_L1_in_0_3_U0 are:  dict_values(['fifo_A_in_V', 'fifo_A_out_V', 'fifo_A_local_out_V'])
kernel0_ A_IO_L1_in_0_3_s
[getGrouping] grouping results for [93mA_IO_L1_in_0_3_s.verbose.sched.rpt:[0m
	 0 {'fifo_A_out_V', 'fifo_A_in_V'}
	 1 {'fifo_A_in_V'}
	 2 {'fifo_A_local_out_V'}
[Init vertex] create vertix A_IO_L1_in_0_3_U0_sub_0 of type kernel0_A_IO_L1_in_0_3_s
[Init vertex] create vertix A_IO_L1_in_0_3_U0_sub_1 of type kernel0_A_IO_L1_in_0_3_s
[Init vertex] create vertix A_IO_L1_in_0_3_U0_sub_2 of type kernel0_A_IO_L1_in_0_3_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_A_A_IO_L1_in_0_3_V A_IO_L1_in_0_3_U0_sub_1
	 A_IO_L1_in_0_3_U0_fifo_A_out_V A_IO_L1_in_0_3_U0_sub_0
	 A_IO_L1_in_0_3_U0_fifo_A_local_out_V A_IO_L1_in_0_3_U0_sub_2
[Init vertex] create vertix A_IO_L1_in_0_4_U0 of type kernel0_A_IO_L1_in_0_4_s
[initVertices] ap_fifos for vertex A_IO_L1_in_0_4_U0 are:  dict_values(['fifo_A_in_V', 'fifo_A_out_V', 'fifo_A_local_out_V'])
kernel0_ A_IO_L1_in_0_4_s
[getGrouping] grouping results for [93mA_IO_L1_in_0_4_s.verbose.sched.rpt:[0m
	 0 {'fifo_A_out_V', 'fifo_A_in_V'}
	 1 {'fifo_A_in_V'}
	 2 {'fifo_A_local_out_V'}
[Init vertex] create vertix A_IO_L1_in_0_4_U0_sub_0 of type kernel0_A_IO_L1_in_0_4_s
[Init vertex] create vertix A_IO_L1_in_0_4_U0_sub_1 of type kernel0_A_IO_L1_in_0_4_s
[Init vertex] create vertix A_IO_L1_in_0_4_U0_sub_2 of type kernel0_A_IO_L1_in_0_4_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_A_A_IO_L1_in_0_4_V A_IO_L1_in_0_4_U0_sub_1
	 A_IO_L1_in_0_4_U0_fifo_A_out_V A_IO_L1_in_0_4_U0_sub_0
	 A_IO_L1_in_0_4_U0_fifo_A_local_out_V A_IO_L1_in_0_4_U0_sub_2
[Init vertex] create vertix A_IO_L1_in_0_5_U0 of type kernel0_A_IO_L1_in_0_5_s
[initVertices] ap_fifos for vertex A_IO_L1_in_0_5_U0 are:  dict_values(['fifo_A_in_V', 'fifo_A_out_V', 'fifo_A_local_out_V'])
kernel0_ A_IO_L1_in_0_5_s
[getGrouping] grouping results for [93mA_IO_L1_in_0_5_s.verbose.sched.rpt:[0m
	 0 {'fifo_A_out_V', 'fifo_A_in_V'}
	 1 {'fifo_A_in_V'}
	 2 {'fifo_A_local_out_V'}
[Init vertex] create vertix A_IO_L1_in_0_5_U0_sub_0 of type kernel0_A_IO_L1_in_0_5_s
[Init vertex] create vertix A_IO_L1_in_0_5_U0_sub_1 of type kernel0_A_IO_L1_in_0_5_s
[Init vertex] create vertix A_IO_L1_in_0_5_U0_sub_2 of type kernel0_A_IO_L1_in_0_5_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_A_A_IO_L1_in_0_5_V A_IO_L1_in_0_5_U0_sub_1
	 A_IO_L1_in_0_5_U0_fifo_A_out_V A_IO_L1_in_0_5_U0_sub_0
	 A_IO_L1_in_0_5_U0_fifo_A_local_out_V A_IO_L1_in_0_5_U0_sub_2
[Init vertex] create vertix A_IO_L1_in_0_6_U0 of type kernel0_A_IO_L1_in_0_6_s
[initVertices] ap_fifos for vertex A_IO_L1_in_0_6_U0 are:  dict_values(['fifo_A_in_V', 'fifo_A_out_V', 'fifo_A_local_out_V'])
kernel0_ A_IO_L1_in_0_6_s
[getGrouping] grouping results for [93mA_IO_L1_in_0_6_s.verbose.sched.rpt:[0m
	 0 {'fifo_A_out_V', 'fifo_A_in_V'}
	 1 {'fifo_A_in_V'}
	 2 {'fifo_A_local_out_V'}
[Init vertex] create vertix A_IO_L1_in_0_6_U0_sub_0 of type kernel0_A_IO_L1_in_0_6_s
[Init vertex] create vertix A_IO_L1_in_0_6_U0_sub_1 of type kernel0_A_IO_L1_in_0_6_s
[Init vertex] create vertix A_IO_L1_in_0_6_U0_sub_2 of type kernel0_A_IO_L1_in_0_6_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_A_A_IO_L1_in_0_6_V A_IO_L1_in_0_6_U0_sub_1
	 A_IO_L1_in_0_6_U0_fifo_A_out_V A_IO_L1_in_0_6_U0_sub_0
	 A_IO_L1_in_0_6_U0_fifo_A_local_out_V A_IO_L1_in_0_6_U0_sub_2
[Init vertex] create vertix A_IO_L1_in_0_7_U0 of type kernel0_A_IO_L1_in_0_7_s
[initVertices] ap_fifos for vertex A_IO_L1_in_0_7_U0 are:  dict_values(['fifo_A_in_V', 'fifo_A_out_V', 'fifo_A_local_out_V'])
kernel0_ A_IO_L1_in_0_7_s
[getGrouping] grouping results for [93mA_IO_L1_in_0_7_s.verbose.sched.rpt:[0m
	 0 {'fifo_A_out_V', 'fifo_A_in_V'}
	 1 {'fifo_A_in_V'}
	 2 {'fifo_A_local_out_V'}
[Init vertex] create vertix A_IO_L1_in_0_7_U0_sub_0 of type kernel0_A_IO_L1_in_0_7_s
[Init vertex] create vertix A_IO_L1_in_0_7_U0_sub_1 of type kernel0_A_IO_L1_in_0_7_s
[Init vertex] create vertix A_IO_L1_in_0_7_U0_sub_2 of type kernel0_A_IO_L1_in_0_7_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_A_A_IO_L1_in_0_7_V A_IO_L1_in_0_7_U0_sub_1
	 A_IO_L1_in_0_7_U0_fifo_A_out_V A_IO_L1_in_0_7_U0_sub_0
	 A_IO_L1_in_0_7_U0_fifo_A_local_out_V A_IO_L1_in_0_7_U0_sub_2
[Init vertex] create vertix A_IO_L1_in_0_8_U0 of type kernel0_A_IO_L1_in_0_8_s
[initVertices] ap_fifos for vertex A_IO_L1_in_0_8_U0 are:  dict_values(['fifo_A_in_V', 'fifo_A_out_V', 'fifo_A_local_out_V'])
kernel0_ A_IO_L1_in_0_8_s
[getGrouping] grouping results for [93mA_IO_L1_in_0_8_s.verbose.sched.rpt:[0m
	 0 {'fifo_A_out_V', 'fifo_A_in_V'}
	 1 {'fifo_A_in_V'}
	 2 {'fifo_A_local_out_V'}
[Init vertex] create vertix A_IO_L1_in_0_8_U0_sub_0 of type kernel0_A_IO_L1_in_0_8_s
[Init vertex] create vertix A_IO_L1_in_0_8_U0_sub_1 of type kernel0_A_IO_L1_in_0_8_s
[Init vertex] create vertix A_IO_L1_in_0_8_U0_sub_2 of type kernel0_A_IO_L1_in_0_8_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_A_A_IO_L1_in_0_8_V A_IO_L1_in_0_8_U0_sub_1
	 A_IO_L1_in_0_8_U0_fifo_A_out_V A_IO_L1_in_0_8_U0_sub_0
	 A_IO_L1_in_0_8_U0_fifo_A_local_out_V A_IO_L1_in_0_8_U0_sub_2
[Init vertex] create vertix A_IO_L1_in_0_9_U0 of type kernel0_A_IO_L1_in_0_9_s
[initVertices] ap_fifos for vertex A_IO_L1_in_0_9_U0 are:  dict_values(['fifo_A_in_V', 'fifo_A_out_V', 'fifo_A_local_out_V'])
kernel0_ A_IO_L1_in_0_9_s
[getGrouping] grouping results for [93mA_IO_L1_in_0_9_s.verbose.sched.rpt:[0m
	 0 {'fifo_A_out_V', 'fifo_A_in_V'}
	 1 {'fifo_A_in_V'}
	 2 {'fifo_A_local_out_V'}
[Init vertex] create vertix A_IO_L1_in_0_9_U0_sub_0 of type kernel0_A_IO_L1_in_0_9_s
[Init vertex] create vertix A_IO_L1_in_0_9_U0_sub_1 of type kernel0_A_IO_L1_in_0_9_s
[Init vertex] create vertix A_IO_L1_in_0_9_U0_sub_2 of type kernel0_A_IO_L1_in_0_9_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_A_A_IO_L1_in_0_9_V A_IO_L1_in_0_9_U0_sub_1
	 A_IO_L1_in_0_9_U0_fifo_A_out_V A_IO_L1_in_0_9_U0_sub_0
	 A_IO_L1_in_0_9_U0_fifo_A_local_out_V A_IO_L1_in_0_9_U0_sub_2
[Init vertex] create vertix A_IO_L1_in_0_10_U0 of type kernel0_A_IO_L1_in_0_10_s
[initVertices] ap_fifos for vertex A_IO_L1_in_0_10_U0 are:  dict_values(['fifo_A_in_V', 'fifo_A_out_V', 'fifo_A_local_out_V'])
kernel0_ A_IO_L1_in_0_10_s
[getGrouping] grouping results for [93mA_IO_L1_in_0_10_s.verbose.sched.rpt:[0m
	 0 {'fifo_A_out_V', 'fifo_A_in_V'}
	 1 {'fifo_A_in_V'}
	 2 {'fifo_A_local_out_V'}
[Init vertex] create vertix A_IO_L1_in_0_10_U0_sub_0 of type kernel0_A_IO_L1_in_0_10_s
[Init vertex] create vertix A_IO_L1_in_0_10_U0_sub_1 of type kernel0_A_IO_L1_in_0_10_s
[Init vertex] create vertix A_IO_L1_in_0_10_U0_sub_2 of type kernel0_A_IO_L1_in_0_10_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_A_A_IO_L1_in_0_10_V A_IO_L1_in_0_10_U0_sub_1
	 A_IO_L1_in_0_10_U0_fifo_A_out_V A_IO_L1_in_0_10_U0_sub_0
	 A_IO_L1_in_0_10_U0_fifo_A_local_out_V A_IO_L1_in_0_10_U0_sub_2
[Init vertex] create vertix A_IO_L1_in_boundary_0_11_U0 of type kernel0_A_IO_L1_in_boundary_0_11_s
[initVertices] ap_fifos for vertex A_IO_L1_in_boundary_0_11_U0 are:  dict_values(['fifo_A_in_V', 'fifo_A_local_out_V'])
kernel0_ A_IO_L1_in_boundary_0_11_s
[getGrouping] grouping results for [93mA_IO_L1_in_boundary_0_11_s.verbose.sched.rpt:[0m
	 0 {'fifo_A_in_V'}
	 1 {'fifo_A_local_out_V'}
[Init vertex] create vertix A_IO_L1_in_boundary_0_11_U0_sub_0 of type kernel0_A_IO_L1_in_boundary_0_11_s
[Init vertex] create vertix A_IO_L1_in_boundary_0_11_U0_sub_1 of type kernel0_A_IO_L1_in_boundary_0_11_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_A_A_IO_L1_in_0_11_V A_IO_L1_in_boundary_0_11_U0_sub_0
	 A_IO_L1_in_boundary_0_11_U0_fifo_A_local_out_V A_IO_L1_in_boundary_0_11_U0_sub_1
[Init vertex] create vertix PE_wrapper_0_0_U0 of type kernel0_PE_wrapper_0_0_s
[initVertices] ap_fifos for vertex PE_wrapper_0_0_U0 are:  dict_values(['fifo_U_tmp_1_out_V', 'fifo_A_in_V', 'fifo_U_drain_out_V'])
kernel0_ PE_wrapper_0_0_s
[getGrouping] grouping results for [93mPE_wrapper_0_0_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_0_1_U0 of type kernel0_PE_wrapper_0_1_s
[initVertices] ap_fifos for vertex PE_wrapper_0_1_U0 are:  dict_values(['fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_A_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_0_1_s
[getGrouping] grouping results for [93mPE_wrapper_0_1_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_0_2_U0 of type kernel0_PE_wrapper_0_2_s
[initVertices] ap_fifos for vertex PE_wrapper_0_2_U0 are:  dict_values(['fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_A_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_0_2_s
[getGrouping] grouping results for [93mPE_wrapper_0_2_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_0_3_U0 of type kernel0_PE_wrapper_0_3_s
[initVertices] ap_fifos for vertex PE_wrapper_0_3_U0 are:  dict_values(['fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_A_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_0_3_s
[getGrouping] grouping results for [93mPE_wrapper_0_3_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_0_4_U0 of type kernel0_PE_wrapper_0_4_s
[initVertices] ap_fifos for vertex PE_wrapper_0_4_U0 are:  dict_values(['fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_A_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_0_4_s
[getGrouping] grouping results for [93mPE_wrapper_0_4_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_0_5_U0 of type kernel0_PE_wrapper_0_5_s
[initVertices] ap_fifos for vertex PE_wrapper_0_5_U0 are:  dict_values(['fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_A_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_0_5_s
[getGrouping] grouping results for [93mPE_wrapper_0_5_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_0_6_U0 of type kernel0_PE_wrapper_0_6_s
[initVertices] ap_fifos for vertex PE_wrapper_0_6_U0 are:  dict_values(['fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_A_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_0_6_s
[getGrouping] grouping results for [93mPE_wrapper_0_6_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_0_7_U0 of type kernel0_PE_wrapper_0_7_s
[initVertices] ap_fifos for vertex PE_wrapper_0_7_U0 are:  dict_values(['fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_A_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_0_7_s
[getGrouping] grouping results for [93mPE_wrapper_0_7_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_0_8_U0 of type kernel0_PE_wrapper_0_8_s
[initVertices] ap_fifos for vertex PE_wrapper_0_8_U0 are:  dict_values(['fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_A_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_0_8_s
[getGrouping] grouping results for [93mPE_wrapper_0_8_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_0_9_U0 of type kernel0_PE_wrapper_0_9_s
[initVertices] ap_fifos for vertex PE_wrapper_0_9_U0 are:  dict_values(['fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_A_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_0_9_s
[getGrouping] grouping results for [93mPE_wrapper_0_9_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_0_10_U0 of type kernel0_PE_wrapper_0_10_s
[initVertices] ap_fifos for vertex PE_wrapper_0_10_U0 are:  dict_values(['fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_A_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_0_10_s
[getGrouping] grouping results for [93mPE_wrapper_0_10_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_0_11_U0 of type kernel0_PE_wrapper_0_11_s
[initVertices] ap_fifos for vertex PE_wrapper_0_11_U0 are:  dict_values(['fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_A_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_0_11_s
[getGrouping] grouping results for [93mPE_wrapper_0_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_1_1_U0 of type kernel0_PE_wrapper_1_1_s
[initVertices] ap_fifos for vertex PE_wrapper_1_1_U0 are:  dict_values(['fifo_V_in_V', 'fifo_U_tmp_1_out_V', 'fifo_U_drain_out_V'])
kernel0_ PE_wrapper_1_1_s
[getGrouping] grouping results for [93mPE_wrapper_1_1_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_1_2_U0 of type kernel0_PE_wrapper_1_2_s
[initVertices] ap_fifos for vertex PE_wrapper_1_2_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_1_2_s
[getGrouping] grouping results for [93mPE_wrapper_1_2_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_1_3_U0 of type kernel0_PE_wrapper_1_3_s
[initVertices] ap_fifos for vertex PE_wrapper_1_3_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_1_3_s
[getGrouping] grouping results for [93mPE_wrapper_1_3_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_1_4_U0 of type kernel0_PE_wrapper_1_4_s
[initVertices] ap_fifos for vertex PE_wrapper_1_4_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_1_4_s
[getGrouping] grouping results for [93mPE_wrapper_1_4_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_1_5_U0 of type kernel0_PE_wrapper_1_5_s
[initVertices] ap_fifos for vertex PE_wrapper_1_5_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_1_5_s
[getGrouping] grouping results for [93mPE_wrapper_1_5_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_1_6_U0 of type kernel0_PE_wrapper_1_6_s
[initVertices] ap_fifos for vertex PE_wrapper_1_6_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_1_6_s
[getGrouping] grouping results for [93mPE_wrapper_1_6_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_1_7_U0 of type kernel0_PE_wrapper_1_7_s
[initVertices] ap_fifos for vertex PE_wrapper_1_7_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_1_7_s
[getGrouping] grouping results for [93mPE_wrapper_1_7_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_1_8_U0 of type kernel0_PE_wrapper_1_8_s
[initVertices] ap_fifos for vertex PE_wrapper_1_8_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_1_8_s
[getGrouping] grouping results for [93mPE_wrapper_1_8_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_1_9_U0 of type kernel0_PE_wrapper_1_9_s
[initVertices] ap_fifos for vertex PE_wrapper_1_9_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_1_9_s
[getGrouping] grouping results for [93mPE_wrapper_1_9_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_1_10_U0 of type kernel0_PE_wrapper_1_10_s
[initVertices] ap_fifos for vertex PE_wrapper_1_10_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_1_10_s
[getGrouping] grouping results for [93mPE_wrapper_1_10_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_1_11_U0 of type kernel0_PE_wrapper_1_11_s
[initVertices] ap_fifos for vertex PE_wrapper_1_11_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_1_11_s
[getGrouping] grouping results for [93mPE_wrapper_1_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_2_2_U0 of type kernel0_PE_wrapper_2_2_s
[initVertices] ap_fifos for vertex PE_wrapper_2_2_U0 are:  dict_values(['fifo_V_in_V', 'fifo_U_tmp_1_out_V', 'fifo_U_drain_out_V'])
kernel0_ PE_wrapper_2_2_s
[getGrouping] grouping results for [93mPE_wrapper_2_2_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_2_3_U0 of type kernel0_PE_wrapper_2_3_s
[initVertices] ap_fifos for vertex PE_wrapper_2_3_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_2_3_s
[getGrouping] grouping results for [93mPE_wrapper_2_3_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_2_4_U0 of type kernel0_PE_wrapper_2_4_s
[initVertices] ap_fifos for vertex PE_wrapper_2_4_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_2_4_s
[getGrouping] grouping results for [93mPE_wrapper_2_4_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_2_5_U0 of type kernel0_PE_wrapper_2_5_s
[initVertices] ap_fifos for vertex PE_wrapper_2_5_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_2_5_s
[getGrouping] grouping results for [93mPE_wrapper_2_5_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_2_6_U0 of type kernel0_PE_wrapper_2_6_s
[initVertices] ap_fifos for vertex PE_wrapper_2_6_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_2_6_s
[getGrouping] grouping results for [93mPE_wrapper_2_6_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_2_7_U0 of type kernel0_PE_wrapper_2_7_s
[initVertices] ap_fifos for vertex PE_wrapper_2_7_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_2_7_s
[getGrouping] grouping results for [93mPE_wrapper_2_7_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_2_8_U0 of type kernel0_PE_wrapper_2_8_s
[initVertices] ap_fifos for vertex PE_wrapper_2_8_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_2_8_s
[getGrouping] grouping results for [93mPE_wrapper_2_8_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_2_9_U0 of type kernel0_PE_wrapper_2_9_s
[initVertices] ap_fifos for vertex PE_wrapper_2_9_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_2_9_s
[getGrouping] grouping results for [93mPE_wrapper_2_9_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_2_10_U0 of type kernel0_PE_wrapper_2_10_s
[initVertices] ap_fifos for vertex PE_wrapper_2_10_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_2_10_s
[getGrouping] grouping results for [93mPE_wrapper_2_10_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_2_11_U0 of type kernel0_PE_wrapper_2_11_s
[initVertices] ap_fifos for vertex PE_wrapper_2_11_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_2_11_s
[getGrouping] grouping results for [93mPE_wrapper_2_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_3_3_U0 of type kernel0_PE_wrapper_3_3_s
[initVertices] ap_fifos for vertex PE_wrapper_3_3_U0 are:  dict_values(['fifo_V_in_V', 'fifo_U_tmp_1_out_V', 'fifo_U_drain_out_V'])
kernel0_ PE_wrapper_3_3_s
[getGrouping] grouping results for [93mPE_wrapper_3_3_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_3_4_U0 of type kernel0_PE_wrapper_3_4_s
[initVertices] ap_fifos for vertex PE_wrapper_3_4_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_3_4_s
[getGrouping] grouping results for [93mPE_wrapper_3_4_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_3_5_U0 of type kernel0_PE_wrapper_3_5_s
[initVertices] ap_fifos for vertex PE_wrapper_3_5_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_3_5_s
[getGrouping] grouping results for [93mPE_wrapper_3_5_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_3_6_U0 of type kernel0_PE_wrapper_3_6_s
[initVertices] ap_fifos for vertex PE_wrapper_3_6_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_3_6_s
[getGrouping] grouping results for [93mPE_wrapper_3_6_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_3_7_U0 of type kernel0_PE_wrapper_3_7_s
[initVertices] ap_fifos for vertex PE_wrapper_3_7_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_3_7_s
[getGrouping] grouping results for [93mPE_wrapper_3_7_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_3_8_U0 of type kernel0_PE_wrapper_3_8_s
[initVertices] ap_fifos for vertex PE_wrapper_3_8_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_3_8_s
[getGrouping] grouping results for [93mPE_wrapper_3_8_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_3_9_U0 of type kernel0_PE_wrapper_3_9_s
[initVertices] ap_fifos for vertex PE_wrapper_3_9_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_3_9_s
[getGrouping] grouping results for [93mPE_wrapper_3_9_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_3_10_U0 of type kernel0_PE_wrapper_3_10_s
[initVertices] ap_fifos for vertex PE_wrapper_3_10_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_3_10_s
[getGrouping] grouping results for [93mPE_wrapper_3_10_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_3_11_U0 of type kernel0_PE_wrapper_3_11_s
[initVertices] ap_fifos for vertex PE_wrapper_3_11_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_3_11_s
[getGrouping] grouping results for [93mPE_wrapper_3_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_4_4_U0 of type kernel0_PE_wrapper_4_4_s
[initVertices] ap_fifos for vertex PE_wrapper_4_4_U0 are:  dict_values(['fifo_V_in_V', 'fifo_U_tmp_1_out_V', 'fifo_U_drain_out_V'])
kernel0_ PE_wrapper_4_4_s
[getGrouping] grouping results for [93mPE_wrapper_4_4_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_4_5_U0 of type kernel0_PE_wrapper_4_5_s
[initVertices] ap_fifos for vertex PE_wrapper_4_5_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_4_5_s
[getGrouping] grouping results for [93mPE_wrapper_4_5_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_4_6_U0 of type kernel0_PE_wrapper_4_6_s
[initVertices] ap_fifos for vertex PE_wrapper_4_6_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_4_6_s
[getGrouping] grouping results for [93mPE_wrapper_4_6_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_4_7_U0 of type kernel0_PE_wrapper_4_7_s
[initVertices] ap_fifos for vertex PE_wrapper_4_7_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_4_7_s
[getGrouping] grouping results for [93mPE_wrapper_4_7_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_4_8_U0 of type kernel0_PE_wrapper_4_8_s
[initVertices] ap_fifos for vertex PE_wrapper_4_8_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_4_8_s
[getGrouping] grouping results for [93mPE_wrapper_4_8_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_4_9_U0 of type kernel0_PE_wrapper_4_9_s
[initVertices] ap_fifos for vertex PE_wrapper_4_9_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_4_9_s
[getGrouping] grouping results for [93mPE_wrapper_4_9_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_4_10_U0 of type kernel0_PE_wrapper_4_10_s
[initVertices] ap_fifos for vertex PE_wrapper_4_10_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_4_10_s
[getGrouping] grouping results for [93mPE_wrapper_4_10_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_4_11_U0 of type kernel0_PE_wrapper_4_11_s
[initVertices] ap_fifos for vertex PE_wrapper_4_11_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_4_11_s
[getGrouping] grouping results for [93mPE_wrapper_4_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_5_5_U0 of type kernel0_PE_wrapper_5_5_s
[initVertices] ap_fifos for vertex PE_wrapper_5_5_U0 are:  dict_values(['fifo_V_in_V', 'fifo_U_tmp_1_out_V', 'fifo_U_drain_out_V'])
kernel0_ PE_wrapper_5_5_s
[getGrouping] grouping results for [93mPE_wrapper_5_5_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_5_6_U0 of type kernel0_PE_wrapper_5_6_s
[initVertices] ap_fifos for vertex PE_wrapper_5_6_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_5_6_s
[getGrouping] grouping results for [93mPE_wrapper_5_6_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_5_7_U0 of type kernel0_PE_wrapper_5_7_s
[initVertices] ap_fifos for vertex PE_wrapper_5_7_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_5_7_s
[getGrouping] grouping results for [93mPE_wrapper_5_7_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_5_8_U0 of type kernel0_PE_wrapper_5_8_s
[initVertices] ap_fifos for vertex PE_wrapper_5_8_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_5_8_s
[getGrouping] grouping results for [93mPE_wrapper_5_8_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_5_9_U0 of type kernel0_PE_wrapper_5_9_s
[initVertices] ap_fifos for vertex PE_wrapper_5_9_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_5_9_s
[getGrouping] grouping results for [93mPE_wrapper_5_9_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_5_10_U0 of type kernel0_PE_wrapper_5_10_s
[initVertices] ap_fifos for vertex PE_wrapper_5_10_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_5_10_s
[getGrouping] grouping results for [93mPE_wrapper_5_10_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_5_11_U0 of type kernel0_PE_wrapper_5_11_s
[initVertices] ap_fifos for vertex PE_wrapper_5_11_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_5_11_s
[getGrouping] grouping results for [93mPE_wrapper_5_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_6_6_U0 of type kernel0_PE_wrapper_6_6_s
[initVertices] ap_fifos for vertex PE_wrapper_6_6_U0 are:  dict_values(['fifo_V_in_V', 'fifo_U_tmp_1_out_V', 'fifo_U_drain_out_V'])
kernel0_ PE_wrapper_6_6_s
[getGrouping] grouping results for [93mPE_wrapper_6_6_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_6_7_U0 of type kernel0_PE_wrapper_6_7_s
[initVertices] ap_fifos for vertex PE_wrapper_6_7_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_6_7_s
[getGrouping] grouping results for [93mPE_wrapper_6_7_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_6_8_U0 of type kernel0_PE_wrapper_6_8_s
[initVertices] ap_fifos for vertex PE_wrapper_6_8_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_6_8_s
[getGrouping] grouping results for [93mPE_wrapper_6_8_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_6_9_U0 of type kernel0_PE_wrapper_6_9_s
[initVertices] ap_fifos for vertex PE_wrapper_6_9_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_6_9_s
[getGrouping] grouping results for [93mPE_wrapper_6_9_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_6_10_U0 of type kernel0_PE_wrapper_6_10_s
[initVertices] ap_fifos for vertex PE_wrapper_6_10_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_6_10_s
[getGrouping] grouping results for [93mPE_wrapper_6_10_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_6_11_U0 of type kernel0_PE_wrapper_6_11_s
[initVertices] ap_fifos for vertex PE_wrapper_6_11_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_6_11_s
[getGrouping] grouping results for [93mPE_wrapper_6_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_7_7_U0 of type kernel0_PE_wrapper_7_7_s
[initVertices] ap_fifos for vertex PE_wrapper_7_7_U0 are:  dict_values(['fifo_V_in_V', 'fifo_U_tmp_1_out_V', 'fifo_U_drain_out_V'])
kernel0_ PE_wrapper_7_7_s
[getGrouping] grouping results for [93mPE_wrapper_7_7_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_7_8_U0 of type kernel0_PE_wrapper_7_8_s
[initVertices] ap_fifos for vertex PE_wrapper_7_8_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_7_8_s
[getGrouping] grouping results for [93mPE_wrapper_7_8_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_7_9_U0 of type kernel0_PE_wrapper_7_9_s
[initVertices] ap_fifos for vertex PE_wrapper_7_9_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_7_9_s
[getGrouping] grouping results for [93mPE_wrapper_7_9_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_7_10_U0 of type kernel0_PE_wrapper_7_10_s
[initVertices] ap_fifos for vertex PE_wrapper_7_10_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_7_10_s
[getGrouping] grouping results for [93mPE_wrapper_7_10_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_7_11_U0 of type kernel0_PE_wrapper_7_11_s
[initVertices] ap_fifos for vertex PE_wrapper_7_11_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_7_11_s
[getGrouping] grouping results for [93mPE_wrapper_7_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_8_8_U0 of type kernel0_PE_wrapper_8_8_s
[initVertices] ap_fifos for vertex PE_wrapper_8_8_U0 are:  dict_values(['fifo_V_in_V', 'fifo_U_tmp_1_out_V', 'fifo_U_drain_out_V'])
kernel0_ PE_wrapper_8_8_s
[getGrouping] grouping results for [93mPE_wrapper_8_8_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_8_9_U0 of type kernel0_PE_wrapper_8_9_s
[initVertices] ap_fifos for vertex PE_wrapper_8_9_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_8_9_s
[getGrouping] grouping results for [93mPE_wrapper_8_9_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_8_10_U0 of type kernel0_PE_wrapper_8_10_s
[initVertices] ap_fifos for vertex PE_wrapper_8_10_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_8_10_s
[getGrouping] grouping results for [93mPE_wrapper_8_10_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_8_11_U0 of type kernel0_PE_wrapper_8_11_s
[initVertices] ap_fifos for vertex PE_wrapper_8_11_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_8_11_s
[getGrouping] grouping results for [93mPE_wrapper_8_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_9_9_U0 of type kernel0_PE_wrapper_9_9_s
[initVertices] ap_fifos for vertex PE_wrapper_9_9_U0 are:  dict_values(['fifo_V_in_V', 'fifo_U_tmp_1_out_V', 'fifo_U_drain_out_V'])
kernel0_ PE_wrapper_9_9_s
[getGrouping] grouping results for [93mPE_wrapper_9_9_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_9_10_U0 of type kernel0_PE_wrapper_9_10_s
[initVertices] ap_fifos for vertex PE_wrapper_9_10_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_U_tmp_1_out_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_9_10_s
[getGrouping] grouping results for [93mPE_wrapper_9_10_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_9_11_U0 of type kernel0_PE_wrapper_9_11_s
[initVertices] ap_fifos for vertex PE_wrapper_9_11_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_9_11_s
[getGrouping] grouping results for [93mPE_wrapper_9_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_10_10_U0 of type kernel0_PE_wrapper_10_10_s
[initVertices] ap_fifos for vertex PE_wrapper_10_10_U0 are:  dict_values(['fifo_V_in_V', 'fifo_U_tmp_1_out_V', 'fifo_U_drain_out_V'])
kernel0_ PE_wrapper_10_10_s
[getGrouping] grouping results for [93mPE_wrapper_10_10_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_10_11_U0 of type kernel0_PE_wrapper_10_11_s
[initVertices] ap_fifos for vertex PE_wrapper_10_11_U0 are:  dict_values(['fifo_V_in_V', 'fifo_V_out_V', 'fifo_U_tmp_1_in_V', 'fifo_L_drain_out_V'])
kernel0_ PE_wrapper_10_11_s
[getGrouping] grouping results for [93mPE_wrapper_10_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix PE_wrapper_11_11_U0 of type kernel0_PE_wrapper_11_11_s
[initVertices] ap_fifos for vertex PE_wrapper_11_11_U0 are:  dict_values(['fifo_V_in_V', 'fifo_U_drain_out_V'])
kernel0_ PE_wrapper_11_11_s
[getGrouping] grouping results for [93mPE_wrapper_11_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix L_drain_IO_L1_out_boundary_0_11_U0 of type kernel0_L_drain_IO_L1_out_boundary_0_11_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_boundary_0_11_U0 are:  dict_values(['fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_boundary_0_11_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_boundary_0_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix L_drain_IO_L1_out_0_10_U0 of type kernel0_L_drain_IO_L1_out_0_10_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_0_10_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_0_10_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_0_10_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_0_10_U0_sub_0 of type kernel0_L_drain_IO_L1_out_0_10_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_0_11_V L_drain_IO_L1_out_0_10_U0_sub_0
	 L_drain_IO_L1_out_0_10_U0_fifo_L_drain_out_V L_drain_IO_L1_out_0_10_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_0_9_U0 of type kernel0_L_drain_IO_L1_out_0_9_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_0_9_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_0_9_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_0_9_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_0_9_U0_sub_0 of type kernel0_L_drain_IO_L1_out_0_9_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_0_10_V L_drain_IO_L1_out_0_9_U0_sub_0
	 L_drain_IO_L1_out_0_9_U0_fifo_L_drain_out_V L_drain_IO_L1_out_0_9_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_0_8_U0 of type kernel0_L_drain_IO_L1_out_0_8_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_0_8_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_0_8_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_0_8_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_0_8_U0_sub_0 of type kernel0_L_drain_IO_L1_out_0_8_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_0_9_V L_drain_IO_L1_out_0_8_U0_sub_0
	 L_drain_IO_L1_out_0_8_U0_fifo_L_drain_out_V L_drain_IO_L1_out_0_8_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_0_7_U0 of type kernel0_L_drain_IO_L1_out_0_7_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_0_7_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_0_7_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_0_7_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_0_7_U0_sub_0 of type kernel0_L_drain_IO_L1_out_0_7_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_0_8_V L_drain_IO_L1_out_0_7_U0_sub_0
	 L_drain_IO_L1_out_0_7_U0_fifo_L_drain_out_V L_drain_IO_L1_out_0_7_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_0_6_U0 of type kernel0_L_drain_IO_L1_out_0_6_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_0_6_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_0_6_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_0_6_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_0_6_U0_sub_0 of type kernel0_L_drain_IO_L1_out_0_6_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_0_7_V L_drain_IO_L1_out_0_6_U0_sub_0
	 L_drain_IO_L1_out_0_6_U0_fifo_L_drain_out_V L_drain_IO_L1_out_0_6_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_0_5_U0 of type kernel0_L_drain_IO_L1_out_0_5_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_0_5_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_0_5_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_0_5_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_0_5_U0_sub_0 of type kernel0_L_drain_IO_L1_out_0_5_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_0_6_V L_drain_IO_L1_out_0_5_U0_sub_0
	 L_drain_IO_L1_out_0_5_U0_fifo_L_drain_out_V L_drain_IO_L1_out_0_5_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_0_4_U0 of type kernel0_L_drain_IO_L1_out_0_4_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_0_4_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_0_4_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_0_4_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_0_4_U0_sub_0 of type kernel0_L_drain_IO_L1_out_0_4_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_0_5_V L_drain_IO_L1_out_0_4_U0_sub_0
	 L_drain_IO_L1_out_0_4_U0_fifo_L_drain_out_V L_drain_IO_L1_out_0_4_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_0_3_U0 of type kernel0_L_drain_IO_L1_out_0_3_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_0_3_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_0_3_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_0_3_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_0_3_U0_sub_0 of type kernel0_L_drain_IO_L1_out_0_3_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_0_4_V L_drain_IO_L1_out_0_3_U0_sub_0
	 L_drain_IO_L1_out_0_3_U0_fifo_L_drain_out_V L_drain_IO_L1_out_0_3_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_0_2_U0 of type kernel0_L_drain_IO_L1_out_0_2_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_0_2_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_0_2_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_0_2_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_0_2_U0_sub_0 of type kernel0_L_drain_IO_L1_out_0_2_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_0_3_V L_drain_IO_L1_out_0_2_U0_sub_0
	 L_drain_IO_L1_out_0_2_U0_fifo_L_drain_out_V L_drain_IO_L1_out_0_2_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_0_1_U0 of type kernel0_L_drain_IO_L1_out_0_1_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_0_1_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_0_1_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_0_1_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_0_1_U0_sub_0 of type kernel0_L_drain_IO_L1_out_0_1_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_0_2_V L_drain_IO_L1_out_0_1_U0_sub_0
	 L_drain_IO_L1_out_0_1_U0_fifo_L_drain_out_V L_drain_IO_L1_out_0_1_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_0_0_U0 of type kernel0_L_drain_IO_L1_out_0_0_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_0_0_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V'])
kernel0_ L_drain_IO_L1_out_0_0_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_0_0_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_0_0_U0_sub_0 of type kernel0_L_drain_IO_L1_out_0_0_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_0_1_V L_drain_IO_L1_out_0_0_U0_sub_0
	 L_drain_IO_L1_out_0_0_U0_fifo_L_drain_out_V L_drain_IO_L1_out_0_0_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_boundary_1_11_U0 of type kernel0_L_drain_IO_L1_out_boundary_1_11_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_boundary_1_11_U0 are:  dict_values(['fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_boundary_1_11_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_boundary_1_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix L_drain_IO_L1_out_1_10_U0 of type kernel0_L_drain_IO_L1_out_1_10_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_1_10_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_1_10_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_1_10_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_1_10_U0_sub_0 of type kernel0_L_drain_IO_L1_out_1_10_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_1_11_V L_drain_IO_L1_out_1_10_U0_sub_0
	 L_drain_IO_L1_out_1_10_U0_fifo_L_drain_out_V L_drain_IO_L1_out_1_10_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_1_9_U0 of type kernel0_L_drain_IO_L1_out_1_9_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_1_9_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_1_9_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_1_9_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_1_9_U0_sub_0 of type kernel0_L_drain_IO_L1_out_1_9_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_1_10_V L_drain_IO_L1_out_1_9_U0_sub_0
	 L_drain_IO_L1_out_1_9_U0_fifo_L_drain_out_V L_drain_IO_L1_out_1_9_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_1_8_U0 of type kernel0_L_drain_IO_L1_out_1_8_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_1_8_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_1_8_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_1_8_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_1_8_U0_sub_0 of type kernel0_L_drain_IO_L1_out_1_8_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_1_9_V L_drain_IO_L1_out_1_8_U0_sub_0
	 L_drain_IO_L1_out_1_8_U0_fifo_L_drain_out_V L_drain_IO_L1_out_1_8_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_1_7_U0 of type kernel0_L_drain_IO_L1_out_1_7_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_1_7_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_1_7_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_1_7_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_1_7_U0_sub_0 of type kernel0_L_drain_IO_L1_out_1_7_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_1_8_V L_drain_IO_L1_out_1_7_U0_sub_0
	 L_drain_IO_L1_out_1_7_U0_fifo_L_drain_out_V L_drain_IO_L1_out_1_7_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_1_6_U0 of type kernel0_L_drain_IO_L1_out_1_6_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_1_6_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_1_6_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_1_6_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_1_6_U0_sub_0 of type kernel0_L_drain_IO_L1_out_1_6_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_1_7_V L_drain_IO_L1_out_1_6_U0_sub_0
	 L_drain_IO_L1_out_1_6_U0_fifo_L_drain_out_V L_drain_IO_L1_out_1_6_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_1_5_U0 of type kernel0_L_drain_IO_L1_out_1_5_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_1_5_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_1_5_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_1_5_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_1_5_U0_sub_0 of type kernel0_L_drain_IO_L1_out_1_5_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_1_6_V L_drain_IO_L1_out_1_5_U0_sub_0
	 L_drain_IO_L1_out_1_5_U0_fifo_L_drain_out_V L_drain_IO_L1_out_1_5_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_1_4_U0 of type kernel0_L_drain_IO_L1_out_1_4_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_1_4_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_1_4_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_1_4_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_1_4_U0_sub_0 of type kernel0_L_drain_IO_L1_out_1_4_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_1_5_V L_drain_IO_L1_out_1_4_U0_sub_0
	 L_drain_IO_L1_out_1_4_U0_fifo_L_drain_out_V L_drain_IO_L1_out_1_4_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_1_3_U0 of type kernel0_L_drain_IO_L1_out_1_3_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_1_3_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_1_3_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_1_3_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_1_3_U0_sub_0 of type kernel0_L_drain_IO_L1_out_1_3_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_1_4_V L_drain_IO_L1_out_1_3_U0_sub_0
	 L_drain_IO_L1_out_1_3_U0_fifo_L_drain_out_V L_drain_IO_L1_out_1_3_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_1_2_U0 of type kernel0_L_drain_IO_L1_out_1_2_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_1_2_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_1_2_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_1_2_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_1_2_U0_sub_0 of type kernel0_L_drain_IO_L1_out_1_2_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_1_3_V L_drain_IO_L1_out_1_2_U0_sub_0
	 L_drain_IO_L1_out_1_2_U0_fifo_L_drain_out_V L_drain_IO_L1_out_1_2_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_1_1_U0 of type kernel0_L_drain_IO_L1_out_1_1_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_1_1_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V'])
kernel0_ L_drain_IO_L1_out_1_1_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_1_1_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_1_1_U0_sub_0 of type kernel0_L_drain_IO_L1_out_1_1_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_1_2_V L_drain_IO_L1_out_1_1_U0_sub_0
	 L_drain_IO_L1_out_1_1_U0_fifo_L_drain_out_V L_drain_IO_L1_out_1_1_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_boundary_2_11_U0 of type kernel0_L_drain_IO_L1_out_boundary_2_11_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_boundary_2_11_U0 are:  dict_values(['fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_boundary_2_11_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_boundary_2_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix L_drain_IO_L1_out_2_10_U0 of type kernel0_L_drain_IO_L1_out_2_10_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_2_10_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_2_10_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_2_10_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_2_10_U0_sub_0 of type kernel0_L_drain_IO_L1_out_2_10_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_2_11_V L_drain_IO_L1_out_2_10_U0_sub_0
	 L_drain_IO_L1_out_2_10_U0_fifo_L_drain_out_V L_drain_IO_L1_out_2_10_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_2_9_U0 of type kernel0_L_drain_IO_L1_out_2_9_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_2_9_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_2_9_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_2_9_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_2_9_U0_sub_0 of type kernel0_L_drain_IO_L1_out_2_9_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_2_10_V L_drain_IO_L1_out_2_9_U0_sub_0
	 L_drain_IO_L1_out_2_9_U0_fifo_L_drain_out_V L_drain_IO_L1_out_2_9_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_2_8_U0 of type kernel0_L_drain_IO_L1_out_2_8_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_2_8_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_2_8_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_2_8_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_2_8_U0_sub_0 of type kernel0_L_drain_IO_L1_out_2_8_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_2_9_V L_drain_IO_L1_out_2_8_U0_sub_0
	 L_drain_IO_L1_out_2_8_U0_fifo_L_drain_out_V L_drain_IO_L1_out_2_8_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_2_7_U0 of type kernel0_L_drain_IO_L1_out_2_7_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_2_7_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_2_7_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_2_7_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_2_7_U0_sub_0 of type kernel0_L_drain_IO_L1_out_2_7_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_2_8_V L_drain_IO_L1_out_2_7_U0_sub_0
	 L_drain_IO_L1_out_2_7_U0_fifo_L_drain_out_V L_drain_IO_L1_out_2_7_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_2_6_U0 of type kernel0_L_drain_IO_L1_out_2_6_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_2_6_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_2_6_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_2_6_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_2_6_U0_sub_0 of type kernel0_L_drain_IO_L1_out_2_6_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_2_7_V L_drain_IO_L1_out_2_6_U0_sub_0
	 L_drain_IO_L1_out_2_6_U0_fifo_L_drain_out_V L_drain_IO_L1_out_2_6_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_2_5_U0 of type kernel0_L_drain_IO_L1_out_2_5_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_2_5_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_2_5_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_2_5_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_2_5_U0_sub_0 of type kernel0_L_drain_IO_L1_out_2_5_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_2_6_V L_drain_IO_L1_out_2_5_U0_sub_0
	 L_drain_IO_L1_out_2_5_U0_fifo_L_drain_out_V L_drain_IO_L1_out_2_5_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_2_4_U0 of type kernel0_L_drain_IO_L1_out_2_4_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_2_4_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_2_4_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_2_4_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_2_4_U0_sub_0 of type kernel0_L_drain_IO_L1_out_2_4_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_2_5_V L_drain_IO_L1_out_2_4_U0_sub_0
	 L_drain_IO_L1_out_2_4_U0_fifo_L_drain_out_V L_drain_IO_L1_out_2_4_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_2_3_U0 of type kernel0_L_drain_IO_L1_out_2_3_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_2_3_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_2_3_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_2_3_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_2_3_U0_sub_0 of type kernel0_L_drain_IO_L1_out_2_3_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_2_4_V L_drain_IO_L1_out_2_3_U0_sub_0
	 L_drain_IO_L1_out_2_3_U0_fifo_L_drain_out_V L_drain_IO_L1_out_2_3_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_2_2_U0 of type kernel0_L_drain_IO_L1_out_2_2_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_2_2_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V'])
kernel0_ L_drain_IO_L1_out_2_2_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_2_2_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_2_2_U0_sub_0 of type kernel0_L_drain_IO_L1_out_2_2_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_2_3_V L_drain_IO_L1_out_2_2_U0_sub_0
	 L_drain_IO_L1_out_2_2_U0_fifo_L_drain_out_V L_drain_IO_L1_out_2_2_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_boundary_3_11_U0 of type kernel0_L_drain_IO_L1_out_boundary_3_11_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_boundary_3_11_U0 are:  dict_values(['fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_boundary_3_11_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_boundary_3_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix L_drain_IO_L1_out_3_10_U0 of type kernel0_L_drain_IO_L1_out_3_10_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_3_10_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_3_10_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_3_10_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_3_10_U0_sub_0 of type kernel0_L_drain_IO_L1_out_3_10_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_3_11_V L_drain_IO_L1_out_3_10_U0_sub_0
	 L_drain_IO_L1_out_3_10_U0_fifo_L_drain_out_V L_drain_IO_L1_out_3_10_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_3_9_U0 of type kernel0_L_drain_IO_L1_out_3_9_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_3_9_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_3_9_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_3_9_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_3_9_U0_sub_0 of type kernel0_L_drain_IO_L1_out_3_9_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_3_10_V L_drain_IO_L1_out_3_9_U0_sub_0
	 L_drain_IO_L1_out_3_9_U0_fifo_L_drain_out_V L_drain_IO_L1_out_3_9_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_3_8_U0 of type kernel0_L_drain_IO_L1_out_3_8_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_3_8_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_3_8_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_3_8_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_3_8_U0_sub_0 of type kernel0_L_drain_IO_L1_out_3_8_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_3_9_V L_drain_IO_L1_out_3_8_U0_sub_0
	 L_drain_IO_L1_out_3_8_U0_fifo_L_drain_out_V L_drain_IO_L1_out_3_8_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_3_7_U0 of type kernel0_L_drain_IO_L1_out_3_7_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_3_7_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_3_7_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_3_7_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_3_7_U0_sub_0 of type kernel0_L_drain_IO_L1_out_3_7_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_3_8_V L_drain_IO_L1_out_3_7_U0_sub_0
	 L_drain_IO_L1_out_3_7_U0_fifo_L_drain_out_V L_drain_IO_L1_out_3_7_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_3_6_U0 of type kernel0_L_drain_IO_L1_out_3_6_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_3_6_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_3_6_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_3_6_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_3_6_U0_sub_0 of type kernel0_L_drain_IO_L1_out_3_6_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_3_7_V L_drain_IO_L1_out_3_6_U0_sub_0
	 L_drain_IO_L1_out_3_6_U0_fifo_L_drain_out_V L_drain_IO_L1_out_3_6_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_3_5_U0 of type kernel0_L_drain_IO_L1_out_3_5_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_3_5_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_3_5_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_3_5_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_3_5_U0_sub_0 of type kernel0_L_drain_IO_L1_out_3_5_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_3_6_V L_drain_IO_L1_out_3_5_U0_sub_0
	 L_drain_IO_L1_out_3_5_U0_fifo_L_drain_out_V L_drain_IO_L1_out_3_5_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_3_4_U0 of type kernel0_L_drain_IO_L1_out_3_4_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_3_4_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_3_4_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_3_4_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_3_4_U0_sub_0 of type kernel0_L_drain_IO_L1_out_3_4_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_3_5_V L_drain_IO_L1_out_3_4_U0_sub_0
	 L_drain_IO_L1_out_3_4_U0_fifo_L_drain_out_V L_drain_IO_L1_out_3_4_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_3_3_U0 of type kernel0_L_drain_IO_L1_out_3_3_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_3_3_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V'])
kernel0_ L_drain_IO_L1_out_3_3_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_3_3_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_3_3_U0_sub_0 of type kernel0_L_drain_IO_L1_out_3_3_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_3_4_V L_drain_IO_L1_out_3_3_U0_sub_0
	 L_drain_IO_L1_out_3_3_U0_fifo_L_drain_out_V L_drain_IO_L1_out_3_3_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_boundary_4_11_U0 of type kernel0_L_drain_IO_L1_out_boundary_4_11_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_boundary_4_11_U0 are:  dict_values(['fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_boundary_4_11_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_boundary_4_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix L_drain_IO_L1_out_4_10_U0 of type kernel0_L_drain_IO_L1_out_4_10_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_4_10_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_4_10_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_4_10_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_4_10_U0_sub_0 of type kernel0_L_drain_IO_L1_out_4_10_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_4_11_V L_drain_IO_L1_out_4_10_U0_sub_0
	 L_drain_IO_L1_out_4_10_U0_fifo_L_drain_out_V L_drain_IO_L1_out_4_10_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_4_9_U0 of type kernel0_L_drain_IO_L1_out_4_9_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_4_9_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_4_9_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_4_9_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_4_9_U0_sub_0 of type kernel0_L_drain_IO_L1_out_4_9_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_4_10_V L_drain_IO_L1_out_4_9_U0_sub_0
	 L_drain_IO_L1_out_4_9_U0_fifo_L_drain_out_V L_drain_IO_L1_out_4_9_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_4_8_U0 of type kernel0_L_drain_IO_L1_out_4_8_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_4_8_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_4_8_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_4_8_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_4_8_U0_sub_0 of type kernel0_L_drain_IO_L1_out_4_8_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_4_9_V L_drain_IO_L1_out_4_8_U0_sub_0
	 L_drain_IO_L1_out_4_8_U0_fifo_L_drain_out_V L_drain_IO_L1_out_4_8_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_4_7_U0 of type kernel0_L_drain_IO_L1_out_4_7_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_4_7_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_4_7_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_4_7_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_4_7_U0_sub_0 of type kernel0_L_drain_IO_L1_out_4_7_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_4_8_V L_drain_IO_L1_out_4_7_U0_sub_0
	 L_drain_IO_L1_out_4_7_U0_fifo_L_drain_out_V L_drain_IO_L1_out_4_7_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_4_6_U0 of type kernel0_L_drain_IO_L1_out_4_6_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_4_6_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_4_6_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_4_6_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_4_6_U0_sub_0 of type kernel0_L_drain_IO_L1_out_4_6_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_4_7_V L_drain_IO_L1_out_4_6_U0_sub_0
	 L_drain_IO_L1_out_4_6_U0_fifo_L_drain_out_V L_drain_IO_L1_out_4_6_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_4_5_U0 of type kernel0_L_drain_IO_L1_out_4_5_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_4_5_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_4_5_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_4_5_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_4_5_U0_sub_0 of type kernel0_L_drain_IO_L1_out_4_5_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_4_6_V L_drain_IO_L1_out_4_5_U0_sub_0
	 L_drain_IO_L1_out_4_5_U0_fifo_L_drain_out_V L_drain_IO_L1_out_4_5_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_4_4_U0 of type kernel0_L_drain_IO_L1_out_4_4_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_4_4_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V'])
kernel0_ L_drain_IO_L1_out_4_4_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_4_4_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_4_4_U0_sub_0 of type kernel0_L_drain_IO_L1_out_4_4_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_4_5_V L_drain_IO_L1_out_4_4_U0_sub_0
	 L_drain_IO_L1_out_4_4_U0_fifo_L_drain_out_V L_drain_IO_L1_out_4_4_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_boundary_5_11_U0 of type kernel0_L_drain_IO_L1_out_boundary_5_11_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_boundary_5_11_U0 are:  dict_values(['fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_boundary_5_11_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_boundary_5_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix L_drain_IO_L1_out_5_10_U0 of type kernel0_L_drain_IO_L1_out_5_10_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_5_10_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_5_10_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_5_10_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_5_10_U0_sub_0 of type kernel0_L_drain_IO_L1_out_5_10_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_5_11_V L_drain_IO_L1_out_5_10_U0_sub_0
	 L_drain_IO_L1_out_5_10_U0_fifo_L_drain_out_V L_drain_IO_L1_out_5_10_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_5_9_U0 of type kernel0_L_drain_IO_L1_out_5_9_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_5_9_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_5_9_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_5_9_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_5_9_U0_sub_0 of type kernel0_L_drain_IO_L1_out_5_9_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_5_10_V L_drain_IO_L1_out_5_9_U0_sub_0
	 L_drain_IO_L1_out_5_9_U0_fifo_L_drain_out_V L_drain_IO_L1_out_5_9_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_5_8_U0 of type kernel0_L_drain_IO_L1_out_5_8_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_5_8_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_5_8_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_5_8_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_5_8_U0_sub_0 of type kernel0_L_drain_IO_L1_out_5_8_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_5_9_V L_drain_IO_L1_out_5_8_U0_sub_0
	 L_drain_IO_L1_out_5_8_U0_fifo_L_drain_out_V L_drain_IO_L1_out_5_8_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_5_7_U0 of type kernel0_L_drain_IO_L1_out_5_7_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_5_7_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_5_7_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_5_7_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_5_7_U0_sub_0 of type kernel0_L_drain_IO_L1_out_5_7_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_5_8_V L_drain_IO_L1_out_5_7_U0_sub_0
	 L_drain_IO_L1_out_5_7_U0_fifo_L_drain_out_V L_drain_IO_L1_out_5_7_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_5_6_U0 of type kernel0_L_drain_IO_L1_out_5_6_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_5_6_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_5_6_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_5_6_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_5_6_U0_sub_0 of type kernel0_L_drain_IO_L1_out_5_6_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_5_7_V L_drain_IO_L1_out_5_6_U0_sub_0
	 L_drain_IO_L1_out_5_6_U0_fifo_L_drain_out_V L_drain_IO_L1_out_5_6_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_5_5_U0 of type kernel0_L_drain_IO_L1_out_5_5_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_5_5_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V'])
kernel0_ L_drain_IO_L1_out_5_5_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_5_5_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_5_5_U0_sub_0 of type kernel0_L_drain_IO_L1_out_5_5_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_5_6_V L_drain_IO_L1_out_5_5_U0_sub_0
	 L_drain_IO_L1_out_5_5_U0_fifo_L_drain_out_V L_drain_IO_L1_out_5_5_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_boundary_6_11_U0 of type kernel0_L_drain_IO_L1_out_boundary_6_11_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_boundary_6_11_U0 are:  dict_values(['fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_boundary_6_11_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_boundary_6_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix L_drain_IO_L1_out_6_10_U0 of type kernel0_L_drain_IO_L1_out_6_10_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_6_10_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_6_10_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_6_10_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_6_10_U0_sub_0 of type kernel0_L_drain_IO_L1_out_6_10_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_6_11_V L_drain_IO_L1_out_6_10_U0_sub_0
	 L_drain_IO_L1_out_6_10_U0_fifo_L_drain_out_V L_drain_IO_L1_out_6_10_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_6_9_U0 of type kernel0_L_drain_IO_L1_out_6_9_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_6_9_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_6_9_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_6_9_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_6_9_U0_sub_0 of type kernel0_L_drain_IO_L1_out_6_9_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_6_10_V L_drain_IO_L1_out_6_9_U0_sub_0
	 L_drain_IO_L1_out_6_9_U0_fifo_L_drain_out_V L_drain_IO_L1_out_6_9_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_6_8_U0 of type kernel0_L_drain_IO_L1_out_6_8_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_6_8_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_6_8_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_6_8_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_6_8_U0_sub_0 of type kernel0_L_drain_IO_L1_out_6_8_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_6_9_V L_drain_IO_L1_out_6_8_U0_sub_0
	 L_drain_IO_L1_out_6_8_U0_fifo_L_drain_out_V L_drain_IO_L1_out_6_8_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_6_7_U0 of type kernel0_L_drain_IO_L1_out_6_7_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_6_7_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_6_7_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_6_7_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_6_7_U0_sub_0 of type kernel0_L_drain_IO_L1_out_6_7_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_6_8_V L_drain_IO_L1_out_6_7_U0_sub_0
	 L_drain_IO_L1_out_6_7_U0_fifo_L_drain_out_V L_drain_IO_L1_out_6_7_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_6_6_U0 of type kernel0_L_drain_IO_L1_out_6_6_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_6_6_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V'])
kernel0_ L_drain_IO_L1_out_6_6_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_6_6_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_6_6_U0_sub_0 of type kernel0_L_drain_IO_L1_out_6_6_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_6_7_V L_drain_IO_L1_out_6_6_U0_sub_0
	 L_drain_IO_L1_out_6_6_U0_fifo_L_drain_out_V L_drain_IO_L1_out_6_6_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_boundary_7_11_U0 of type kernel0_L_drain_IO_L1_out_boundary_7_11_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_boundary_7_11_U0 are:  dict_values(['fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_boundary_7_11_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_boundary_7_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix L_drain_IO_L1_out_7_10_U0 of type kernel0_L_drain_IO_L1_out_7_10_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_7_10_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_7_10_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_7_10_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_7_10_U0_sub_0 of type kernel0_L_drain_IO_L1_out_7_10_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_7_11_V L_drain_IO_L1_out_7_10_U0_sub_0
	 L_drain_IO_L1_out_7_10_U0_fifo_L_drain_out_V L_drain_IO_L1_out_7_10_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_7_9_U0 of type kernel0_L_drain_IO_L1_out_7_9_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_7_9_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_7_9_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_7_9_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_7_9_U0_sub_0 of type kernel0_L_drain_IO_L1_out_7_9_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_7_10_V L_drain_IO_L1_out_7_9_U0_sub_0
	 L_drain_IO_L1_out_7_9_U0_fifo_L_drain_out_V L_drain_IO_L1_out_7_9_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_7_8_U0 of type kernel0_L_drain_IO_L1_out_7_8_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_7_8_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_7_8_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_7_8_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_7_8_U0_sub_0 of type kernel0_L_drain_IO_L1_out_7_8_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_7_9_V L_drain_IO_L1_out_7_8_U0_sub_0
	 L_drain_IO_L1_out_7_8_U0_fifo_L_drain_out_V L_drain_IO_L1_out_7_8_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_7_7_U0 of type kernel0_L_drain_IO_L1_out_7_7_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_7_7_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V'])
kernel0_ L_drain_IO_L1_out_7_7_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_7_7_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_7_7_U0_sub_0 of type kernel0_L_drain_IO_L1_out_7_7_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_7_8_V L_drain_IO_L1_out_7_7_U0_sub_0
	 L_drain_IO_L1_out_7_7_U0_fifo_L_drain_out_V L_drain_IO_L1_out_7_7_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_boundary_8_11_U0 of type kernel0_L_drain_IO_L1_out_boundary_8_11_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_boundary_8_11_U0 are:  dict_values(['fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_boundary_8_11_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_boundary_8_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix L_drain_IO_L1_out_8_10_U0 of type kernel0_L_drain_IO_L1_out_8_10_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_8_10_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_8_10_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_8_10_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_8_10_U0_sub_0 of type kernel0_L_drain_IO_L1_out_8_10_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_8_11_V L_drain_IO_L1_out_8_10_U0_sub_0
	 L_drain_IO_L1_out_8_10_U0_fifo_L_drain_out_V L_drain_IO_L1_out_8_10_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_8_9_U0 of type kernel0_L_drain_IO_L1_out_8_9_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_8_9_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_8_9_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_8_9_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_8_9_U0_sub_0 of type kernel0_L_drain_IO_L1_out_8_9_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_8_10_V L_drain_IO_L1_out_8_9_U0_sub_0
	 L_drain_IO_L1_out_8_9_U0_fifo_L_drain_out_V L_drain_IO_L1_out_8_9_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_8_8_U0 of type kernel0_L_drain_IO_L1_out_8_8_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_8_8_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V'])
kernel0_ L_drain_IO_L1_out_8_8_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_8_8_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_8_8_U0_sub_0 of type kernel0_L_drain_IO_L1_out_8_8_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_8_9_V L_drain_IO_L1_out_8_8_U0_sub_0
	 L_drain_IO_L1_out_8_8_U0_fifo_L_drain_out_V L_drain_IO_L1_out_8_8_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_boundary_9_11_U0 of type kernel0_L_drain_IO_L1_out_boundary_9_11_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_boundary_9_11_U0 are:  dict_values(['fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_boundary_9_11_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_boundary_9_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix L_drain_IO_L1_out_9_10_U0 of type kernel0_L_drain_IO_L1_out_9_10_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_9_10_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_9_10_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_9_10_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_9_10_U0_sub_0 of type kernel0_L_drain_IO_L1_out_9_10_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_9_11_V L_drain_IO_L1_out_9_10_U0_sub_0
	 L_drain_IO_L1_out_9_10_U0_fifo_L_drain_out_V L_drain_IO_L1_out_9_10_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_9_9_U0 of type kernel0_L_drain_IO_L1_out_9_9_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_9_9_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V'])
kernel0_ L_drain_IO_L1_out_9_9_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_9_9_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
[Init vertex] create vertix L_drain_IO_L1_out_9_9_U0_sub_0 of type kernel0_L_drain_IO_L1_out_9_9_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L1_out_9_10_V L_drain_IO_L1_out_9_9_U0_sub_0
	 L_drain_IO_L1_out_9_9_U0_fifo_L_drain_out_V L_drain_IO_L1_out_9_9_U0_sub_0
[Init vertex] create vertix L_drain_IO_L1_out_boundary_10_11_U0 of type kernel0_L_drain_IO_L1_out_boundary_10_11_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_boundary_10_11_U0 are:  dict_values(['fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L1_out_boundary_10_11_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_boundary_10_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix L_drain_IO_L1_out_10_10_U0 of type kernel0_L_drain_IO_L1_out_10_10_s
[initVertices] ap_fifos for vertex L_drain_IO_L1_out_10_10_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V'])
kernel0_ L_drain_IO_L1_out_10_10_s
[getGrouping] grouping results for [93mL_drain_IO_L1_out_10_10_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix L_drain_IO_L2_out_boundary_10_U0 of type kernel0_L_drain_IO_L2_out_boundary_10_s
[initVertices] ap_fifos for vertex L_drain_IO_L2_out_boundary_10_U0 are:  dict_values(['fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L2_out_boundary_10_s
[getGrouping] grouping results for [93mL_drain_IO_L2_out_boundary_10_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix L_drain_IO_L2_out_9_U0 of type kernel0_L_drain_IO_L2_out_9_s
[initVertices] ap_fifos for vertex L_drain_IO_L2_out_9_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L2_out_9_s
[getGrouping] grouping results for [93mL_drain_IO_L2_out_9_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
	 1 {'fifo_L_drain_local_in_V', 'fifo_L_drain_out_V'}
[Init vertex] create vertix L_drain_IO_L2_out_9_U0_sub_0 of type kernel0_L_drain_IO_L2_out_9_s
[Init vertex] create vertix L_drain_IO_L2_out_9_U0_sub_1 of type kernel0_L_drain_IO_L2_out_9_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L2_out_10_V L_drain_IO_L2_out_9_U0_sub_0
	 L_drain_IO_L2_out_9_U0_fifo_L_drain_out_V L_drain_IO_L2_out_9_U0_sub_1
	 fifo_L_drain_L_drain_IO_L1_out_9_9_V L_drain_IO_L2_out_9_U0_sub_1
[Init vertex] create vertix L_drain_IO_L2_out_8_U0 of type kernel0_L_drain_IO_L2_out_8_s
[initVertices] ap_fifos for vertex L_drain_IO_L2_out_8_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L2_out_8_s
[getGrouping] grouping results for [93mL_drain_IO_L2_out_8_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
	 1 {'fifo_L_drain_local_in_V', 'fifo_L_drain_out_V'}
[Init vertex] create vertix L_drain_IO_L2_out_8_U0_sub_0 of type kernel0_L_drain_IO_L2_out_8_s
[Init vertex] create vertix L_drain_IO_L2_out_8_U0_sub_1 of type kernel0_L_drain_IO_L2_out_8_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L2_out_9_V L_drain_IO_L2_out_8_U0_sub_0
	 L_drain_IO_L2_out_8_U0_fifo_L_drain_out_V L_drain_IO_L2_out_8_U0_sub_1
	 fifo_L_drain_L_drain_IO_L1_out_8_8_V L_drain_IO_L2_out_8_U0_sub_1
[Init vertex] create vertix L_drain_IO_L2_out_7_U0 of type kernel0_L_drain_IO_L2_out_7_s
[initVertices] ap_fifos for vertex L_drain_IO_L2_out_7_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L2_out_7_s
[getGrouping] grouping results for [93mL_drain_IO_L2_out_7_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
	 1 {'fifo_L_drain_local_in_V', 'fifo_L_drain_out_V'}
[Init vertex] create vertix L_drain_IO_L2_out_7_U0_sub_0 of type kernel0_L_drain_IO_L2_out_7_s
[Init vertex] create vertix L_drain_IO_L2_out_7_U0_sub_1 of type kernel0_L_drain_IO_L2_out_7_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L2_out_8_V L_drain_IO_L2_out_7_U0_sub_0
	 L_drain_IO_L2_out_7_U0_fifo_L_drain_out_V L_drain_IO_L2_out_7_U0_sub_1
	 fifo_L_drain_L_drain_IO_L1_out_7_7_V L_drain_IO_L2_out_7_U0_sub_1
[Init vertex] create vertix L_drain_IO_L2_out_6_U0 of type kernel0_L_drain_IO_L2_out_6_s
[initVertices] ap_fifos for vertex L_drain_IO_L2_out_6_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L2_out_6_s
[getGrouping] grouping results for [93mL_drain_IO_L2_out_6_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
	 1 {'fifo_L_drain_local_in_V', 'fifo_L_drain_out_V'}
[Init vertex] create vertix L_drain_IO_L2_out_6_U0_sub_0 of type kernel0_L_drain_IO_L2_out_6_s
[Init vertex] create vertix L_drain_IO_L2_out_6_U0_sub_1 of type kernel0_L_drain_IO_L2_out_6_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L2_out_7_V L_drain_IO_L2_out_6_U0_sub_0
	 L_drain_IO_L2_out_6_U0_fifo_L_drain_out_V L_drain_IO_L2_out_6_U0_sub_1
	 fifo_L_drain_L_drain_IO_L1_out_6_6_V L_drain_IO_L2_out_6_U0_sub_1
[Init vertex] create vertix L_drain_IO_L2_out_5_U0 of type kernel0_L_drain_IO_L2_out_5_s
[initVertices] ap_fifos for vertex L_drain_IO_L2_out_5_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L2_out_5_s
[getGrouping] grouping results for [93mL_drain_IO_L2_out_5_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
	 1 {'fifo_L_drain_local_in_V', 'fifo_L_drain_out_V'}
[Init vertex] create vertix L_drain_IO_L2_out_5_U0_sub_0 of type kernel0_L_drain_IO_L2_out_5_s
[Init vertex] create vertix L_drain_IO_L2_out_5_U0_sub_1 of type kernel0_L_drain_IO_L2_out_5_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L2_out_6_V L_drain_IO_L2_out_5_U0_sub_0
	 L_drain_IO_L2_out_5_U0_fifo_L_drain_out_V L_drain_IO_L2_out_5_U0_sub_1
	 fifo_L_drain_L_drain_IO_L1_out_5_5_V L_drain_IO_L2_out_5_U0_sub_1
[Init vertex] create vertix L_drain_IO_L2_out_4_U0 of type kernel0_L_drain_IO_L2_out_4_s
[initVertices] ap_fifos for vertex L_drain_IO_L2_out_4_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L2_out_4_s
[getGrouping] grouping results for [93mL_drain_IO_L2_out_4_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
	 1 {'fifo_L_drain_local_in_V', 'fifo_L_drain_out_V'}
[Init vertex] create vertix L_drain_IO_L2_out_4_U0_sub_0 of type kernel0_L_drain_IO_L2_out_4_s
[Init vertex] create vertix L_drain_IO_L2_out_4_U0_sub_1 of type kernel0_L_drain_IO_L2_out_4_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L2_out_5_V L_drain_IO_L2_out_4_U0_sub_0
	 L_drain_IO_L2_out_4_U0_fifo_L_drain_out_V L_drain_IO_L2_out_4_U0_sub_1
	 fifo_L_drain_L_drain_IO_L1_out_4_4_V L_drain_IO_L2_out_4_U0_sub_1
[Init vertex] create vertix L_drain_IO_L2_out_3_U0 of type kernel0_L_drain_IO_L2_out_3_s
[initVertices] ap_fifos for vertex L_drain_IO_L2_out_3_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L2_out_3_s
[getGrouping] grouping results for [93mL_drain_IO_L2_out_3_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
	 1 {'fifo_L_drain_local_in_V', 'fifo_L_drain_out_V'}
[Init vertex] create vertix L_drain_IO_L2_out_3_U0_sub_0 of type kernel0_L_drain_IO_L2_out_3_s
[Init vertex] create vertix L_drain_IO_L2_out_3_U0_sub_1 of type kernel0_L_drain_IO_L2_out_3_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L2_out_4_V L_drain_IO_L2_out_3_U0_sub_0
	 L_drain_IO_L2_out_3_U0_fifo_L_drain_out_V L_drain_IO_L2_out_3_U0_sub_1
	 fifo_L_drain_L_drain_IO_L1_out_3_3_V L_drain_IO_L2_out_3_U0_sub_1
[Init vertex] create vertix L_drain_IO_L2_out_2_U0 of type kernel0_L_drain_IO_L2_out_2_s
[initVertices] ap_fifos for vertex L_drain_IO_L2_out_2_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L2_out_2_s
[getGrouping] grouping results for [93mL_drain_IO_L2_out_2_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
	 1 {'fifo_L_drain_local_in_V', 'fifo_L_drain_out_V'}
[Init vertex] create vertix L_drain_IO_L2_out_2_U0_sub_0 of type kernel0_L_drain_IO_L2_out_2_s
[Init vertex] create vertix L_drain_IO_L2_out_2_U0_sub_1 of type kernel0_L_drain_IO_L2_out_2_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L2_out_3_V L_drain_IO_L2_out_2_U0_sub_0
	 L_drain_IO_L2_out_2_U0_fifo_L_drain_out_V L_drain_IO_L2_out_2_U0_sub_1
	 fifo_L_drain_L_drain_IO_L1_out_2_2_V L_drain_IO_L2_out_2_U0_sub_1
[Init vertex] create vertix L_drain_IO_L2_out_1_U0 of type kernel0_L_drain_IO_L2_out_1_s
[initVertices] ap_fifos for vertex L_drain_IO_L2_out_1_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L2_out_1_s
[getGrouping] grouping results for [93mL_drain_IO_L2_out_1_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
	 1 {'fifo_L_drain_local_in_V', 'fifo_L_drain_out_V'}
[Init vertex] create vertix L_drain_IO_L2_out_1_U0_sub_0 of type kernel0_L_drain_IO_L2_out_1_s
[Init vertex] create vertix L_drain_IO_L2_out_1_U0_sub_1 of type kernel0_L_drain_IO_L2_out_1_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L2_out_2_V L_drain_IO_L2_out_1_U0_sub_0
	 L_drain_IO_L2_out_1_U0_fifo_L_drain_out_V L_drain_IO_L2_out_1_U0_sub_1
	 fifo_L_drain_L_drain_IO_L1_out_1_1_V L_drain_IO_L2_out_1_U0_sub_1
[Init vertex] create vertix L_drain_IO_L2_out_0_U0 of type kernel0_L_drain_IO_L2_out_0_s
[initVertices] ap_fifos for vertex L_drain_IO_L2_out_0_U0 are:  dict_values(['fifo_L_drain_in_V', 'fifo_L_drain_out_V', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L2_out_0_s
[getGrouping] grouping results for [93mL_drain_IO_L2_out_0_s.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_out_V', 'fifo_L_drain_in_V'}
	 1 {'fifo_L_drain_local_in_V', 'fifo_L_drain_out_V'}
[Init vertex] create vertix L_drain_IO_L2_out_0_U0_sub_0 of type kernel0_L_drain_IO_L2_out_0_s
[Init vertex] create vertix L_drain_IO_L2_out_0_U0_sub_1 of type kernel0_L_drain_IO_L2_out_0_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L2_out_1_V L_drain_IO_L2_out_0_U0_sub_0
	 L_drain_IO_L2_out_0_U0_fifo_L_drain_out_V L_drain_IO_L2_out_0_U0_sub_1
	 fifo_L_drain_L_drain_IO_L1_out_0_0_V L_drain_IO_L2_out_0_U0_sub_1
[Init vertex] create vertix L_drain_IO_L3_out_U0 of type kernel0_L_drain_IO_L3_out
[initVertices] ap_fifos for vertex L_drain_IO_L3_out_U0 are:  dict_values(['L_offset', 'fifo_L_drain_local_in_V'])
kernel0_ L_drain_IO_L3_out
[getGrouping] grouping results for [93mL_drain_IO_L3_out.verbose.sched.rpt:[0m
	 0 {'fifo_L_drain_local_in_V'}
[Init vertex] create vertix L_drain_IO_L3_out_U0_sub_0 of type kernel0_L_drain_IO_L3_out
[initVertices] mapping from edge name to sub vertices: 

	 fifo_L_drain_L_drain_IO_L2_out_0_V L_drain_IO_L3_out_U0_sub_0
[Init vertex] create vertix U_drain_IO_L1_out_boundary_0_0_U0 of type kernel0_U_drain_IO_L1_out_boundary_0_0_s
[initVertices] ap_fifos for vertex U_drain_IO_L1_out_boundary_0_0_U0 are:  dict_values(['fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L1_out_boundary_0_0_s
[getGrouping] grouping results for [93mU_drain_IO_L1_out_boundary_0_0_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_local_in_V'}
	 1 {'fifo_U_drain_out_V'}
[Init vertex] create vertix U_drain_IO_L1_out_boundary_0_0_U0_sub_0 of type kernel0_U_drain_IO_L1_out_boundary_0_0_s
[Init vertex] create vertix U_drain_IO_L1_out_boundary_0_0_U0_sub_1 of type kernel0_U_drain_IO_L1_out_boundary_0_0_s
[initVertices] mapping from edge name to sub vertices: 

	 U_drain_IO_L1_out_boundary_0_0_U0_fifo_U_drain_out_V U_drain_IO_L1_out_boundary_0_0_U0_sub_1
	 fifo_U_drain_PE_0_0_V U_drain_IO_L1_out_boundary_0_0_U0_sub_0
[Init vertex] create vertix U_drain_IO_L1_out_boundary_1_1_U0 of type kernel0_U_drain_IO_L1_out_boundary_1_1_s
[initVertices] ap_fifos for vertex U_drain_IO_L1_out_boundary_1_1_U0 are:  dict_values(['fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L1_out_boundary_1_1_s
[getGrouping] grouping results for [93mU_drain_IO_L1_out_boundary_1_1_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_local_in_V'}
	 1 {'fifo_U_drain_out_V'}
[Init vertex] create vertix U_drain_IO_L1_out_boundary_1_1_U0_sub_0 of type kernel0_U_drain_IO_L1_out_boundary_1_1_s
[Init vertex] create vertix U_drain_IO_L1_out_boundary_1_1_U0_sub_1 of type kernel0_U_drain_IO_L1_out_boundary_1_1_s
[initVertices] mapping from edge name to sub vertices: 

	 U_drain_IO_L1_out_boundary_1_1_U0_fifo_U_drain_out_V U_drain_IO_L1_out_boundary_1_1_U0_sub_1
	 fifo_U_drain_PE_1_1_V U_drain_IO_L1_out_boundary_1_1_U0_sub_0
[Init vertex] create vertix U_drain_IO_L1_out_boundary_2_2_U0 of type kernel0_U_drain_IO_L1_out_boundary_2_2_s
[initVertices] ap_fifos for vertex U_drain_IO_L1_out_boundary_2_2_U0 are:  dict_values(['fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L1_out_boundary_2_2_s
[getGrouping] grouping results for [93mU_drain_IO_L1_out_boundary_2_2_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_local_in_V'}
	 1 {'fifo_U_drain_out_V'}
[Init vertex] create vertix U_drain_IO_L1_out_boundary_2_2_U0_sub_0 of type kernel0_U_drain_IO_L1_out_boundary_2_2_s
[Init vertex] create vertix U_drain_IO_L1_out_boundary_2_2_U0_sub_1 of type kernel0_U_drain_IO_L1_out_boundary_2_2_s
[initVertices] mapping from edge name to sub vertices: 

	 U_drain_IO_L1_out_boundary_2_2_U0_fifo_U_drain_out_V U_drain_IO_L1_out_boundary_2_2_U0_sub_1
	 fifo_U_drain_PE_2_2_V U_drain_IO_L1_out_boundary_2_2_U0_sub_0
[Init vertex] create vertix U_drain_IO_L1_out_boundary_3_3_U0 of type kernel0_U_drain_IO_L1_out_boundary_3_3_s
[initVertices] ap_fifos for vertex U_drain_IO_L1_out_boundary_3_3_U0 are:  dict_values(['fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L1_out_boundary_3_3_s
[getGrouping] grouping results for [93mU_drain_IO_L1_out_boundary_3_3_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_local_in_V'}
	 1 {'fifo_U_drain_out_V'}
[Init vertex] create vertix U_drain_IO_L1_out_boundary_3_3_U0_sub_0 of type kernel0_U_drain_IO_L1_out_boundary_3_3_s
[Init vertex] create vertix U_drain_IO_L1_out_boundary_3_3_U0_sub_1 of type kernel0_U_drain_IO_L1_out_boundary_3_3_s
[initVertices] mapping from edge name to sub vertices: 

	 U_drain_IO_L1_out_boundary_3_3_U0_fifo_U_drain_out_V U_drain_IO_L1_out_boundary_3_3_U0_sub_1
	 fifo_U_drain_PE_3_3_V U_drain_IO_L1_out_boundary_3_3_U0_sub_0
[Init vertex] create vertix U_drain_IO_L1_out_boundary_4_4_U0 of type kernel0_U_drain_IO_L1_out_boundary_4_4_s
[initVertices] ap_fifos for vertex U_drain_IO_L1_out_boundary_4_4_U0 are:  dict_values(['fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L1_out_boundary_4_4_s
[getGrouping] grouping results for [93mU_drain_IO_L1_out_boundary_4_4_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_local_in_V'}
	 1 {'fifo_U_drain_out_V'}
[Init vertex] create vertix U_drain_IO_L1_out_boundary_4_4_U0_sub_0 of type kernel0_U_drain_IO_L1_out_boundary_4_4_s
[Init vertex] create vertix U_drain_IO_L1_out_boundary_4_4_U0_sub_1 of type kernel0_U_drain_IO_L1_out_boundary_4_4_s
[initVertices] mapping from edge name to sub vertices: 

	 U_drain_IO_L1_out_boundary_4_4_U0_fifo_U_drain_out_V U_drain_IO_L1_out_boundary_4_4_U0_sub_1
	 fifo_U_drain_PE_4_4_V U_drain_IO_L1_out_boundary_4_4_U0_sub_0
[Init vertex] create vertix U_drain_IO_L1_out_boundary_5_5_U0 of type kernel0_U_drain_IO_L1_out_boundary_5_5_s
[initVertices] ap_fifos for vertex U_drain_IO_L1_out_boundary_5_5_U0 are:  dict_values(['fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L1_out_boundary_5_5_s
[getGrouping] grouping results for [93mU_drain_IO_L1_out_boundary_5_5_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_local_in_V'}
	 1 {'fifo_U_drain_out_V'}
[Init vertex] create vertix U_drain_IO_L1_out_boundary_5_5_U0_sub_0 of type kernel0_U_drain_IO_L1_out_boundary_5_5_s
[Init vertex] create vertix U_drain_IO_L1_out_boundary_5_5_U0_sub_1 of type kernel0_U_drain_IO_L1_out_boundary_5_5_s
[initVertices] mapping from edge name to sub vertices: 

	 U_drain_IO_L1_out_boundary_5_5_U0_fifo_U_drain_out_V U_drain_IO_L1_out_boundary_5_5_U0_sub_1
	 fifo_U_drain_PE_5_5_V U_drain_IO_L1_out_boundary_5_5_U0_sub_0
[Init vertex] create vertix U_drain_IO_L1_out_boundary_6_6_U0 of type kernel0_U_drain_IO_L1_out_boundary_6_6_s
[initVertices] ap_fifos for vertex U_drain_IO_L1_out_boundary_6_6_U0 are:  dict_values(['fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L1_out_boundary_6_6_s
[getGrouping] grouping results for [93mU_drain_IO_L1_out_boundary_6_6_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_local_in_V'}
	 1 {'fifo_U_drain_out_V'}
[Init vertex] create vertix U_drain_IO_L1_out_boundary_6_6_U0_sub_0 of type kernel0_U_drain_IO_L1_out_boundary_6_6_s
[Init vertex] create vertix U_drain_IO_L1_out_boundary_6_6_U0_sub_1 of type kernel0_U_drain_IO_L1_out_boundary_6_6_s
[initVertices] mapping from edge name to sub vertices: 

	 U_drain_IO_L1_out_boundary_6_6_U0_fifo_U_drain_out_V U_drain_IO_L1_out_boundary_6_6_U0_sub_1
	 fifo_U_drain_PE_6_6_V U_drain_IO_L1_out_boundary_6_6_U0_sub_0
[Init vertex] create vertix U_drain_IO_L1_out_boundary_7_7_U0 of type kernel0_U_drain_IO_L1_out_boundary_7_7_s
[initVertices] ap_fifos for vertex U_drain_IO_L1_out_boundary_7_7_U0 are:  dict_values(['fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L1_out_boundary_7_7_s
[getGrouping] grouping results for [93mU_drain_IO_L1_out_boundary_7_7_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_local_in_V'}
	 1 {'fifo_U_drain_out_V'}
[Init vertex] create vertix U_drain_IO_L1_out_boundary_7_7_U0_sub_0 of type kernel0_U_drain_IO_L1_out_boundary_7_7_s
[Init vertex] create vertix U_drain_IO_L1_out_boundary_7_7_U0_sub_1 of type kernel0_U_drain_IO_L1_out_boundary_7_7_s
[initVertices] mapping from edge name to sub vertices: 

	 U_drain_IO_L1_out_boundary_7_7_U0_fifo_U_drain_out_V U_drain_IO_L1_out_boundary_7_7_U0_sub_1
	 fifo_U_drain_PE_7_7_V U_drain_IO_L1_out_boundary_7_7_U0_sub_0
[Init vertex] create vertix U_drain_IO_L1_out_boundary_8_8_U0 of type kernel0_U_drain_IO_L1_out_boundary_8_8_s
[initVertices] ap_fifos for vertex U_drain_IO_L1_out_boundary_8_8_U0 are:  dict_values(['fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L1_out_boundary_8_8_s
[getGrouping] grouping results for [93mU_drain_IO_L1_out_boundary_8_8_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_local_in_V'}
	 1 {'fifo_U_drain_out_V'}
[Init vertex] create vertix U_drain_IO_L1_out_boundary_8_8_U0_sub_0 of type kernel0_U_drain_IO_L1_out_boundary_8_8_s
[Init vertex] create vertix U_drain_IO_L1_out_boundary_8_8_U0_sub_1 of type kernel0_U_drain_IO_L1_out_boundary_8_8_s
[initVertices] mapping from edge name to sub vertices: 

	 U_drain_IO_L1_out_boundary_8_8_U0_fifo_U_drain_out_V U_drain_IO_L1_out_boundary_8_8_U0_sub_1
	 fifo_U_drain_PE_8_8_V U_drain_IO_L1_out_boundary_8_8_U0_sub_0
[Init vertex] create vertix U_drain_IO_L1_out_boundary_9_9_U0 of type kernel0_U_drain_IO_L1_out_boundary_9_9_s
[initVertices] ap_fifos for vertex U_drain_IO_L1_out_boundary_9_9_U0 are:  dict_values(['fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L1_out_boundary_9_9_s
[getGrouping] grouping results for [93mU_drain_IO_L1_out_boundary_9_9_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_local_in_V'}
	 1 {'fifo_U_drain_out_V'}
[Init vertex] create vertix U_drain_IO_L1_out_boundary_9_9_U0_sub_0 of type kernel0_U_drain_IO_L1_out_boundary_9_9_s
[Init vertex] create vertix U_drain_IO_L1_out_boundary_9_9_U0_sub_1 of type kernel0_U_drain_IO_L1_out_boundary_9_9_s
[initVertices] mapping from edge name to sub vertices: 

	 U_drain_IO_L1_out_boundary_9_9_U0_fifo_U_drain_out_V U_drain_IO_L1_out_boundary_9_9_U0_sub_1
	 fifo_U_drain_PE_9_9_V U_drain_IO_L1_out_boundary_9_9_U0_sub_0
[Init vertex] create vertix U_drain_IO_L1_out_boundary_10_10_U0 of type kernel0_U_drain_IO_L1_out_boundary_10_10_s
[initVertices] ap_fifos for vertex U_drain_IO_L1_out_boundary_10_10_U0 are:  dict_values(['fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L1_out_boundary_10_10_s
[getGrouping] grouping results for [93mU_drain_IO_L1_out_boundary_10_10_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_local_in_V'}
	 1 {'fifo_U_drain_out_V'}
[Init vertex] create vertix U_drain_IO_L1_out_boundary_10_10_U0_sub_0 of type kernel0_U_drain_IO_L1_out_boundary_10_10_s
[Init vertex] create vertix U_drain_IO_L1_out_boundary_10_10_U0_sub_1 of type kernel0_U_drain_IO_L1_out_boundary_10_10_s
[initVertices] mapping from edge name to sub vertices: 

	 U_drain_IO_L1_out_boundary_10_10_U0_fifo_U_drain_out_V U_drain_IO_L1_out_boundary_10_10_U0_sub_1
	 fifo_U_drain_PE_10_10_V U_drain_IO_L1_out_boundary_10_10_U0_sub_0
[Init vertex] create vertix U_drain_IO_L1_out_boundary_11_11_U0 of type kernel0_U_drain_IO_L1_out_boundary_11_11_s
[initVertices] ap_fifos for vertex U_drain_IO_L1_out_boundary_11_11_U0 are:  dict_values(['fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L1_out_boundary_11_11_s
[getGrouping] grouping results for [93mU_drain_IO_L1_out_boundary_11_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix U_drain_IO_L2_out_boundary_11_U0 of type kernel0_U_drain_IO_L2_out_boundary_11_s
[initVertices] ap_fifos for vertex U_drain_IO_L2_out_boundary_11_U0 are:  dict_values(['fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L2_out_boundary_11_s
[getGrouping] grouping results for [93mU_drain_IO_L2_out_boundary_11_s.verbose.sched.rpt:[0m
[initVertices] mapping from edge name to sub vertices: 

[Init vertex] create vertix U_drain_IO_L2_out_10_U0 of type kernel0_U_drain_IO_L2_out_10_s
[initVertices] ap_fifos for vertex U_drain_IO_L2_out_10_U0 are:  dict_values(['fifo_U_drain_in_V', 'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L2_out_10_s
[getGrouping] grouping results for [93mU_drain_IO_L2_out_10_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_out_V', 'fifo_U_drain_in_V'}
	 1 {'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'}
[Init vertex] create vertix U_drain_IO_L2_out_10_U0_sub_0 of type kernel0_U_drain_IO_L2_out_10_s
[Init vertex] create vertix U_drain_IO_L2_out_10_U0_sub_1 of type kernel0_U_drain_IO_L2_out_10_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_U_drain_U_drain_IO_L2_out_11_V U_drain_IO_L2_out_10_U0_sub_0
	 U_drain_IO_L2_out_10_U0_fifo_U_drain_out_V U_drain_IO_L2_out_10_U0_sub_1
	 fifo_U_drain_U_drain_IO_L1_out_10_10_V U_drain_IO_L2_out_10_U0_sub_1
[Init vertex] create vertix U_drain_IO_L2_out_9_U0 of type kernel0_U_drain_IO_L2_out_9_s
[initVertices] ap_fifos for vertex U_drain_IO_L2_out_9_U0 are:  dict_values(['fifo_U_drain_in_V', 'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L2_out_9_s
[getGrouping] grouping results for [93mU_drain_IO_L2_out_9_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_out_V', 'fifo_U_drain_in_V'}
	 1 {'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'}
[Init vertex] create vertix U_drain_IO_L2_out_9_U0_sub_0 of type kernel0_U_drain_IO_L2_out_9_s
[Init vertex] create vertix U_drain_IO_L2_out_9_U0_sub_1 of type kernel0_U_drain_IO_L2_out_9_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_U_drain_U_drain_IO_L2_out_10_V U_drain_IO_L2_out_9_U0_sub_0
	 U_drain_IO_L2_out_9_U0_fifo_U_drain_out_V U_drain_IO_L2_out_9_U0_sub_1
	 fifo_U_drain_U_drain_IO_L1_out_9_9_V U_drain_IO_L2_out_9_U0_sub_1
[Init vertex] create vertix U_drain_IO_L2_out_8_U0 of type kernel0_U_drain_IO_L2_out_8_s
[initVertices] ap_fifos for vertex U_drain_IO_L2_out_8_U0 are:  dict_values(['fifo_U_drain_in_V', 'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L2_out_8_s
[getGrouping] grouping results for [93mU_drain_IO_L2_out_8_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_out_V', 'fifo_U_drain_in_V'}
	 1 {'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'}
[Init vertex] create vertix U_drain_IO_L2_out_8_U0_sub_0 of type kernel0_U_drain_IO_L2_out_8_s
[Init vertex] create vertix U_drain_IO_L2_out_8_U0_sub_1 of type kernel0_U_drain_IO_L2_out_8_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_U_drain_U_drain_IO_L2_out_9_V U_drain_IO_L2_out_8_U0_sub_0
	 U_drain_IO_L2_out_8_U0_fifo_U_drain_out_V U_drain_IO_L2_out_8_U0_sub_1
	 fifo_U_drain_U_drain_IO_L1_out_8_8_V U_drain_IO_L2_out_8_U0_sub_1
[Init vertex] create vertix U_drain_IO_L2_out_7_U0 of type kernel0_U_drain_IO_L2_out_7_s
[initVertices] ap_fifos for vertex U_drain_IO_L2_out_7_U0 are:  dict_values(['fifo_U_drain_in_V', 'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L2_out_7_s
[getGrouping] grouping results for [93mU_drain_IO_L2_out_7_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_out_V', 'fifo_U_drain_in_V'}
	 1 {'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'}
[Init vertex] create vertix U_drain_IO_L2_out_7_U0_sub_0 of type kernel0_U_drain_IO_L2_out_7_s
[Init vertex] create vertix U_drain_IO_L2_out_7_U0_sub_1 of type kernel0_U_drain_IO_L2_out_7_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_U_drain_U_drain_IO_L2_out_8_V U_drain_IO_L2_out_7_U0_sub_0
	 U_drain_IO_L2_out_7_U0_fifo_U_drain_out_V U_drain_IO_L2_out_7_U0_sub_1
	 fifo_U_drain_U_drain_IO_L1_out_7_7_V U_drain_IO_L2_out_7_U0_sub_1
[Init vertex] create vertix U_drain_IO_L2_out_6_U0 of type kernel0_U_drain_IO_L2_out_6_s
[initVertices] ap_fifos for vertex U_drain_IO_L2_out_6_U0 are:  dict_values(['fifo_U_drain_in_V', 'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L2_out_6_s
[getGrouping] grouping results for [93mU_drain_IO_L2_out_6_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_out_V', 'fifo_U_drain_in_V'}
	 1 {'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'}
[Init vertex] create vertix U_drain_IO_L2_out_6_U0_sub_0 of type kernel0_U_drain_IO_L2_out_6_s
[Init vertex] create vertix U_drain_IO_L2_out_6_U0_sub_1 of type kernel0_U_drain_IO_L2_out_6_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_U_drain_U_drain_IO_L2_out_7_V U_drain_IO_L2_out_6_U0_sub_0
	 U_drain_IO_L2_out_6_U0_fifo_U_drain_out_V U_drain_IO_L2_out_6_U0_sub_1
	 fifo_U_drain_U_drain_IO_L1_out_6_6_V U_drain_IO_L2_out_6_U0_sub_1
[Init vertex] create vertix U_drain_IO_L2_out_5_U0 of type kernel0_U_drain_IO_L2_out_5_s
[initVertices] ap_fifos for vertex U_drain_IO_L2_out_5_U0 are:  dict_values(['fifo_U_drain_in_V', 'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L2_out_5_s
[getGrouping] grouping results for [93mU_drain_IO_L2_out_5_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_out_V', 'fifo_U_drain_in_V'}
	 1 {'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'}
[Init vertex] create vertix U_drain_IO_L2_out_5_U0_sub_0 of type kernel0_U_drain_IO_L2_out_5_s
[Init vertex] create vertix U_drain_IO_L2_out_5_U0_sub_1 of type kernel0_U_drain_IO_L2_out_5_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_U_drain_U_drain_IO_L2_out_6_V U_drain_IO_L2_out_5_U0_sub_0
	 U_drain_IO_L2_out_5_U0_fifo_U_drain_out_V U_drain_IO_L2_out_5_U0_sub_1
	 fifo_U_drain_U_drain_IO_L1_out_5_5_V U_drain_IO_L2_out_5_U0_sub_1
[Init vertex] create vertix U_drain_IO_L2_out_4_U0 of type kernel0_U_drain_IO_L2_out_4_s
[initVertices] ap_fifos for vertex U_drain_IO_L2_out_4_U0 are:  dict_values(['fifo_U_drain_in_V', 'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L2_out_4_s
[getGrouping] grouping results for [93mU_drain_IO_L2_out_4_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_out_V', 'fifo_U_drain_in_V'}
	 1 {'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'}
[Init vertex] create vertix U_drain_IO_L2_out_4_U0_sub_0 of type kernel0_U_drain_IO_L2_out_4_s
[Init vertex] create vertix U_drain_IO_L2_out_4_U0_sub_1 of type kernel0_U_drain_IO_L2_out_4_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_U_drain_U_drain_IO_L2_out_5_V U_drain_IO_L2_out_4_U0_sub_0
	 U_drain_IO_L2_out_4_U0_fifo_U_drain_out_V U_drain_IO_L2_out_4_U0_sub_1
	 fifo_U_drain_U_drain_IO_L1_out_4_4_V U_drain_IO_L2_out_4_U0_sub_1
[Init vertex] create vertix U_drain_IO_L2_out_3_U0 of type kernel0_U_drain_IO_L2_out_3_s
[initVertices] ap_fifos for vertex U_drain_IO_L2_out_3_U0 are:  dict_values(['fifo_U_drain_in_V', 'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L2_out_3_s
[getGrouping] grouping results for [93mU_drain_IO_L2_out_3_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_out_V', 'fifo_U_drain_in_V'}
	 1 {'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'}
[Init vertex] create vertix U_drain_IO_L2_out_3_U0_sub_0 of type kernel0_U_drain_IO_L2_out_3_s
[Init vertex] create vertix U_drain_IO_L2_out_3_U0_sub_1 of type kernel0_U_drain_IO_L2_out_3_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_U_drain_U_drain_IO_L2_out_4_V U_drain_IO_L2_out_3_U0_sub_0
	 U_drain_IO_L2_out_3_U0_fifo_U_drain_out_V U_drain_IO_L2_out_3_U0_sub_1
	 fifo_U_drain_U_drain_IO_L1_out_3_3_V U_drain_IO_L2_out_3_U0_sub_1
[Init vertex] create vertix U_drain_IO_L2_out_2_U0 of type kernel0_U_drain_IO_L2_out_2_s
[initVertices] ap_fifos for vertex U_drain_IO_L2_out_2_U0 are:  dict_values(['fifo_U_drain_in_V', 'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L2_out_2_s
[getGrouping] grouping results for [93mU_drain_IO_L2_out_2_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_out_V', 'fifo_U_drain_in_V'}
	 1 {'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'}
[Init vertex] create vertix U_drain_IO_L2_out_2_U0_sub_0 of type kernel0_U_drain_IO_L2_out_2_s
[Init vertex] create vertix U_drain_IO_L2_out_2_U0_sub_1 of type kernel0_U_drain_IO_L2_out_2_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_U_drain_U_drain_IO_L2_out_3_V U_drain_IO_L2_out_2_U0_sub_0
	 U_drain_IO_L2_out_2_U0_fifo_U_drain_out_V U_drain_IO_L2_out_2_U0_sub_1
	 fifo_U_drain_U_drain_IO_L1_out_2_2_V U_drain_IO_L2_out_2_U0_sub_1
[Init vertex] create vertix U_drain_IO_L2_out_1_U0 of type kernel0_U_drain_IO_L2_out_1_s
[initVertices] ap_fifos for vertex U_drain_IO_L2_out_1_U0 are:  dict_values(['fifo_U_drain_in_V', 'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L2_out_1_s
[getGrouping] grouping results for [93mU_drain_IO_L2_out_1_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_out_V', 'fifo_U_drain_in_V'}
	 1 {'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'}
[Init vertex] create vertix U_drain_IO_L2_out_1_U0_sub_0 of type kernel0_U_drain_IO_L2_out_1_s
[Init vertex] create vertix U_drain_IO_L2_out_1_U0_sub_1 of type kernel0_U_drain_IO_L2_out_1_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_U_drain_U_drain_IO_L2_out_2_V U_drain_IO_L2_out_1_U0_sub_0
	 U_drain_IO_L2_out_1_U0_fifo_U_drain_out_V U_drain_IO_L2_out_1_U0_sub_1
	 fifo_U_drain_U_drain_IO_L1_out_1_1_V U_drain_IO_L2_out_1_U0_sub_1
[Init vertex] create vertix U_drain_IO_L2_out_0_U0 of type kernel0_U_drain_IO_L2_out_0_s
[initVertices] ap_fifos for vertex U_drain_IO_L2_out_0_U0 are:  dict_values(['fifo_U_drain_in_V', 'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L2_out_0_s
[getGrouping] grouping results for [93mU_drain_IO_L2_out_0_s.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_out_V', 'fifo_U_drain_in_V'}
	 1 {'fifo_U_drain_out_V', 'fifo_U_drain_local_in_V'}
[Init vertex] create vertix U_drain_IO_L2_out_0_U0_sub_0 of type kernel0_U_drain_IO_L2_out_0_s
[Init vertex] create vertix U_drain_IO_L2_out_0_U0_sub_1 of type kernel0_U_drain_IO_L2_out_0_s
[initVertices] mapping from edge name to sub vertices: 

	 fifo_U_drain_U_drain_IO_L2_out_1_V U_drain_IO_L2_out_0_U0_sub_0
	 U_drain_IO_L2_out_0_U0_fifo_U_drain_out_V U_drain_IO_L2_out_0_U0_sub_1
	 fifo_U_drain_U_drain_IO_L1_out_0_0_V U_drain_IO_L2_out_0_U0_sub_1
[Init vertex] create vertix U_drain_IO_L3_out_U0 of type kernel0_U_drain_IO_L3_out
[initVertices] ap_fifos for vertex U_drain_IO_L3_out_U0 are:  dict_values(['U_offset', 'fifo_U_drain_local_in_V'])
kernel0_ U_drain_IO_L3_out
[getGrouping] grouping results for [93mU_drain_IO_L3_out.verbose.sched.rpt:[0m
	 0 {'fifo_U_drain_local_in_V'}
[Init vertex] create vertix U_drain_IO_L3_out_U0_sub_0 of type kernel0_U_drain_IO_L3_out
[initVertices] mapping from edge name to sub vertices: 

	 fifo_U_drain_U_drain_IO_L2_out_0_V U_drain_IO_L3_out_U0_sub_0
[initEdges] non-pp edge: fifo_A_A_IO_L2_in_0_V_U for vertex A_IO_L3_in6_U0
[initEdges] non-pp edge: fifo_A_A_IO_L2_in_0_V_U for vertex A_IO_L2_in_boundary_0_U0
[initEdges] non-pp edge: L_c_U for vertex A_IO_L3_in6_U0
[initEdges] non-pp edge: L_c_U for vertex L_drain_IO_L3_out_U0
[initEdges] non-pp edge: U_c_U for vertex A_IO_L3_in6_U0
[initEdges] non-pp edge: U_c_U for vertex U_drain_IO_L3_out_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_0_V_U for vertex A_IO_L2_in_boundary_0_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_0_V_U for vertex A_IO_L1_in_0_0_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_1_V_U for vertex A_IO_L1_in_0_0_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_1_V_U for vertex A_IO_L1_in_0_1_U0
[initEdges] non-pp edge: fifo_A_PE_0_0_V_U for vertex A_IO_L1_in_0_0_U0
[initEdges] non-pp edge: fifo_A_PE_0_0_V_U for vertex PE_wrapper_0_0_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_2_V_U for vertex A_IO_L1_in_0_1_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_2_V_U for vertex A_IO_L1_in_0_2_U0
[initEdges] non-pp edge: fifo_A_PE_0_1_V_U for vertex A_IO_L1_in_0_1_U0
[initEdges] non-pp edge: fifo_A_PE_0_1_V_U for vertex PE_wrapper_0_1_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_3_V_U for vertex A_IO_L1_in_0_2_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_3_V_U for vertex A_IO_L1_in_0_3_U0
[initEdges] non-pp edge: fifo_A_PE_0_2_V_U for vertex A_IO_L1_in_0_2_U0
[initEdges] non-pp edge: fifo_A_PE_0_2_V_U for vertex PE_wrapper_0_2_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_4_V_U for vertex A_IO_L1_in_0_3_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_4_V_U for vertex A_IO_L1_in_0_4_U0
[initEdges] non-pp edge: fifo_A_PE_0_3_V_U for vertex A_IO_L1_in_0_3_U0
[initEdges] non-pp edge: fifo_A_PE_0_3_V_U for vertex PE_wrapper_0_3_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_5_V_U for vertex A_IO_L1_in_0_4_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_5_V_U for vertex A_IO_L1_in_0_5_U0
[initEdges] non-pp edge: fifo_A_PE_0_4_V_U for vertex A_IO_L1_in_0_4_U0
[initEdges] non-pp edge: fifo_A_PE_0_4_V_U for vertex PE_wrapper_0_4_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_6_V_U for vertex A_IO_L1_in_0_5_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_6_V_U for vertex A_IO_L1_in_0_6_U0
[initEdges] non-pp edge: fifo_A_PE_0_5_V_U for vertex A_IO_L1_in_0_5_U0
[initEdges] non-pp edge: fifo_A_PE_0_5_V_U for vertex PE_wrapper_0_5_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_7_V_U for vertex A_IO_L1_in_0_6_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_7_V_U for vertex A_IO_L1_in_0_7_U0
[initEdges] non-pp edge: fifo_A_PE_0_6_V_U for vertex A_IO_L1_in_0_6_U0
[initEdges] non-pp edge: fifo_A_PE_0_6_V_U for vertex PE_wrapper_0_6_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_8_V_U for vertex A_IO_L1_in_0_7_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_8_V_U for vertex A_IO_L1_in_0_8_U0
[initEdges] non-pp edge: fifo_A_PE_0_7_V_U for vertex A_IO_L1_in_0_7_U0
[initEdges] non-pp edge: fifo_A_PE_0_7_V_U for vertex PE_wrapper_0_7_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_9_V_U for vertex A_IO_L1_in_0_8_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_9_V_U for vertex A_IO_L1_in_0_9_U0
[initEdges] non-pp edge: fifo_A_PE_0_8_V_U for vertex A_IO_L1_in_0_8_U0
[initEdges] non-pp edge: fifo_A_PE_0_8_V_U for vertex PE_wrapper_0_8_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_10_V_U for vertex A_IO_L1_in_0_9_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_10_V_U for vertex A_IO_L1_in_0_10_U0
[initEdges] non-pp edge: fifo_A_PE_0_9_V_U for vertex A_IO_L1_in_0_9_U0
[initEdges] non-pp edge: fifo_A_PE_0_9_V_U for vertex PE_wrapper_0_9_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_11_V_U for vertex A_IO_L1_in_0_10_U0
[initEdges] non-pp edge: fifo_A_A_IO_L1_in_0_11_V_U for vertex A_IO_L1_in_boundary_0_11_U0
[initEdges] non-pp edge: fifo_A_PE_0_10_V_U for vertex A_IO_L1_in_0_10_U0
[initEdges] non-pp edge: fifo_A_PE_0_10_V_U for vertex PE_wrapper_0_10_U0
[initEdges] non-pp edge: fifo_A_PE_0_11_V_U for vertex A_IO_L1_in_boundary_0_11_U0
[initEdges] non-pp edge: fifo_A_PE_0_11_V_U for vertex PE_wrapper_0_11_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_1_V_U for vertex PE_wrapper_0_0_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_1_V_U for vertex PE_wrapper_0_1_U0
[initEdges] non-pp edge: fifo_U_drain_PE_0_0_V_U for vertex PE_wrapper_0_0_U0
[initEdges] non-pp edge: fifo_U_drain_PE_0_0_V_U for vertex U_drain_IO_L1_out_boundary_0_0_U0
[initEdges] non-pp edge: fifo_V_PE_1_1_V_U for vertex PE_wrapper_0_1_U0
[initEdges] non-pp edge: fifo_V_PE_1_1_V_U for vertex PE_wrapper_1_1_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_2_V_U for vertex PE_wrapper_0_1_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_2_V_U for vertex PE_wrapper_0_2_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_1_V_U for vertex PE_wrapper_0_1_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_1_V_U for vertex L_drain_IO_L1_out_0_1_U0
[initEdges] non-pp edge: fifo_V_PE_1_2_V_U for vertex PE_wrapper_0_2_U0
[initEdges] non-pp edge: fifo_V_PE_1_2_V_U for vertex PE_wrapper_1_2_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_3_V_U for vertex PE_wrapper_0_2_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_3_V_U for vertex PE_wrapper_0_3_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_2_V_U for vertex PE_wrapper_0_2_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_2_V_U for vertex L_drain_IO_L1_out_0_2_U0
[initEdges] non-pp edge: fifo_V_PE_1_3_V_U for vertex PE_wrapper_0_3_U0
[initEdges] non-pp edge: fifo_V_PE_1_3_V_U for vertex PE_wrapper_1_3_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_4_V_U for vertex PE_wrapper_0_3_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_4_V_U for vertex PE_wrapper_0_4_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_3_V_U for vertex PE_wrapper_0_3_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_3_V_U for vertex L_drain_IO_L1_out_0_3_U0
[initEdges] non-pp edge: fifo_V_PE_1_4_V_U for vertex PE_wrapper_0_4_U0
[initEdges] non-pp edge: fifo_V_PE_1_4_V_U for vertex PE_wrapper_1_4_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_5_V_U for vertex PE_wrapper_0_4_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_5_V_U for vertex PE_wrapper_0_5_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_4_V_U for vertex PE_wrapper_0_4_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_4_V_U for vertex L_drain_IO_L1_out_0_4_U0
[initEdges] non-pp edge: fifo_V_PE_1_5_V_U for vertex PE_wrapper_0_5_U0
[initEdges] non-pp edge: fifo_V_PE_1_5_V_U for vertex PE_wrapper_1_5_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_6_V_U for vertex PE_wrapper_0_5_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_6_V_U for vertex PE_wrapper_0_6_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_5_V_U for vertex PE_wrapper_0_5_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_5_V_U for vertex L_drain_IO_L1_out_0_5_U0
[initEdges] non-pp edge: fifo_V_PE_1_6_V_U for vertex PE_wrapper_0_6_U0
[initEdges] non-pp edge: fifo_V_PE_1_6_V_U for vertex PE_wrapper_1_6_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_7_V_U for vertex PE_wrapper_0_6_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_7_V_U for vertex PE_wrapper_0_7_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_6_V_U for vertex PE_wrapper_0_6_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_6_V_U for vertex L_drain_IO_L1_out_0_6_U0
[initEdges] non-pp edge: fifo_V_PE_1_7_V_U for vertex PE_wrapper_0_7_U0
[initEdges] non-pp edge: fifo_V_PE_1_7_V_U for vertex PE_wrapper_1_7_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_8_V_U for vertex PE_wrapper_0_7_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_8_V_U for vertex PE_wrapper_0_8_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_7_V_U for vertex PE_wrapper_0_7_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_7_V_U for vertex L_drain_IO_L1_out_0_7_U0
[initEdges] non-pp edge: fifo_V_PE_1_8_V_U for vertex PE_wrapper_0_8_U0
[initEdges] non-pp edge: fifo_V_PE_1_8_V_U for vertex PE_wrapper_1_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_9_V_U for vertex PE_wrapper_0_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_9_V_U for vertex PE_wrapper_0_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_8_V_U for vertex PE_wrapper_0_8_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_8_V_U for vertex L_drain_IO_L1_out_0_8_U0
[initEdges] non-pp edge: fifo_V_PE_1_9_V_U for vertex PE_wrapper_0_9_U0
[initEdges] non-pp edge: fifo_V_PE_1_9_V_U for vertex PE_wrapper_1_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_10_V_U for vertex PE_wrapper_0_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_10_V_U for vertex PE_wrapper_0_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_9_V_U for vertex PE_wrapper_0_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_9_V_U for vertex L_drain_IO_L1_out_0_9_U0
[initEdges] non-pp edge: fifo_V_PE_1_10_V_U for vertex PE_wrapper_0_10_U0
[initEdges] non-pp edge: fifo_V_PE_1_10_V_U for vertex PE_wrapper_1_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_11_V_U for vertex PE_wrapper_0_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_0_11_V_U for vertex PE_wrapper_0_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_10_V_U for vertex PE_wrapper_0_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_10_V_U for vertex L_drain_IO_L1_out_0_10_U0
[initEdges] non-pp edge: fifo_V_PE_1_11_V_U for vertex PE_wrapper_0_11_U0
[initEdges] non-pp edge: fifo_V_PE_1_11_V_U for vertex PE_wrapper_1_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_11_V_U for vertex PE_wrapper_0_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_0_11_V_U for vertex L_drain_IO_L1_out_boundary_0_11_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_2_V_U for vertex PE_wrapper_1_1_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_2_V_U for vertex PE_wrapper_1_2_U0
[initEdges] non-pp edge: fifo_U_drain_PE_1_1_V_U for vertex PE_wrapper_1_1_U0
[initEdges] non-pp edge: fifo_U_drain_PE_1_1_V_U for vertex U_drain_IO_L1_out_boundary_1_1_U0
[initEdges] non-pp edge: fifo_V_PE_2_2_V_U for vertex PE_wrapper_1_2_U0
[initEdges] non-pp edge: fifo_V_PE_2_2_V_U for vertex PE_wrapper_2_2_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_3_V_U for vertex PE_wrapper_1_2_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_3_V_U for vertex PE_wrapper_1_3_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_2_V_U for vertex PE_wrapper_1_2_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_2_V_U for vertex L_drain_IO_L1_out_1_2_U0
[initEdges] non-pp edge: fifo_V_PE_2_3_V_U for vertex PE_wrapper_1_3_U0
[initEdges] non-pp edge: fifo_V_PE_2_3_V_U for vertex PE_wrapper_2_3_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_4_V_U for vertex PE_wrapper_1_3_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_4_V_U for vertex PE_wrapper_1_4_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_3_V_U for vertex PE_wrapper_1_3_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_3_V_U for vertex L_drain_IO_L1_out_1_3_U0
[initEdges] non-pp edge: fifo_V_PE_2_4_V_U for vertex PE_wrapper_1_4_U0
[initEdges] non-pp edge: fifo_V_PE_2_4_V_U for vertex PE_wrapper_2_4_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_5_V_U for vertex PE_wrapper_1_4_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_5_V_U for vertex PE_wrapper_1_5_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_4_V_U for vertex PE_wrapper_1_4_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_4_V_U for vertex L_drain_IO_L1_out_1_4_U0
[initEdges] non-pp edge: fifo_V_PE_2_5_V_U for vertex PE_wrapper_1_5_U0
[initEdges] non-pp edge: fifo_V_PE_2_5_V_U for vertex PE_wrapper_2_5_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_6_V_U for vertex PE_wrapper_1_5_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_6_V_U for vertex PE_wrapper_1_6_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_5_V_U for vertex PE_wrapper_1_5_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_5_V_U for vertex L_drain_IO_L1_out_1_5_U0
[initEdges] non-pp edge: fifo_V_PE_2_6_V_U for vertex PE_wrapper_1_6_U0
[initEdges] non-pp edge: fifo_V_PE_2_6_V_U for vertex PE_wrapper_2_6_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_7_V_U for vertex PE_wrapper_1_6_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_7_V_U for vertex PE_wrapper_1_7_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_6_V_U for vertex PE_wrapper_1_6_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_6_V_U for vertex L_drain_IO_L1_out_1_6_U0
[initEdges] non-pp edge: fifo_V_PE_2_7_V_U for vertex PE_wrapper_1_7_U0
[initEdges] non-pp edge: fifo_V_PE_2_7_V_U for vertex PE_wrapper_2_7_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_8_V_U for vertex PE_wrapper_1_7_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_8_V_U for vertex PE_wrapper_1_8_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_7_V_U for vertex PE_wrapper_1_7_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_7_V_U for vertex L_drain_IO_L1_out_1_7_U0
[initEdges] non-pp edge: fifo_V_PE_2_8_V_U for vertex PE_wrapper_1_8_U0
[initEdges] non-pp edge: fifo_V_PE_2_8_V_U for vertex PE_wrapper_2_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_9_V_U for vertex PE_wrapper_1_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_9_V_U for vertex PE_wrapper_1_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_8_V_U for vertex PE_wrapper_1_8_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_8_V_U for vertex L_drain_IO_L1_out_1_8_U0
[initEdges] non-pp edge: fifo_V_PE_2_9_V_U for vertex PE_wrapper_1_9_U0
[initEdges] non-pp edge: fifo_V_PE_2_9_V_U for vertex PE_wrapper_2_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_10_V_U for vertex PE_wrapper_1_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_10_V_U for vertex PE_wrapper_1_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_9_V_U for vertex PE_wrapper_1_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_9_V_U for vertex L_drain_IO_L1_out_1_9_U0
[initEdges] non-pp edge: fifo_V_PE_2_10_V_U for vertex PE_wrapper_1_10_U0
[initEdges] non-pp edge: fifo_V_PE_2_10_V_U for vertex PE_wrapper_2_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_11_V_U for vertex PE_wrapper_1_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_1_11_V_U for vertex PE_wrapper_1_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_10_V_U for vertex PE_wrapper_1_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_10_V_U for vertex L_drain_IO_L1_out_1_10_U0
[initEdges] non-pp edge: fifo_V_PE_2_11_V_U for vertex PE_wrapper_1_11_U0
[initEdges] non-pp edge: fifo_V_PE_2_11_V_U for vertex PE_wrapper_2_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_11_V_U for vertex PE_wrapper_1_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_1_11_V_U for vertex L_drain_IO_L1_out_boundary_1_11_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_3_V_U for vertex PE_wrapper_2_2_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_3_V_U for vertex PE_wrapper_2_3_U0
[initEdges] non-pp edge: fifo_U_drain_PE_2_2_V_U for vertex PE_wrapper_2_2_U0
[initEdges] non-pp edge: fifo_U_drain_PE_2_2_V_U for vertex U_drain_IO_L1_out_boundary_2_2_U0
[initEdges] non-pp edge: fifo_V_PE_3_3_V_U for vertex PE_wrapper_2_3_U0
[initEdges] non-pp edge: fifo_V_PE_3_3_V_U for vertex PE_wrapper_3_3_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_4_V_U for vertex PE_wrapper_2_3_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_4_V_U for vertex PE_wrapper_2_4_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_3_V_U for vertex PE_wrapper_2_3_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_3_V_U for vertex L_drain_IO_L1_out_2_3_U0
[initEdges] non-pp edge: fifo_V_PE_3_4_V_U for vertex PE_wrapper_2_4_U0
[initEdges] non-pp edge: fifo_V_PE_3_4_V_U for vertex PE_wrapper_3_4_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_5_V_U for vertex PE_wrapper_2_4_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_5_V_U for vertex PE_wrapper_2_5_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_4_V_U for vertex PE_wrapper_2_4_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_4_V_U for vertex L_drain_IO_L1_out_2_4_U0
[initEdges] non-pp edge: fifo_V_PE_3_5_V_U for vertex PE_wrapper_2_5_U0
[initEdges] non-pp edge: fifo_V_PE_3_5_V_U for vertex PE_wrapper_3_5_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_6_V_U for vertex PE_wrapper_2_5_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_6_V_U for vertex PE_wrapper_2_6_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_5_V_U for vertex PE_wrapper_2_5_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_5_V_U for vertex L_drain_IO_L1_out_2_5_U0
[initEdges] non-pp edge: fifo_V_PE_3_6_V_U for vertex PE_wrapper_2_6_U0
[initEdges] non-pp edge: fifo_V_PE_3_6_V_U for vertex PE_wrapper_3_6_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_7_V_U for vertex PE_wrapper_2_6_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_7_V_U for vertex PE_wrapper_2_7_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_6_V_U for vertex PE_wrapper_2_6_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_6_V_U for vertex L_drain_IO_L1_out_2_6_U0
[initEdges] non-pp edge: fifo_V_PE_3_7_V_U for vertex PE_wrapper_2_7_U0
[initEdges] non-pp edge: fifo_V_PE_3_7_V_U for vertex PE_wrapper_3_7_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_8_V_U for vertex PE_wrapper_2_7_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_8_V_U for vertex PE_wrapper_2_8_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_7_V_U for vertex PE_wrapper_2_7_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_7_V_U for vertex L_drain_IO_L1_out_2_7_U0
[initEdges] non-pp edge: fifo_V_PE_3_8_V_U for vertex PE_wrapper_2_8_U0
[initEdges] non-pp edge: fifo_V_PE_3_8_V_U for vertex PE_wrapper_3_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_9_V_U for vertex PE_wrapper_2_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_9_V_U for vertex PE_wrapper_2_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_8_V_U for vertex PE_wrapper_2_8_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_8_V_U for vertex L_drain_IO_L1_out_2_8_U0
[initEdges] non-pp edge: fifo_V_PE_3_9_V_U for vertex PE_wrapper_2_9_U0
[initEdges] non-pp edge: fifo_V_PE_3_9_V_U for vertex PE_wrapper_3_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_10_V_U for vertex PE_wrapper_2_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_10_V_U for vertex PE_wrapper_2_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_9_V_U for vertex PE_wrapper_2_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_9_V_U for vertex L_drain_IO_L1_out_2_9_U0
[initEdges] non-pp edge: fifo_V_PE_3_10_V_U for vertex PE_wrapper_2_10_U0
[initEdges] non-pp edge: fifo_V_PE_3_10_V_U for vertex PE_wrapper_3_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_11_V_U for vertex PE_wrapper_2_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_2_11_V_U for vertex PE_wrapper_2_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_10_V_U for vertex PE_wrapper_2_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_10_V_U for vertex L_drain_IO_L1_out_2_10_U0
[initEdges] non-pp edge: fifo_V_PE_3_11_V_U for vertex PE_wrapper_2_11_U0
[initEdges] non-pp edge: fifo_V_PE_3_11_V_U for vertex PE_wrapper_3_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_11_V_U for vertex PE_wrapper_2_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_2_11_V_U for vertex L_drain_IO_L1_out_boundary_2_11_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_3_4_V_U for vertex PE_wrapper_3_3_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_3_4_V_U for vertex PE_wrapper_3_4_U0
[initEdges] non-pp edge: fifo_U_drain_PE_3_3_V_U for vertex PE_wrapper_3_3_U0
[initEdges] non-pp edge: fifo_U_drain_PE_3_3_V_U for vertex U_drain_IO_L1_out_boundary_3_3_U0
[initEdges] non-pp edge: fifo_V_PE_4_4_V_U for vertex PE_wrapper_3_4_U0
[initEdges] non-pp edge: fifo_V_PE_4_4_V_U for vertex PE_wrapper_4_4_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_3_5_V_U for vertex PE_wrapper_3_4_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_3_5_V_U for vertex PE_wrapper_3_5_U0
[initEdges] non-pp edge: fifo_L_drain_PE_3_4_V_U for vertex PE_wrapper_3_4_U0
[initEdges] non-pp edge: fifo_L_drain_PE_3_4_V_U for vertex L_drain_IO_L1_out_3_4_U0
[initEdges] non-pp edge: fifo_V_PE_4_5_V_U for vertex PE_wrapper_3_5_U0
[initEdges] non-pp edge: fifo_V_PE_4_5_V_U for vertex PE_wrapper_4_5_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_3_6_V_U for vertex PE_wrapper_3_5_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_3_6_V_U for vertex PE_wrapper_3_6_U0
[initEdges] non-pp edge: fifo_L_drain_PE_3_5_V_U for vertex PE_wrapper_3_5_U0
[initEdges] non-pp edge: fifo_L_drain_PE_3_5_V_U for vertex L_drain_IO_L1_out_3_5_U0
[initEdges] non-pp edge: fifo_V_PE_4_6_V_U for vertex PE_wrapper_3_6_U0
[initEdges] non-pp edge: fifo_V_PE_4_6_V_U for vertex PE_wrapper_4_6_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_3_7_V_U for vertex PE_wrapper_3_6_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_3_7_V_U for vertex PE_wrapper_3_7_U0
[initEdges] non-pp edge: fifo_L_drain_PE_3_6_V_U for vertex PE_wrapper_3_6_U0
[initEdges] non-pp edge: fifo_L_drain_PE_3_6_V_U for vertex L_drain_IO_L1_out_3_6_U0
[initEdges] non-pp edge: fifo_V_PE_4_7_V_U for vertex PE_wrapper_3_7_U0
[initEdges] non-pp edge: fifo_V_PE_4_7_V_U for vertex PE_wrapper_4_7_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_3_8_V_U for vertex PE_wrapper_3_7_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_3_8_V_U for vertex PE_wrapper_3_8_U0
[initEdges] non-pp edge: fifo_L_drain_PE_3_7_V_U for vertex PE_wrapper_3_7_U0
[initEdges] non-pp edge: fifo_L_drain_PE_3_7_V_U for vertex L_drain_IO_L1_out_3_7_U0
[initEdges] non-pp edge: fifo_V_PE_4_8_V_U for vertex PE_wrapper_3_8_U0
[initEdges] non-pp edge: fifo_V_PE_4_8_V_U for vertex PE_wrapper_4_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_3_9_V_U for vertex PE_wrapper_3_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_3_9_V_U for vertex PE_wrapper_3_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_3_8_V_U for vertex PE_wrapper_3_8_U0
[initEdges] non-pp edge: fifo_L_drain_PE_3_8_V_U for vertex L_drain_IO_L1_out_3_8_U0
[initEdges] non-pp edge: fifo_V_PE_4_9_V_U for vertex PE_wrapper_3_9_U0
[initEdges] non-pp edge: fifo_V_PE_4_9_V_U for vertex PE_wrapper_4_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_3_10_V_U for vertex PE_wrapper_3_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_3_10_V_U for vertex PE_wrapper_3_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_3_9_V_U for vertex PE_wrapper_3_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_3_9_V_U for vertex L_drain_IO_L1_out_3_9_U0
[initEdges] non-pp edge: fifo_V_PE_4_10_V_U for vertex PE_wrapper_3_10_U0
[initEdges] non-pp edge: fifo_V_PE_4_10_V_U for vertex PE_wrapper_4_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_3_11_V_U for vertex PE_wrapper_3_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_3_11_V_U for vertex PE_wrapper_3_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_3_10_V_U for vertex PE_wrapper_3_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_3_10_V_U for vertex L_drain_IO_L1_out_3_10_U0
[initEdges] non-pp edge: fifo_V_PE_4_11_V_U for vertex PE_wrapper_3_11_U0
[initEdges] non-pp edge: fifo_V_PE_4_11_V_U for vertex PE_wrapper_4_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_3_11_V_U for vertex PE_wrapper_3_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_3_11_V_U for vertex L_drain_IO_L1_out_boundary_3_11_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_4_5_V_U for vertex PE_wrapper_4_4_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_4_5_V_U for vertex PE_wrapper_4_5_U0
[initEdges] non-pp edge: fifo_U_drain_PE_4_4_V_U for vertex PE_wrapper_4_4_U0
[initEdges] non-pp edge: fifo_U_drain_PE_4_4_V_U for vertex U_drain_IO_L1_out_boundary_4_4_U0
[initEdges] non-pp edge: fifo_V_PE_5_5_V_U for vertex PE_wrapper_4_5_U0
[initEdges] non-pp edge: fifo_V_PE_5_5_V_U for vertex PE_wrapper_5_5_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_4_6_V_U for vertex PE_wrapper_4_5_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_4_6_V_U for vertex PE_wrapper_4_6_U0
[initEdges] non-pp edge: fifo_L_drain_PE_4_5_V_U for vertex PE_wrapper_4_5_U0
[initEdges] non-pp edge: fifo_L_drain_PE_4_5_V_U for vertex L_drain_IO_L1_out_4_5_U0
[initEdges] non-pp edge: fifo_V_PE_5_6_V_U for vertex PE_wrapper_4_6_U0
[initEdges] non-pp edge: fifo_V_PE_5_6_V_U for vertex PE_wrapper_5_6_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_4_7_V_U for vertex PE_wrapper_4_6_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_4_7_V_U for vertex PE_wrapper_4_7_U0
[initEdges] non-pp edge: fifo_L_drain_PE_4_6_V_U for vertex PE_wrapper_4_6_U0
[initEdges] non-pp edge: fifo_L_drain_PE_4_6_V_U for vertex L_drain_IO_L1_out_4_6_U0
[initEdges] non-pp edge: fifo_V_PE_5_7_V_U for vertex PE_wrapper_4_7_U0
[initEdges] non-pp edge: fifo_V_PE_5_7_V_U for vertex PE_wrapper_5_7_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_4_8_V_U for vertex PE_wrapper_4_7_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_4_8_V_U for vertex PE_wrapper_4_8_U0
[initEdges] non-pp edge: fifo_L_drain_PE_4_7_V_U for vertex PE_wrapper_4_7_U0
[initEdges] non-pp edge: fifo_L_drain_PE_4_7_V_U for vertex L_drain_IO_L1_out_4_7_U0
[initEdges] non-pp edge: fifo_V_PE_5_8_V_U for vertex PE_wrapper_4_8_U0
[initEdges] non-pp edge: fifo_V_PE_5_8_V_U for vertex PE_wrapper_5_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_4_9_V_U for vertex PE_wrapper_4_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_4_9_V_U for vertex PE_wrapper_4_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_4_8_V_U for vertex PE_wrapper_4_8_U0
[initEdges] non-pp edge: fifo_L_drain_PE_4_8_V_U for vertex L_drain_IO_L1_out_4_8_U0
[initEdges] non-pp edge: fifo_V_PE_5_9_V_U for vertex PE_wrapper_4_9_U0
[initEdges] non-pp edge: fifo_V_PE_5_9_V_U for vertex PE_wrapper_5_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_4_10_V_U for vertex PE_wrapper_4_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_4_10_V_U for vertex PE_wrapper_4_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_4_9_V_U for vertex PE_wrapper_4_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_4_9_V_U for vertex L_drain_IO_L1_out_4_9_U0
[initEdges] non-pp edge: fifo_V_PE_5_10_V_U for vertex PE_wrapper_4_10_U0
[initEdges] non-pp edge: fifo_V_PE_5_10_V_U for vertex PE_wrapper_5_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_4_11_V_U for vertex PE_wrapper_4_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_4_11_V_U for vertex PE_wrapper_4_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_4_10_V_U for vertex PE_wrapper_4_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_4_10_V_U for vertex L_drain_IO_L1_out_4_10_U0
[initEdges] non-pp edge: fifo_V_PE_5_11_V_U for vertex PE_wrapper_4_11_U0
[initEdges] non-pp edge: fifo_V_PE_5_11_V_U for vertex PE_wrapper_5_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_4_11_V_U for vertex PE_wrapper_4_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_4_11_V_U for vertex L_drain_IO_L1_out_boundary_4_11_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_5_6_V_U for vertex PE_wrapper_5_5_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_5_6_V_U for vertex PE_wrapper_5_6_U0
[initEdges] non-pp edge: fifo_U_drain_PE_5_5_V_U for vertex PE_wrapper_5_5_U0
[initEdges] non-pp edge: fifo_U_drain_PE_5_5_V_U for vertex U_drain_IO_L1_out_boundary_5_5_U0
[initEdges] non-pp edge: fifo_V_PE_6_6_V_U for vertex PE_wrapper_5_6_U0
[initEdges] non-pp edge: fifo_V_PE_6_6_V_U for vertex PE_wrapper_6_6_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_5_7_V_U for vertex PE_wrapper_5_6_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_5_7_V_U for vertex PE_wrapper_5_7_U0
[initEdges] non-pp edge: fifo_L_drain_PE_5_6_V_U for vertex PE_wrapper_5_6_U0
[initEdges] non-pp edge: fifo_L_drain_PE_5_6_V_U for vertex L_drain_IO_L1_out_5_6_U0
[initEdges] non-pp edge: fifo_V_PE_6_7_V_U for vertex PE_wrapper_5_7_U0
[initEdges] non-pp edge: fifo_V_PE_6_7_V_U for vertex PE_wrapper_6_7_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_5_8_V_U for vertex PE_wrapper_5_7_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_5_8_V_U for vertex PE_wrapper_5_8_U0
[initEdges] non-pp edge: fifo_L_drain_PE_5_7_V_U for vertex PE_wrapper_5_7_U0
[initEdges] non-pp edge: fifo_L_drain_PE_5_7_V_U for vertex L_drain_IO_L1_out_5_7_U0
[initEdges] non-pp edge: fifo_V_PE_6_8_V_U for vertex PE_wrapper_5_8_U0
[initEdges] non-pp edge: fifo_V_PE_6_8_V_U for vertex PE_wrapper_6_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_5_9_V_U for vertex PE_wrapper_5_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_5_9_V_U for vertex PE_wrapper_5_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_5_8_V_U for vertex PE_wrapper_5_8_U0
[initEdges] non-pp edge: fifo_L_drain_PE_5_8_V_U for vertex L_drain_IO_L1_out_5_8_U0
[initEdges] non-pp edge: fifo_V_PE_6_9_V_U for vertex PE_wrapper_5_9_U0
[initEdges] non-pp edge: fifo_V_PE_6_9_V_U for vertex PE_wrapper_6_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_5_10_V_U for vertex PE_wrapper_5_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_5_10_V_U for vertex PE_wrapper_5_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_5_9_V_U for vertex PE_wrapper_5_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_5_9_V_U for vertex L_drain_IO_L1_out_5_9_U0
[initEdges] non-pp edge: fifo_V_PE_6_10_V_U for vertex PE_wrapper_5_10_U0
[initEdges] non-pp edge: fifo_V_PE_6_10_V_U for vertex PE_wrapper_6_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_5_11_V_U for vertex PE_wrapper_5_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_5_11_V_U for vertex PE_wrapper_5_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_5_10_V_U for vertex PE_wrapper_5_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_5_10_V_U for vertex L_drain_IO_L1_out_5_10_U0
[initEdges] non-pp edge: fifo_V_PE_6_11_V_U for vertex PE_wrapper_5_11_U0
[initEdges] non-pp edge: fifo_V_PE_6_11_V_U for vertex PE_wrapper_6_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_5_11_V_U for vertex PE_wrapper_5_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_5_11_V_U for vertex L_drain_IO_L1_out_boundary_5_11_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_6_7_V_U for vertex PE_wrapper_6_6_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_6_7_V_U for vertex PE_wrapper_6_7_U0
[initEdges] non-pp edge: fifo_U_drain_PE_6_6_V_U for vertex PE_wrapper_6_6_U0
[initEdges] non-pp edge: fifo_U_drain_PE_6_6_V_U for vertex U_drain_IO_L1_out_boundary_6_6_U0
[initEdges] non-pp edge: fifo_V_PE_7_7_V_U for vertex PE_wrapper_6_7_U0
[initEdges] non-pp edge: fifo_V_PE_7_7_V_U for vertex PE_wrapper_7_7_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_6_8_V_U for vertex PE_wrapper_6_7_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_6_8_V_U for vertex PE_wrapper_6_8_U0
[initEdges] non-pp edge: fifo_L_drain_PE_6_7_V_U for vertex PE_wrapper_6_7_U0
[initEdges] non-pp edge: fifo_L_drain_PE_6_7_V_U for vertex L_drain_IO_L1_out_6_7_U0
[initEdges] non-pp edge: fifo_V_PE_7_8_V_U for vertex PE_wrapper_6_8_U0
[initEdges] non-pp edge: fifo_V_PE_7_8_V_U for vertex PE_wrapper_7_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_6_9_V_U for vertex PE_wrapper_6_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_6_9_V_U for vertex PE_wrapper_6_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_6_8_V_U for vertex PE_wrapper_6_8_U0
[initEdges] non-pp edge: fifo_L_drain_PE_6_8_V_U for vertex L_drain_IO_L1_out_6_8_U0
[initEdges] non-pp edge: fifo_V_PE_7_9_V_U for vertex PE_wrapper_6_9_U0
[initEdges] non-pp edge: fifo_V_PE_7_9_V_U for vertex PE_wrapper_7_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_6_10_V_U for vertex PE_wrapper_6_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_6_10_V_U for vertex PE_wrapper_6_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_6_9_V_U for vertex PE_wrapper_6_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_6_9_V_U for vertex L_drain_IO_L1_out_6_9_U0
[initEdges] non-pp edge: fifo_V_PE_7_10_V_U for vertex PE_wrapper_6_10_U0
[initEdges] non-pp edge: fifo_V_PE_7_10_V_U for vertex PE_wrapper_7_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_6_11_V_U for vertex PE_wrapper_6_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_6_11_V_U for vertex PE_wrapper_6_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_6_10_V_U for vertex PE_wrapper_6_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_6_10_V_U for vertex L_drain_IO_L1_out_6_10_U0
[initEdges] non-pp edge: fifo_V_PE_7_11_V_U for vertex PE_wrapper_6_11_U0
[initEdges] non-pp edge: fifo_V_PE_7_11_V_U for vertex PE_wrapper_7_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_6_11_V_U for vertex PE_wrapper_6_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_6_11_V_U for vertex L_drain_IO_L1_out_boundary_6_11_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_7_8_V_U for vertex PE_wrapper_7_7_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_7_8_V_U for vertex PE_wrapper_7_8_U0
[initEdges] non-pp edge: fifo_U_drain_PE_7_7_V_U for vertex PE_wrapper_7_7_U0
[initEdges] non-pp edge: fifo_U_drain_PE_7_7_V_U for vertex U_drain_IO_L1_out_boundary_7_7_U0
[initEdges] non-pp edge: fifo_V_PE_8_8_V_U for vertex PE_wrapper_7_8_U0
[initEdges] non-pp edge: fifo_V_PE_8_8_V_U for vertex PE_wrapper_8_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_7_9_V_U for vertex PE_wrapper_7_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_7_9_V_U for vertex PE_wrapper_7_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_7_8_V_U for vertex PE_wrapper_7_8_U0
[initEdges] non-pp edge: fifo_L_drain_PE_7_8_V_U for vertex L_drain_IO_L1_out_7_8_U0
[initEdges] non-pp edge: fifo_V_PE_8_9_V_U for vertex PE_wrapper_7_9_U0
[initEdges] non-pp edge: fifo_V_PE_8_9_V_U for vertex PE_wrapper_8_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_7_10_V_U for vertex PE_wrapper_7_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_7_10_V_U for vertex PE_wrapper_7_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_7_9_V_U for vertex PE_wrapper_7_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_7_9_V_U for vertex L_drain_IO_L1_out_7_9_U0
[initEdges] non-pp edge: fifo_V_PE_8_10_V_U for vertex PE_wrapper_7_10_U0
[initEdges] non-pp edge: fifo_V_PE_8_10_V_U for vertex PE_wrapper_8_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_7_11_V_U for vertex PE_wrapper_7_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_7_11_V_U for vertex PE_wrapper_7_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_7_10_V_U for vertex PE_wrapper_7_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_7_10_V_U for vertex L_drain_IO_L1_out_7_10_U0
[initEdges] non-pp edge: fifo_V_PE_8_11_V_U for vertex PE_wrapper_7_11_U0
[initEdges] non-pp edge: fifo_V_PE_8_11_V_U for vertex PE_wrapper_8_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_7_11_V_U for vertex PE_wrapper_7_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_7_11_V_U for vertex L_drain_IO_L1_out_boundary_7_11_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_8_9_V_U for vertex PE_wrapper_8_8_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_8_9_V_U for vertex PE_wrapper_8_9_U0
[initEdges] non-pp edge: fifo_U_drain_PE_8_8_V_U for vertex PE_wrapper_8_8_U0
[initEdges] non-pp edge: fifo_U_drain_PE_8_8_V_U for vertex U_drain_IO_L1_out_boundary_8_8_U0
[initEdges] non-pp edge: fifo_V_PE_9_9_V_U for vertex PE_wrapper_8_9_U0
[initEdges] non-pp edge: fifo_V_PE_9_9_V_U for vertex PE_wrapper_9_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_8_10_V_U for vertex PE_wrapper_8_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_8_10_V_U for vertex PE_wrapper_8_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_8_9_V_U for vertex PE_wrapper_8_9_U0
[initEdges] non-pp edge: fifo_L_drain_PE_8_9_V_U for vertex L_drain_IO_L1_out_8_9_U0
[initEdges] non-pp edge: fifo_V_PE_9_10_V_U for vertex PE_wrapper_8_10_U0
[initEdges] non-pp edge: fifo_V_PE_9_10_V_U for vertex PE_wrapper_9_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_8_11_V_U for vertex PE_wrapper_8_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_8_11_V_U for vertex PE_wrapper_8_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_8_10_V_U for vertex PE_wrapper_8_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_8_10_V_U for vertex L_drain_IO_L1_out_8_10_U0
[initEdges] non-pp edge: fifo_V_PE_9_11_V_U for vertex PE_wrapper_8_11_U0
[initEdges] non-pp edge: fifo_V_PE_9_11_V_U for vertex PE_wrapper_9_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_8_11_V_U for vertex PE_wrapper_8_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_8_11_V_U for vertex L_drain_IO_L1_out_boundary_8_11_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_9_10_V_U for vertex PE_wrapper_9_9_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_9_10_V_U for vertex PE_wrapper_9_10_U0
[initEdges] non-pp edge: fifo_U_drain_PE_9_9_V_U for vertex PE_wrapper_9_9_U0
[initEdges] non-pp edge: fifo_U_drain_PE_9_9_V_U for vertex U_drain_IO_L1_out_boundary_9_9_U0
[initEdges] non-pp edge: fifo_V_PE_10_10_V_U for vertex PE_wrapper_9_10_U0
[initEdges] non-pp edge: fifo_V_PE_10_10_V_U for vertex PE_wrapper_10_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_9_11_V_U for vertex PE_wrapper_9_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_9_11_V_U for vertex PE_wrapper_9_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_9_10_V_U for vertex PE_wrapper_9_10_U0
[initEdges] non-pp edge: fifo_L_drain_PE_9_10_V_U for vertex L_drain_IO_L1_out_9_10_U0
[initEdges] non-pp edge: fifo_V_PE_10_11_V_U for vertex PE_wrapper_9_11_U0
[initEdges] non-pp edge: fifo_V_PE_10_11_V_U for vertex PE_wrapper_10_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_9_11_V_U for vertex PE_wrapper_9_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_9_11_V_U for vertex L_drain_IO_L1_out_boundary_9_11_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_10_11_V_U for vertex PE_wrapper_10_10_U0
[initEdges] non-pp edge: fifo_U_tmp_1_PE_10_11_V_U for vertex PE_wrapper_10_11_U0
[initEdges] non-pp edge: fifo_U_drain_PE_10_10_V_U for vertex PE_wrapper_10_10_U0
[initEdges] non-pp edge: fifo_U_drain_PE_10_10_V_U for vertex U_drain_IO_L1_out_boundary_10_10_U0
[initEdges] non-pp edge: fifo_V_PE_11_11_V_U for vertex PE_wrapper_10_11_U0
[initEdges] non-pp edge: fifo_V_PE_11_11_V_U for vertex PE_wrapper_11_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_10_11_V_U for vertex PE_wrapper_10_11_U0
[initEdges] non-pp edge: fifo_L_drain_PE_10_11_V_U for vertex L_drain_IO_L1_out_boundary_10_11_U0
[initEdges] non-pp edge: fifo_U_drain_PE_11_11_V_U for vertex PE_wrapper_11_11_U0
[initEdges] non-pp edge: fifo_U_drain_PE_11_11_V_U for vertex U_drain_IO_L1_out_boundary_11_11_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_11_V_U for vertex L_drain_IO_L1_out_boundary_0_11_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_11_V_U for vertex L_drain_IO_L1_out_0_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_10_V_U for vertex L_drain_IO_L1_out_0_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_10_V_U for vertex L_drain_IO_L1_out_0_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_9_V_U for vertex L_drain_IO_L1_out_0_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_9_V_U for vertex L_drain_IO_L1_out_0_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_8_V_U for vertex L_drain_IO_L1_out_0_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_8_V_U for vertex L_drain_IO_L1_out_0_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_7_V_U for vertex L_drain_IO_L1_out_0_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_7_V_U for vertex L_drain_IO_L1_out_0_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_6_V_U for vertex L_drain_IO_L1_out_0_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_6_V_U for vertex L_drain_IO_L1_out_0_5_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_5_V_U for vertex L_drain_IO_L1_out_0_5_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_5_V_U for vertex L_drain_IO_L1_out_0_4_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_4_V_U for vertex L_drain_IO_L1_out_0_4_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_4_V_U for vertex L_drain_IO_L1_out_0_3_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_3_V_U for vertex L_drain_IO_L1_out_0_3_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_3_V_U for vertex L_drain_IO_L1_out_0_2_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_2_V_U for vertex L_drain_IO_L1_out_0_2_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_2_V_U for vertex L_drain_IO_L1_out_0_1_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_1_V_U for vertex L_drain_IO_L1_out_0_1_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_1_V_U for vertex L_drain_IO_L1_out_0_0_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_0_V_U for vertex L_drain_IO_L1_out_0_0_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_0_0_V_U for vertex L_drain_IO_L2_out_0_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_11_V_U for vertex L_drain_IO_L1_out_boundary_1_11_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_11_V_U for vertex L_drain_IO_L1_out_1_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_10_V_U for vertex L_drain_IO_L1_out_1_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_10_V_U for vertex L_drain_IO_L1_out_1_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_9_V_U for vertex L_drain_IO_L1_out_1_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_9_V_U for vertex L_drain_IO_L1_out_1_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_8_V_U for vertex L_drain_IO_L1_out_1_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_8_V_U for vertex L_drain_IO_L1_out_1_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_7_V_U for vertex L_drain_IO_L1_out_1_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_7_V_U for vertex L_drain_IO_L1_out_1_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_6_V_U for vertex L_drain_IO_L1_out_1_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_6_V_U for vertex L_drain_IO_L1_out_1_5_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_5_V_U for vertex L_drain_IO_L1_out_1_5_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_5_V_U for vertex L_drain_IO_L1_out_1_4_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_4_V_U for vertex L_drain_IO_L1_out_1_4_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_4_V_U for vertex L_drain_IO_L1_out_1_3_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_3_V_U for vertex L_drain_IO_L1_out_1_3_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_3_V_U for vertex L_drain_IO_L1_out_1_2_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_2_V_U for vertex L_drain_IO_L1_out_1_2_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_2_V_U for vertex L_drain_IO_L1_out_1_1_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_1_V_U for vertex L_drain_IO_L1_out_1_1_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_1_1_V_U for vertex L_drain_IO_L2_out_1_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_11_V_U for vertex L_drain_IO_L1_out_boundary_2_11_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_11_V_U for vertex L_drain_IO_L1_out_2_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_10_V_U for vertex L_drain_IO_L1_out_2_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_10_V_U for vertex L_drain_IO_L1_out_2_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_9_V_U for vertex L_drain_IO_L1_out_2_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_9_V_U for vertex L_drain_IO_L1_out_2_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_8_V_U for vertex L_drain_IO_L1_out_2_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_8_V_U for vertex L_drain_IO_L1_out_2_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_7_V_U for vertex L_drain_IO_L1_out_2_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_7_V_U for vertex L_drain_IO_L1_out_2_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_6_V_U for vertex L_drain_IO_L1_out_2_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_6_V_U for vertex L_drain_IO_L1_out_2_5_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_5_V_U for vertex L_drain_IO_L1_out_2_5_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_5_V_U for vertex L_drain_IO_L1_out_2_4_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_4_V_U for vertex L_drain_IO_L1_out_2_4_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_4_V_U for vertex L_drain_IO_L1_out_2_3_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_3_V_U for vertex L_drain_IO_L1_out_2_3_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_3_V_U for vertex L_drain_IO_L1_out_2_2_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_2_V_U for vertex L_drain_IO_L1_out_2_2_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_2_2_V_U for vertex L_drain_IO_L2_out_2_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_11_V_U for vertex L_drain_IO_L1_out_boundary_3_11_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_11_V_U for vertex L_drain_IO_L1_out_3_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_10_V_U for vertex L_drain_IO_L1_out_3_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_10_V_U for vertex L_drain_IO_L1_out_3_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_9_V_U for vertex L_drain_IO_L1_out_3_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_9_V_U for vertex L_drain_IO_L1_out_3_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_8_V_U for vertex L_drain_IO_L1_out_3_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_8_V_U for vertex L_drain_IO_L1_out_3_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_7_V_U for vertex L_drain_IO_L1_out_3_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_7_V_U for vertex L_drain_IO_L1_out_3_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_6_V_U for vertex L_drain_IO_L1_out_3_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_6_V_U for vertex L_drain_IO_L1_out_3_5_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_5_V_U for vertex L_drain_IO_L1_out_3_5_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_5_V_U for vertex L_drain_IO_L1_out_3_4_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_4_V_U for vertex L_drain_IO_L1_out_3_4_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_4_V_U for vertex L_drain_IO_L1_out_3_3_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_3_V_U for vertex L_drain_IO_L1_out_3_3_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_3_3_V_U for vertex L_drain_IO_L2_out_3_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_4_11_V_U for vertex L_drain_IO_L1_out_boundary_4_11_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_4_11_V_U for vertex L_drain_IO_L1_out_4_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_4_10_V_U for vertex L_drain_IO_L1_out_4_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_4_10_V_U for vertex L_drain_IO_L1_out_4_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_4_9_V_U for vertex L_drain_IO_L1_out_4_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_4_9_V_U for vertex L_drain_IO_L1_out_4_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_4_8_V_U for vertex L_drain_IO_L1_out_4_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_4_8_V_U for vertex L_drain_IO_L1_out_4_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_4_7_V_U for vertex L_drain_IO_L1_out_4_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_4_7_V_U for vertex L_drain_IO_L1_out_4_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_4_6_V_U for vertex L_drain_IO_L1_out_4_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_4_6_V_U for vertex L_drain_IO_L1_out_4_5_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_4_5_V_U for vertex L_drain_IO_L1_out_4_5_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_4_5_V_U for vertex L_drain_IO_L1_out_4_4_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_4_4_V_U for vertex L_drain_IO_L1_out_4_4_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_4_4_V_U for vertex L_drain_IO_L2_out_4_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_5_11_V_U for vertex L_drain_IO_L1_out_boundary_5_11_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_5_11_V_U for vertex L_drain_IO_L1_out_5_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_5_10_V_U for vertex L_drain_IO_L1_out_5_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_5_10_V_U for vertex L_drain_IO_L1_out_5_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_5_9_V_U for vertex L_drain_IO_L1_out_5_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_5_9_V_U for vertex L_drain_IO_L1_out_5_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_5_8_V_U for vertex L_drain_IO_L1_out_5_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_5_8_V_U for vertex L_drain_IO_L1_out_5_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_5_7_V_U for vertex L_drain_IO_L1_out_5_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_5_7_V_U for vertex L_drain_IO_L1_out_5_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_5_6_V_U for vertex L_drain_IO_L1_out_5_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_5_6_V_U for vertex L_drain_IO_L1_out_5_5_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_5_5_V_U for vertex L_drain_IO_L1_out_5_5_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_5_5_V_U for vertex L_drain_IO_L2_out_5_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_6_11_V_U for vertex L_drain_IO_L1_out_boundary_6_11_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_6_11_V_U for vertex L_drain_IO_L1_out_6_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_6_10_V_U for vertex L_drain_IO_L1_out_6_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_6_10_V_U for vertex L_drain_IO_L1_out_6_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_6_9_V_U for vertex L_drain_IO_L1_out_6_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_6_9_V_U for vertex L_drain_IO_L1_out_6_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_6_8_V_U for vertex L_drain_IO_L1_out_6_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_6_8_V_U for vertex L_drain_IO_L1_out_6_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_6_7_V_U for vertex L_drain_IO_L1_out_6_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_6_7_V_U for vertex L_drain_IO_L1_out_6_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_6_6_V_U for vertex L_drain_IO_L1_out_6_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_6_6_V_U for vertex L_drain_IO_L2_out_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_7_11_V_U for vertex L_drain_IO_L1_out_boundary_7_11_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_7_11_V_U for vertex L_drain_IO_L1_out_7_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_7_10_V_U for vertex L_drain_IO_L1_out_7_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_7_10_V_U for vertex L_drain_IO_L1_out_7_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_7_9_V_U for vertex L_drain_IO_L1_out_7_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_7_9_V_U for vertex L_drain_IO_L1_out_7_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_7_8_V_U for vertex L_drain_IO_L1_out_7_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_7_8_V_U for vertex L_drain_IO_L1_out_7_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_7_7_V_U for vertex L_drain_IO_L1_out_7_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_7_7_V_U for vertex L_drain_IO_L2_out_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_8_11_V_U for vertex L_drain_IO_L1_out_boundary_8_11_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_8_11_V_U for vertex L_drain_IO_L1_out_8_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_8_10_V_U for vertex L_drain_IO_L1_out_8_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_8_10_V_U for vertex L_drain_IO_L1_out_8_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_8_9_V_U for vertex L_drain_IO_L1_out_8_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_8_9_V_U for vertex L_drain_IO_L1_out_8_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_8_8_V_U for vertex L_drain_IO_L1_out_8_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_8_8_V_U for vertex L_drain_IO_L2_out_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_9_11_V_U for vertex L_drain_IO_L1_out_boundary_9_11_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_9_11_V_U for vertex L_drain_IO_L1_out_9_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_9_10_V_U for vertex L_drain_IO_L1_out_9_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_9_10_V_U for vertex L_drain_IO_L1_out_9_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_9_9_V_U for vertex L_drain_IO_L1_out_9_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_9_9_V_U for vertex L_drain_IO_L2_out_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_10_11_V_U for vertex L_drain_IO_L1_out_boundary_10_11_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_10_11_V_U for vertex L_drain_IO_L1_out_10_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_10_10_V_U for vertex L_drain_IO_L1_out_10_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L1_out_10_10_V_U for vertex L_drain_IO_L2_out_boundary_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_10_V_U for vertex L_drain_IO_L2_out_boundary_10_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_10_V_U for vertex L_drain_IO_L2_out_9_U0Welcome to the CBC MILP Solver 
Version: Trunk
Build Date: Apr 16 2020 

Starting solution of the Linear programming relaxation problem using Primal Simplex

Clp0024I Matrix will be packed to eliminate 572 small elements
Coin0506I Presolve 691 (-24) rows, 550 (-9) columns and 2070 (-987) elements
Clp1000I sum of infeasibilities 0 - average 0, 550 fixed columns
Coin0506I Presolve 0 (-691) rows, 0 (-550) columns and 0 (-2070) elements
Clp0000I Optimal - objective value 0
Clp0000I Optimal - objective value 0
Coin0511I After Postsolve, objective 0, infeasibilities - dual 0 (0), primal 0 (0)
Clp0000I Optimal - objective value 0
Clp0000I Optimal - objective value 0
Clp0000I Optimal - objective value 0
Coin0511I After Postsolve, objective 0, infeasibilities - dual 0 (0), primal 0 (0)
Clp0032I Optimal objective 0 - 0 iterations time 0.012, Presolve 0.00, Idiot 0.01

Starting MIP optimization

[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_9_V_U for vertex L_drain_IO_L2_out_9_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_9_V_U for vertex L_drain_IO_L2_out_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_8_V_U for vertex L_drain_IO_L2_out_8_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_8_V_U for vertex L_drain_IO_L2_out_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_7_V_U for vertex L_drain_IO_L2_out_7_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_7_V_U for vertex L_drain_IO_L2_out_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_6_V_U for vertex L_drain_IO_L2_out_6_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_6_V_U for vertex L_drain_IO_L2_out_5_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_5_V_U for vertex L_drain_IO_L2_out_5_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_5_V_U for vertex L_drain_IO_L2_out_4_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_4_V_U for vertex L_drain_IO_L2_out_4_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_4_V_U for vertex L_drain_IO_L2_out_3_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_3_V_U for vertex L_drain_IO_L2_out_3_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_3_V_U for vertex L_drain_IO_L2_out_2_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_2_V_U for vertex L_drain_IO_L2_out_2_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_2_V_U for vertex L_drain_IO_L2_out_1_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_1_V_U for vertex L_drain_IO_L2_out_1_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_1_V_U for vertex L_drain_IO_L2_out_0_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_0_V_U for vertex L_drain_IO_L2_out_0_U0
[initEdges] non-pp edge: fifo_L_drain_L_drain_IO_L2_out_0_V_U for vertex L_drain_IO_L3_out_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_0_0_V_U for vertex U_drain_IO_L1_out_boundary_0_0_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_0_0_V_U for vertex U_drain_IO_L2_out_0_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_1_1_V_U for vertex U_drain_IO_L1_out_boundary_1_1_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_1_1_V_U for vertex U_drain_IO_L2_out_1_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_2_2_V_U for vertex U_drain_IO_L1_out_boundary_2_2_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_2_2_V_U for vertex U_drain_IO_L2_out_2_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_3_3_V_U for vertex U_drain_IO_L1_out_boundary_3_3_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_3_3_V_U for vertex U_drain_IO_L2_out_3_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_4_4_V_U for vertex U_drain_IO_L1_out_boundary_4_4_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_4_4_V_U for vertex U_drain_IO_L2_out_4_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_5_5_V_U for vertex U_drain_IO_L1_out_boundary_5_5_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_5_5_V_U for vertex U_drain_IO_L2_out_5_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_6_6_V_U for vertex U_drain_IO_L1_out_boundary_6_6_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_6_6_V_U for vertex U_drain_IO_L2_out_6_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_7_7_V_U for vertex U_drain_IO_L1_out_boundary_7_7_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_7_7_V_U for vertex U_drain_IO_L2_out_7_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_8_8_V_U for vertex U_drain_IO_L1_out_boundary_8_8_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_8_8_V_U for vertex U_drain_IO_L2_out_8_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_9_9_V_U for vertex U_drain_IO_L1_out_boundary_9_9_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_9_9_V_U for vertex U_drain_IO_L2_out_9_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_10_10_V_U for vertex U_drain_IO_L1_out_boundary_10_10_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_10_10_V_U for vertex U_drain_IO_L2_out_10_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_11_11_V_U for vertex U_drain_IO_L1_out_boundary_11_11_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L1_out_11_11_V_U for vertex U_drain_IO_L2_out_boundary_11_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_11_V_U for vertex U_drain_IO_L2_out_boundary_11_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_11_V_U for vertex U_drain_IO_L2_out_10_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_10_V_U for vertex U_drain_IO_L2_out_10_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_10_V_U for vertex U_drain_IO_L2_out_9_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_9_V_U for vertex U_drain_IO_L2_out_9_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_9_V_U for vertex U_drain_IO_L2_out_8_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_8_V_U for vertex U_drain_IO_L2_out_8_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_8_V_U for vertex U_drain_IO_L2_out_7_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_7_V_U for vertex U_drain_IO_L2_out_7_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_7_V_U for vertex U_drain_IO_L2_out_6_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_6_V_U for vertex U_drain_IO_L2_out_6_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_6_V_U for vertex U_drain_IO_L2_out_5_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_5_V_U for vertex U_drain_IO_L2_out_5_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_5_V_U for vertex U_drain_IO_L2_out_4_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_4_V_U for vertex U_drain_IO_L2_out_4_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_4_V_U for vertex U_drain_IO_L2_out_3_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_3_V_U for vertex U_drain_IO_L2_out_3_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_3_V_U for vertex U_drain_IO_L2_out_2_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_2_V_U for vertex U_drain_IO_L2_out_2_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_2_V_U for vertex U_drain_IO_L2_out_1_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_1_V_U for vertex U_drain_IO_L2_out_1_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_1_V_U for vertex U_drain_IO_L2_out_0_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_0_V_U for vertex U_drain_IO_L2_out_0_U0
[initEdges] non-pp edge: fifo_U_drain_U_drain_IO_L2_out_0_V_U for vertex U_drain_IO_L3_out_U0
[splitHalfHelper] area[0][BRAM] = 1382.4
[splitHalfHelper] area[1][BRAM] = 691.1999999999999
[splitHalfHelper] area[0][DSP] = 3456.0
[splitHalfHelper] area[1][DSP] = 1728.0
[splitHalfHelper] area[0][FF] = 915840.0
[splitHalfHelper] area[1][FF] = 457920.0
[splitHalfHelper] area[0][LUT] = 457920.0
[splitHalfHelper] area[1][LUT] = 228960.0
[splitHalfHelper] area[0][URAM] = 384.0
[splitHalfHelper] area[1][URAM] = 192.0
kernel0_control_s_axi_U 	-> 0-half
kernel0_gmem_A_m_axi_U 	-> 0-half
kernel0_gmem_L_m_axi_U 	-> 0-half
kernel0_gmem_U_m_axi_U 	-> 0-half
A_IO_L3_in6_U0 	-> 0-half
A_IO_L2_in_boundary_0_U0 	-> 0-half
A_IO_L1_in_0_0_U0 	-> 0-half
A_IO_L1_in_0_1_U0 	-> 0-half
A_IO_L1_in_0_2_U0 	-> 0-half
A_IO_L1_in_0_3_U0 	-> 0-half
A_IO_L1_in_0_4_U0 	-> 0-half
A_IO_L1_in_0_5_U0 	-> 0-half
A_IO_L1_in_0_6_U0 	-> 0-half
A_IO_L1_in_0_7_U0 	-> 0-half
A_IO_L1_in_0_8_U0 	-> 0-half
A_IO_L1_in_0_9_U0 	-> 0-half
A_IO_L1_in_0_10_U0 	-> 0-half
A_IO_L1_in_boundary_0_11_U0 	-> 0-half
PE_wrapper_0_0_U0 	-> 0-half
PE_wrapper_0_1_U0 	-> 0-half
PE_wrapper_0_2_U0 	-> 0-half
PE_wrapper_0_3_U0 	-> 0-half
PE_wrapper_0_4_U0 	-> 0-half
PE_wrapper_0_5_U0 	-> 0-half
PE_wrapper_0_6_U0 	-> 0-half
PE_wrapper_0_7_U0 	-> 0-half
PE_wrapper_0_8_U0 	-> 0-half
PE_wrapper_0_9_U0 	-> 0-half
PE_wrapper_0_10_U0 	-> 0-half
PE_wrapper_0_11_U0 	-> 0-half
PE_wrapper_1_1_U0 	-> 0-half
PE_wrapper_1_2_U0 	-> 0-half
PE_wrapper_1_3_U0 	-> 0-half
PE_wrapper_1_4_U0 	-> 0-half
PE_wrapper_1_5_U0 	-> 0-halfOption for timeMode changed from cpu to elapsed
maxSavedSolutions was changed from 0 to 10
Continuous objective value is 0 - 0.01 seconds
Cgl0002I 7 variables fixed
Cgl0003I 0 fixed, 347 tightened bounds, 0 strengthened rows, 0 substitutions
Cgl0004I processed model has 691 rows, 550 columns (550 integer (203 of which binary)) and 2070 elements
Coin3009W Conflict graph built in 0.000 seconds, density: 0.034%
Cutoff increment increased from 1e-05 to 31.9999
Cbc0038I Initial state - 0 integers unsatisfied sum - 0
Cbc0038I Solution found of -0
Cbc0038I Cleaned solution of -0
Cbc0038I Before mini branch and bound, 550 integers at bound fixed and 0 continuous
Cbc0038I Mini branch and bound did not improve solution (0.03 seconds)
Cbc0038I After 0.03 seconds - Feasibility pump exiting with objective of -0 - took 0.00 seconds
Cbc0012I Integer solution of -0 found by feasibility pump after 0 iterations and 0 nodes (0.03 seconds)
Cbc0001I Search completed - best objective -0, took 0 iterations and 0 nodes (0.03 seconds)
Cbc0035I Maximum depth 0, 0 variables fixed on reduced cost
Cuts at root node changed objective from 0 to 0
Probing was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
Gomory was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
Knapsack was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
Clique was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
OddWheel was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
MixedIntegerRounding2 was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
FlowCover was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
TwoMirCuts was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
ZeroHalf was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)

Result - Optimal solution found

Objective value:                -0.00000000
Enumerated nodes:               0
Total iterations:               0
Time (CPU seconds):             0.03
Time (Wallclock seconds):       0.03

Total time (CPU seconds):       0.03   (Wallclock seconds):       0.03

Starting solution of the Linear programming relaxation problem using Primal Simplex

Clp0024I Matrix will be packed to eliminate 572 small elements
Coin0506I Presolve 691 (-24) rows, 550 (-9) columns and 2070 (-987) elements
Clp1000I sum of infeasibilities 0 - average 0, 550 fixed columns
Coin0506I Presolve 0 (-691) rows, 0 (-550) columns and 0 (-2070) elements
Clp0000I Optimal - objective value 0
Clp0000I Optimal - objective value 0
Coin0511I After Postsolve, objective 0, infeasibilities - dual 0 (0), primal 0 (0)
Clp0006I 0  Obj 0
Clp0000I Optimal - objective value 0
Clp0000I Optimal - objective value 0
Clp0000I Optimal - objective value 0
Coin0511I After Postsolve, objective 0, infeasibilities - dual 0 (0), primal 0 (0)
Clp0032I Optimal objective 0 - 0 iterations time 0.012, Presolve 0.00, Idiot 0.01

Starting MIP optimization

PE_wrapper_1_6_U0 	-> 0-half
PE_wrapper_1_7_U0 	-> 0-half
PE_wrapper_1_8_U0 	-> 0-half
PE_wrapper_1_9_U0 	-> 0-half
PE_wrapper_1_10_U0 	-> 0-half
PE_wrapper_1_11_U0 	-> 0-half
PE_wrapper_2_2_U0 	-> 0-half
PE_wrapper_2_3_U0 	-> 0-half
PE_wrapper_2_4_U0 	-> 0-half
PE_wrapper_2_5_U0 	-> 0-half
PE_wrapper_2_6_U0 	-> 0-half
PE_wrapper_2_7_U0 	-> 0-half
PE_wrapper_2_8_U0 	-> 0-half
PE_wrapper_2_9_U0 	-> 0-half
PE_wrapper_2_10_U0 	-> 0-half
PE_wrapper_2_11_U0 	-> 0-half
PE_wrapper_3_3_U0 	-> 0-half
PE_wrapper_3_4_U0 	-> 0-half
PE_wrapper_3_5_U0 	-> 0-half
PE_wrapper_3_6_U0 	-> 0-half
PE_wrapper_3_7_U0 	-> 0-half
PE_wrapper_3_8_U0 	-> 0-half
PE_wrapper_3_9_U0 	-> 0-half
PE_wrapper_3_10_U0 	-> 0-half
PE_wrapper_3_11_U0 	-> 0-half
PE_wrapper_4_4_U0 	-> 0-half
PE_wrapper_4_5_U0 	-> 0-half
PE_wrapper_4_6_U0 	-> 0-half
PE_wrapper_4_7_U0 	-> 0-half
PE_wrapper_4_8_U0 	-> 0-half
PE_wrapper_4_9_U0 	-> 0-half
PE_wrapper_4_10_U0 	-> 0-half
PE_wrapper_4_11_U0 	-> 0-half
PE_wrapper_5_5_U0 	-> 0-half
PE_wrapper_5_6_U0 	-> 0-half
PE_wrapper_5_7_U0 	-> 0-half
PE_wrapper_5_8_U0 	-> 0-half
PE_wrapper_5_9_U0 	-> 0-half
PE_wrapper_5_10_U0 	-> 0-half
PE_wrapper_5_11_U0 	-> 0-half
PE_wrapper_6_6_U0 	-> 0-half
PE_wrapper_6_7_U0 	-> 0-half
PE_wrapper_6_8_U0 	-> 0-half
PE_wrapper_6_9_U0 	-> 0-half
PE_wrapper_6_10_U0 	-> 0-half
PE_wrapper_6_11_U0 	-> 0-half
PE_wrapper_7_7_U0 	-> 0-half
PE_wrapper_7_8_U0 	-> 0-half
PE_wrapper_7_9_U0 	-> 0-half
PE_wrapper_7_10_U0 	-> 0-half
PE_wrapper_7_11_U0 	-> 0-half
PE_wrapper_8_8_U0 	-> 0-half
PE_wrapper_8_9_U0 	-> 0-half
PE_wrapper_8_10_U0 	-> 0-half
PE_wrapper_8_11_U0 	-> 0-half
PE_wrapper_9_9_U0 	-> 0-half
PE_wrapper_9_10_U0 	-> 0-half
PE_wrapper_9_11_U0 	-> 0-half
PE_wrapper_10_10_U0 	-> 0-half
PE_wrapper_10_11_U0 	-> 0-half
PE_wrapper_11_11_U0 	-> 0-half
L_drain_IO_L1_out_boundary_0_11_U0 	-> 0-half
L_drain_IO_L1_out_0_10_U0 	-> 0-half
L_drain_IO_L1_out_0_9_U0 	-> 0-half
L_drain_IO_L1_out_0_8_U0 	-> 0-half
L_drain_IO_L1_out_0_7_U0 	-> 0-half
L_drain_IO_L1_out_0_6_U0 	-> 0-half
L_drain_IO_L1_out_0_5_U0 	-> 0-half
L_drain_IO_L1_out_0_4_U0 	-> 0-half
L_drain_IO_L1_out_0_3_U0 	-> 0-half
L_drain_IO_L1_out_0_2_U0 	-> 0-half
L_drain_IO_L1_out_0_1_U0 	-> 0-half
L_drain_IO_L1_out_0_0_U0 	-> 0-half
L_drain_IO_L1_out_boundary_1_11_U0 	-> 0-half
L_drain_IO_L1_out_1_10_U0 	-> 0-half
L_drain_IO_L1_out_1_9_U0 	-> 0-half
L_drain_IO_L1_out_1_8_U0 	-> 0-half
L_drain_IO_L1_out_1_7_U0 	-> 0-half
L_drain_IO_L1_out_1_6_U0 	-> 0-half
L_drain_IO_L1_out_1_5_U0 	-> 0-half
L_drain_IO_L1_out_1_4_U0 	-> 0-half
L_drain_IO_L1_out_1_3_U0 	-> 0-half
L_drain_IO_L1_out_1_2_U0 	-> 0-half
L_drain_IO_L1_out_1_1_U0 	-> 0-half
L_drain_IO_L1_out_boundary_2_11_U0 	-> 0-half
L_drain_IO_L1_out_2_10_U0 	-> 0-half
L_drain_IO_L1_out_2_9_U0 	-> 0-half
L_drain_IO_L1_out_2_8_U0 	-> 0-half
L_drain_IO_L1_out_2_7_U0 	-> 0-half
L_drain_IO_L1_out_2_6_U0 	-> 0-half
L_drain_IO_L1_out_2_5_U0 	-> 0-half
L_drain_IO_L1_out_2_4_U0 	-> 0-half
L_drain_IO_L1_out_2_3_U0 	-> 0-half
L_drain_IO_L1_out_2_2_U0 	-> 0-half
L_drain_IO_L1_out_boundary_3_11_U0 	-> 0-half
L_drain_IO_L1_out_3_10_U0 	-> 0-half
L_drain_IO_L1_out_3_9_U0 	-> 0-half
L_drain_IO_L1_out_3_8_U0 	-> 0-half
L_drain_IO_L1_out_3_7_U0 	-> 0-half
L_drain_IO_L1_out_3_6_U0 	-> 0-half
L_drain_IO_L1_out_3_5_U0 	-> 0-half
L_drain_IO_L1_out_3_4_U0 	-> 0-half
L_drain_IO_L1_out_3_3_U0 	-> 0-half
L_drain_IO_L1_out_boundary_4_11_U0 	-> 0-half
L_drain_IO_L1_out_4_10_U0 	-> 0-half
L_drain_IO_L1_out_4_9_U0 	-> 0-half
L_drain_IO_L1_out_4_8_U0 	-> 0-half
L_drain_IO_L1_out_4_7_U0 	-> 0-half
L_drain_IO_L1_out_4_6_U0 	-> 0-half
L_drain_IO_L1_out_4_5_U0 	-> 0-half
L_drain_IO_L1_out_4_4_U0 	-> 0-half
L_drain_IO_L1_out_boundary_5_11_U0 	-> 0-half
L_drain_IO_L1_out_5_10_U0 	-> 0-half
L_drain_IO_L1_out_5_9_U0 	-> 0-half
L_drain_IO_L1_out_5_8_U0 	-> 0-half
L_drain_IO_L1_out_5_7_U0 	-> 0-half
L_drain_IO_L1_out_5_6_U0 	-> 0-half
L_drain_IO_L1_out_5_5_U0 	-> 0-half
L_drain_IO_L1_out_boundary_6_11_U0 	-> 0-half
L_drain_IO_L1_out_6_10_U0 	-> 0-half
L_drain_IO_L1_out_6_9_U0 	-> 0-half
L_drain_IO_L1_out_6_8_U0 	-> 0-half
L_drain_IO_L1_out_6_7_U0 	-> 0-half
L_drain_IO_L1_out_6_6_U0 	-> 0-half
L_drain_IO_L1_out_boundary_7_11_U0 	-> 0-half
L_drain_IO_L1_out_7_10_U0 	-> 0-half
L_drain_IO_L1_out_7_9_U0 	-> 0-half
L_drain_IO_L1_out_7_8_U0 	-> 0-half
L_drain_IO_L1_out_7_7_U0 	-> 0-half
L_drain_IO_L1_out_boundary_8_11_U0 	-> 0-half
L_drain_IO_L1_out_8_10_U0 	-> 0-half
L_drain_IO_L1_out_8_9_U0 	-> 0-half
L_drain_IO_L1_out_8_8_U0 	-> 0-half
L_drain_IO_L1_out_boundary_9_11_U0 	-> 0-half
L_drain_IO_L1_out_9_10_U0 	-> 0-half
L_drain_IO_L1_out_9_9_U0 	-> 0-half
L_drain_IO_L1_out_boundary_10_11_U0 	-> 0-half
L_drain_IO_L1_out_10_10_U0 	-> 0-half
L_drain_IO_L2_out_boundary_10_U0 	-> 0-half
L_drain_IO_L2_out_9_U0 	-> 0-half
L_drain_IO_L2_out_8_U0 	-> 0-half
L_drain_IO_L2_out_7_U0 	-> 0-half
L_drain_IO_L2_out_6_U0 	-> 0-half
L_drain_IO_L2_out_5_U0 	-> 0-half
L_drain_IO_L2_out_4_U0 	-> 0-half
L_drain_IO_L2_out_3_U0 	-> 0-half
L_drain_IO_L2_out_2_U0 	-> 0-half
L_drain_IO_L2_out_1_U0 	-> 0-half
L_drain_IO_L2_out_0_U0 	-> 0-half
L_drain_IO_L3_out_U0 	-> 0-half
U_drain_IO_L1_out_boundary_0_0_U0 	-> 0-half
U_drain_IO_L1_out_boundary_1_1_U0 	-> 0-half
U_drain_IO_L1_out_boundary_2_2_U0 	-> 0-half
U_drain_IO_L1_out_boundary_3_3_U0 	-> 0-half
U_drain_IO_L1_out_boundary_4_4_U0 	-> 0-half
U_drain_IO_L1_out_boundary_5_5_U0 	-> 0-half
U_drain_IO_L1_out_boundary_6_6_U0 	-> 0-half
U_drain_IO_L1_out_boundary_7_7_U0 	-> 0-half
U_drain_IO_L1_out_boundary_8_8_U0 	-> 0-half
U_drain_IO_L1_out_boundary_9_9_U0 	-> 0-half
U_drain_IO_L1_out_boundary_10_10_U0 	-> 0-half
U_drain_IO_L1_out_boundary_11_11_U0 	-> 0-half
U_drain_IO_L2_out_boundary_11_U0 	-> 0-half
U_drain_IO_L2_out_10_U0 	-> 0-half
U_drain_IO_L2_out_9_U0 	-> 0-half
U_drain_IO_L2_out_8_U0 	-> 0-half
U_drain_IO_L2_out_7_U0 	-> 0-half
U_drain_IO_L2_out_6_U0 	-> 0-half
U_drain_IO_L2_out_5_U0 	-> 0-half
U_drain_IO_L2_out_4_U0 	-> 0-half
U_drain_IO_L2_out_3_U0 	-> 0-half
U_drain_IO_L2_out_2_U0 	-> 0-half
U_drain_IO_L2_out_1_U0 	-> 0-half
U_drain_IO_L2_out_0_U0 	-> 0-half
U_drain_IO_L3_out_U0 	-> 0-half
In the 0-Half:
    BRAM usage: 0 / 1382.4 = 0.0
    DSP usage: 330 / 3456.0 = 0.0954861111111111
    FF usage: 171570 / 915840.0 = 0.18733621593291405
    LUT usage: 166712 / 457920.0 = 0.36406359189378057

    URAM usage: 0 / 384.0 = 0.0

kernel0_control_s_axi_U	0.0
kernel0_gmem_A_m_axi_U	0.0
kernel0_gmem_L_m_axi_U	0.0
kernel0_gmem_U_m_axi_U	0.0
A_IO_L3_in6_U0	0.0
A_IO_L2_in_boundary_0_U0	0.0
A_IO_L1_in_0_0_U0	0.0
A_IO_L1_in_0_1_U0	0.0
A_IO_L1_in_0_2_U0	0.0
A_IO_L1_in_0_3_U0	0.0
A_IO_L1_in_0_4_U0	0.0
A_IO_L1_in_0_5_U0	0.0
A_IO_L1_in_0_6_U0	0.0
A_IO_L1_in_0_7_U0	0.0
A_IO_L1_in_0_8_U0	0.0
A_IO_L1_in_0_9_U0	0.0
A_IO_L1_in_0_10_U0	0.0
A_IO_L1_in_boundary_0_11_U0	0.0
PE_wrapper_0_0_U0	0.0
PE_wrapper_0_1_U0	0.0
PE_wrapper_0_2_U0	0.0
PE_wrapper_0_3_U0	0.0
PE_wrapper_0_4_U0	0.0
PE_wrapper_0_5_U0	0.0
PE_wrapper_0_6_U0	0.0
PE_wrapper_0_7_U0	0.0
PE_wrapper_0_8_U0	0.0
PE_wrapper_0_9_U0	0.0
PE_wrapper_0_10_U0	0.0
PE_wrapper_0_11_U0	0.0
PE_wrapper_1_1_U0	0.0
PE_wrapper_1_2_U0	0.0
PE_wrapper_1_3_U0	0.0
PE_wrapper_1_4_U0	0.0
PE_wrapper_1_5_U0	0.0
PE_wrapper_1_6_U0	0.0
PE_wrapper_1_7_U0	0.0
PE_wrapper_1_8_U0	0.0
PE_wrapper_1_9_U0	0.0
PE_wrapper_1_10_U0	0.0
PE_wrapper_1_11_U0	0.0
PE_wrapper_2_2_U0	0.0
PE_wrapper_2_3_U0	0.0
PE_wrapper_2_4_U0	0.0
PE_wrapper_2_5_U0	0.0
PE_wrapper_2_6_U0	0.0
PE_wrapper_2_7_U0	0.0
PE_wrapper_2_8_U0	0.0
PE_wrapper_2_9_U0	0.0
PE_wrapper_2_10_U0	0.0
PE_wrapper_2_11_U0	0.0
PE_wrapper_3_3_U0	0.0
PE_wrapper_3_4_U0	0.0
PE_wrapper_3_5_U0	0.0
PE_wrapper_3_6_U0	0.0
PE_wrapper_3_7_U0	0.0
PE_wrapper_3_8_U0	0.0
PE_wrapper_3_9_U0	0.0
PE_wrapper_3_10_U0	0.0
PE_wrapper_3_11_U0	0.0
PE_wrapper_4_4_U0	0.0
PE_wrapper_4_5_U0	0.0
PE_wrapper_4_6_U0	0.0
PE_wrapper_4_7_U0	0.0
PE_wrapper_4_8_U0	0.0
PE_wrapper_4_9_U0	0.0
PE_wrapper_4_10_U0	0.0
PE_wrapper_4_11_U0	0.0
PE_wrapper_5_5_U0	0.0
PE_wrapper_5_6_U0	0.0
PE_wrapper_5_7_U0	0.0
PE_wrapper_5_8_U0	0.0
PE_wrapper_5_9_U0	0.0
PE_wrapper_5_10_U0	0.0
PE_wrapper_5_11_U0	0.0
PE_wrapper_6_6_U0	0.0
PE_wrapper_6_7_U0	0.0
PE_wrapper_6_8_U0	0.0
PE_wrapper_6_9_U0	0.0
PE_wrapper_6_10_U0	0.0
PE_wrapper_6_11_U0	0.0
PE_wrapper_7_7_U0	0.0Option for timeMode changed from cpu to elapsed
maxSavedSolutions was changed from 0 to 10
Continuous objective value is 0 - 0.01 seconds
Cgl0002I 7 variables fixed
Cgl0003I 0 fixed, 347 tightened bounds, 0 strengthened rows, 0 substitutions
Cgl0004I processed model has 691 rows, 550 columns (550 integer (203 of which binary)) and 2070 elements
Coin3009W Conflict graph built in 0.000 seconds, density: 0.034%
Cutoff increment increased from 1e-05 to 31.9999
Cbc0038I Initial state - 0 integers unsatisfied sum - 0
Cbc0038I Solution found of -0
Cbc0038I Cleaned solution of -0
Cbc0038I Before mini branch and bound, 550 integers at bound fixed and 0 continuous
Cbc0038I Mini branch and bound did not improve solution (0.03 seconds)
Cbc0038I After 0.03 seconds - Feasibility pump exiting with objective of -0 - took 0.00 seconds
Cbc0012I Integer solution of -0 found by feasibility pump after 0 iterations and 0 nodes (0.03 seconds)
Cbc0001I Search completed - best objective -0, took 0 iterations and 0 nodes (0.03 seconds)
Cbc0035I Maximum depth 0, 0 variables fixed on reduced cost
Cuts at root node changed objective from 0 to 0
Probing was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
Gomory was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
Knapsack was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
Clique was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
OddWheel was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
MixedIntegerRounding2 was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
FlowCover was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
TwoMirCuts was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
ZeroHalf was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)

Result - Optimal solution found

Objective value:                -0.00000000
Enumerated nodes:               0
Total iterations:               0
Time (CPU seconds):             0.03
Time (Wallclock seconds):       0.03

Total time (CPU seconds):       0.03   (Wallclock seconds):       0.03

Starting solution of the Linear programming relaxation problem using Primal Simplex

Clp0024I Matrix will be packed to eliminate 572 small elements
Coin0506I Presolve 693 (-21) rows, 550 (-9) columns and 2476 (-580) elements
Clp1000I sum of infeasibilities 0.374377 - average 0.000540226, 192 fixed columns
Coin0506I Presolve 634 (-59) rows, 340 (-210) columns and 1904 (-572) elements
Clp0006I 0  Obj 164.41771 Primal inf 1.2984025 (119) Dual inf 8.8642937e+09 (274)
Clp0029I End of values pass after 340 iterations
Clp0014I Perturbing problem by 0.001% of 3.9030518 - largest nonzero change 0 ( 0%) - largest zero change 2.9936918e-05
Clp0000I Optimal - objective value 125.5295
Clp0000I Optimal - objective value 125.5295
Coin0511I After Postsolve, objective 125.5295, infeasibilities - dual 0 (0), primal 0 (0)
Clp0006I 0  Obj 125.5295 Dual inf 1543.4887 (16)
Clp0014I Perturbing problem by 0.001% of 2.9620587 - largest nonzero change 2.9193568e-05 ( 0.0029193568%) - largest zero change 2.9976734e-05
Clp0000I Optimal - objective value 17.388487
Clp0000I Optimal - objective value 17.388487
Clp0000I Optimal - objective value 17.388487
Coin0511I After Postsolve, objective 17.388487, infeasibilities - dual 0 (0), primal 0 (0)
Clp0032I Optimal objective 17.38848694 - 0 iterations time 0.062, Presolve 0.00, Idiot 0.06

Starting MIP optimization
Option for timeMode changed from cpu to elapsed
maxSavedSolutions was changed from 0 to 10
Continuous objective value is 17.3885 - 0.00 seconds
Cgl0002I 6 variables fixed
Cgl0004I processed model has 693 rows, 550 columns (550 integer (550 of which binary)) and 2476 elements
Coin3009W Conflict graph built in 0.000 seconds, density: 0.091%
Cutoff increment increased from 1e-05 to 31.9999
Cbc0038I Initial state - 206 integers unsatisfied sum - 37.3128
Cbc0038I Pass   1: suminf.   32.23547 (117) obj. 264.496 iterations 284
Cbc0038I Pass   2: suminf.    2.19730 (10) obj. 881.937 iterations 121
Cbc0038I Solution found of 896
Cbc0038I Rounding solution of 864 is better than previous of 896

Cbc0038I Before mini branch and bound, 295 integers at bound fixed and 0 continuous
Cbc0038I Full problem 693 rows 550 columns, reduced to 693 rows 255 columns - 16 fixed gives 610, 226 - still too large
Cbc0038I Full problem 693 rows 550 columns, reduced to 610 rows 226 columns - too large
Cbc0038I Mini branch and bound did not improve solution (0.03 seconds)
Cbc0038I Round again with cutoff of 750.539
Cbc0038I Pass   3: suminf.   32.23547 (117) obj. 264.496 iterations 0
Cbc0038I Pass   4: suminf.   19.50600 (111) obj. 750.539 iterations 114
Cbc0038I Pass   5: suminf.   14.44327 (101) obj. 750.539 iterations 146
Cbc0038I Pass   6: suminf.   14.05946 (99) obj. 750.539 iterations 59
Cbc0038I Pass   7: suminf.   14.05946 (99) obj. 750.539 iterations 43
Cbc0038I Pass   8: suminf.   16.20259 (114) obj. 750.539 iterations 147
Cbc0038I Pass   9: suminf.   14.59354 (89) obj. 750.539 iterations 133
Cbc0038I Pass  10: suminf.   16.16382 (62) obj. 750.539 iterations 70
Cbc0038I Pass  11: suminf.   33.08107 (81) obj. 750.539 iterations 133
Cbc0038I Pass  12: suminf.   20.33014 (96) obj. 750.539 iterations 179
Cbc0038I Pass  13: suminf.   19.86364 (122) obj. 750.539 iterations 34
Cbc0038I Pass  14: suminf.   19.54773 (107) obj. 750.539 iterations 44
Cbc0038I Pass  15: suminf.   19.54773 (107) obj. 750.539 iterations 22
Cbc0038I Pass  16: suminf.    9.59992 (74) obj. 750.539 iterations 75
Cbc0038I Pass  17: suminf.    7.42098 (119) obj. 750.539 iterations 83
Cbc0038I Pass  18: suminf.    4.85323 (86) obj. 750.539 iterations 64
Cbc0038I Pass  19: suminf.    4.72898 (118) obj. 750.539 iterations 77
Cbc0038I Pass  20: suminf.    5.44764 (84) obj. 750.539 iterations 59
Cbc0038I Pass  21: suminf.    5.40562 (98) obj. 750.539 iterations 48
Cbc0038I Pass  22: suminf.   13.62037 (95) obj. 585.637 iterations 116
Cbc0038I Pass  23: suminf.   13.33363 (93) obj. 594.813 iterations 12
Cbc0038I Pass  24: suminf.   15.07247 (37) obj. 699.25 iterations 51
Cbc0038I Pass  25: suminf.   12.60290 (90) obj. 750.539 iterations 31
Cbc0038I Pass  26: suminf.   13.49458 (94) obj. 750.539 iterations 93
Cbc0038I Pass  27: suminf.   13.42594 (96) obj. 750.539 iterations 27
Cbc0038I Pass  28: suminf.    0.45434 (1) obj. 750.539 iterations 110
Cbc0038I Solution found of 736
Cbc0038I Rounding solution of 608 is better than previous of 736

Cbc0038I Before mini branch and bound, 219 integers at bound fixed and 0 continuous
Cbc0038I Full problem 693 rows 550 columns, reduced to 693 rows 331 columns - 8 fixed gives 677, 323 - still too large
Cbc0038I Mini branch and bound did not improve solution (0.10 seconds)
Cbc0038I Round again with cutoff of 464.278
Cbc0038I Pass  29: suminf.   32.23547 (117) obj. 264.496 iterations 0
Cbc0038I Pass  30: suminf.   30.85272 (111) obj. 444.623 iterations 72
Cbc0038I Pass  31: suminf.   30.85788 (112) obj. 380.413 iterations 39
Cbc0038I Pass  32: suminf.    8.86885 (51) obj. 464.278 iterations 132
Cbc0038I Pass  33: suminf.    0.49132 (1) obj. 464.278 iterations 95
Cbc0038I Pass  34: suminf.    0.49132 (1) obj. 464.278 iterations 0
Cbc0038I Solution found of 448
Cbc0038I Rounding solution of 416 is better than previous of 448

Cbc0038I Before mini branch and bound, 296 integers at bound fixed and 0 continuous
Cbc0038I Full problem 693 rows 550 columns, reduced to 693 rows 254 columns - 3 fixed gives 687, 251 - still too large
Cbc0038I Mini branch and bound did not improve solution (0.12 seconds)
Cbc0038I Round again with cutoff of 274.017
Cbc0038I Pass  35: suminf.   32.23547 (117) obj. 264.496 iterations 0
Cbc0038I Pass  36: suminf.   31.39281 (116) obj. 274.017 iterations 122
Cbc0038I Pass  37: suminf.   31.37226 (118) obj. 274.017 iterations 41
Cbc0038I Pass  38: suminf.   29.52352 (116) obj. 274.017 iterations 89
Cbc0038I Pass  39: suminf.   26.96115 (220) obj. 274.017 iterations 79
Cbc0038I Pass  40: suminf.   26.96115 (220) obj. 274.017 iterations 35
Cbc0038I Pass  41: suminf.   36.84967 (202) obj. 274.017 iterations 103
Cbc0038I Pass  42: suminf.   32.23547 (117) obj. 264.496 iterations 154
Cbc0038I Pass  43: suminf.   33.58180 (105) obj. 274.017 iterations 82
Cbc0038I Pass  44: suminf.   31.96847 (124) obj. 274.017 iterations 76
Cbc0038I Pass  45: suminf.   33.63908 (92) obj. 274.017 iterations 84
Cbc0038I Pass  46: suminf.   31.70882 (123) obj. 274.017 iterations 78
Cbc0038I Pass  47: suminf.   22.14304 (218) obj. 274.017 iterations 148
Cbc0038I Pass  48: suminf.   22.14304 (218) obj. 274.017 iterations 41
Cbc0038I Pass  49: suminf.   22.14304 (218) obj. 274.017 iterations 38
Cbc0038I Pass  50: suminf.   28.35771 (217) obj. 274.017 iterations 80
Cbc0038I Pass  51: suminf.   22.14304 (218) obj. 274.017 iterations 56
Cbc0038I Pass  52: suminf.   22.16995 (219) obj. 274.017 iterations 60
Cbc0038I Pass  53: suminf.   34.55177 (144) obj. 274.017 iterations 153
Cbc0038I Pass  54: suminf.   30.53987 (145) obj. 274.017 iterations 142
Cbc0038I Pass  55: suminf.   30.88805 (220) obj. 274.017 iterations 86
Cbc0038I Pass  56: suminf.   33.27716 (200) obj. 274.017 iterations 99
Cbc0038I Pass  57: suminf.   34.83087 (189) obj. 274.017 iterations 158
Cbc0038I Pass  58: suminf.   31.97127 (123) obj. 274.017 iterations 131
Cbc0038I Pass  59: suminf.   33.14671 (115) obj. 274.017 iterations 71
Cbc0038I Pass  60: suminf.   34.29480 (109) obj. 274.017 iterations 132
Cbc0038I Pass  61: suminf.   32.23726 (129) obj. 274.017 iterations 119
Cbc0038I Pass  62: suminf.   31.77131 (144) obj. 274.017 iterations 87
Cbc0038I Pass  63: suminf.   36.51414 (76) obj. 274.017 iterations 74
Cbc0038I Pass  64: suminf.   34.39604 (74) obj. 274.017 iterations 145
Cbc0038I No solution found this major pass
Cbc0038I Before mini branch and bound, 153 integers at bound fixed and 0 continuous
Cbc0038I Full problem 693 rows 550 columns, reduced to 693 rows 397 columns - 3 fixed gives 687, 394 - still too large
Cbc0038I Mini branch and bound did not improve solution (0.22 seconds)
Cbc0038I After 0.22 seconds - Feasibility pump exiting with objective of 416 - took 0.21 seconds
Cbc0012I Integer solution of 416 found by feasibility pump after 0 iterations and 0 nodes (0.22 seconds)
Cbc0038I Full problem 693 rows 550 columns, reduced to 693 rows 219 columns - 3 fixed gives 687, 216 - still too large
Cbc0031I 7 added rows had average density of 423.57143
Cbc0013I At root node, 7 cuts changed objective from 17.388487 to 90.204232 in 47 passes
Cbc0014I Cut generator 0 (Probing) - 0 row cuts average 0.0 elements, 0 column cuts (0 active)  in 0.013 seconds - new frequency is -100
Cbc0014I Cut generator 1 (Gomory) - 108 row cuts average 436.2 elements, 0 column cuts (0 active)  in 0.191 seconds - new frequency is -100
Cbc0014I Cut generator 2 (Knapsack) - 0 row cuts average 0.0 elements, 0 column cuts (0 active)  in 0.014 seconds - new frequency is -100
Cbc0014I Cut generator 3 (Clique) - 0 row cuts average 0.0 elements, 0 column cuts (0 active)  in 0.001 seconds - new frequency is -100
Cbc0014I Cut generator 4 (OddWheel) - 0 row cuts average 0.0 elements, 0 column cuts (0 active)  in 0.001 seconds - new frequency is -100
Cbc0014I Cut generator 5 (MixedIntegerRounding2) - 0 row cuts average 0.0 elements, 0 column cuts (0 active)  in 0.160 seconds - new frequency is -100
Cbc0014I Cut generator 6 (FlowCover) - 0 row cuts average 0.0 elements, 0 column cuts (0 active)  in 0.002 seconds - new frequency is -100
Cbc0014I Cut generator 7 (TwoMirCuts) - 112 row cuts average 352.5 elements, 0 column cuts (0 active)  in 0.3
PE_wrapper_7_8_U0	0.0
PE_wrapper_7_9_U0	0.0
PE_wrapper_7_10_U0	0.0
PE_wrapper_7_11_U0	0.0
PE_wrapper_8_8_U0	0.0
PE_wrapper_8_9_U0	0.0
PE_wrapper_8_10_U0	0.0
PE_wrapper_8_11_U0	0.0
PE_wrapper_9_9_U0	0.0
PE_wrapper_9_10_U0	0.0
PE_wrapper_9_11_U0	0.0
PE_wrapper_10_10_U0	0.0
PE_wrapper_10_11_U0	0.0
PE_wrapper_11_11_U0	0.0
L_drain_IO_L1_out_boundary_0_11_U0	0.0
L_drain_IO_L1_out_0_10_U0	0.0
L_drain_IO_L1_out_0_9_U0	0.0
L_drain_IO_L1_out_0_8_U0	0.0
L_drain_IO_L1_out_0_7_U0	0.0
L_drain_IO_L1_out_0_6_U0	0.0
L_drain_IO_L1_out_0_5_U0	0.0
L_drain_IO_L1_out_0_4_U0	0.0
L_drain_IO_L1_out_0_3_U0	0.0
L_drain_IO_L1_out_0_2_U0	0.0
L_drain_IO_L1_out_0_1_U0	0.0
L_drain_IO_L1_out_0_0_U0	0.0
L_drain_IO_L1_out_boundary_1_11_U0	0.0
L_drain_IO_L1_out_1_10_U0	0.0
L_drain_IO_L1_out_1_9_U0	0.0
L_drain_IO_L1_out_1_8_U0	0.0
L_drain_IO_L1_out_1_7_U0	0.0
L_drain_IO_L1_out_1_6_U0	0.0
L_drain_IO_L1_out_1_5_U0	0.0
L_drain_IO_L1_out_1_4_U0	0.0
L_drain_IO_L1_out_1_3_U0	0.0
L_drain_IO_L1_out_1_2_U0	0.0
L_drain_IO_L1_out_1_1_U0	0.0
L_drain_IO_L1_out_boundary_2_11_U0	0.0
L_drain_IO_L1_out_2_10_U0	0.0
L_drain_IO_L1_out_2_9_U0	0.0
L_drain_IO_L1_out_2_8_U0	0.0
L_drain_IO_L1_out_2_7_U0	0.0
L_drain_IO_L1_out_2_6_U0	0.0
L_drain_IO_L1_out_2_5_U0	0.0
L_drain_IO_L1_out_2_4_U0	0.0
L_drain_IO_L1_out_2_3_U0	0.0
L_drain_IO_L1_out_2_2_U0	0.0
L_drain_IO_L1_out_boundary_3_11_U0	0.0
L_drain_IO_L1_out_3_10_U0	0.0
L_drain_IO_L1_out_3_9_U0	0.0
L_drain_IO_L1_out_3_8_U0	0.0
L_drain_IO_L1_out_3_7_U0	0.0
L_drain_IO_L1_out_3_6_U0	0.0
L_drain_IO_L1_out_3_5_U0	0.0
L_drain_IO_L1_out_3_4_U0	0.0
L_drain_IO_L1_out_3_3_U0	0.0
L_drain_IO_L1_out_boundary_4_11_U0	0.0
L_drain_IO_L1_out_4_10_U0	0.0
L_drain_IO_L1_out_4_9_U0	0.0
L_drain_IO_L1_out_4_8_U0	0.0
L_drain_IO_L1_out_4_7_U0	0.0
L_drain_IO_L1_out_4_6_U0	0.0
L_drain_IO_L1_out_4_5_U0	0.0
L_drain_IO_L1_out_4_4_U0	0.0
L_drain_IO_L1_out_boundary_5_11_U0	0.0
L_drain_IO_L1_out_5_10_U0	0.0
L_drain_IO_L1_out_5_9_U0	0.0
L_drain_IO_L1_out_5_8_U0	0.0
L_drain_IO_L1_out_5_7_U0	0.0
L_drain_IO_L1_out_5_6_U0	0.0
L_drain_IO_L1_out_5_5_U0	0.0
L_drain_IO_L1_out_boundary_6_11_U0	0.0
L_drain_IO_L1_out_6_10_U0	0.0
L_drain_IO_L1_out_6_9_U0	0.0
L_drain_IO_L1_out_6_8_U0	0.0
L_drain_IO_L1_out_6_7_U0	0.0
L_drain_IO_L1_out_6_6_U0	0.0
L_drain_IO_L1_out_boundary_7_11_U0	0.0
L_drain_IO_L1_out_7_10_U0	0.0
L_drain_IO_L1_out_7_9_U0	0.0
L_drain_IO_L1_out_7_8_U0	0.0
L_drain_IO_L1_out_7_7_U0	0.0
L_drain_IO_L1_out_boundary_8_11_U0	0.0
L_drain_IO_L1_out_8_10_U0	0.0
L_drain_IO_L1_out_8_9_U0	0.0
L_drain_IO_L1_out_8_8_U0	0.0
L_drain_IO_L1_out_boundary_9_11_U0	0.0
L_drain_IO_L1_out_9_10_U0	0.0
L_drain_IO_L1_out_9_9_U0	0.0
L_drain_IO_L1_out_boundary_10_11_U0	0.0
L_drain_IO_L1_out_10_10_U0	0.0
L_drain_IO_L2_out_boundary_10_U0	0.0
L_drain_IO_L2_out_9_U0	0.0
L_drain_IO_L2_out_8_U0	0.0
L_drain_IO_L2_out_7_U0	0.0
L_drain_IO_L2_out_6_U0	0.0
L_drain_IO_L2_out_5_U0	0.0
L_drain_IO_L2_out_4_U0	0.0
L_drain_IO_L2_out_3_U0	0.0
L_drain_IO_L2_out_2_U0	0.0
L_drain_IO_L2_out_1_U0	0.0
L_drain_IO_L2_out_0_U0	0.0
L_drain_IO_L3_out_U0	0.0
U_drain_IO_L1_out_boundary_0_0_U0	0.0
U_drain_IO_L1_out_boundary_1_1_U0	0.0
U_drain_IO_L1_out_boundary_2_2_U0	0.0
U_drain_IO_L1_out_boundary_3_3_U0	0.0
U_drain_IO_L1_out_boundary_4_4_U0	0.0
U_drain_IO_L1_out_boundary_5_5_U0	0.0
U_drain_IO_L1_out_boundary_6_6_U0	0.0
U_drain_IO_L1_out_boundary_7_7_U0	0.0
U_drain_IO_L1_out_boundary_8_8_U0	0.0
U_drain_IO_L1_out_boundary_9_9_U0	0.0
U_drain_IO_L1_out_boundary_10_10_U0	0.0
U_drain_IO_L1_out_boundary_11_11_U0	0.0
U_drain_IO_L2_out_boundary_11_U0	0.0
U_drain_IO_L2_out_10_U0	0.0
U_drain_IO_L2_out_9_U0	0.0
U_drain_IO_L2_out_8_U0	0.0
U_drain_IO_L2_out_7_U0	0.0
U_drain_IO_L2_out_6_U0	0.0
U_drain_IO_L2_out_5_U0	0.0
U_drain_IO_L2_out_4_U0	0.0
U_drain_IO_L2_out_3_U0	0.0
U_drain_IO_L2_out_2_U0	0.0
U_drain_IO_L2_out_1_U0	0.0
U_drain_IO_L2_out_0_U0	0.0
U_drain_IO_L3_out_U0	0.0
[splitHorizontalHelper] area_horizontal[0][0][BRAM] = 483.84000000000003
[splitHorizontalHelper] area_horizontal[0][1][BRAM] = 241.92000000000002
[splitHorizontalHelper] area_horizontal[1][0][BRAM] = 483.84000000000003
[splitHorizontalHelper] area_horizontal[1][1][BRAM] = 241.92000000000002
[splitHorizontalHelper] area_horizontal[2][0][BRAM] = 483.84000000000003
[splitHorizontalHelper] area_horizontal[2][1][BRAM] = 241.92000000000002
[splitHorizontalHelper] area_horizontal[0][0][DSP] = 967.6800000000001
[splitHorizontalHelper] area_horizontal[0][1][DSP] = 846.72
[splitHorizontalHelper] area_horizontal[1][0][DSP] = 967.6800000000001
[splitHorizontalHelper] area_horizontal[1][1][DSP] = 846.72
[splitHorizontalHelper] area_horizontal[2][0][DSP] = 967.6800000000001
[splitHorizontalHelper] area_horizontal[2][1][DSP] = 846.72
[splitHorizontalHelper] area_horizontal[0][0][FF] = 273369.6
[splitHorizontalHelper] area_horizontal[0][1][FF] = 207446.4
[splitHorizontalHelper] area_horizontal[1][0][FF] = 273369.6
[splitHorizontalHelper] area_horizontal[1][1][FF] = 207446.4
[splitHorizontalHelper] area_horizontal[2][0][FF] = 273369.6
[splitHorizontalHelper] area_horizontal[2][1][FF] = 207446.4
[splitHorizontalHelper] area_horizontal[0][0][LUT] = 136684.8
[splitHorizontalHelper] area_horizontal[0][1][LUT] = 103723.2
[splitHorizontalHelper] area_horizontal[1][0][LUT] = 136684.8
[splitHorizontalHelper] area_horizontal[1][1][LUT] = 103723.2
[splitHorizontalHelper] area_horizontal[2][0][LUT] = 136684.8
[splitHorizontalHelper] area_horizontal[2][1][LUT] = 103723.2
[splitHorizontalHelper] area_horizontal[0][0][URAM] = 80.64
[splitHorizontalHelper] area_horizontal[0][1][URAM] = 120.96000000000001
[splitHorizontalHelper] area_horizontal[1][0][URAM] = 80.64
[splitHorizontalHelper] area_horizontal[1][1][URAM] = 120.96000000000001
[splitHorizontalHelper] area_horizontal[2][0][URAM] = 80.64
[splitHorizontalHelper] area_horizontal[2][1][URAM] = 120.96000000000001
kernel0_control_s_axi_U	0.0	0.0
kernel0_gmem_A_m_axi_U	0.0	0.0
kernel0_gmem_L_m_axi_U	0.0	0.0
kernel0_gmem_U_m_axi_U	0.0	0.0
A_IO_L3_in6_U0	0.0	0.0
A_IO_L2_in_boundary_0_U0	0.0	0.0
A_IO_L1_in_0_0_U0	0.0	0.0
A_IO_L1_in_0_1_U0	0.0	0.0
A_IO_L1_in_0_2_U0	0.0	0.0
A_IO_L1_in_0_3_U0	0.0	0.0
A_IO_L1_in_0_4_U0	0.0	0.0
A_IO_L1_in_0_5_U0	0.0	0.0
A_IO_L1_in_0_6_U0	0.0	0.0
A_IO_L1_in_0_7_U0	0.0	0.0
A_IO_L1_in_0_8_U0	0.0	0.0
A_IO_L1_in_0_9_U0	0.0	0.0
A_IO_L1_in_0_10_U0	0.0	0.0
A_IO_L1_in_boundary_0_11_U0	0.0	0.0
PE_wrapper_0_0_U0	0.0	0.0
PE_wrapper_0_1_U0	0.0	0.0
PE_wrapper_0_2_U0	0.0	0.0
PE_wrapper_0_3_U0	0.0	0.0
PE_wrapper_0_4_U0	0.0	0.0
PE_wrapper_0_5_U0	0.0	0.0
PE_wrapper_0_6_U0	0.0	0.0
PE_wrapper_0_7_U0	0.0	0.0
PE_wrapper_0_8_U0	0.0	0.0
PE_wrapper_0_9_U0	0.0	0.0
PE_wrapper_0_10_U0	0.0	0.0
PE_wrapper_0_11_U0	0.0	0.0
PE_wrapper_1_1_U0	0.0	0.0
PE_wrapper_1_2_U0	0.0	0.0
PE_wrapper_1_3_U0	0.0	0.0
PE_wrapper_1_4_U0	0.0	0.0
PE_wrapper_1_5_U0	0.0	0.0
PE_wrapper_1_6_U0	0.0	0.0
PE_wrapper_1_7_U0	0.0	0.0
PE_wrapper_1_8_U0	0.0	0.0
PE_wrapper_1_9_U0	0.0	0.0
PE_wrapper_1_10_U0	0.0	0.0
PE_wrapper_1_11_U0	0.0	0.0
PE_wrapper_2_2_U0	0.0	0.0
PE_wrapper_2_3_U0	0.0	0.0
PE_wrapper_2_4_U0	0.0	0.0
PE_wrapper_2_5_U0	0.0	0.0
PE_wrapper_2_6_U0	0.0	0.0
PE_wrapper_2_7_U0	0.0	0.0
PE_wrapper_2_8_U0	0.0	0.0
PE_wrapper_2_9_U0	0.0	0.0
PE_wrapper_2_10_U0	0.0	0.0
PE_wrapper_2_11_U0	0.0	0.0
PE_wrapper_3_3_U0	0.0	0.0
PE_wrapper_3_4_U0	0.0	0.0
PE_wrapper_3_5_U0	0.0	0.0
PE_wrapper_3_6_U0	0.0	0.0
PE_wrapper_3_7_U0	0.0	0.0
PE_wrapper_3_8_U0	0.0	0.0
PE_wrapper_3_9_U0	0.0	0.0
PE_wrapper_3_10_U0	0.0	0.0
PE_wrapper_3_11_U0	0.0	0.0
PE_wrapper_4_4_U0	0.0	0.0
PE_wrapper_4_5_U0	0.0	0.0
PE_wrapper_4_6_U0	0.0	0.0
PE_wrapper_4_7_U0	0.0	0.0
PE_wrapper_4_8_U0	0.0	0.0
PE_wrapper_4_9_U0	0.0	0.0
PE_wrapper_4_10_U0	0.0	0.0
PE_wrapper_4_11_U0	0.0	0.0
PE_wrapper_5_5_U0	0.0	0.0
PE_wrapper_5_6_U0	0.0	0.0
PE_wrapper_5_7_U0	0.0	0.0
PE_wrapper_5_8_U0	0.0	0.0
PE_wrapper_5_9_U0	0.0	0.0
PE_wrapper_5_10_U0	0.0	0.0
PE_wrapper_5_11_U0	0.0	0.0
PE_wrapper_6_6_U0	0.0	1.0
PE_wrapper_6_7_U0	0.0	1.0
PE_wrapper_6_8_U0	0.0	1.0
PE_wrapper_6_9_U0	0.0	1.0
PE_wrapper_6_10_U0	0.0	1.0
PE_wrapper_6_11_U0	0.0	1.0
PE_wrapper_7_7_U0	0.0	1.0
PE_wrapper_7_8_U0	0.0	1.0
PE_wrapper_7_9_U0	0.0	1.0
PE_wrapper_7_10_U0	0.0	1.0
PE_wrapper_7_11_U0	0.0	1.0
PE_wrapper_8_8_U0	0.0	1.0
PE_wrapper_8_9_U0	0.0	1.0
PE_wrapper_8_10_U0	0.0	1.0
PE_wrapper_8_11_U0	0.0	1.0
PE_wrapper_9_9_U0	0.0	1.0
PE_wrapper_9_10_U0	0.0	1.0
PE_wrapper_9_11_U0	0.0	1.0
PE_wrapper_10_10_U0	0.0	1.0
PE_wrapper_10_11_U0	0.0	1.0
PE_wrapper_11_11_U0	0.0	1.0
L_drain_IO_L1_out_boundary_0_11_U0	0.0	0.0
L_drain_IO_L1_out_0_10_U0	0.0	0.0
L_drain_IO_L1_out_0_9_U0	0.0	0.0
L_drain_IO_L1_out_0_8_U0	0.0	0.0
L_drain_IO_L1_out_0_7_U0	0.0	0.0
L_drain_IO_L1_out_0_6_U0	0.0	0.0
L_drain_IO_L1_out_0_5_U0	0.0	0.0
L_drain_IO_L1_out_0_4_U0	0.0	0.0
L_drain_IO_L1_out_0_3_U0	0.0	0.0
L_drain_IO_L1_out_0_2_U0	0.0	0.0
L_drain_IO_L1_out_0_1_U0	0.0	0.0
L_drain_IO_L1_out_0_0_U0	0.0	0.0
L_drain_IO_L1_out_boundary_1_11_U0	0.0	0.0
L_drain_IO_L1_out_1_10_U0	0.0	0.0
L_drain_IO_L1_out_1_9_U0	0.0	0.0
L_drain_IO_L1_out_1_8_U0	0.0	0.0
L_drain_IO_L1_out_1_7_U0	0.0	0.0
L_drain_IO_L1_out_1_6_U0	0.0	0.0
L_drain_IO_L1_out_1_5_U0	0.0	0.0
L_drain_IO_L1_out_1_4_U0	0.0	0.0
L_drain_IO_L1_out_1_3_U0	0.0	0.0
L_drain_IO_L1_out_1_2_U0	0.0	0.0
L_drain_IO_L1_out_1_1_U0	0.0	0.0
L_drain_IO_L1_out_boundary_2_11_U0	0.0	0.0
L_drain_IO_L1_out_2_10_U0	0.0	0.0
L_drain_IO_L1_out_2_9_U0	0.0	0.0
L_drain_IO_L1_out_2_8_U0	0.0	0.0
L_drain_IO_L1_out_2_7_U0	0.0	0.0
L_drain_IO_L1_out_2_6_U0	0.0	0.0
L_drain_IO_L1_out_2_5_U0	0.0	0.0
L_drain_IO_L1_out_2_4_U0	0.0	0.0
L_drain_IO_L1_out_2_3_U0	0.0	0.0
L_drain_IO_L1_out_2_2_U0	0.0	0.0
L_drain_IO_L1_out_boundary_3_11_U0	0.0	0.0
L_drain_IO_L1_out_3_10_U0	0.0	0.0
L_drain_IO_L1_out_3_9_U0	0.0	0.0
L_drain_IO_L1_out_3_8_U0	0.0	0.0
L_drain_IO_L1_out_3_7_U0	0.0	0.0
L_drain_IO_L1_out_3_6_U0	0.0	0.0
L_drain_IO_L1_out_3_5_U0	0.0	0.0
L_drain_IO_L1_out_3_4_U0	0.0	0.0
L_drain_IO_L1_out_3_3_U0	0.0	0.0
L_drain_IO_L1_out_boundary_4_11_U0	0.0	0.0
L_drain_IO_L1_out_4_10_U0	0.0	0.0
L_drain_IO_L1_out_4_9_U0	0.0	0.0
L_drain_IO_L1_out_4_8_U0	0.0	0.0
L_drain_IO_L1_out_4_7_U0	0.0	0.0
L_drain_IO_L1_out_4_6_U0	0.0	0.0
L_drain_IO_L1_out_4_5_U0	0.0	0.0
L_drain_IO_L1_out_4_4_U0	0.0	0.0
L_drain_IO_L1_out_boundary_5_11_U0	0.0	0.0
L_drain_IO_L1_out_5_10_U0	0.0	0.0
L_drain_IO_L1_out_5_9_U0	0.0	0.0
L_drain_IO_L1_out_5_8_U0	0.0	0.0
L_drain_IO_L1_out_5_7_U0	0.0	0.0
L_drain_IO_L1_out_5_6_U0	0.0	0.0
L_drain_IO_L1_out_5_5_U0	0.0	0.0
L_drain_IO_L1_out_boundary_6_11_U0	0.0	1.0
L_drain_IO_L1_out_6_10_U0	0.0	1.0
L_drain_IO_L1_out_6_9_U0	0.0	1.0
L_drain_IO_L1_out_6_8_U0	0.0	1.0
L_drain_IO_L1_out_6_7_U0	0.0	1.0
L_drain_IO_L1_out_6_6_U0	0.0	1.0
L_drain_IO_L1_out_boundary_7_11_U0	0.0	1.0
L_drain_IO_L1_out_7_10_U0	0.0	1.0
L_drain_IO_L1_out_7_9_U0	0.0	1.0
L_drain_IO_L1_out_7_8_U0	0.0	1.0
L_drain_IO_L1_out_7_7_U0	0.0	1.0
L_drain_IO_L1_out_boundary_8_11_U0	0.0	1.0
L_drain_IO_L1_out_8_10_U0	0.0	1.0
L_drain_IO_L1_out_8_9_U0	0.0	1.0
L_drain_IO_L1_out_8_8_U0	0.0	1.0
L_drain_IO_L1_out_boundary_9_11_U0	0.0	1.0
L_drain_IO_L1_out_9_10_U0	0.0	1.0
L_drain_IO_L1_out_9_9_U0	0.0	1.0
L_drain_IO_L1_out_boundary_10_11_U0	0.0	1.0
L_drain_IO_L1_out_10_10_U0	0.0	1.0
L_drain_IO_L2_out_boundary_10_U0	0.0	1.0
L_drain_IO_L2_out_9_U0	0.0	1.0
L_drain_IO_L2_out_8_U0	0.0	1.0
L_drain_IO_L2_out_7_U0	0.0	1.0
L_drain_IO_L2_out_6_U0	0.0	1.0
L_drain_IO_L2_out_5_U0	0.0	0.0
L_drain_IO_L2_out_4_U0	0.0	0.0
L_drain_IO_L2_out_3_U0	0.0	0.0
L_drain_IO_L2_out_2_U0	0.0	0.0
L_drain_IO_L2_out_1_U0	0.0	0.0
L_drain_IO_L2_out_0_U0	0.0	0.0
L_drain_IO_L3_out_U0	0.0	0.0
U_drain_IO_L1_out_boundary_0_0_U0	0.0	0.0
U_drain_IO_L1_out_boundary_1_1_U0	0.0	0.0
U_drain_IO_L1_out_boundary_2_2_U0	0.0	0.0
U_drain_IO_L1_out_boundary_3_3_U0	0.0	0.0
U_drain_IO_L1_out_boundary_4_4_U0	0.0	0.0
U_drain_IO_L1_out_boundary_5_5_U0	0.0	0.0
U_drain_IO_L1_out_boundary_6_6_U0	0.0	1.0
U_drain_IO_L1_out_boundary_7_7_U0	0.0	1.0
U_drain_IO_L1_out_boundary_8_8_U0	0.0	1.0
U_drain_IO_L1_out_boundary_9_9_U0	0.0	1.0
U_drain_IO_L1_out_boundary_10_10_U0	0.0	1.0
U_drain_IO_L1_out_boundary_11_11_U0	0.0	1.0
U_drain_IO_L2_out_boundary_11_U0	0.0	1.0
U_drain_IO_L2_out_10_U0	0.0	1.0
U_drain_IO_L2_out_9_U0	0.0	1.0
U_drain_IO_L2_out_8_U0	0.0	1.0
U_drain_IO_L2_out_7_U0	0.0	1.0
U_drain_IO_L2_out_6_U0	0.0	1.0
U_drain_IO_L2_out_5_U0	0.0	0.0
U_drain_IO_L2_out_4_U0	0.0	0.0
U_drain_IO_L2_out_3_U0	0.0	0.0
U_drain_IO_L2_out_2_U0	0.0	0.0
U_drain_IO_L2_out_1_U0	0.0	0.0
U_drain_IO_L2_out_0_U0	0.0	0.0
U_drain_IO_L3_out_U0	0.0	0.0
SLR_[0] part 0 includes:

  kernel0_control_s_axi_U -> Area(BRAM=0, DSP=0, FF=0, LUT=0, URAM=0)
  kernel0_gmem_A_m_axi_U -> Area(BRAM=0, DSP=0, FF=0, LUT=0, URAM=0)
  kernel0_gmem_L_m_axi_U -> Area(BRAM=0, DSP=0, FF=0, LUT=0, URAM=0)
  kernel0_gmem_U_m_axi_U -> Area(BRAM=0, DSP=0, FF=0, LUT=0, URAM=0)
  A_IO_L3_in6_U0 -> Area(BRAM='0', DSP='0', FF='261', LUT='335', URAM='0')
  A_IO_L2_in_boundary_0_U0 -> Area(BRAM='0', DSP='0', FF='15', LUT='101', URAM='0')
  A_IO_L1_in_0_0_U0 -> Area(BRAM='0', DSP='0', FF='429', LUT='334', URAM='0')
  A_IO_L1_in_0_1_U0 -> Area(BRAM='0', DSP='0', FF='425', LUT='334', URAM='0')
  A_IO_L1_in_0_2_U0 -> Area(BRAM='0', DSP='0', FF='425', LUT='334', URAM='0')
  A_IO_L1_in_0_3_U0 -> Area(BRAM='0', DSP='0', FF='425', LUT='334', URAM='0')
  A_IO_L1_in_0_4_U0 -> Area(BRAM='0', DSP='0', FF='425', LUT='334', URAM='0')
  A_IO_L1_in_0_5_U0 -> Area(BRAM='0', DSP='0', FF='425', LUT='334', URAM='0')
  A_IO_L1_in_0_6_U0 -> Area(BRAM='0', DSP='0', FF='425', LUT='334', URAM='0')
  A_IO_L1_in_0_7_U0 -> Area(BRAM='0', DSP='0', FF='425', LUT='334', URAM='0')
  A_IO_L1_in_0_8_U0 -> Area(BRAM='0', DSP='0', FF='425', LUT='336', URAM='0')
  A_IO_L1_in_0_9_U0 -> Area(BRAM='0', DSP='0', FF='425', LUT='334', URAM='0')
  A_IO_L1_in_0_10_U0 -> Area(BRAM='0', DSP='0', FF='425', LUT='334', URAM='0')
  A_IO_L1_in_boundary_0_11_U0 -> Area(BRAM='0', DSP='0', FF='412', LUT='237', URAM='0')
  PE_wrapper_0_0_U0 -> Area(BRAM='0', DSP='0', FF='14', LUT='148', URAM='0')
  PE_wrapper_0_1_U0 -> Area(BRAM='0', DSP='5', FF='2381', LUT='1923', URAM='0')
  PE_wrapper_0_2_U0 -> Area(BRAM='0', DSP='5', FF='2381', LUT='1923', URAM='0')
  PE_wrapper_0_3_U0 -> Area(BRAM='0', DSP='5', FF='2381', LUT='1923', URAM='0')
  PE_wrapper_0_4_U0 -> Area(BRAM='0', DSP='5', FF='2381', LUT='1923', URAM='0')
  PE_wrapper_0_5_U0 -> Area(BRAM='0', DSP='5', FF='2381', LUT='1923', URAM='0')
  PE_wrapper_0_6_U0 -> Area(BRAM='0', DSP='5', FF='2381', LUT='1923', URAM='0')
  PE_wrapper_0_7_U0 -> Area(BRAM='0', DSP='5', FF='2381', LUT='1923', URAM='0')
  PE_wrapper_0_8_U0 -> Area(BRAM='0', DSP='5', FF='2381', LUT='1923', URAM='0')
  PE_wrapper_0_9_U0 -> Area(BRAM='0', DSP='5', FF='2381', LUT='1923', URAM='0')
  PE_wrapper_0_10_U0 -> Area(BRAM='0', DSP='5', FF='2381', LUT='1923', URAM='0')
  PE_wrapper_0_11_U0 -> Area(BRAM='0', DSP='5', FF='2381', LUT='1905', URAM='0')
  PE_wrapper_1_1_U0 -> Area(BRAM='0', DSP='0', FF='14', LUT='148', URAM='0')
  PE_wrapper_1_2_U0 -> Area(BRAM='0', DSP='5', FF='2195', LUT='2340', URAM='0')
  PE_wrapper_1_3_U0 -> Area(BRAM='0', DSP='5', FF='2195', LUT='2340', URAM='0')
  PE_wrapper_1_4_U0 -> Area(BRAM='0', DSP='5', FF='2195', LUT='2340', URAM='0')
  PE_wrapper_1_5_U0 -> Area(BRAM='0', DSP='5', FF='2195', LUT='2340', URAM='0')
  PE_wrapper_1_6_U0 -> Area(BRAM='0', DSP='5', FF='2195', LUT='2340', URAM='0')
  PE_wrapper_1_7_U0 -> Area(BRAM='0', DSP='5', FF='2195', LUT='2340', URAM='0')
  PE_wrapper_1_8_U0 -> Area(BRAM='0', DSP='5', FF='2195', LUT='2340', URAM='0')
  PE_wrapper_1_9_U0 -> Area(BRAM='0', DSP='5', FF='2195', LUT='2340', URAM='0')
  PE_wrapper_1_10_U0 -> Area(BRAM='0', DSP='5', FF='2195', LUT='2340', URAM='0')
  PE_wrapper_1_11_U0 -> Area(BRAM='0', DSP='5', FF='2195', LUT='2322', URAM='0')
  PE_wrapper_2_2_U0 -> Area(BRAM='0', DSP='0', FF='14', LUT='148', URAM='0')
  PE_wrapper_2_3_U0 -> Area(BRAM='0', DSP='5', FF='2683', LUT='2514', URAM='0')
  PE_wrapper_2_4_U0 -> Area(BRAM='0', DSP='5', FF='2683', LUT='2514', URAM='0')
  PE_wrapper_2_5_U0 -> Area(BRAM='0', DSP='5', FF='2683', LUT='2514', URAM='0')
  PE_wrapper_2_6_U0 -> Area(BRAM='0', DSP='5', FF='2683', LUT='2514', URAM='0')
  PE_wrapper_2_7_U0 -> Area(BRAM='0', DSP='5', FF='2683', LUT='2514', URAM='0')
  PE_wrapper_2_8_U0 -> Area(BRAM='0', DSP='5', FF='2683', LUT='2514', URAM='0')
  PE_wrapper_2_9_U0 -> Area(BRAM='0', DSP='5', FF='2683', LUT='2514', URAM='0')
  PE_wrapper_2_10_U0 -> Area(BRAM='0', DSP='5', FF='2683', LUT='2514', URAM='0')
  PE_wrapper_2_11_U0 -> Area(BRAM='0', DSP='5', FF='2683', LUT='2496', URAM='0')
  PE_wrapper_3_3_U0 -> Area(BRAM='0', DSP='0', FF='14', LUT='148', URAM='0')
  PE_wrapper_3_4_U0 -> Area(BRAM='0', DSP='5', FF='2586', LUT='2397', URAM='0')
  PE_wrapper_3_5_U0 -> Area(BRAM='0', DSP='5', FF='2586', LUT='2397', URAM='0')
  PE_wrapper_3_6_U0 -> Area(BRAM='0', DSP='5', FF='2586', LUT='2397', URAM='0')
  PE_wrapper_3_7_U0 -> Area(BRAM='0', DSP='5', FF='2586', LUT='2397', URAM='0')
  PE_wrapper_3_8_U0 -> Area(BRAM='0', DSP='5', FF='2586', LUT='2397', URAM='0')
  PE_wrapper_3_9_U0 -> Area(BRAM='0', DSP='5', FF='2586', LUT='2397', URAM='0')
  PE_wrapper_3_10_U0 -> Area(BRAM='0', DSP='5', FF='2586', LUT='2397', URAM='0')
  PE_wrapper_3_11_U0 -> Area(BRAM='0', DSP='5', FF='2586', LUT='2379', URAM='0')
  PE_wrapper_4_4_U0 -> Area(BRAM='0', DSP='0', FF='14', LUT='148', URAM='0')
  PE_wrapper_4_5_U0 -> Area(BRAM='0', DSP='5', FF='2489', LUT='2284', URAM='0')
  PE_wrapper_4_6_U0 -> Area(BRAM='0', DSP='5', FF='2489', LUT='2284', URAM='0')
  PE_wrapper_4_7_U0 -> Area(BRAM='0', DSP='5', FF='2489', LUT='2284', URAM='0')
  PE_wrapper_4_8_U0 -> Area(BRAM='0', DSP='5', FF='2489', LUT='2284', URAM='0')
  PE_wrapper_4_9_U0 -> Area(BRAM='0', DSP='5', FF='2489', LUT='2284', URAM='0')
  PE_wrapper_4_10_U0 -> Area(BRAM='0', DSP='5', FF='2489', LUT='2284', URAM='0')
  PE_wrapper_4_11_U0 -> Area(BRAM='0', DSP='5', FF='2489', LUT='2266', URAM='0')
  PE_wrapper_5_5_U0 -> Area(BRAM='0', DSP='0', FF='14', LUT='148', URAM='0')
  PE_wrapper_5_6_U0 -> Area(BRAM='0', DSP='5', FF='2392', LUT='2170', URAM='0')
  PE_wrapper_5_7_U0 -> Area(BRAM='0', DSP='5', FF='2392', LUT='2170', URAM='0')
  PE_wrapper_5_8_U0 -> Area(BRAM='0', DSP='5', FF='2392', LUT='2170', URAM='0')
  PE_wrapper_5_9_U0 -> Area(BRAM='0', DSP='5', FF='2392', LUT='2170', URAM='0')
  PE_wrapper_5_10_U0 -> Area(BRAM='0', DSP='5', FF='2392', LUT='2170', URAM='0')
  PE_wrapper_5_11_U0 -> Area(BRAM='0', DSP='5', FF='2392', LUT='2152', URAM='0')
  L_drain_IO_L1_out_boundary_0_11_U0 -> Area(BRAM='0', DSP='0', FF='2', LUT='29', URAM='0')
  L_drain_IO_L1_out_0_10_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_0_9_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_0_8_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='134', URAM='0')
  L_drain_IO_L1_out_0_7_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_0_6_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_0_5_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_0_4_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_0_3_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_0_2_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_0_1_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_0_0_U0 -> Area(BRAM='0', DSP='0', FF='11', LUT='97', URAM='0')
  L_drain_IO_L1_out_boundary_1_11_U0 -> Area(BRAM='0', DSP='0', FF='2', LUT='29', URAM='0')
  L_drain_IO_L1_out_1_10_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_1_9_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_1_8_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='134', URAM='0')
  L_drain_IO_L1_out_1_7_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_1_6_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_1_5_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_1_4_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_1_3_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_1_2_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_1_1_U0 -> Area(BRAM='0', DSP='0', FF='11', LUT='97', URAM='0')
  L_drain_IO_L1_out_boundary_2_11_U0 -> Area(BRAM='0', DSP='0', FF='2', LUT='29', URAM='0')
  L_drain_IO_L1_out_2_10_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_2_9_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_2_8_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='134', URAM='0')
  L_drain_IO_L1_out_2_7_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_2_6_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_2_5_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_2_4_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_2_3_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_2_2_U0 -> Area(BRAM='0', DSP='0', FF='11', LUT='97', URAM='0')
  L_drain_IO_L1_out_boundary_3_11_U0 -> Area(BRAM='0', DSP='0', FF='2', LUT='29', URAM='0')
  L_drain_IO_L1_out_3_10_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_3_9_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_3_8_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='134', URAM='0')
  L_drain_IO_L1_out_3_7_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_3_6_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_3_5_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_3_4_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_3_3_U0 -> Area(BRAM='0', DSP='0', FF='11', LUT='97', URAM='0')
  L_drain_IO_L1_out_boundary_4_11_U0 -> Area(BRAM='0', DSP='0', FF='2', LUT='29', URAM='0')
  L_drain_IO_L1_out_4_10_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_4_9_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_4_8_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='134', URAM='0')
  L_drain_IO_L1_out_4_7_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_4_6_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_4_5_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_4_4_U0 -> Area(BRAM='0', DSP='0', FF='11', LUT='97', URAM='0')
  L_drain_IO_L1_out_boundary_5_11_U0 -> Area(BRAM='0', DSP='0', FF='2', LUT='29', URAM='0')
  L_drain_IO_L1_out_5_10_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_5_9_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_5_8_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='134', URAM='0')
  L_drain_IO_L1_out_5_7_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_5_6_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_5_5_U0 -> Area(BRAM='0', DSP='0', FF='11', LUT='97', URAM='0')
  L_drain_IO_L2_out_5_U0 -> Area(BRAM='0', DSP='0', FF='25', LUT='215', URAM='0')
  L_drain_IO_L2_out_4_U0 -> Area(BRAM='0', DSP='0', FF='25', LUT='215', URAM='0')
  L_drain_IO_L2_out_3_U0 -> Area(BRAM='0', DSP='0', FF='25', LUT='215', URAM='0')
  L_drain_IO_L2_out_2_U0 -> Area(BRAM='0', DSP='0', FF='25', LUT='215', URAM='0')
  L_drain_IO_L2_out_1_U0 -> Area(BRAM='0', DSP='0', FF='25', LUT='215', URAM='0')
  L_drain_IO_L2_out_0_U0 -> Area(BRAM='0', DSP='0', FF='29', LUT='215', URAM='0')
  L_drain_IO_L3_out_U0 -> Area(BRAM='0', DSP='0', FF='288', LUT='318', URAM='0')
  U_drain_IO_L1_out_boundary_0_0_U0 -> Area(BRAM='0', DSP='0', FF='412', LUT='237', URAM='0')
  U_drain_IO_L1_out_boundary_1_1_U0 -> Area(BRAM='0', DSP='0', FF='764', LUT='328', URAM='0')
  U_drain_IO_L1_out_boundary_2_2_U0 -> Area(BRAM='0', DSP='0', FF='700', LUT='316', URAM='0')
  U_drain_IO_L1_out_boundary_3_3_U0 -> Area(BRAM='0', DSP='0', FF='636', LUT='304', URAM='0')
  U_drain_IO_L1_out_boundary_4_4_U0 -> Area(BRAM='0', DSP='0', FF='572', LUT='294', URAM='0')
  U_drain_IO_L1_out_boundary_5_5_U0 -> Area(BRAM='0', DSP='0', FF='506', LUT='278', URAM='0')
  U_drain_IO_L2_out_5_U0 -> Area(BRAM='0', DSP='0', FF='27', LUT='217', URAM='0')
  U_drain_IO_L2_out_4_U0 -> Area(BRAM='0', DSP='0', FF='28', LUT='221', URAM='0')
  U_drain_IO_L2_out_3_U0 -> Area(BRAM='0', DSP='0', FF='28', LUT='228', URAM='0')
  U_drain_IO_L2_out_2_U0 -> Area(BRAM='0', DSP='0', FF='28', LUT='228', URAM='0')
  U_drain_IO_L2_out_1_U0 -> Area(BRAM='0', DSP='0', FF='28', LUT='228', URAM='0')31 seconds - new frequency is -100
Cbc0010I After 0 nodes, 1 on tree, 416 best solution, best possible 90.204232 (1.75 seconds)
Cbc0010I After 16 nodes, 10 on tree, 416 best solution, best possible 90.204232 (2.75 seconds)
Cbc0004I Integer solution of 384 found after 2868 iterations and 36 nodes (2.90 seconds)
Cbc0038I Full problem 693 rows 550 columns, reduced to 535 rows 198 columns - 23 fixed gives 423, 153 - still too large
Cbc0012I Integer solution of 352 found by DiveCoefficient after 6166 iterations and 94 nodes (3.57 seconds)
Cbc0010I After 97 nodes, 3 on tree, 352 best solution, best possible 90.204232 (3.90 seconds)
Cbc0010I After 140 nodes, 6 on tree, 352 best solution, best possible 90.204232 (4.91 seconds)
Cbc0012I Integer solution of 320 found by DiveCoefficient after 12468 iterations and 176 nodes (5.27 seconds)
Cbc0012I Integer solution of 288 found by DiveCoefficient after 12518 iterations and 177 nodes (5.34 seconds)
Cbc0012I Integer solution of 256 found by DiveCoefficient after 12581 iterations and 178 nodes (5.36 seconds)
Cbc0001I Search completed - best objective 256, took 13955 iterations and 184 nodes (5.67 seconds)
Cbc0032I Strong branching done 1742 times (59681 iterations), fathomed 5 nodes and fixed 3 variables
Cbc0035I Maximum depth 23, 3746 variables fixed on reduced cost
Cuts at root node changed objective from 17.3885 to 90.2042
Probing was tried 47 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.013 seconds)
Gomory was tried 47 times and created 108 cuts of which 0 were active after adding rounds of cuts (0.191 seconds)
Knapsack was tried 47 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.014 seconds)
Clique was tried 47 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.001 seconds)
OddWheel was tried 47 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.001 seconds)
MixedIntegerRounding2 was tried 47 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.160 seconds)
FlowCover was tried 47 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.002 seconds)
TwoMirCuts was tried 47 times and created 112 cuts of which 0 were active after adding rounds of cuts (0.331 seconds)
ZeroHalf was tried 1 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.003 seconds)

Result - Optimal solution found

Objective value:                256.00000000
Enumerated nodes:               184
Total iterations:               13955
Time (CPU seconds):             5.60
Time (Wallclock seconds):       5.68

Total time (CPU seconds):       5.60   (Wallclock seconds):       5.68

Starting solution of the Linear programming relaxation problem using Primal Simplex

Coin0506I Presolve 310 (-39) rows, 167 (-43) columns and 620 (-78) elements
Clp0006I 0  Obj 0 Primal inf 15.999992 (8) Dual inf 8.0000002e+10 (82)
Clp0014I Perturbing problem by 0.001% of 2.0000125 - largest nonzero change 6.8635911e-05 ( 0.0034317956%) - largest zero change 0
Clp0000I Optimal - objective value 2560
Coin0511I After Postsolve, objective 2560, infeasibilities - dual 0 (0), primal 0 (0)
Clp0032I Optimal objective 2560 - 233 iterations time 0.002, Presolve 0.00, Idiot 0.00

Starting MIP optimization

  U_drain_IO_L2_out_0_U0 -> Area(BRAM='0', DSP='0', FF='32', LUT='228', URAM='0')
  U_drain_IO_L3_out_U0 -> Area(BRAM='0', DSP='0', FF='212', LUT='282', URAM='0')

    BRAM usage: 0 / 768 = 0.0
    DSP usage: 255 / 1536 = 0.166015625
    FF usage: 136630 / 433920 = 0.314873709439528
    LUT usage: 132197 / 216960 = 0.6093150811209439

    URAM usage: 0 / 128 = 0.0

SLR_[0] part 1 includes:

  PE_wrapper_6_6_U0 -> Area(BRAM='0', DSP='0', FF='14', LUT='148', URAM='0')
  PE_wrapper_6_7_U0 -> Area(BRAM='0', DSP='5', FF='2295', LUT='2056', URAM='0')
  PE_wrapper_6_8_U0 -> Area(BRAM='0', DSP='5', FF='2295', LUT='2056', URAM='0')
  PE_wrapper_6_9_U0 -> Area(BRAM='0', DSP='5', FF='2295', LUT='2056', URAM='0')
  PE_wrapper_6_10_U0 -> Area(BRAM='0', DSP='5', FF='2295', LUT='2056', URAM='0')
  PE_wrapper_6_11_U0 -> Area(BRAM='0', DSP='5', FF='2295', LUT='2038', URAM='0')
  PE_wrapper_7_7_U0 -> Area(BRAM='0', DSP='0', FF='14', LUT='148', URAM='0')
  PE_wrapper_7_8_U0 -> Area(BRAM='0', DSP='5', FF='2329', LUT='1997', URAM='0')
  PE_wrapper_7_9_U0 -> Area(BRAM='0', DSP='5', FF='2329', LUT='1997', URAM='0')
  PE_wrapper_7_10_U0 -> Area(BRAM='0', DSP='5', FF='2329', LUT='1997', URAM='0')
  PE_wrapper_7_11_U0 -> Area(BRAM='0', DSP='5', FF='2329', LUT='1979', URAM='0')
  PE_wrapper_8_8_U0 -> Area(BRAM='0', DSP='0', FF='14', LUT='148', URAM='0')
  PE_wrapper_8_9_U0 -> Area(BRAM='0', DSP='5', FF='2097', LUT='1811', URAM='0')
  PE_wrapper_8_10_U0 -> Area(BRAM='0', DSP='5', FF='2097', LUT='1811', URAM='0')
  PE_wrapper_8_11_U0 -> Area(BRAM='0', DSP='5', FF='2097', LUT='1793', URAM='0')
  PE_wrapper_9_9_U0 -> Area(BRAM='0', DSP='0', FF='14', LUT='148', URAM='0')
  PE_wrapper_9_10_U0 -> Area(BRAM='0', DSP='5', FF='1936', LUT='1738', URAM='0')
  PE_wrapper_9_11_U0 -> Area(BRAM='0', DSP='5', FF='1936', LUT='1720', URAM='0')
  PE_wrapper_10_10_U0 -> Area(BRAM='0', DSP='0', FF='14', LUT='148', URAM='0')
  PE_wrapper_10_11_U0 -> Area(BRAM='0', DSP='5', FF='1705', LUT='1460', URAM='0')
  PE_wrapper_11_11_U0 -> Area(BRAM='0', DSP='0', FF='3', LUT='69', URAM='0')
  L_drain_IO_L1_out_boundary_6_11_U0 -> Area(BRAM='0', DSP='0', FF='2', LUT='29', URAM='0')
  L_drain_IO_L1_out_6_10_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_6_9_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_6_8_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='134', URAM='0')
  L_drain_IO_L1_out_6_7_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_6_6_U0 -> Area(BRAM='0', DSP='0', FF='11', LUT='97', URAM='0')
  L_drain_IO_L1_out_boundary_7_11_U0 -> Area(BRAM='0', DSP='0', FF='2', LUT='29', URAM='0')
  L_drain_IO_L1_out_7_10_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_7_9_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_7_8_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='134', URAM='0')
  L_drain_IO_L1_out_7_7_U0 -> Area(BRAM='0', DSP='0', FF='11', LUT='97', URAM='0')
  L_drain_IO_L1_out_boundary_8_11_U0 -> Area(BRAM='0', DSP='0', FF='2', LUT='29', URAM='0')
  L_drain_IO_L1_out_8_10_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_8_9_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_8_8_U0 -> Area(BRAM='0', DSP='0', FF='11', LUT='97', URAM='0')
  L_drain_IO_L1_out_boundary_9_11_U0 -> Area(BRAM='0', DSP='0', FF='2', LUT='29', URAM='0')
  L_drain_IO_L1_out_9_10_U0 -> Area(BRAM='0', DSP='0', FF='43', LUT='132', URAM='0')
  L_drain_IO_L1_out_9_9_U0 -> Area(BRAM='0', DSP='0', FF='11', LUT='97', URAM='0')
  L_drain_IO_L1_out_boundary_10_11_U0 -> Area(BRAM='0', DSP='0', FF='2', LUT='29', URAM='0')
  L_drain_IO_L1_out_10_10_U0 -> Area(BRAM='0', DSP='0', FF='2', LUT='29', URAM='0')
  L_drain_IO_L2_out_boundary_10_U0 -> Area(BRAM='0', DSP='0', FF='2', LUT='29', URAM='0')
  L_drain_IO_L2_out_9_U0 -> Area(BRAM='0', DSP='0', FF='25', LUT='215', URAM='0')
  L_drain_IO_L2_out_8_U0 -> Area(BRAM='0', DSP='0', FF='25', LUT='217', URAM='0')
  L_drain_IO_L2_out_7_U0 -> Area(BRAM='0', DSP='0', FF='25', LUT='215', URAM='0')
  L_drain_IO_L2_out_6_U0 -> Area(BRAM='0', DSP='0', FF='25', LUT='215', URAM='0')
  U_drain_IO_L1_out_boundary_6_6_U0 -> Area(BRAM='0', DSP='0', FF='442', LUT='266', URAM='0')
  U_drain_IO_L1_out_boundary_7_7_U0 -> Area(BRAM='0', DSP='0', FF='378', LUT='252', URAM='0')
  U_drain_IO_L1_out_boundary_8_8_U0 -> Area(BRAM='0', DSP='0', FF='313', LUT='233', URAM='0')
  U_drain_IO_L1_out_boundary_9_9_U0 -> Area(BRAM='0', DSP='0', FF='248', LUT='220', URAM='0')
  U_drain_IO_L1_out_boundary_10_10_U0 -> Area(BRAM='0', DSP='0', FF='115', LUT='258', URAM='0')
  U_drain_IO_L1_out_boundary_11_11_U0 -> Area(BRAM='0', DSP='0', FF='2', LUT='29', URAM='0')
  U_drain_IO_L2_out_boundary_11_U0 -> Area(BRAM='0', DSP='0', FF='2', LUT='29', URAM='0')
  U_drain_IO_L2_out_10_U0 -> Area(BRAM='0', DSP='0', FF='21', LUT='207', URAM='0')
  U_drain_IO_L2_out_9_U0 -> Area(BRAM='0', DSP='0', FF='24', LUT='211', URAM='0')
  U_drain_IO_L2_out_8_U0 -> Area(BRAM='0', DSP='0', FF='25', LUT='215', URAM='0')
  U_drain_IO_L2_out_7_U0 -> Area(BRAM='0', DSP='0', FF='25', LUT='222', URAM='0')
  U_drain_IO_L2_out_6_U0 -> Area(BRAM='0', DSP='0', FF='25', LUT='222', URAM='0')

    BRAM usage: 0 / 384 = 0.0
    DSP usage: 75 / 1344 = 0.05580357142857143
    FF usage: 34940 / 329280 = 0.10611030126336249
    LUT usage: 34515 / 164640 = 0.20963921282798834

    URAM usage: 0 / 192 = 0.0

SLR_[1] part 0 includes:


    BRAM usage: 0 / 768 = 0.0
    DSP usage: 0 / 1536 = 0.0
    FF usage: 0 / 433920 = 0.0
    LUT usage: 0 / 216960 = 0.0

    URAM usage: 0 / 128 = 0.0

SLR_[1] part 1 includes:


    BRAM usage: 0 / 384 = 0.0
    DSP usage: 0 / 1344 = 0.0
    FF usage: 0 / 329280 = 0.0
    LUT usage: 0 / 164640 = 0.0

    URAM usage: 0 / 192 = 0.0

SLR_[2] part 0 includes:


    BRAM usage: 0 / 768 = 0.0
    DSP usage: 0 / 1536 = 0.0
    FF usage: 0 / 433920 = 0.0
    LUT usage: 0 / 216960 = 0.0

    URAM usage: 0 / 128 = 0.0

SLR_[2] part 1 includes:


    BRAM usage: 0 / 384 = 0.0
    DSP usage: 0 / 1344 = 0.0
    FF usage: 0 / 329280 = 0.0
    LUT usage: 0 / 164640 = 0.0

    URAM usage: 0 / 192 = 0.0

fifo_V_PE_6_6_V_U: PE_wrapper_5_6_U0 @ (0, 0) --> PE_wrapper_6_6_U0 @ (0, 1) 
fifo_V_PE_6_7_V_U: PE_wrapper_5_7_U0 @ (0, 0) --> PE_wrapper_6_7_U0 @ (0, 1) 
fifo_V_PE_6_8_V_U: PE_wrapper_5_8_U0 @ (0, 0) --> PE_wrapper_6_8_U0 @ (0, 1) 
fifo_V_PE_6_9_V_U: PE_wrapper_5_9_U0 @ (0, 0) --> PE_wrapper_6_9_U0 @ (0, 1) 
fifo_V_PE_6_10_V_U: PE_wrapper_5_10_U0 @ (0, 0) --> PE_wrapper_6_10_U0 @ (0, 1) 
fifo_V_PE_6_11_V_U: PE_wrapper_5_11_U0 @ (0, 0) --> PE_wrapper_6_11_U0 @ (0, 1) 
fifo_L_drain_L_drain_IO_L2_out_6_V_U: L_drain_IO_L2_out_6_U0 @ (0, 1) --> L_drain_IO_L2_out_5_U0 @ (0, 0) 
fifo_U_drain_U_drain_IO_L2_out_6_V_U: U_drain_IO_L2_out_6_U0 @ (0, 1) --> U_drain_IO_L2_out_5_U0 @ (0, 0) 
[AssignSLR] total SLR crossing width are: [0, 0, 0]
[reBalanceNaive] edge L_c_U is increased by 4.0
[reBalanceNaive] edge U_c_U is increased by 4.0
[reBalanceNaive] edge fifo_L_drain_L_drain_IO_L1_out_0_0_V_U is increased by 4.0
[reBalanceNaive] edge fifo_L_drain_L_drain_IO_L1_out_1_1_V_U is increased by 4.0
[reBalanceNaive] edge fifo_L_drain_L_drain_IO_L1_out_2_2_V_U is increased by 4.0
[reBalanceNaive] edge fifo_L_drain_L_drain_IO_L1_out_3_3_V_U is increased by 4.0
[reBalanceNaive] edge fifo_L_drain_L_drain_IO_L1_out_4_4_V_U is increased by 4.0
[reBalanceNaive] edge fifo_L_drain_L_drain_IO_L1_out_5_5_V_U is increased by 4.0
[reBalanceNaive] edge fifo_U_drain_U_drain_IO_L1_out_0_0_V_U is increased by 4.0
[reBalanceNaive] edge fifo_U_drain_U_drain_IO_L1_out_1_1_V_U is increased by 4.0
[reBalanceNaive] edge fifo_U_drain_U_drain_IO_L1_out_2_2_V_U is increased by 4.0
[reBalanceNaive] edge fifo_U_drain_U_drain_IO_L1_out_3_3_V_U is increased by 4.0
[reBalanceNaive] edge fifo_U_drain_U_drain_IO_L1_out_4_4_V_U is increased by 4.0
[reBalanceNaive] edge fifo_U_drain_U_drain_IO_L1_out_5_5_V_U is increased by 4.0
[WARNING] assign ap_ready the same as ap_done
Option for timeMode changed from cpu to elapsed
maxSavedSolutions was changed from 0 to 10
Continuous objective value is 2560 - 0.00 seconds
Cgl0003I 0 fixed, 226 tightened bounds, 0 strengthened rows, 0 substitutions
Cgl0003I 0 fixed, 12 tightened bounds, 0 strengthened rows, 0 substitutions
Cgl0003I 0 fixed, 5 tightened bounds, 0 strengthened rows, 0 substitutions
Cgl0003I 0 fixed, 2 tightened bounds, 0 strengthened rows, 0 substitutions
Cgl0004I processed model has 349 rows, 206 columns (206 integer (0 of which binary)) and 698 elements
Coin3009W Conflict graph built in 0.000 seconds, density: 0.000%
Cutoff increment increased from 1e-05 to 31.9999
Cbc0012I Integer solution of 2560 found by DiveCoefficient after 0 iterations and 0 nodes (0.01 seconds)
Cbc0001I Search completed - best objective 2560, took 0 iterations and 0 nodes (0.01 seconds)
Cbc0035I Maximum depth 0, 0 variables fixed on reduced cost
Cuts at root node changed objective from 2560 to 2560
Probing was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
Gomory was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
Knapsack was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
Clique was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
OddWheel was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
MixedIntegerRounding2 was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
FlowCover was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
TwoMirCuts was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)
ZeroHalf was tried 0 times and created 0 cuts of which 0 were active after adding rounds of cuts (0.000 seconds)

Result - Optimal solution found

Objective value:                2560.00000000
Enumerated nodes:               0
Total iterations:               0
Time (CPU seconds):             0.01
Time (Wallclock seconds):       0.01

Total time (CPU seconds):       0.01   (Wallclock seconds):       0.01


****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /xilinx/software/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/xilinx/software/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'veronica.grosso' on host 'michelangelo.local.necst.it' (Linux_x86_64 version 3.10.0-1160.24.1.el7.x86_64) on Sat Jun 19 18:30:12 CEST 2021
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux Server release 7.9 (Maipo)"
INFO: [HLS 200-10] In directory '/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge'
Sourcing Tcl script 'pack_xo.tcl'
INFO: [HLS 200-10] Opening project '/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0'.
INFO: [HLS 200-10] Opening solution '/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0/solution'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/xilinx/software/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel0_kernel0_ap_fdiv_10_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1693.680 ; gain = 93.207 ; free physical = 23264 ; free virtual = 44125
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel0_kernel0_ap_fdiv_10_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel0_kernel0_ap_fdiv_10_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel0_kernel0_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel0_kernel0_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel0_kernel0_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel0_kernel0_ap_fsub_5_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel0_kernel0_ap_fsub_5_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel0_kernel0_ap_fsub_5_full_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/xilinx/software/Vivado/2019.2/data/ip'.
Running package_xo -xo_path /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo -kernel_name kernel0 -kernel_xml /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0/solution/impl/ip/../kernel/kernel.xml -kernel_files /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/src/kernel_kernel.cpp -ip_directory /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0/solution/impl/ip/ip_unzip_dir -design_xml /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0/solution/.autopilot/db/kernel0.design.xml -debug_directory /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0/solution/.debug -hls_directory /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0/solution/impl/ip/hls_files
Add Instance PE_wrapper_0_1_s PE_wrapper_0_1_U0 2584
Add Instance PE_0_1_s grp_PE_0_1_s_fu_24 24
Add Instance PE_wrapper_0_2_s PE_wrapper_0_2_U0 2593
Add Instance PE_0_2_s grp_PE_0_2_s_fu_24 24
Add Instance PE_wrapper_0_3_s PE_wrapper_0_3_U0 2602
Add Instance PE_0_3_s grp_PE_0_3_s_fu_24 24
Add Instance PE_wrapper_0_4_s PE_wrapper_0_4_U0 2611
Add Instance PE_0_4_s grp_PE_0_4_s_fu_24 24
Add Instance PE_wrapper_0_5_s PE_wrapper_0_5_U0 2620
Add Instance PE_0_5_s grp_PE_0_5_s_fu_24 24
Add Instance PE_wrapper_0_6_s PE_wrapper_0_6_U0 2629
Add Instance PE_0_6_s grp_PE_0_6_s_fu_24 24
Add Instance PE_wrapper_0_7_s PE_wrapper_0_7_U0 2638
Add Instance PE_0_7_s grp_PE_0_7_s_fu_24 24
Add Instance PE_wrapper_0_8_s PE_wrapper_0_8_U0 2647
Add Instance PE_0_8_s grp_PE_0_8_s_fu_24 24
Add Instance PE_wrapper_0_9_s PE_wrapper_0_9_U0 2656
Add Instance PE_0_9_s grp_PE_0_9_s_fu_24 24
Add Instance PE_wrapper_0_10_s PE_wrapper_0_10_U0 2665
Add Instance PE_0_10_s grp_PE_0_10_s_fu_24 24
Add Instance PE_wrapper_0_11_s PE_wrapper_0_11_U0 2674
Add Instance PE_0_11_s grp_PE_0_11_s_fu_22 22
Add Instance PE_wrapper_1_2_s PE_wrapper_1_2_U0 2682
Add Instance PE_1_2_s grp_PE_1_2_s_fu_24 24
Add Instance PE_wrapper_1_3_s PE_wrapper_1_3_U0 2691
Add Instance PE_1_3_s grp_PE_1_3_s_fu_24 24
Add Instance PE_wrapper_1_4_s PE_wrapper_1_4_U0 2700
Add Instance PE_1_4_s grp_PE_1_4_s_fu_24 24
Add Instance PE_wrapper_1_5_s PE_wrapper_1_5_U0 2709
Add Instance PE_1_5_s grp_PE_1_5_s_fu_24 24
Add Instance PE_wrapper_1_6_s PE_wrapper_1_6_U0 2718
Add Instance PE_1_6_s grp_PE_1_6_s_fu_24 24
Add Instance PE_wrapper_1_7_s PE_wrapper_1_7_U0 2727
Add Instance PE_1_7_s grp_PE_1_7_s_fu_24 24
Add Instance PE_wrapper_1_8_s PE_wrapper_1_8_U0 2736
Add Instance PE_1_8_s grp_PE_1_8_s_fu_24 24
Add Instance PE_wrapper_1_9_s PE_wrapper_1_9_U0 2745
Add Instance PE_1_9_s grp_PE_1_9_s_fu_24 24
Add Instance PE_wrapper_1_10_s PE_wrapper_1_10_U0 2754
Add Instance PE_1_10_s grp_PE_1_10_s_fu_24 24
Add Instance PE_wrapper_1_11_s PE_wrapper_1_11_U0 2763
Add Instance PE_1_11_s grp_PE_1_11_s_fu_22 22
Add Instance PE_wrapper_2_3_s PE_wrapper_2_3_U0 2771
Add Instance PE_2_3_s grp_PE_2_3_s_fu_24 24
Add Instance PE_wrapper_2_4_s PE_wrapper_2_4_U0 2780
Add Instance PE_2_4_s grp_PE_2_4_s_fu_24 24
Add Instance PE_wrapper_2_5_s PE_wrapper_2_5_U0 2789
Add Instance PE_2_5_s grp_PE_2_5_s_fu_24 24
Add Instance PE_wrapper_2_6_s PE_wrapper_2_6_U0 2798
Add Instance PE_2_6_s grp_PE_2_6_s_fu_24 24
Add Instance PE_wrapper_2_7_s PE_wrapper_2_7_U0 2807
Add Instance PE_2_7_s grp_PE_2_7_s_fu_24 24
Add Instance PE_wrapper_2_8_s PE_wrapper_2_8_U0 2816
Add Instance PE_2_8_s grp_PE_2_8_s_fu_24 24
Add Instance PE_wrapper_2_9_s PE_wrapper_2_9_U0 2825
Add Instance PE_2_9_s grp_PE_2_9_s_fu_24 24
Add Instance PE_wrapper_2_10_s PE_wrapper_2_10_U0 2834
Add Instance PE_2_10_s grp_PE_2_10_s_fu_24 24
Add Instance PE_wrapper_2_11_s PE_wrapper_2_11_U0 2843
Add Instance PE_2_11_s grp_PE_2_11_s_fu_22 22
Add Instance PE_wrapper_3_4_s PE_wrapper_3_4_U0 2851
Add Instance PE_3_4_s grp_PE_3_4_s_fu_24 24
Add Instance PE_wrapper_3_5_s PE_wrapper_3_5_U0 2860
Add Instance PE_3_5_s grp_PE_3_5_s_fu_24 24
Add Instance PE_wrapper_3_6_s PE_wrapper_3_6_U0 2869
Add Instance PE_3_6_s grp_PE_3_6_s_fu_24 24
Add Instance PE_wrapper_3_7_s PE_wrapper_3_7_U0 2878
Add Instance PE_3_7_s grp_PE_3_7_s_fu_24 24
Add Instance PE_wrapper_3_8_s PE_wrapper_3_8_U0 2887
Add Instance PE_3_8_s grp_PE_3_8_s_fu_24 24
Add Instance PE_wrapper_3_9_s PE_wrapper_3_9_U0 2896
Add Instance PE_3_9_s grp_PE_3_9_s_fu_24 24
Add Instance PE_wrapper_3_10_s PE_wrapper_3_10_U0 2905
Add Instance PE_3_10_s grp_PE_3_10_s_fu_24 24
Add Instance PE_wrapper_3_11_s PE_wrapper_3_11_U0 2914
Add Instance PE_3_11_s grp_PE_3_11_s_fu_22 22
Add Instance PE_wrapper_4_5_s PE_wrapper_4_5_U0 2922
Add Instance PE_4_5_s grp_PE_4_5_s_fu_24 24
Add Instance PE_wrapper_4_6_s PE_wrapper_4_6_U0 2931
Add Instance PE_4_6_s grp_PE_4_6_s_fu_24 24
Add Instance PE_wrapper_4_7_s PE_wrapper_4_7_U0 2940
Add Instance PE_4_7_s grp_PE_4_7_s_fu_24 24
Add Instance PE_wrapper_4_8_s PE_wrapper_4_8_U0 2949
Add Instance PE_4_8_s grp_PE_4_8_s_fu_24 24
Add Instance PE_wrapper_4_9_s PE_wrapper_4_9_U0 2958
Add Instance PE_4_9_s grp_PE_4_9_s_fu_24 24
Add Instance PE_wrapper_4_10_s PE_wrapper_4_10_U0 2967
Add Instance PE_4_10_s grp_PE_4_10_s_fu_24 24
Add Instance PE_wrapper_4_11_s PE_wrapper_4_11_U0 2976
Add Instance PE_4_11_s grp_PE_4_11_s_fu_22 22
Add Instance PE_wrapper_5_6_s PE_wrapper_5_6_U0 2984
Add Instance PE_5_6_s grp_PE_5_6_s_fu_24 24
Add Instance PE_wrapper_5_7_s PE_wrapper_5_7_U0 2993
Add Instance PE_5_7_s grp_PE_5_7_s_fu_24 24
Add Instance PE_wrapper_5_8_s PE_wrapper_5_8_U0 3002
Add Instance PE_5_8_s grp_PE_5_8_s_fu_24 24
Add Instance PE_wrapper_5_9_s PE_wrapper_5_9_U0 3011
Add Instance PE_5_9_s grp_PE_5_9_s_fu_24 24
Add Instance PE_wrapper_5_10_s PE_wrapper_5_10_U0 3020
Add Instance PE_5_10_s grp_PE_5_10_s_fu_24 24
Add Instance PE_wrapper_5_11_s PE_wrapper_5_11_U0 3029
Add Instance PE_5_11_s grp_PE_5_11_s_fu_22 22
Add Instance PE_wrapper_6_7_s PE_wrapper_6_7_U0 3037
Add Instance PE_6_7_s grp_PE_6_7_s_fu_24 24
Add Instance PE_wrapper_6_8_s PE_wrapper_6_8_U0 3046
Add Instance PE_6_8_s grp_PE_6_8_s_fu_24 24
Add Instance PE_wrapper_6_9_s PE_wrapper_6_9_U0 3055
Add Instance PE_6_9_s grp_PE_6_9_s_fu_24 24
Add Instance PE_wrapper_6_10_s PE_wrapper_6_10_U0 3064
Add Instance PE_6_10_s grp_PE_6_10_s_fu_24 24
Add Instance PE_wrapper_6_11_s PE_wrapper_6_11_U0 3073
Add Instance PE_6_11_s grp_PE_6_11_s_fu_22 22
Add Instance PE_wrapper_7_8_s PE_wrapper_7_8_U0 3081
Add Instance PE_7_8_s grp_PE_7_8_s_fu_24 24
Add Instance PE_wrapper_7_9_s PE_wrapper_7_9_U0 3090
Add Instance PE_7_9_s grp_PE_7_9_s_fu_24 24
Add Instance PE_wrapper_7_10_s PE_wrapper_7_10_U0 3099
Add Instance PE_7_10_s grp_PE_7_10_s_fu_24 24
Add Instance PE_wrapper_7_11_s PE_wrapper_7_11_U0 3108
Add Instance PE_7_11_s grp_PE_7_11_s_fu_22 22
Add Instance PE_wrapper_8_9_s PE_wrapper_8_9_U0 3116
Add Instance PE_8_9_s grp_PE_8_9_s_fu_24 24
Add Instance PE_wrapper_8_10_s PE_wrapper_8_10_U0 3125
Add Instance PE_8_10_s grp_PE_8_10_s_fu_24 24
Add Instance PE_wrapper_8_11_s PE_wrapper_8_11_U0 3134
Add Instance PE_8_11_s grp_PE_8_11_s_fu_22 22
Add Instance PE_wrapper_9_10_s PE_wrapper_9_10_U0 3142
Add Instance PE_9_10_s grp_PE_9_10_s_fu_24 24
Add Instance PE_wrapper_9_11_s PE_wrapper_9_11_U0 3151
Add Instance PE_9_11_s grp_PE_9_11_s_fu_22 22
Add Instance PE_wrapper_10_11_s PE_wrapper_10_11_U0 3159
Add Instance PE_10_11_s grp_PE_10_11_s_fu_22 22
Add Instance U_drain_IO_L1_out_boundary_1_1_s U_drain_IO_L1_out_boundary_1_1_U0 3167
Add Instance U_drain_IO_L1_out_boundary_2_2_s U_drain_IO_L1_out_boundary_2_2_U0 3173
Add Instance U_drain_IO_L1_out_boundary_3_3_s U_drain_IO_L1_out_boundary_3_3_U0 3179
Add Instance U_drain_IO_L1_out_boundary_4_4_s U_drain_IO_L1_out_boundary_4_4_U0 3185
Add Instance A_IO_L1_in_0_1_s A_IO_L1_in_0_1_U0 3191
Add Instance A_IO_L1_in_0_2_s A_IO_L1_in_0_2_U0 3198
Add Instance A_IO_L1_in_0_3_s A_IO_L1_in_0_3_U0 3205
Add Instance A_IO_L1_in_0_4_s A_IO_L1_in_0_4_U0 3212
Add Instance A_IO_L1_in_0_5_s A_IO_L1_in_0_5_U0 3219
Add Instance A_IO_L1_in_0_6_s A_IO_L1_in_0_6_U0 3226
Add Instance A_IO_L1_in_0_7_s A_IO_L1_in_0_7_U0 3233
Add Instance A_IO_L1_in_0_8_s A_IO_L1_in_0_8_U0 3240
Add Instance A_IO_L1_in_0_9_s A_IO_L1_in_0_9_U0 3247
Add Instance A_IO_L1_in_0_10_s A_IO_L1_in_0_10_U0 3254
Add Instance A_IO_L1_in_0_0_s A_IO_L1_in_0_0_U0 3261
Add Instance U_drain_IO_L1_out_boundary_5_5_s U_drain_IO_L1_out_boundary_5_5_U0 3268
Add Instance U_drain_IO_L1_out_boundary_0_0_s U_drain_IO_L1_out_boundary_0_0_U0 3274
Add Instance A_IO_L1_in_boundary_0_11_s A_IO_L1_in_boundary_0_11_U0 3280
Add Instance U_drain_IO_L1_out_boundary_6_6_s U_drain_IO_L1_out_boundary_6_6_U0 3286
Add Instance U_drain_IO_L1_out_boundary_7_7_s U_drain_IO_L1_out_boundary_7_7_U0 3292
Add Instance U_drain_IO_L1_out_boundary_8_8_s U_drain_IO_L1_out_boundary_8_8_U0 3298
Add Instance L_drain_IO_L3_out L_drain_IO_L3_out_U0 3304
Add Instance A_IO_L3_in6 A_IO_L3_in6_U0 3312
Add Instance U_drain_IO_L1_out_boundary_10_10_s U_drain_IO_L1_out_boundary_10_10_U0 3327
Add Instance U_drain_IO_L3_out U_drain_IO_L3_out_U0 3333
Add Instance U_drain_IO_L1_out_boundary_9_9_s U_drain_IO_L1_out_boundary_9_9_U0 3341
Add Instance U_drain_IO_L2_out_3_s U_drain_IO_L2_out_3_U0 3347
Add Instance U_drain_IO_L2_out_2_s U_drain_IO_L2_out_2_U0 3354
Add Instance U_drain_IO_L2_out_1_s U_drain_IO_L2_out_1_U0 3361
Add Instance U_drain_IO_L2_out_0_s U_drain_IO_L2_out_0_U0 3368
Add Instance U_drain_IO_L2_out_7_s U_drain_IO_L2_out_7_U0 3375
Add Instance U_drain_IO_L2_out_6_s U_drain_IO_L2_out_6_U0 3382
Add Instance U_drain_IO_L2_out_4_s U_drain_IO_L2_out_4_U0 3389
Add Instance L_drain_IO_L2_out_9_s L_drain_IO_L2_out_9_U0 3396
Add Instance L_drain_IO_L2_out_8_s L_drain_IO_L2_out_8_U0 3403
Add Instance L_drain_IO_L2_out_7_s L_drain_IO_L2_out_7_U0 3410
Add Instance L_drain_IO_L2_out_6_s L_drain_IO_L2_out_6_U0 3417
Add Instance L_drain_IO_L2_out_5_s L_drain_IO_L2_out_5_U0 3424
Add Instance L_drain_IO_L2_out_4_s L_drain_IO_L2_out_4_U0 3431
Add Instance L_drain_IO_L2_out_3_s L_drain_IO_L2_out_3_U0 3438
Add Instance L_drain_IO_L2_out_2_s L_drain_IO_L2_out_2_U0 3445
Add Instance L_drain_IO_L2_out_1_s L_drain_IO_L2_out_1_U0 3452
Add Instance U_drain_IO_L2_out_5_s U_drain_IO_L2_out_5_U0 3459
Add Instance L_drain_IO_L2_out_0_s L_drain_IO_L2_out_0_U0 3466
Add Instance U_drain_IO_L2_out_8_s U_drain_IO_L2_out_8_U0 3473
Add Instance U_drain_IO_L2_out_9_s U_drain_IO_L2_out_9_U0 3480
Add Instance U_drain_IO_L2_out_10_s U_drain_IO_L2_out_10_U0 3487
Add Instance L_drain_IO_L1_out_0_10_s L_drain_IO_L1_out_0_10_U0 3494
Add Instance L_drain_IO_L1_out_0_9_s L_drain_IO_L1_out_0_9_U0 3501
Add Instance L_drain_IO_L1_out_1_10_s L_drain_IO_L1_out_1_10_U0 3508
Add Instance L_drain_IO_L1_out_0_8_s L_drain_IO_L1_out_0_8_U0 3515
Add Instance L_drain_IO_L1_out_1_9_s L_drain_IO_L1_out_1_9_U0 3522
Add Instance L_drain_IO_L1_out_2_10_s L_drain_IO_L1_out_2_10_U0 3529
Add Instance L_drain_IO_L1_out_0_7_s L_drain_IO_L1_out_0_7_U0 3536
Add Instance L_drain_IO_L1_out_1_8_s L_drain_IO_L1_out_1_8_U0 3543
Add Instance L_drain_IO_L1_out_2_9_s L_drain_IO_L1_out_2_9_U0 3550
Add Instance L_drain_IO_L1_out_3_10_s L_drain_IO_L1_out_3_10_U0 3557
Add Instance L_drain_IO_L1_out_0_6_s L_drain_IO_L1_out_0_6_U0 3564
Add Instance L_drain_IO_L1_out_1_7_s L_drain_IO_L1_out_1_7_U0 3571
Add Instance L_drain_IO_L1_out_2_8_s L_drain_IO_L1_out_2_8_U0 3578
Add Instance L_drain_IO_L1_out_3_9_s L_drain_IO_L1_out_3_9_U0 3585
Add Instance L_drain_IO_L1_out_4_10_s L_drain_IO_L1_out_4_10_U0 3592
Add Instance L_drain_IO_L1_out_0_5_s L_drain_IO_L1_out_0_5_U0 3599
Add Instance L_drain_IO_L1_out_1_6_s L_drain_IO_L1_out_1_6_U0 3606
Add Instance L_drain_IO_L1_out_2_7_s L_drain_IO_L1_out_2_7_U0 3613
Add Instance L_drain_IO_L1_out_3_8_s L_drain_IO_L1_out_3_8_U0 3620
Add Instance L_drain_IO_L1_out_4_9_s L_drain_IO_L1_out_4_9_U0 3627
Add Instance L_drain_IO_L1_out_5_10_s L_drain_IO_L1_out_5_10_U0 3634
Add Instance L_drain_IO_L1_out_0_4_s L_drain_IO_L1_out_0_4_U0 3641
Add Instance L_drain_IO_L1_out_1_5_s L_drain_IO_L1_out_1_5_U0 3648
Add Instance L_drain_IO_L1_out_2_6_s L_drain_IO_L1_out_2_6_U0 3655
Add Instance L_drain_IO_L1_out_3_7_s L_drain_IO_L1_out_3_7_U0 3662
Add Instance L_drain_IO_L1_out_4_8_s L_drain_IO_L1_out_4_8_U0 3669
Add Instance L_drain_IO_L1_out_5_9_s L_drain_IO_L1_out_5_9_U0 3676
Add Instance L_drain_IO_L1_out_6_10_s L_drain_IO_L1_out_6_10_U0 3683
Add Instance L_drain_IO_L1_out_0_3_s L_drain_IO_L1_out_0_3_U0 3690
Add Instance L_drain_IO_L1_out_1_4_s L_drain_IO_L1_out_1_4_U0 3697
Add Instance L_drain_IO_L1_out_2_5_s L_drain_IO_L1_out_2_5_U0 3704
Add Instance L_drain_IO_L1_out_3_6_s L_drain_IO_L1_out_3_6_U0 3711
Add Instance L_drain_IO_L1_out_4_7_s L_drain_IO_L1_out_4_7_U0 3718
Add Instance L_drain_IO_L1_out_5_8_s L_drain_IO_L1_out_5_8_U0 3725
Add Instance L_drain_IO_L1_out_6_9_s L_drain_IO_L1_out_6_9_U0 3732
Add Instance L_drain_IO_L1_out_7_10_s L_drain_IO_L1_out_7_10_U0 3739
Add Instance L_drain_IO_L1_out_0_2_s L_drain_IO_L1_out_0_2_U0 3746
Add Instance L_drain_IO_L1_out_1_3_s L_drain_IO_L1_out_1_3_U0 3753
Add Instance L_drain_IO_L1_out_2_4_s L_drain_IO_L1_out_2_4_U0 3760
Add Instance L_drain_IO_L1_out_3_5_s L_drain_IO_L1_out_3_5_U0 3767
Add Instance L_drain_IO_L1_out_4_6_s L_drain_IO_L1_out_4_6_U0 3774
Add Instance L_drain_IO_L1_out_5_7_s L_drain_IO_L1_out_5_7_U0 3781
Add Instance L_drain_IO_L1_out_6_8_s L_drain_IO_L1_out_6_8_U0 3788
Add Instance L_drain_IO_L1_out_7_9_s L_drain_IO_L1_out_7_9_U0 3795
Add Instance L_drain_IO_L1_out_8_10_s L_drain_IO_L1_out_8_10_U0 3802
Add Instance L_drain_IO_L1_out_0_1_s L_drain_IO_L1_out_0_1_U0 3809
Add Instance L_drain_IO_L1_out_1_2_s L_drain_IO_L1_out_1_2_U0 3816
Add Instance L_drain_IO_L1_out_2_3_s L_drain_IO_L1_out_2_3_U0 3823
Add Instance L_drain_IO_L1_out_3_4_s L_drain_IO_L1_out_3_4_U0 3830
Add Instance L_drain_IO_L1_out_4_5_s L_drain_IO_L1_out_4_5_U0 3837
Add Instance L_drain_IO_L1_out_5_6_s L_drain_IO_L1_out_5_6_U0 3844
Add Instance L_drain_IO_L1_out_6_7_s L_drain_IO_L1_out_6_7_U0 3851
Add Instance L_drain_IO_L1_out_7_8_s L_drain_IO_L1_out_7_8_U0 3858
Add Instance L_drain_IO_L1_out_8_9_s L_drain_IO_L1_out_8_9_U0 3865
Add Instance L_drain_IO_L1_out_9_10_s L_drain_IO_L1_out_9_10_U0 3872
Add Instance A_IO_L2_in_boundary_0_s A_IO_L2_in_boundary_0_U0 3879
Add Instance L_drain_IO_L1_out_0_0_s L_drain_IO_L1_out_0_0_U0 3885
Add Instance L_drain_IO_L1_out_1_1_s L_drain_IO_L1_out_1_1_U0 3891
Add Instance L_drain_IO_L1_out_2_2_s L_drain_IO_L1_out_2_2_U0 3897
Add Instance L_drain_IO_L1_out_3_3_s L_drain_IO_L1_out_3_3_U0 3903
Add Instance L_drain_IO_L1_out_4_4_s L_drain_IO_L1_out_4_4_U0 3909
Add Instance L_drain_IO_L1_out_5_5_s L_drain_IO_L1_out_5_5_U0 3915
Add Instance L_drain_IO_L1_out_6_6_s L_drain_IO_L1_out_6_6_U0 3921
Add Instance L_drain_IO_L1_out_7_7_s L_drain_IO_L1_out_7_7_U0 3927
Add Instance L_drain_IO_L1_out_8_8_s L_drain_IO_L1_out_8_8_U0 3933
Add Instance L_drain_IO_L1_out_9_9_s L_drain_IO_L1_out_9_9_U0 3939
Add Instance PE_wrapper_0_0_s PE_wrapper_0_0_U0 3945
Add Instance PE_0_0_s grp_PE_0_0_s_fu_20 20
Add Instance PE_wrapper_1_1_s PE_wrapper_1_1_U0 3952
Add Instance PE_1_1_s grp_PE_1_1_s_fu_20 20
Add Instance PE_wrapper_2_2_s PE_wrapper_2_2_U0 3959
Add Instance PE_2_2_s grp_PE_2_2_s_fu_20 20
Add Instance PE_wrapper_3_3_s PE_wrapper_3_3_U0 3966
Add Instance PE_3_3_s grp_PE_3_3_s_fu_20 20
Add Instance PE_wrapper_4_4_s PE_wrapper_4_4_U0 3973
Add Instance PE_4_4_s grp_PE_4_4_s_fu_20 20
Add Instance PE_wrapper_5_5_s PE_wrapper_5_5_U0 3980
Add Instance PE_5_5_s grp_PE_5_5_s_fu_20 20
Add Instance PE_wrapper_6_6_s PE_wrapper_6_6_U0 3987
Add Instance PE_6_6_s grp_PE_6_6_s_fu_20 20
Add Instance PE_wrapper_7_7_s PE_wrapper_7_7_U0 3994
Add Instance PE_7_7_s grp_PE_7_7_s_fu_20 20
Add Instance PE_wrapper_8_8_s PE_wrapper_8_8_U0 4001
Add Instance PE_8_8_s grp_PE_8_8_s_fu_20 20
Add Instance PE_wrapper_9_9_s PE_wrapper_9_9_U0 4008
Add Instance PE_9_9_s grp_PE_9_9_s_fu_20 20
Add Instance PE_wrapper_10_10_s PE_wrapper_10_10_U0 4015
Add Instance PE_10_10_s grp_PE_10_10_s_fu_20 20
Add Instance L_drain_IO_L1_out_boundary_0_11_s L_drain_IO_L1_out_boundary_0_11_U0 4022
Add Instance L_drain_IO_L1_out_boundary_1_11_s L_drain_IO_L1_out_boundary_1_11_U0 4028
Add Instance L_drain_IO_L1_out_boundary_2_11_s L_drain_IO_L1_out_boundary_2_11_U0 4034
Add Instance L_drain_IO_L1_out_boundary_3_11_s L_drain_IO_L1_out_boundary_3_11_U0 4040
Add Instance L_drain_IO_L1_out_boundary_4_11_s L_drain_IO_L1_out_boundary_4_11_U0 4046
Add Instance L_drain_IO_L1_out_boundary_5_11_s L_drain_IO_L1_out_boundary_5_11_U0 4052
Add Instance L_drain_IO_L1_out_boundary_6_11_s L_drain_IO_L1_out_boundary_6_11_U0 4058
Add Instance L_drain_IO_L1_out_boundary_7_11_s L_drain_IO_L1_out_boundary_7_11_U0 4064
Add Instance L_drain_IO_L1_out_boundary_8_11_s L_drain_IO_L1_out_boundary_8_11_U0 4070
Add Instance L_drain_IO_L1_out_boundary_9_11_s L_drain_IO_L1_out_boundary_9_11_U0 4076
Add Instance U_drain_IO_L1_out_boundary_11_11_s U_drain_IO_L1_out_boundary_11_11_U0 4082
Add Instance L_drain_IO_L1_out_boundary_10_11_s L_drain_IO_L1_out_boundary_10_11_U0 4088
Add Instance U_drain_IO_L2_out_boundary_11_s U_drain_IO_L2_out_boundary_11_U0 4094
Add Instance L_drain_IO_L1_out_10_10_s L_drain_IO_L1_out_10_10_U0 4100
Add Instance L_drain_IO_L2_out_boundary_10_s L_drain_IO_L2_out_boundary_10_U0 4106
Add Instance PE_wrapper_11_11_s PE_wrapper_11_11_U0 4112
Add Instance PE_11_11_s call_ln356_PE_11_11_s_fu_18 18
INFO: [Common 17-206] Exiting Vivado at Sat Jun 19 18:30:37 2021...
Pack XO successfully
INFO: [Common 17-206] Exiting vivado_hls at Sat Jun 19 18:30:47 2021...
WARNING: [v++ 60-1600] The option 'max_memory_ports' was used directly on the command line, where its usage is deprecated. To ensure input line works for supported operating systems or shells, v++ supports specification for some options in a configuration file. As an alternative, please use 'hls.max_memory_ports' in a configuration file. 
Option Map File Used: '/xilinx/software/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/reports/link
	Log files: /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/logs/link
Running Dispatch Server on port:42513
INFO: [v++ 60-1548] Creating build summary session with primary output /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.xclbin.link_summary, at Sat Jun 19 18:30:50 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jun 19 18:30:50 2021
Running Rule Check Server on port:46071
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/reports/link/v++_link_kernel0_xilinx_u200_xdma_201830_2_guidance.html', at Sat Jun 19 18:30:51 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm
INFO: [v++ 60-1578]   This platform contains Device Support Archive '/opt/xilinx/platforms/xilinx_u200_xdma_201830_2/hw/xilinx_u200_xdma_201830_2.dsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u200_xdma_201830_2
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [18:31:04] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo -keep --config /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --target hw --output_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int --temp_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/run_link
INFO: [SYSTEM_LINK 82-76] Reading emulation BD and HPFM information
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Jun 19 18:31:05 2021
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo
INFO: [KernelCheck 83-118] 'kernel0' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'A' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'L' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'U' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [18:31:06] build_xd_ip_db started: /xilinx/software/Vitis/2019.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link/xilinx_u200_xdma_201830_2.hpfm -clkid 0 -ip /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link/iprepo/xilinx_com_hls_kernel0_1_0,kernel0 -o /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [18:31:08] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 183.848 ; gain = 0.000 ; free physical = 25493 ; free virtual = 44579
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [18:31:08] cfgen started: /xilinx/software/Vitis/2019.2/bin/cfgen  -nk kernel0:1:kernel0_1 -sp kernel0_1.A:DDR[0] -sp kernel0_1.L:DDR[1] -sp kernel0_1.U:DDR[2] -dmclkid 0 -r /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: kernel0, num: 1  {kernel0_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: kernel0_1, k_port: A, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: kernel0_1, k_port: L, sptag: DDR[1]
INFO: [CFGEN 83-0]   kernel: kernel0_1, k_port: U, sptag: DDR[2]
INFO: [CFGEN 83-2228] Creating mapping for argument kernel0_1.A to DDR[0] for directive kernel0_1.A:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument kernel0_1.L to DDR[1] for directive kernel0_1.L:DDR[1]
INFO: [CFGEN 83-2228] Creating mapping for argument kernel0_1.U to DDR[2] for directive kernel0_1.U:DDR[2]
INFO: [SYSTEM_LINK 82-37] [18:31:11] cfgen finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 187.363 ; gain = 0.000 ; free physical = 25493 ; free virtual = 44579
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [18:31:11] cf2bd started: /xilinx/software/Vitis/2019.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link/_sysl/.xsd --temp_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link --output_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [18:31:13] cf2bd finished successfully
Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 187.363 ; gain = 0.000 ; free physical = 25487 ; free virtual = 44578
INFO: [v++ 60-1441] [18:31:13] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 601.203 ; gain = 0.000 ; free physical = 25506 ; free virtual = 44597
INFO: [v++ 60-1443] [18:31:13] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/sdsl.dat -rtd /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/cf2sw.rtd -xclbin /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/xclbin_orig.xml -o /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/run_link
INFO: [v++ 60-1441] [18:31:14] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.96 . Memory (MB): peak = 601.203 ; gain = 0.000 ; free physical = 25507 ; free virtual = 44598
INFO: [v++ 60-1443] [18:31:14] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram --rtdJsonFileName /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/cf2sw.rtd --diagramJsonFileName /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --generatedByName v++ --generatedByVersion 2019.2.1 --generatedByChangeList 2729669 --generatedByTimeStamp Thu Dec  5 04:48:12 MST 2019 --generatedByOptions /xilinx/software/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ --link --output /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.xclbin --kernel kernel0 --platform xilinx_u200_xdma_201830_2 --target hw --report_level 2 --temp_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp --optimize 3 --connectivity.nk kernel0:1:kernel0_1 --max_memory_ports kernel0 --save-temps /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo --connectivity.sp kernel0_1.A:DDR[0] --connectivity.sp kernel0_1.L:DDR[1] --connectivity.sp kernel0_1.U:DDR[2] --kernel_frequency 400 --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/constraint.tcl  --generatedByXclbinName kernel0_xilinx_u200_xdma_201830_2 --kernelInfoDataFileName /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/kernel_info.dat
INFO: [v++ 60-1454] Run Directory: /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/run_link
INFO: [v++ 60-839] Read in kernel information from file '/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/kernel_info.dat'.
WARNING: [v++ 82-158] Unable to populate kernel available resources DSP entry.
INFO: [v++ 60-1441] [18:31:15] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 601.203 ; gain = 0.000 ; free physical = 25508 ; free virtual = 44599
INFO: [v++ 60-1443] [18:31:15] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u200_xdma_201830_2 --kernel_frequency 400 -s --output_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int --log_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/logs/link --report_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/reports/link --config /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/vplConfig.ini -k /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link --no-info --tlog_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/.tlog/v++_link_kernel0_xilinx_u200_xdma_201830_2 --iprepo /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/xo/ip_repo/xilinx_com_hls_kernel0_1_0 --messageDb /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/run_link/vpl.pb /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/run_link

****** vpl v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u200_xdma_201830_2
INFO: [VPL 60-1032] Extracting hardware platform to /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/vivado/vpl/.local/hw_platform
[18:31:38] Run vpl: Step create_project: Started
Creating Vivado project.
[18:31:42] Run vpl: Step create_project: Completed
[18:31:42] Run vpl: Step create_bd: Started
[18:32:58] Run vpl: Step create_bd: RUNNING...
[18:33:03] Run vpl: Step create_bd: Failed
[18:33:03] Run vpl: FINISHED. Run Status: create_bd ERROR

===>The following messages were generated while  creating FPGA bitstream. Log file: /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/vivado/vpl/vpl.vdi :
ERROR: [VPL 5-683] VLNV <xilinx.com:hls:kernel0:1.0> is not supported for the current part.
ERROR: [VPL 60-773] In '/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/vivado/vpl/runme.log', caught Tcl error:  ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
ERROR: [VPL 60-773] In '/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/vivado/vpl/vivado.log', caught Tcl error:  ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
ERROR: [VPL 60-704] Integration error, Failed to update block diagram in project required for hardware synthesis.The project is 'prj'. The block diagram update script is '.local/dr.bd.tcl'. The block diagram update script was generated by system linker. An error stack with function names and arguments may be available in the 'vivado.log'.
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [18:33:03] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:14 ; elapsed = 00:01:48 . Memory (MB): peak = 601.203 ; gain = 0.000 ; free physical = 22335 ; free virtual = 43222
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
