{"vcs1":{"timestamp_begin":1747280710.241009052, "rt":3.40, "ut":3.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1747280713.697365224, "rt":0.19, "ut":0.12, "st":0.04}}
{"link":{"timestamp_begin":1747280713.928150092, "rt":0.36, "ut":0.30, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747280710.071896909}
{"VCS_COMP_START_TIME": 1747280710.071896909}
{"VCS_COMP_END_TIME": 1747280714.336312583}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 ./rtl/adder.sv ./tb/tb_adder.sv"}
{"vcs1": {"peak_mem": 328024}}
{"vcselab": {"peak_mem": 162256}}
