============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 01 2023  09:48:48 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST39/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g5991/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST39/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST39/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 2: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST38/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6138/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST38/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST38/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 3: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST37/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g5976/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST37/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST37/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 4: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST36/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g5993/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST36/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST36/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 5: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST35/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6139/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST35/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST35/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 6: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST34/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6149/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST34/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST34/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 7: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST33/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g5978/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST33/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST33/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 8: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST32/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g5995/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST32/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST32/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 9: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST31/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6142/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST31/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST31/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 10: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST30/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g5980/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST30/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST30/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 11: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST29/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g5990/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST29/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST29/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 12: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST28/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6143/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST28/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST28/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 13: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST27/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6150/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST27/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST27/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 14: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST26/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6018/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST26/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST26/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 15: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST25/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g5998/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST25/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST25/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 16: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST24/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g5997/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST24/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST24/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 17: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST23/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6146/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST23/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST23/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 18: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST22/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g5984/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST22/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST22/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 19: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST21/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6001/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST21/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST21/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 20: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST20/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6147/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST20/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST20/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 21: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST19/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6016/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST19/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST19/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 22: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST18/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g5986/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST18/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST18/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 23: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST17/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6134/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST17/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST17/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 24: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST16/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6012/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST16/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST16/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 25: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST15/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g5988/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST15/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST15/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 26: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST14/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6136/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST14/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST14/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 27: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST13/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6148/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST13/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST13/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 28: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST12/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6151/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST12/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST12/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 29: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST11/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6152/Q                     -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST11/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST11/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#----------------------------------------------------------------------------------------------------



Path 30: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST9/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2511                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C      -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q      -       C->Q  F     DFRQX2         2  17.2   100   244     244 
  U8_syscop_g2/Q                     -       B->Q  F     OR2X1          1  10.1    85   193     437 
  U8_syscop_g2609/Q                  -       A->Q  R     NO3X1          2  18.7   350   194     631 
  U8_syscop_g2605/Q                  -       A->Q  F     NA2X1          1  17.2   169   122     753 
  U8_syscop_g2604/Q                  -       A->Q  F     BUCX8         91 618.6   359   426    1179 
  g4290/Q                            -       B->Q  R     NO3I1X0        1   9.3   567   402    1580 
  U7_banc_g6116/Q                    -       AN->Q R     NO2I1X1        2  32.3   390   302    1882 
  U7_banc_g6006/Q                    -       A->Q  F     INX4          30 246.5   290   240    2123 
  U7_banc_g6153/Q                    -       B->Q  R     ON31X1         1   8.7   367   227    2350 
  U7_banc_RC_CG_HIER_INST9/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2511 
  U7_banc_RC_CG_HIER_INST9/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2511 
#---------------------------------------------------------------------------------------------------



Path 31: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U5_mem_RC_CG_HIER_INST8/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2536                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C     -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q     -       C->Q  R     DFRQX2         2  17.2   113   278     278 
  U8_syscop_g2/Q                    -       B->Q  R     OR2X1          1  10.1   115   152     430 
  U8_syscop_g2609/Q                 -       A->Q  F     NO3X1          2  18.7   134    89     519 
  U8_syscop_g2605/Q                 -       A->Q  R     NA2X1          1  17.2   197   134     652 
  U8_syscop_g2604/Q                 -       A->Q  R     BUCX8         91 618.6   387   408    1060 
  g4315/Q                           -       A->Q  F     INX4          59 351.2   383   300    1360 
  g4289/Q                           -       A->Q  F     AND2X2        33 268.3   550   497    1857 
  g4288/Q                           -       A->Q  R     INX1           2  15.7   177   165    2022 
  g4280/Q                           -       A->Q  F     ON22X1         5  41.3   307   205    2227 
  g3765/Q                           -       A->Q  R     NA2X1          2  13.8   199   164    2391 
  U5_mem_RC_CG_HIER_INST8/g7/Q      -       A->Q  R     OR2X1          1   9.4   110   145    2536 
  U5_mem_RC_CG_HIER_INST8/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2536 
#--------------------------------------------------------------------------------------------------



Path 32: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_RC_CG_HIER_INST5/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2536                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C    -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q    -       C->Q  R     DFRQX2         2  17.2   113   278     278 
  U8_syscop_g2/Q                   -       B->Q  R     OR2X1          1  10.1   115   152     430 
  U8_syscop_g2609/Q                -       A->Q  F     NO3X1          2  18.7   134    89     519 
  U8_syscop_g2605/Q                -       A->Q  R     NA2X1          1  17.2   197   134     652 
  U8_syscop_g2604/Q                -       A->Q  R     BUCX8         91 618.6   387   408    1060 
  g4315/Q                          -       A->Q  F     INX4          59 351.2   383   300    1360 
  g4289/Q                          -       A->Q  F     AND2X2        33 268.3   550   497    1857 
  g4288/Q                          -       A->Q  R     INX1           2  15.7   177   165    2022 
  g4280/Q                          -       A->Q  F     ON22X1         5  41.3   307   205    2227 
  g3765/Q                          -       A->Q  R     NA2X1          2  13.8   199   164    2391 
  U4_ex_RC_CG_HIER_INST5/g7/Q      -       A->Q  R     OR2X1          1   9.4   110   145    2536 
  U4_ex_RC_CG_HIER_INST5/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2536 
#-------------------------------------------------------------------------------------------------



Path 33: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U3_di_RC_CG_HIER_INST4/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2520                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C    -       -     R     (arrival)     78     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q    -       C->Q  R     DFRQX2         2  17.2   113   278     278 
  U8_syscop_g2/Q                   -       B->Q  R     OR2X1          1  10.1   115   152     430 
  U8_syscop_g2609/Q                -       A->Q  F     NO3X1          2  18.7   134    89     519 
  U8_syscop_g2605/Q                -       A->Q  R     NA2X1          1  17.2   197   134     652 
  U8_syscop_g2604/Q                -       A->Q  R     BUCX8         91 618.6   387   408    1060 
  g4315/Q                          -       A->Q  F     INX4          59 351.2   383   300    1360 
  g4289/Q                          -       A->Q  F     AND2X2        33 268.3   550   497    1857 
  g4288/Q                          -       A->Q  R     INX1           2  15.7   177   165    2022 
  g4280/Q                          -       A->Q  F     ON22X1         5  41.3   307   205    2227 
  U3_di_g9849/Q                    -       B->Q  R     NA2I1X1        1   8.7   156   153    2380 
  U3_di_RC_CG_HIER_INST4/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   141    2520 
  U3_di_RC_CG_HIER_INST4/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2520 
#-------------------------------------------------------------------------------------------------



Path 34: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U2_ei_EI_instr_reg[28]/C
          Clock: (R) clock
       Endpoint: (R) U2_ei_RC_CG_HIER_INST3/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3561                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[28]/C         -       -      R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[28]/Q         -       C->Q   F     DFRQX2         2  35.3   139   282     282 
  U3_di_g9852/Q                    -       B->Q   R     NO2X4          2  31.0   136   111     394 
  U3_di_g9850/Q                    -       A->Q   F     INX2           1  12.4    53    44     437 
  U3_di_g9848/Q                    -       A->Q   R     NO2X2          1  18.0   146    89     526 
  U3_di_g9836/Q                    -       A->Q   F     NA2X4          6  57.8   113    85     611 
  U3_di_g9829/Q                    -       B->Q   R     NO2I1X2        1  12.4   118    86     698 
  U3_di_g9820/Q                    -       A->Q   F     NO2X2          1  22.7    84    64     761 
  U3_di_g9797/Q                    -       C->Q   R     NA3X4          5  53.8   187   136     897 
  U3_di_g9777/Q                    -       A->Q   R     OR2X2          3  27.7   136   150    1047 
  U3_di_g9748/Q                    -       A->Q   F     NO2X2          2  21.1   100    63    1110 
  U3_di_g9728/Q                    -       A->Q   R     NA2X2          3  30.6   173   114    1224 
  U3_di_g9695/Q                    -       A->Q   F     NO2X2          1  10.0    69    46    1270 
  U3_di_g9650/Q                    -       C->Q   R     AN21X1         1  12.3   216   136    1406 
  U3_di_g9632/Q                    -       A->Q   F     NA2X2          1  12.7    86    59    1465 
  U3_di_g9617/Q                    -       A->Q   R     NO3X2          1  15.0   199   106    1572 
  U3_di_g9609/Q                    -       B->Q   F     NA2X2          1  18.1    92    68    1640 
  U3_di_g9599/Q                    -       A->Q   R     NO2X4          1  18.0   103    73    1712 
  U3_di_g9580/Q                    -       A->Q   F     NA2X4         12 119.6   183   126    1838 
  U3_di_g9547/Q                    -       A->Q   R     NA2X2          1  20.9   137   114    1952 
  U3_di_g9542/Q                    -       A->Q   F     INX3          11  86.5   152   118    2070 
  g4234/Q                          -       A->Q   R     INX2           3  26.7    93    80    2150 
  g4205/Q                          -       IN0->Q F     MU2IX1         1   9.8   136    91    2241 
  g4195/Q                          -       A->Q   R     NO2X1          1  10.0   165   118    2359 
  g4174/Q                          -       A->Q   F     NA3X1          1  23.4   208   138    2497 
  g4166/Q                          -       B->Q   R     NO2X4          3  27.4   135   116    2613 
  g4162/Q                          -       A->Q   F     INX1           1  12.6    80    68    2681 
  g4146/Q                          -       A->Q   R     NA3X2          2  29.7   197   115    2796 
  g4131/Q                          -       A->Q   F     NO2X2          1  12.4    91    52    2849 
  g4124/Q                          -       A->Q   R     NO2X2          1  13.0   119    84    2932 
  g4110/Q                          -       B->Q   F     NA3I1X2        3  27.0   132    98    3030 
  g3897/Q                          -       A->Q   R     NO2X1          2  18.8   265   166    3196 
  g3895/Q                          -       A->Q   F     INX1           1  11.2   100    77    3273 
  g3754/Q                          -       B->Q   R     ON21X1         1   8.7   204   142    3416 
  U2_ei_RC_CG_HIER_INST3/g7/Q      -       A->Q   R     OR2X1          1   9.4   110   145    3561 
  U2_ei_RC_CG_HIER_INST3/enl_reg/D -       -      R     DLLQX1         1     -     -     0    3561 
#--------------------------------------------------------------------------------------------------



Path 35: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U2_ei_EI_instr_reg[28]/C
          Clock: (R) clock
       Endpoint: (R) U2_ei_RC_CG_HIER_INST2/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3502                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[28]/C         -       -      R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[28]/Q         -       C->Q   F     DFRQX2         2  35.3   139   282     282 
  U3_di_g9852/Q                    -       B->Q   R     NO2X4          2  31.0   136   111     394 
  U3_di_g9850/Q                    -       A->Q   F     INX2           1  12.4    53    44     437 
  U3_di_g9848/Q                    -       A->Q   R     NO2X2          1  18.0   146    89     526 
  U3_di_g9836/Q                    -       A->Q   F     NA2X4          6  57.8   113    85     611 
  U3_di_g9829/Q                    -       B->Q   R     NO2I1X2        1  12.4   118    86     698 
  U3_di_g9820/Q                    -       A->Q   F     NO2X2          1  22.7    84    64     761 
  U3_di_g9797/Q                    -       C->Q   R     NA3X4          5  53.8   187   136     897 
  U3_di_g9777/Q                    -       A->Q   R     OR2X2          3  27.7   136   150    1047 
  U3_di_g9748/Q                    -       A->Q   F     NO2X2          2  21.1   100    63    1110 
  U3_di_g9728/Q                    -       A->Q   R     NA2X2          3  30.6   173   114    1224 
  U3_di_g9695/Q                    -       A->Q   F     NO2X2          1  10.0    69    46    1270 
  U3_di_g9650/Q                    -       C->Q   R     AN21X1         1  12.3   216   136    1406 
  U3_di_g9632/Q                    -       A->Q   F     NA2X2          1  12.7    86    59    1465 
  U3_di_g9617/Q                    -       A->Q   R     NO3X2          1  15.0   199   106    1572 
  U3_di_g9609/Q                    -       B->Q   F     NA2X2          1  18.1    92    68    1640 
  U3_di_g9599/Q                    -       A->Q   R     NO2X4          1  18.0   103    73    1712 
  U3_di_g9580/Q                    -       A->Q   F     NA2X4         12 119.6   183   126    1838 
  U3_di_g9547/Q                    -       A->Q   R     NA2X2          1  20.9   137   114    1952 
  U3_di_g9542/Q                    -       A->Q   F     INX3          11  86.5   152   118    2070 
  g4234/Q                          -       A->Q   R     INX2           3  26.7    93    80    2150 
  g4205/Q                          -       IN0->Q F     MU2IX1         1   9.8   136    91    2241 
  g4195/Q                          -       A->Q   R     NO2X1          1  10.0   165   118    2359 
  g4174/Q                          -       A->Q   F     NA3X1          1  23.4   208   138    2497 
  g4166/Q                          -       B->Q   R     NO2X4          3  27.4   135   116    2613 
  g4162/Q                          -       A->Q   F     INX1           1  12.6    80    68    2681 
  g4146/Q                          -       A->Q   R     NA3X2          2  29.7   197   115    2796 
  g4131/Q                          -       A->Q   F     NO2X2          1  12.4    91    52    2849 
  g4124/Q                          -       A->Q   R     NO2X2          1  13.0   119    84    2932 
  g4110/Q                          -       B->Q   F     NA3I1X2        3  27.0   132    98    3030 
  g3897/Q                          -       A->Q   R     NO2X1          2  18.8   265   166    3196 
  g3751/Q                          -       C->Q   R     OR4X1          1   8.7   137   167    3363 
  U2_ei_RC_CG_HIER_INST2/g7/Q      -       A->Q   R     OR2X1          1   9.4   109   139    3502 
  U2_ei_RC_CG_HIER_INST2/enl_reg/D -       -      R     DLLQX1         1     -     -     0    3502 
#--------------------------------------------------------------------------------------------------



Path 36: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U2_ei_EI_instr_reg[28]/C
          Clock: (R) clock
       Endpoint: (R) U1_pf_RC_CG_HIER_INST1/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3398                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[28]/C         -       -      R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[28]/Q         -       C->Q   F     DFRQX2         2  35.3   139   282     282 
  U3_di_g9852/Q                    -       B->Q   R     NO2X4          2  31.0   136   111     394 
  U3_di_g9850/Q                    -       A->Q   F     INX2           1  12.4    53    44     437 
  U3_di_g9848/Q                    -       A->Q   R     NO2X2          1  18.0   146    89     526 
  U3_di_g9836/Q                    -       A->Q   F     NA2X4          6  57.8   113    85     611 
  U3_di_g9829/Q                    -       B->Q   R     NO2I1X2        1  12.4   118    86     698 
  U3_di_g9820/Q                    -       A->Q   F     NO2X2          1  22.7    84    64     761 
  U3_di_g9797/Q                    -       C->Q   R     NA3X4          5  53.8   187   136     897 
  U3_di_g9777/Q                    -       A->Q   R     OR2X2          3  27.7   136   150    1047 
  U3_di_g9748/Q                    -       A->Q   F     NO2X2          2  21.1   100    63    1110 
  U3_di_g9728/Q                    -       A->Q   R     NA2X2          3  30.6   173   114    1224 
  U3_di_g9695/Q                    -       A->Q   F     NO2X2          1  10.0    69    46    1270 
  U3_di_g9650/Q                    -       C->Q   R     AN21X1         1  12.3   216   136    1406 
  U3_di_g9632/Q                    -       A->Q   F     NA2X2          1  12.7    86    59    1465 
  U3_di_g9617/Q                    -       A->Q   R     NO3X2          1  15.0   199   106    1572 
  U3_di_g9609/Q                    -       B->Q   F     NA2X2          1  18.1    92    68    1640 
  U3_di_g9599/Q                    -       A->Q   R     NO2X4          1  18.0   103    73    1712 
  U3_di_g9580/Q                    -       A->Q   F     NA2X4         12 119.6   183   126    1838 
  U3_di_g9547/Q                    -       A->Q   R     NA2X2          1  20.9   137   114    1952 
  U3_di_g9542/Q                    -       A->Q   F     INX3          11  86.5   152   118    2070 
  g4234/Q                          -       A->Q   R     INX2           3  26.7    93    80    2150 
  g4205/Q                          -       IN0->Q F     MU2IX1         1   9.8   136    91    2241 
  g4195/Q                          -       A->Q   R     NO2X1          1  10.0   165   118    2359 
  g4174/Q                          -       A->Q   F     NA3X1          1  23.4   208   138    2497 
  g4166/Q                          -       B->Q   R     NO2X4          3  27.4   135   116    2613 
  g4162/Q                          -       A->Q   F     INX1           1  12.6    80    68    2681 
  g4146/Q                          -       A->Q   R     NA3X2          2  29.7   197   115    2796 
  g4131/Q                          -       A->Q   F     NO2X2          1  12.4    91    52    2849 
  g4124/Q                          -       A->Q   R     NO2X2          1  13.0   119    84    2932 
  g4110/Q                          -       B->Q   F     NA3I1X2        3  27.0   132    98    3030 
  g3752/Q                          -       C->Q   R     ON311X1        1   8.7   325   211    3241 
  U1_pf_RC_CG_HIER_INST1/g7/Q      -       A->Q   R     OR2X1          1   9.4   112   157    3398 
  U1_pf_RC_CG_HIER_INST1/enl_reg/D -       -      R     DLLQX1         1     -     -     0    3398 
#--------------------------------------------------------------------------------------------------



Path 37: MET (76 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U3_di_DI_code_ual_reg[25]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2424                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  U3_di_DI_code_ual_reg[25]/C             -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_code_ual_reg[25]/Q             -       C->Q  F     DFRQX2         5  38.2   145   288     288 
  U4_ex_U1_alu_g4085/Q                    -       B->Q  F     OR2X2          1  18.1    71   166     454 
  U4_ex_U1_alu_g4070/Q                    -       A->Q  R     NO2X4          5  32.2   134    88     542 
  U4_ex_U1_alu_g4063/Q                    -       A->Q  R     AND4X1         3  22.4   291   244     786 
  U4_ex_U1_alu_g4062/Q                    -       A->Q  F     INX1           5  37.6   201   161     947 
  U4_ex_U1_alu_g4059/Q                    -       C->Q  R     NO6I2X4       66 499.3   959   765    1712 
  U4_ex_U1_alu_g4057/Q                    -       A->Q  F     INX1           1   9.1   187    92    1805 
  U4_ex_U1_alu_g4056/Q                    -       B->Q  F     AND4X1         2  15.4   111   214    2019 
  U4_ex_U1_alu_g4090/Q                    -       AN->Q F     NA2I1X1        1  10.6   118   163    2182 
  U4_ex_U1_alu_g4089/Q                    -       B->Q  R     NA2I1X1        1   8.7   127   104    2286 
  U4_ex_U1_alu_RC_CG_HIER_INST6/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   138    2424 
  U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2424 
#--------------------------------------------------------------------------------------------------------



Path 38: MET (79 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U3_di_DI_code_ual_reg[25]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2421                  
             Slack:=      79                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  U3_di_DI_code_ual_reg[25]/C             -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_code_ual_reg[25]/Q             -       C->Q  F     DFRQX2         5  38.2   145   288     288 
  U4_ex_U1_alu_g4085/Q                    -       B->Q  F     OR2X2          1  18.1    71   166     454 
  U4_ex_U1_alu_g4070/Q                    -       A->Q  R     NO2X4          5  32.2   134    88     542 
  U4_ex_U1_alu_g4063/Q                    -       A->Q  R     AND4X1         3  22.4   291   244     786 
  U4_ex_U1_alu_g4062/Q                    -       A->Q  F     INX1           5  37.6   201   161     947 
  U4_ex_U1_alu_g4059/Q                    -       C->Q  R     NO6I2X4       66 499.3   959   765    1712 
  U4_ex_U1_alu_g4057/Q                    -       A->Q  F     INX1           1   9.1   187    92    1805 
  U4_ex_U1_alu_g4056/Q                    -       B->Q  F     AND4X1         2  15.4   111   214    2019 
  U4_ex_U1_alu_g4055/Q                    -       AN->Q F     NA2I1X1        1  10.6   108   163    2182 
  U4_ex_U1_alu_g4054/Q                    -       B->Q  R     NA2I1X1        1   8.7   127   102    2284 
  U4_ex_U1_alu_RC_CG_HIER_INST7/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   138    2421 
  U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2421 
#--------------------------------------------------------------------------------------------------------



Path 39: MET (108 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[61]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[29]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[61]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     126                  
     Required Time:=    4874                  
      Launch Clock:-       0                  
         Data Path:-    4765                  
             Slack:=     108                  

#----------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[29]/C                   -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[29]/Q                   -       C->Q   R     DFRQX2         1  17.1   113   278     278 
  U3_di_g8188/Q                            -       A->Q   R     BUX4          13 172.6   215   178     456 
  U4_ex_U1_alu_mul_139_47/g89402/Q         -       A->Q   F     INX4          13 111.3   149   118     574 
  U4_ex_U1_alu_mul_139_47/g88730/Q         -       A->Q   R     NA2X1          1  18.0   194   141     715 
  U4_ex_U1_alu_mul_139_47/g88141/Q         -       A->Q   F     NA2X4         12  85.5   156   114     829 
  U4_ex_U1_alu_mul_139_47/g86947/Q         -       A->Q   F     BUX4          23 131.8   150   176    1005 
  U4_ex_U1_alu_mul_139_47/g86079/Q         -       C->Q   F     AO22X1         1  21.9   142   253    1259 
  U4_ex_U1_alu_mul_139_47/cdnfadd_046_0/CO (p)     CI->CO F     FAX4           1  21.9    90   264    1523 
  U4_ex_U1_alu_mul_139_47/cdnfadd_047_3/S  (p)     CI->S  R     FAX4           1  21.9    88   420    1943 
  U4_ex_U1_alu_mul_139_47/cdnfadd_047_5/S  (p)     CI->S  R     FAX4           1  23.8    91   421    2364 
  U4_ex_U1_alu_mul_139_47/cdnfadd_047_7/S  (p)     A->S   R     FAX4           1  23.1    90   453    2817 
  U4_ex_U1_alu_mul_139_47/cdnfadd_047_8/S  (p)     B->S   F     FAX4           2  21.0   102   378    3195 
  U4_ex_U1_alu_mul_139_47/g85725/Q         -       A->Q   F     OR2X4          2  21.1    54   127    3322 
  U4_ex_U1_alu_mul_139_47/g85683/Q         -       A->Q   R     NA2X2          3  32.3   175   106    3427 
  U4_ex_U1_alu_mul_139_47/g85658/Q         -       B->Q   F     NO2I1X4        2  30.4    73    57    3484 
  U4_ex_U1_alu_mul_139_47/g85461/Q         -       B->Q   R     NA2X4          2  32.2   112    87    3572 
  U4_ex_U1_alu_mul_139_47/g85450/Q         -       A->Q   F     INX1           2  26.0   125    99    3671 
  U4_ex_U1_alu_mul_139_47/g85415/Q         -       B->Q   R     NA3X2          1  18.0   156   116    3786 
  U4_ex_U1_alu_mul_139_47/g85405/Q         -       A->Q   F     NA2X4          3  23.2    73    54    3840 
  U4_ex_U1_alu_mul_139_47/g85387/Q         -       A->Q   R     NA2X1          1  15.5   180   111    3951 
  U4_ex_U1_alu_mul_139_47/g85357/Q         -       B->Q   F     NO2X2          1  18.1    86    75    4025 
  U4_ex_U1_alu_mul_139_47/g85342/Q         -       A->Q   R     NO2X4          1  18.0   109    71    4096 
  U4_ex_U1_alu_mul_139_47/g85341/Q         -       A->Q   F     NA2X4          4  38.9    85    65    4162 
  U4_ex_U1_alu_mul_139_47/g85311/Q         -       A->Q   R     NA2X1          1  12.3   154   100    4262 
  U4_ex_U1_alu_mul_139_47/g85306/Q         -       A->Q   F     NA2X2          2  18.2   105    67    4329 
  U4_ex_U1_alu_mul_139_47/g89644/Q         -       AN->Q  F     NA2I1X2        1  15.0    97   140    4469 
  U4_ex_U1_alu_mul_139_47/g85265/Q         -       B->Q   R     NA2X2          1  10.7    93    83    4552 
  U4_ex_U1_alu_g18625/Q                    -       A->Q   F     AN21X1         1   9.8   174    88    4640 
  U4_ex_U1_alu_g18470/Q                    -       A->Q   R     NO2X1          1   9.7   250   125    4765 
  U4_ex_U1_alu_hilo_reg[61]/D              -       -      R     DFRQX1         1     -     -     0    4765 
#----------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 40: MET (110 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[40]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[17]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[40]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     125                  
     Required Time:=    4875                  
      Launch Clock:-       0                  
         Data Path:-    4764                  
             Slack:=     110                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[17]/C                   -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[17]/Q                   -       C->Q  R     DFRQX2         1  17.1   113   278     278 
  U3_di_g8201/Q                            -       A->Q  R     BUX4           6 127.3   163   151     428 
  U4_ex_U1_alu_mul_138_45/g83685/Q         -       A->Q  F     INX8          13 116.3    90    75     503 
  U4_ex_U1_alu_mul_138_45/g83662/Q         -       A->Q  R     INX12         15 124.8    74   200     703 
  U4_ex_U1_alu_mul_138_45/g83171/Q         -       A->Q  F     NA2X1          1  10.6    93    65     768 
  U4_ex_U1_alu_mul_138_45/g82722/Q         -       B->Q  R     NA2X1          2  22.0   225   154     922 
  U4_ex_U1_alu_mul_138_45/g81310/Q         -       B->Q  F     NA2X2          1  12.3    82    57     979 
  U4_ex_U1_alu_mul_138_45/g81111/Q         -       A->Q  R     NA2X2          1  23.1   139    93    1072 
  U4_ex_U1_alu_mul_138_45/cdnfadd_028_1/S  (p)     B->S  R     FAX4           1  21.9    88   447    1519 
  U4_ex_U1_alu_mul_138_45/cdnfadd_028_6/S  (p)     CI->S F     FAX4           1  23.1   105   376    1894 
  U4_ex_U1_alu_mul_138_45/cdnfadd_028_9/CO (p)     B->CO F     FAX4           1  21.9    90   276    2170 
  U4_ex_U1_alu_mul_138_45/cdnfadd_029_10/S (p)     CI->S R     FAX4           1  21.9    88   420    2590 
  U4_ex_U1_alu_mul_138_45/cdnfadd_029_11/S (p)     CI->S R     FAX4           1  21.9    88   419    3009 
  U4_ex_U1_alu_mul_138_45/cdnfadd_029_12/S (p)     CI->S R     FAX4           3  35.5   112   434    3443 
  U4_ex_U1_alu_mul_138_45/g80148/Q         -       B->Q  R     AND3X4         1  18.1    68   125    3567 
  U4_ex_U1_alu_mul_138_45/g80122/Q         -       A->Q  F     NO2X4          1  22.7    56    40    3608 
  U4_ex_U1_alu_mul_138_45/g80074/Q         -       C->Q  R     NA3X4          2  27.5   135   100    3708 
  U4_ex_U1_alu_mul_138_45/g80058/Q         -       A->Q  F     NA3X4          3  50.9   134    90    3798 
  U4_ex_U1_alu_mul_138_45/g80052/Q         -       A->Q  R     INX4           2  23.5    58    52    3849 
  U4_ex_U1_alu_mul_138_45/g80030/Q         -       A->Q  F     NA2X2          1  18.0    82    55    3904 
  U4_ex_U1_alu_mul_138_45/g80026/Q         -       A->Q  R     NA2X4          2  26.8   102    72    3976 
  U4_ex_U1_alu_mul_138_45/g80019/Q         -       A->Q  F     INX1           2  21.2   105    86    4062 
  U4_ex_U1_alu_mul_138_45/g79988/Q         -       A->Q  R     NO2X2          1  12.3   116    85    4147 
  U4_ex_U1_alu_mul_138_45/g84078/Q         -       B->Q  F     NO2I1X2        2  16.1    74    55    4202 
  U4_ex_U1_alu_mul_138_45/g83865/Q         -       A->Q  F     OR2X2          1  12.3    57   129    4330 
  U4_ex_U1_alu_mul_138_45/g79919/Q         -       A->Q  R     NA2X2          1   9.9    94    58    4388 
  U4_ex_U1_alu_g18867/Q                    -       A->Q  F     NA2X1          1   9.9   206    66    4455 
  U4_ex_U1_alu_g18744/Q                    -       A->Q  R     NA2X1          1  10.0   137   120    4575 
  U4_ex_U1_alu_g18639/Q                    -       C->Q  F     AN21X1         1   9.8   174    64    4639 
  U4_ex_U1_alu_g18496/Q                    -       A->Q  R     NO2X1          1   9.6   249   125    4764 
  U4_ex_U1_alu_hilo_reg[40]/D              -       -     R     DFRX1          1     -     -     0    4764 
#---------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 41: MET (111 ps) Setup Check with Pin U4_ex_EX_data_ual_reg[31]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_code_ual_reg[20]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_EX_data_ual_reg[31]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     126                  
     Required Time:=    4874                  
      Launch Clock:-       0                  
         Data Path:-    4763                  
             Slack:=     111                  

#-------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U3_di_DI_code_ual_reg[20]/C                  -       -      R     (arrival)    174    -     0     -       0 
  U3_di_DI_code_ual_reg[20]/Q                  -       C->Q   F     DFRQX2         4 30.6   130   274     274 
  U4_ex_U1_alu_g4072/Q                         -       C->Q   R     NO4X4          5 33.1    95   240     514 
  U4_ex_U1_alu_g5585/Q                         -       C->Q   R     AND4X1         2 18.1   248   234     748 
  U4_ex_U1_alu_g5579/Q                         -       AN->Q  R     NO2I1X2        2 16.2   141   167     915 
  U4_ex_U1_alu_g5573/Q                         -       A->Q   R     AND2X2         2 24.3   124   148    1063 
  U4_ex_U1_alu_g5558/Q                         -       B->Q   F     NO2X2          1 18.0    74    68    1132 
  U4_ex_U1_alu_g5557/Q                         -       A->Q   R     NA2X4          4 56.9   160   102    1234 
  U4_ex_U1_alu_g5638/Q                         -       A->Q   R     OR2X2          2 20.0   106   130    1365 
  U4_ex_U1_alu_g5551/Q                         -       A->Q   F     INX12          4 56.7    46   168    1533 
  U4_ex_U1_alu_g5538/Q                         -       A->Q   R     NO2X2          1 12.4   118    72    1605 
  U4_ex_U1_alu_g5521/Q                         -       A->Q   F     NO2X2          3 25.0    92    66    1671 
  U4_ex_U1_alu_final_adder_add_125_73_g2765/Q  -       A->Q   F     AND2X1         1 21.7   117   168    1839 
  U4_ex_U1_alu_final_adder_add_125_73_g2637/CO -       CI->CO F     FAX2           1 21.7   106   237    2076 
  U4_ex_U1_alu_final_adder_add_125_73_g2631/CO -       CI->CO F     FAX2           2 23.0   109   237    2313 
  U4_ex_U1_alu_final_adder_add_125_73_g2630/Q  -       A->Q   R     INX2           1 12.4    56    50    2363 
  U4_ex_U1_alu_final_adder_add_125_73_g2629/Q  -       A->Q   F     NO2X2          1 18.1   105    48    2410 
  U4_ex_U1_alu_final_adder_add_125_73_g2628/Q  -       A->Q   R     NO2X4          3 26.5   121    87    2498 
  U4_ex_U1_alu_final_adder_add_125_73_g2624/Q  -       A->Q   F     NO3X2          1 18.1   143    63    2560 
  U4_ex_U1_alu_final_adder_add_125_73_g2623/Q  -       A->Q   R     NO2X4          2 27.7   134    97    2658 
  U4_ex_U1_alu_final_adder_add_125_73_g2621/Q  -       A->Q   F     NO2X4          1 18.1    99    44    2701 
  U4_ex_U1_alu_final_adder_add_125_73_g2619/Q  -       A->Q   R     NO2X4          2 27.7   128    88    2789 
  U4_ex_U1_alu_final_adder_add_125_73_g2616/Q  -       A->Q   F     NO2X4          1 18.1    99    43    2832 
  U4_ex_U1_alu_final_adder_add_125_73_g2615/Q  -       A->Q   R     NO2X4          3 33.9   143    96    2929 
  U4_ex_U1_alu_final_adder_add_125_73_g2611/Q  -       A->Q   F     NO2X4          1 18.1    87    44    2973 
  U4_ex_U1_alu_final_adder_add_125_73_g2610/Q  -       A->Q   R     NO2X4          3 35.2   152    96    3068 
  U4_ex_U1_alu_final_adder_add_125_73_g2607/Q  -       A->Q   F     NO2X4          1 18.1    75    44    3112 
  U4_ex_U1_alu_final_adder_add_125_73_g2604/Q  -       A->Q   R     NO2X4          2 22.0   120    75    3187 
  U4_ex_U1_alu_final_adder_add_125_73_g2600/Q  -       A->Q   F     NO2X2          1 18.1   105    58    3245 
  U4_ex_U1_alu_final_adder_add_125_73_g2597/Q  -       A->Q   R     NO2X4          2 27.7   128    89    3334 
  U4_ex_U1_alu_final_adder_add_125_73_g2592/Q  -       A->Q   F     NO2X4          1 18.1    99    43    3377 
  U4_ex_U1_alu_final_adder_add_125_73_g2591/Q  -       A->Q   R     NO2X4          3 27.7   128    88    3465 
  U4_ex_U1_alu_final_adder_add_125_73_g2582/Q  -       A->Q   F     NO3X2          2 19.9   129    66    3531 
  U4_ex_U1_alu_final_adder_add_125_73_g2778/Q  -       AN->Q  F     NA2I1X2        3 40.8   186   188    3719 
  U4_ex_U1_alu_final_adder_add_125_73_g2560/Q  -       A->Q   R     NA2X4          1 18.0   107    84    3803 
  U4_ex_U1_alu_final_adder_add_125_73_g2553/Q  -       A->Q   F     NA2X4          2 21.1   104    49    3852 
  U4_ex_U1_alu_final_adder_add_125_73_g2534/Q  -       A->Q   R     NA2X2          2 21.2   141    95    3947 
  U4_ex_U1_alu_final_adder_add_125_73_g2517/Q  -       A->Q   F     NO2X2          1 12.4   120    50    3997 
  U4_ex_U1_alu_final_adder_add_125_73_g2508/Q  -       A->Q   R     NO2X2          2 18.7   158   106    4103 
  U4_ex_U1_alu_final_adder_add_125_73_g2502/Q  -       A->Q   F     NA2X1          1 20.2   161   107    4210 
  U4_ex_U1_alu_final_adder_add_125_73_g2499/Q  -       B->Q   R     NA2I1X4        2 19.7    97    91    4301 
  U4_ex_U1_alu_g18227/Q                        -       A->Q   F     NA2X1          1  9.9   293    67    4368 
  U4_ex_U1_alu_g17963/Q                        -       A->Q   R     NA2X1          1 10.7   155   146    4513 
  g3412/Q                                      -       A->Q   F     AN21X1         1  9.8   283    98    4611 
  g3246/Q                                      -       A->Q   R     NO2X1          1  9.7   250   152    4763 
  U4_ex_EX_data_ual_reg[31]/D                  -       -      R     DFRQX1         1    -     -     0    4763 
#-------------------------------------------------------------------------------------------------------------



Path 42: MET (111 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[42]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[17]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[42]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     126                  
     Required Time:=    4874                  
      Launch Clock:-       0                  
         Data Path:-    4762                  
             Slack:=     111                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[17]/C                   -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[17]/Q                   -       C->Q  R     DFRQX2         1  17.1   113   278     278 
  U3_di_g8201/Q                            -       A->Q  R     BUX4           6 127.3   163   151     428 
  U4_ex_U1_alu_mul_138_45/g83685/Q         -       A->Q  F     INX8          13 116.3    90    75     503 
  U4_ex_U1_alu_mul_138_45/g83662/Q         -       A->Q  R     INX12         15 124.8    74   200     703 
  U4_ex_U1_alu_mul_138_45/g83171/Q         -       A->Q  F     NA2X1          1  10.6    93    65     768 
  U4_ex_U1_alu_mul_138_45/g82722/Q         -       B->Q  R     NA2X1          2  22.0   225   154     922 
  U4_ex_U1_alu_mul_138_45/g81310/Q         -       B->Q  F     NA2X2          1  12.3    82    57     979 
  U4_ex_U1_alu_mul_138_45/g81111/Q         -       A->Q  R     NA2X2          1  23.1   139    93    1072 
  U4_ex_U1_alu_mul_138_45/cdnfadd_028_1/S  (p)     B->S  R     FAX4           1  21.9    88   447    1519 
  U4_ex_U1_alu_mul_138_45/cdnfadd_028_6/S  (p)     CI->S F     FAX4           1  23.1   105   376    1894 
  U4_ex_U1_alu_mul_138_45/cdnfadd_028_9/CO (p)     B->CO F     FAX4           1  21.9    90   276    2170 
  U4_ex_U1_alu_mul_138_45/cdnfadd_029_10/S (p)     CI->S R     FAX4           1  21.9    88   420    2590 
  U4_ex_U1_alu_mul_138_45/cdnfadd_029_11/S (p)     CI->S R     FAX4           1  21.9    88   419    3009 
  U4_ex_U1_alu_mul_138_45/cdnfadd_029_12/S (p)     CI->S F     FAX4           3  35.5   121   391    3400 
  U4_ex_U1_alu_mul_138_45/g80255/Q         -       A->Q  R     NO2X4          2  40.4   157   111    3511 
  U4_ex_U1_alu_mul_138_45/g80250/Q         -       A->Q  F     INX4           3  32.0    64    52    3563 
  U4_ex_U1_alu_mul_138_45/g80124/Q         -       A->Q  R     NA2X4          1  22.8    95    63    3626 
  U4_ex_U1_alu_mul_138_45/g80074/Q         -       B->Q  F     NA3X4          2  27.5    89    71    3696 
  U4_ex_U1_alu_mul_138_45/g80058/Q         -       A->Q  R     NA3X4          3  50.9   187   108    3805 
  U4_ex_U1_alu_mul_138_45/g80052/Q         -       A->Q  F     INX4           2  23.5    60    46    3851 
  U4_ex_U1_alu_mul_138_45/g80030/Q         -       A->Q  R     NA2X2          1  18.0   119    77    3928 
  U4_ex_U1_alu_mul_138_45/g80026/Q         -       A->Q  F     NA2X4          2  26.8    71    55    3983 
  U4_ex_U1_alu_mul_138_45/g79990/Q         -       A->Q  R     NA2X4          1  18.0    86    60    4042 
  U4_ex_U1_alu_mul_138_45/g79982/Q         -       A->Q  F     NA2X4          3  29.8    73    54    4096 
  U4_ex_U1_alu_mul_138_45/g79950/Q         -       A->Q  R     NA2X2          1  18.0   122    80    4176 
  U4_ex_U1_alu_mul_138_45/g79924/Q         -       A->Q  F     NA2X4          2  21.1    65    50    4226 
  U4_ex_U1_alu_mul_138_45/g79899/Q         -       A->Q  R     NO2X2          1  14.2   125    81    4307 
  U4_ex_U1_alu_mul_138_45/g79879/Q         -       AN->Q R     NA2I1X4        1   9.9    71    90    4397 
  U4_ex_U1_alu_g18858/Q                    -       A->Q  F     NA2X1          1   9.9   206    62    4459 
  U4_ex_U1_alu_g18739/Q                    -       A->Q  R     NA2X1          1  10.9   143   125    4584 
  U4_ex_U1_alu_g18634/Q                    -       B->Q  F     NO2X1          1   9.8    83    74    4658 
  U4_ex_U1_alu_g18491/Q                    -       A->Q  R     NO2X1          1   9.7   250   104    4762 
  U4_ex_U1_alu_hilo_reg[42]/D              -       -     R     DFRQX1         1     -     -     0    4762 
#---------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 43: MET (112 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[46]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[46]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     128                  
     Required Time:=    4872                  
      Launch Clock:-       0                  
         Data Path:-    4760                  
             Slack:=     112                  

#-----------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[31]/C                    -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[31]/Q                    -       C->Q   R     DFRQX1         1  17.1   185   316     316 
  U3_di_g8187/Q                             -       A->Q   R     BUX4           6  94.9   128   138     454 
  U4_ex_U1_alu_g3774/Q                      -       A->Q   R     BUX8           7 112.1    83   107     562 
  U4_ex_U1_alu_mul_139_47/g89627/Q          -       A->Q   F     INX3          11  93.2   155   113     675 
  U4_ex_U1_alu_mul_139_47/g89845/Q          -       A->Q   R     INX2           2  21.5    83    72     746 
  U4_ex_U1_alu_mul_139_47/g88633/Q          -       B->Q   F     NA2X1          1  12.3   100    73     819 
  U4_ex_U1_alu_mul_139_47/g88087/Q          -       A->Q   R     NA2X2          2  17.6   121    86     905 
  U4_ex_U1_alu_mul_139_47/g86850/Q          -       B->Q   F     NA2X1          1  15.0   132    85     990 
  U4_ex_U1_alu_mul_139_47/g86141/Q          -       B->Q   R     NA2X2          1  21.9   139   116    1105 
  U4_ex_U1_alu_mul_139_47/cdnfadd_031_0/S   (p)     CI->S  R     FAX4           1  23.1    90   433    1538 
  U4_ex_U1_alu_mul_139_47/cdnfadd_031_7/S   (p)     B->S   F     FAX4           1  21.9   103   379    1917 
  U4_ex_U1_alu_mul_139_47/cdnfadd_031_10/CO (p)     CI->CO F     FAX4           1  21.9    90   255    2171 
  U4_ex_U1_alu_mul_139_47/cdnfadd_032_12/S  (p)     CI->S  R     FAX4           1  21.9    88   420    2591 
  U4_ex_U1_alu_mul_139_47/cdnfadd_032_13/S  (p)     CI->S  R     FAX4           1  21.9    88   419    3010 
  U4_ex_U1_alu_mul_139_47/cdnfadd_032_14/S  (p)     CI->S  F     FAX4           3  33.1   118   388    3398 
  U4_ex_U1_alu_mul_139_47/g85456/Q          -       A->Q   F     OR2X4          1  18.0    51   127    3526 
  U4_ex_U1_alu_mul_139_47/g85434/Q          -       A->Q   R     NA2X4          1  18.0    85    54    3580 
  U4_ex_U1_alu_mul_139_47/g85417/Q          -       A->Q   F     NA2X4          2  25.6    73    50    3631 
  U4_ex_U1_alu_mul_139_47/g85403/Q          -       A->Q   R     NA2X4          1  18.0    87    60    3691 
  U4_ex_U1_alu_mul_139_47/g85390/Q          -       A->Q   F     NA2X4          2  21.2    61    47    3738 
  U4_ex_U1_alu_mul_139_47/g85379/Q          -       A->Q   F     AND3X4         2  26.9    59   117    3855 
  U4_ex_U1_alu_mul_139_47/g85364/Q          -       A->Q   R     NO2X2          1  18.1   146    91    3946 
  U4_ex_U1_alu_mul_139_47/g85359/Q          -       A->Q   F     NO2X4          1  18.1    54    44    3989 
  U4_ex_U1_alu_mul_139_47/g85344/Q          -       A->Q   R     NO2X4          3  30.7   130    82    4072 
  U4_ex_U1_alu_mul_139_47/g85327/Q          -       A->Q   F     NO2X2          1  12.4    65    49    4121 
  U4_ex_U1_alu_mul_139_47/g85316/Q          -       A->Q   R     NO2X2          2  21.9   163   103    4223 
  U4_ex_U1_alu_mul_139_47/g85293/Q          -       A->Q   F     NO2X2          1  18.1    86    61    4284 
  U4_ex_U1_alu_mul_139_47/g85277/Q          -       A->Q   R     NO2X4          2  18.7   101    72    4357 
  U4_ex_U1_alu_mul_139_47/g85267/Q          -       A->Q   F     NA2X1          1  20.2   161    99    4456 
  U4_ex_U1_alu_mul_139_47/g85257/Q          -       B->Q   R     NA2I1X4        1   9.9    81    80    4536 
  U4_ex_U1_alu_g18831/Q                     -       A->Q   F     NA2X1          1  10.6   156    66    4602 
  U4_ex_U1_alu_g18476/Q                     -       C->Q   R     AN31X1         1   9.7   321   158    4760 
  U4_ex_U1_alu_hilo_reg[46]/D               -       -      R     DFRQX1         1     -     -     0    4760 
#-----------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 44: MET (113 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[43]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[17]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[43]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     125                  
     Required Time:=    4875                  
      Launch Clock:-       0                  
         Data Path:-    4762                  
             Slack:=     113                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[17]/C                   -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[17]/Q                   -       C->Q  R     DFRQX2         1  17.1   113   278     278 
  U3_di_g8201/Q                            -       A->Q  R     BUX4           6 127.3   163   151     428 
  U4_ex_U1_alu_mul_138_45/g83685/Q         -       A->Q  F     INX8          13 116.3    90    75     503 
  U4_ex_U1_alu_mul_138_45/g83662/Q         -       A->Q  R     INX12         15 124.8    74   200     703 
  U4_ex_U1_alu_mul_138_45/g83171/Q         -       A->Q  F     NA2X1          1  10.6    93    65     768 
  U4_ex_U1_alu_mul_138_45/g82722/Q         -       B->Q  R     NA2X1          2  22.0   225   154     922 
  U4_ex_U1_alu_mul_138_45/g81310/Q         -       B->Q  F     NA2X2          1  12.3    82    57     979 
  U4_ex_U1_alu_mul_138_45/g81111/Q         -       A->Q  R     NA2X2          1  23.1   139    93    1072 
  U4_ex_U1_alu_mul_138_45/cdnfadd_028_1/S  (p)     B->S  R     FAX4           1  21.9    88   447    1519 
  U4_ex_U1_alu_mul_138_45/cdnfadd_028_6/S  (p)     CI->S F     FAX4           1  23.1   105   376    1894 
  U4_ex_U1_alu_mul_138_45/cdnfadd_028_9/CO (p)     B->CO F     FAX4           1  21.9    90   276    2170 
  U4_ex_U1_alu_mul_138_45/cdnfadd_029_10/S (p)     CI->S R     FAX4           1  21.9    88   420    2590 
  U4_ex_U1_alu_mul_138_45/cdnfadd_029_11/S (p)     CI->S R     FAX4           1  21.9    88   419    3009 
  U4_ex_U1_alu_mul_138_45/cdnfadd_029_12/S (p)     CI->S F     FAX4           3  35.5   121   391    3400 
  U4_ex_U1_alu_mul_138_45/g80255/Q         -       A->Q  R     NO2X4          2  40.4   157   111    3511 
  U4_ex_U1_alu_mul_138_45/g80250/Q         -       A->Q  F     INX4           3  32.0    64    52    3563 
  U4_ex_U1_alu_mul_138_45/g80124/Q         -       A->Q  R     NA2X4          1  22.8    95    63    3626 
  U4_ex_U1_alu_mul_138_45/g80074/Q         -       B->Q  F     NA3X4          2  27.5    89    71    3696 
  U4_ex_U1_alu_mul_138_45/g80058/Q         -       A->Q  R     NA3X4          3  50.9   187   108    3805 
  U4_ex_U1_alu_mul_138_45/g80052/Q         -       A->Q  F     INX4           2  23.5    60    46    3851 
  U4_ex_U1_alu_mul_138_45/g80030/Q         -       A->Q  R     NA2X2          1  18.0   119    77    3928 
  U4_ex_U1_alu_mul_138_45/g80026/Q         -       A->Q  F     NA2X4          2  26.8    71    55    3983 
  U4_ex_U1_alu_mul_138_45/g79990/Q         -       A->Q  R     NA2X4          1  18.0    86    60    4042 
  U4_ex_U1_alu_mul_138_45/g79982/Q         -       A->Q  F     NA2X4          3  29.8    73    54    4096 
  U4_ex_U1_alu_mul_138_45/g79949/Q         -       A->Q  R     NA2X2          1  18.0   121    80    4176 
  U4_ex_U1_alu_mul_138_45/g79925/Q         -       A->Q  F     NA2X4          2  21.1    65    50    4226 
  U4_ex_U1_alu_mul_138_45/g79900/Q         -       A->Q  R     NO2X2          1  14.2   125    81    4307 
  U4_ex_U1_alu_mul_138_45/g79878/Q         -       AN->Q R     NA2I1X4        1   9.9    71    90    4397 
  U4_ex_U1_alu_g18843/Q                    -       A->Q  F     NA2X1          1   9.9   206    62    4460 
  U4_ex_U1_alu_g18731/Q                    -       A->Q  R     NA2X1          1  10.9   143   125    4584 
  U4_ex_U1_alu_g18629/Q                    -       B->Q  F     NO2X1          1   9.8    83    74    4658 
  U4_ex_U1_alu_g18481/Q                    -       A->Q  R     NO2X1          1   9.6   249   104    4762 
  U4_ex_U1_alu_hilo_reg[43]/D              -       -     R     DFRX1          1     -     -     0    4762 
#---------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 45: MET (115 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[60]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[17]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[60]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     125                  
     Required Time:=    4875                  
      Launch Clock:-       0                  
         Data Path:-    4759                  
             Slack:=     115                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[17]/C                   -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[17]/Q                   -       C->Q  R     DFRQX2         1  17.1   113   278     278 
  U3_di_g8201/Q                            -       A->Q  R     BUX4           6 127.3   163   151     428 
  U4_ex_U1_alu_mul_138_45/g83685/Q         -       A->Q  F     INX8          13 116.3    90    75     503 
  U4_ex_U1_alu_mul_138_45/g83662/Q         -       A->Q  R     INX12         15 124.8    74   200     703 
  U4_ex_U1_alu_mul_138_45/g83072/Q         -       B->Q  F     NA2X1          1  15.0   109    79     783 
  U4_ex_U1_alu_mul_138_45/g82647/Q         -       B->Q  R     NA2X2          2  19.4   126   104     887 
  U4_ex_U1_alu_mul_138_45/g82196/Q         -       A->Q  F     INX1           1  11.2    74    63     950 
  U4_ex_U1_alu_mul_138_45/g80934/Q         -       D->Q  R     ON22X1         1  23.8   398   241    1191 
  U4_ex_U1_alu_mul_138_45/cdnfadd_032_2/S  (p)     A->S  R     FAX4           1  23.8    92   509    1700 
  U4_ex_U1_alu_mul_138_45/cdnfadd_032_8/S  (p)     A->S  R     FAX4           1  23.1    90   453    2154 
  U4_ex_U1_alu_mul_138_45/cdnfadd_032_11/S (p)     B->S  R     FAX4           1  23.1    90   437    2590 
  U4_ex_U1_alu_mul_138_45/cdnfadd_032_13/S (p)     B->S  R     FAX4           1  21.9    88   436    3026 
  U4_ex_U1_alu_mul_138_45/cdnfadd_032_14/S (p)     CI->S F     FAX4           3  29.3   113   384    3409 
  U4_ex_U1_alu_mul_138_45/g80120/Q         -       AN->Q F     NA2I1X4        1  18.0    59   118    3528 
  U4_ex_U1_alu_mul_138_45/g80112/Q         -       A->Q  R     NA2X4          2  27.0   102    66    3594 
  U4_ex_U1_alu_mul_138_45/g80080/Q         -       A->Q  F     NA3X2          2  23.7   125    83    3677 
  U4_ex_U1_alu_mul_138_45/g80061/Q         -       B->Q  R     NA2X2          1  15.5   114   100    3777 
  U4_ex_U1_alu_mul_138_45/g80050/Q         -       B->Q  F     NO2X2          1  18.1    72    67    3844 
  U4_ex_U1_alu_mul_138_45/g80035/Q         -       A->Q  R     NO2X4          3  38.6   151    97    3941 
  U4_ex_U1_alu_mul_138_45/g80012/Q         -       A->Q  F     NO2X4          1  18.1    75    44    3985 
  U4_ex_U1_alu_mul_138_45/g79994/Q         -       A->Q  R     NO2X4          2  26.8   121    81    4067 
  U4_ex_U1_alu_mul_138_45/g79981/Q         -       A->Q  F     NA2X4          2  29.1    74    57    4124 
  U4_ex_U1_alu_mul_138_45/g79971/Q         -       A->Q  F     BUX3           2  21.1    55   101    4224 
  U4_ex_U1_alu_mul_138_45/g79931/Q         -       A->Q  R     NO2X2          1  14.2   136    79    4304 
  U4_ex_U1_alu_mul_138_45/g79920/Q         -       AN->Q R     NA2I1X4        1   9.9    73    91    4394 
  U4_ex_U1_alu_g18846/Q                    -       A->Q  F     NA2X1          1   9.9   206    63    4457 
  U4_ex_U1_alu_g18734/Q                    -       A->Q  R     NA2X1          1  10.9   143   125    4582 
  U4_ex_U1_alu_g18630/Q                    -       B->Q  F     NO2X1          1   9.8    83    74    4656 
  U4_ex_U1_alu_g18483/Q                    -       A->Q  R     NO2X1          1   9.6   249   104    4759 
  U4_ex_U1_alu_hilo_reg[60]/D              -       -     R     DFRX1          1     -     -     0    4759 
#---------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 46: MET (116 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[56]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[17]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[56]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     128                  
     Required Time:=    4872                  
      Launch Clock:-       0                  
         Data Path:-    4756                  
             Slack:=     116                  

#----------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[17]/C                   -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[17]/Q                   -       C->Q   R     DFRQX2         1  17.1   113   278     278 
  U3_di_g8201/Q                            -       A->Q   R     BUX4           6 127.3   163   151     428 
  U4_ex_U1_alu_mul_138_45/g83685/Q         -       A->Q   F     INX8          13 116.3    90    75     503 
  U4_ex_U1_alu_mul_138_45/g83684/Q         -       A->Q   R     INX4           2  41.9    70    58     561 
  U4_ex_U1_alu_mul_138_45/g83683/Q         -       A->Q   F     INX6          14 138.0   123    92     653 
  U4_ex_U1_alu_mul_138_45/g83681/Q         -       A->Q   R     INX8          16 134.3   100    82     735 
  U4_ex_U1_alu_mul_138_45/g82949/Q         -       A->Q   F     NA2X1          1  10.6    88    70     805 
  U4_ex_U1_alu_mul_138_45/g82132/Q         -       B->Q   R     NA2X1          2  19.4   205   141     946 
  U4_ex_U1_alu_mul_138_45/g81194/Q         -       B->Q   F     NA2X1          1  12.3   111    82    1028 
  U4_ex_U1_alu_mul_138_45/g80924/Q         -       A->Q   R     NA2X2          1  23.1   142   100    1129 
  U4_ex_U1_alu_mul_138_45/cdnfadd_044_2/S  (p)     B->S   R     FAX4           1  21.9    88   448    1576 
  U4_ex_U1_alu_mul_138_45/cdnfadd_044_4/S  (p)     CI->S  F     FAX4           1  21.9   103   374    1951 
  U4_ex_U1_alu_mul_138_45/cdnfadd_044_6/CO (p)     CI->CO F     FAX4           1  21.9    90   255    2205 
  U4_ex_U1_alu_mul_138_45/cdnfadd_045_6/S  (p)     CI->S  R     FAX4           1  23.1    90   421    2626 
  U4_ex_U1_alu_mul_138_45/cdnfadd_045_7/S  (p)     B->S   R     FAX4           2  32.5   107   447    3074 
  U4_ex_U1_alu_mul_138_45/g80371/Q         -       A->Q   F     NO2X4          3  41.5    78    60    3134 
  U4_ex_U1_alu_mul_138_45/g83903/Q         -       AN->Q  F     NA3I1X4        2  24.3    88   129    3263 
  U4_ex_U1_alu_mul_138_45/g80297/Q         -       A->Q   R     NA2X4          1  12.3    75    58    3321 
  U4_ex_U1_alu_mul_138_45/g80283/Q         -       A->Q   F     NA2X2          1  18.0    76    58    3378 
  U4_ex_U1_alu_mul_138_45/g80265/Q         -       A->Q   R     NA2X4          2  22.9   106    66    3444 
  U4_ex_U1_alu_mul_138_45/g80252/Q         -       A->Q   F     NA2X2          1  18.0    85    62    3507 
  U4_ex_U1_alu_mul_138_45/g80210/Q         -       A->Q   R     NA2X4          2  29.9   120    76    3583 
  U4_ex_U1_alu_mul_138_45/g80151/Q         -       A->Q   F     NA2X4          1  18.0    62    47    3630 
  U4_ex_U1_alu_mul_138_45/g80127/Q         -       A->Q   R     NA2X4          3  33.2   126    74    3704 
  U4_ex_U1_alu_mul_138_45/g80106/Q         -       A->Q   F     NA2X4          1  18.0    87    47    3751 
  U4_ex_U1_alu_mul_138_45/g80091/Q         -       A->Q   R     NA2X4          2  28.6   117    75    3826 
  U4_ex_U1_alu_mul_138_45/g80076/Q         -       A->Q   F     NA2X4          1  20.8    72    49    3875 
  U4_ex_U1_alu_mul_138_45/g80034/Q         -       B->Q   R     NA2X4          2  23.1    95    77    3953 
  U4_ex_U1_alu_mul_138_45/g79996/Q         -       AN->Q  R     NA3I1X4        5  49.2   172   141    4094 
  U4_ex_U1_alu_mul_138_45/g79984/Q         -       A->Q   F     INX2           3  26.0    84    69    4163 
  U4_ex_U1_alu_mul_138_45/g79969/Q         -       A->Q   R     NO2X2          1  12.4   126    81    4244 
  U4_ex_U1_alu_mul_138_45/g79938/Q         -       A->Q   F     NO2X2          2  16.1   111    55    4299 
  U4_ex_U1_alu_mul_138_45/g83862/Q         -       A->Q   F     OR2X2          1  12.3    58   137    4436 
  U4_ex_U1_alu_mul_138_45/g79883/Q         -       A->Q   R     NA2X2          1  10.7    97    60    4496 
  U4_ex_U1_alu_g18736/Q                    -       C->Q   F     AN22X1         1  11.5   244    82    4578 
  U4_ex_U1_alu_g18482/Q                    -       B->Q   R     AN21X1         1   9.7   289   179    4756 
  U4_ex_U1_alu_hilo_reg[56]/D              -       -      R     DFRQX1         1     -     -     0    4756 
#----------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 47: MET (118 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[35]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[17]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[35]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     126                  
     Required Time:=    4874                  
      Launch Clock:-       0                  
         Data Path:-    4756                  
             Slack:=     118                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[17]/C                   -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[17]/Q                   -       C->Q  R     DFRQX2         1  17.1   113   278     278 
  U3_di_g8201/Q                            -       A->Q  R     BUX4           6 127.3   163   151     428 
  U4_ex_U1_alu_mul_138_45/g83685/Q         -       A->Q  F     INX8          13 116.3    90    75     503 
  U4_ex_U1_alu_mul_138_45/g83662/Q         -       A->Q  R     INX12         15 124.8    74   200     703 
  U4_ex_U1_alu_mul_138_45/g83171/Q         -       A->Q  F     NA2X1          1  10.6    93    65     768 
  U4_ex_U1_alu_mul_138_45/g82722/Q         -       B->Q  R     NA2X1          2  22.0   225   154     922 
  U4_ex_U1_alu_mul_138_45/g81310/Q         -       B->Q  F     NA2X2          1  12.3    82    57     979 
  U4_ex_U1_alu_mul_138_45/g81111/Q         -       A->Q  R     NA2X2          1  23.1   139    93    1072 
  U4_ex_U1_alu_mul_138_45/cdnfadd_028_1/S  (p)     B->S  R     FAX4           1  21.9    88   447    1519 
  U4_ex_U1_alu_mul_138_45/cdnfadd_028_6/S  (p)     CI->S F     FAX4           1  23.1   105   376    1894 
  U4_ex_U1_alu_mul_138_45/cdnfadd_028_9/CO (p)     B->CO F     FAX4           1  21.9    90   276    2170 
  U4_ex_U1_alu_mul_138_45/cdnfadd_029_10/S (p)     CI->S R     FAX4           1  21.9    88   420    2590 
  U4_ex_U1_alu_mul_138_45/cdnfadd_029_11/S (p)     CI->S R     FAX4           1  21.9    88   419    3009 
  U4_ex_U1_alu_mul_138_45/cdnfadd_029_12/S (p)     CI->S F     FAX4           3  35.5   121   391    3400 
  U4_ex_U1_alu_mul_138_45/g80255/Q         -       A->Q  R     NO2X4          2  40.4   157   111    3511 
  U4_ex_U1_alu_mul_138_45/g80250/Q         -       A->Q  F     INX4           3  32.0    64    52    3563 
  U4_ex_U1_alu_mul_138_45/g80124/Q         -       A->Q  R     NA2X4          1  22.8    95    63    3626 
  U4_ex_U1_alu_mul_138_45/g80074/Q         -       B->Q  F     NA3X4          2  27.5    89    71    3696 
  U4_ex_U1_alu_mul_138_45/g80068/Q         -       A->Q  F     BUX2           3  30.5    82   126    3822 
  U4_ex_U1_alu_mul_138_45/g80053/Q         -       A->Q  R     NA2X2          1  14.8   115    75    3897 
  U4_ex_U1_alu_mul_138_45/g83869/Q         -       B->Q  F     NA2I1X2        2  24.3   100    76    3974 
  U4_ex_U1_alu_mul_138_45/g83881/Q         -       B->Q  R     NA2I1X2        1  12.3   102    87    4060 
  U4_ex_U1_alu_mul_138_45/g80006/Q         -       A->Q  F     NA2X2          2  15.0    74    57    4117 
  U4_ex_U1_alu_mul_138_45/g83866/Q         -       A->Q  F     OR2X1          1  15.0   105   187    4304 
  U4_ex_U1_alu_mul_138_45/g79953/Q         -       B->Q  R     NA2X2          1   9.9    91    83    4387 
  U4_ex_U1_alu_g18866/Q                    -       A->Q  F     NA2X1          1   9.9   206    66    4453 
  U4_ex_U1_alu_g18743/Q                    -       A->Q  R     NA2X1          1  10.9   143   125    4578 
  U4_ex_U1_alu_g18638/Q                    -       B->Q  F     NO2X1          1   9.8    83    74    4652 
  U4_ex_U1_alu_g18495/Q                    -       A->Q  R     NO2X1          1   9.7   250   104    4756 
  U4_ex_U1_alu_hilo_reg[35]/D              -       -     R     DFRQX1         1     -     -     0    4756 
#---------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 48: MET (119 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[55]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[17]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[55]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     128                  
     Required Time:=    4872                  
      Launch Clock:-       0                  
         Data Path:-    4754                  
             Slack:=     119                  

#----------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[17]/C                   -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[17]/Q                   -       C->Q   R     DFRQX2         1  17.1   113   278     278 
  U3_di_g8201/Q                            -       A->Q   R     BUX4           6 127.3   163   151     428 
  U4_ex_U1_alu_mul_138_45/g83685/Q         -       A->Q   F     INX8          13 116.3    90    75     503 
  U4_ex_U1_alu_mul_138_45/g83684/Q         -       A->Q   R     INX4           2  41.9    70    58     561 
  U4_ex_U1_alu_mul_138_45/g83683/Q         -       A->Q   F     INX6          14 138.0   123    92     653 
  U4_ex_U1_alu_mul_138_45/g83681/Q         -       A->Q   R     INX8          16 134.3   100    82     735 
  U4_ex_U1_alu_mul_138_45/g82949/Q         -       A->Q   F     NA2X1          1  10.6    88    70     805 
  U4_ex_U1_alu_mul_138_45/g82132/Q         -       B->Q   R     NA2X1          2  19.4   205   141     946 
  U4_ex_U1_alu_mul_138_45/g81194/Q         -       B->Q   F     NA2X1          1  12.3   111    82    1028 
  U4_ex_U1_alu_mul_138_45/g80924/Q         -       A->Q   R     NA2X2          1  23.1   142   100    1129 
  U4_ex_U1_alu_mul_138_45/cdnfadd_044_2/S  (p)     B->S   R     FAX4           1  21.9    88   448    1576 
  U4_ex_U1_alu_mul_138_45/cdnfadd_044_4/S  (p)     CI->S  F     FAX4           1  21.9   103   374    1951 
  U4_ex_U1_alu_mul_138_45/cdnfadd_044_6/CO (p)     CI->CO F     FAX4           1  21.9    90   255    2205 
  U4_ex_U1_alu_mul_138_45/cdnfadd_045_6/S  (p)     CI->S  R     FAX4           1  23.1    90   421    2626 
  U4_ex_U1_alu_mul_138_45/cdnfadd_045_7/S  (p)     B->S   F     FAX4           2  32.5   117   392    3018 
  U4_ex_U1_alu_mul_138_45/g80371/Q         -       A->Q   R     NO2X4          3  41.5   159   111    3129 
  U4_ex_U1_alu_mul_138_45/g83903/Q         -       AN->Q  R     NA3I1X4        2  24.3   130   121    3251 
  U4_ex_U1_alu_mul_138_45/g80297/Q         -       A->Q   F     NA2X4          1  12.3    56    42    3292 
  U4_ex_U1_alu_mul_138_45/g80283/Q         -       A->Q   R     NA2X2          1  18.0   119    76    3368 
  U4_ex_U1_alu_mul_138_45/g80265/Q         -       A->Q   F     NA2X4          2  22.9    85    51    3419 
  U4_ex_U1_alu_mul_138_45/g80252/Q         -       A->Q   R     NA2X2          1  18.0   130    83    3502 
  U4_ex_U1_alu_mul_138_45/g80210/Q         -       A->Q   F     NA2X4          2  29.9    95    59    3561 
  U4_ex_U1_alu_mul_138_45/g80151/Q         -       A->Q   R     NA2X4          1  18.0    93    66    3626 
  U4_ex_U1_alu_mul_138_45/g80127/Q         -       A->Q   F     NA2X4          3  33.2    98    58    3684 
  U4_ex_U1_alu_mul_138_45/g80106/Q         -       A->Q   R     NA2X4          1  18.0    99    66    3751 
  U4_ex_U1_alu_mul_138_45/g80091/Q         -       A->Q   F     NA2X4          2  28.6    92    55    3806 
  U4_ex_U1_alu_mul_138_45/g80076/Q         -       A->Q   R     NA2X4          1  20.8    99    68    3874 
  U4_ex_U1_alu_mul_138_45/g80034/Q         -       B->Q   F     NA2X4          2  23.1    67    52    3926 
  U4_ex_U1_alu_mul_138_45/g79996/Q         -       AN->Q  F     NA3I1X4        5  49.2   128   149    4075 
  U4_ex_U1_alu_mul_138_45/g79962/Q         -       A->Q   R     NA2X2          1  12.3   112    80    4155 
  U4_ex_U1_alu_mul_138_45/g79935/Q         -       A->Q   F     NA2X2          2  16.5   110    60    4215 
  U4_ex_U1_alu_mul_138_45/g83861/Q         -       AN->Q  F     NA2I1X1        1  10.6   109   163    4378 
  U4_ex_U1_alu_mul_138_45/g79882/Q         -       B->Q   R     NA2X1          1  10.7   137   110    4488 
  U4_ex_U1_alu_g18729/Q                    -       C->Q   F     AN22X1         1  11.5   244    87    4575 
  U4_ex_U1_alu_g18475/Q                    -       B->Q   R     AN21X1         1   9.7   289   179    4754 
  U4_ex_U1_alu_hilo_reg[55]/D              -       -      R     DFRQX1         1     -     -     0    4754 
#----------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 49: MET (120 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[54]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[29]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[54]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     161                  
     Required Time:=    4839                  
      Launch Clock:-       0                  
         Data Path:-    4720                  
             Slack:=     120                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[29]/C                   -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[29]/Q                   -       C->Q  R     DFRQX2         1  17.1   113   278     278 
  U3_di_g8188/Q                            -       A->Q  R     BUX4          13 172.6   215   178     456 
  U4_ex_U1_alu_mul_139_47/g89402/Q         -       A->Q  F     INX4          13 111.3   149   118     574 
  U4_ex_U1_alu_mul_139_47/g88730/Q         -       A->Q  R     NA2X1          1  18.0   194   141     715 
  U4_ex_U1_alu_mul_139_47/g88141/Q         -       A->Q  F     NA2X4         12  85.5   156   114     829 
  U4_ex_U1_alu_mul_139_47/g86947/Q         -       A->Q  F     BUX4          23 131.8   150   176    1005 
  U4_ex_U1_alu_mul_139_47/g86114/Q         -       C->Q  F     AO22X1         1  23.8   149   259    1264 
  U4_ex_U1_alu_mul_139_47/cdnfadd_035_5/S  (p)     A->S  R     FAX4           1  23.8    91   464    1729 
  U4_ex_U1_alu_mul_139_47/cdnfadd_035_9/S  (p)     A->S  R     FAX4           1  21.9    88   452    2181 
  U4_ex_U1_alu_mul_139_47/cdnfadd_035_11/S (p)     CI->S R     FAX4           1  23.8    91   421    2602 
  U4_ex_U1_alu_mul_139_47/cdnfadd_035_13/S (p)     A->S  R     FAX4           1  23.1    90   453    3055 
  U4_ex_U1_alu_mul_139_47/cdnfadd_035_14/S (p)     B->S  R     FAX4           2  26.7    96   441    3496 
  U4_ex_U1_alu_mul_139_47/g85534/Q         -       A->Q  F     NA2X4          2  20.2    60    47    3543 
  U4_ex_U1_alu_mul_139_47/g89664/Q         -       AN->Q F     NO2I1X4        1  20.8    72   134    3677 
  U4_ex_U1_alu_mul_139_47/g85390/Q         -       B->Q  R     NA2X4          2  21.2    92    75    3752 
  U4_ex_U1_alu_mul_139_47/g85380/Q         -       A->Q  F     NA2X2          1  18.0    78    61    3813 
  U4_ex_U1_alu_mul_139_47/g85372/Q         -       A->Q  R     NA2X4          2  23.4    96    67    3880 
  U4_ex_U1_alu_mul_139_47/g85360/Q         -       A->Q  F     NA2X2          1  17.8    79    61    3941 
  U4_ex_U1_alu_mul_139_47/g85346/Q         -       B->Q  R     NA3I1X4        5  48.0   169   112    4054 
  U4_ex_U1_alu_mul_139_47/g89684/Q         -       B->Q  F     NA2I1X2        1  18.0    89    68    4122 
  U4_ex_U1_alu_mul_139_47/g85315/Q         -       A->Q  R     NA2X4          3  27.4   108    74    4196 
  U4_ex_U1_alu_mul_139_47/g85301/Q         -       A->Q  F     NO2X2          1  11.2    83    46    4242 
  U4_ex_U1_alu_mul_139_47/g85284/Q         -       AN->Q F     NA2I1X2        1   9.9    70   125    4367 
  U4_ex_U1_alu_g18842/Q                    -       A->Q  R     NA2X1          1   9.9   191    86    4453 
  U4_ex_U1_alu_g18730/Q                    -       A->Q  F     NA2X1          1  10.9   107    80    4533 
  U4_ex_U1_alu_g18628/Q                    -       B->Q  R     NO2X1          1   9.8   160   121    4654 
  U4_ex_U1_alu_g18479/Q                    -       A->Q  F     NO2X1          1   9.7   241    65    4720 
  U4_ex_U1_alu_hilo_reg[54]/D              -       -     F     DFRQX1         1     -     -     0    4720 
#---------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 50: MET (122 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[48]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[17]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[48]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     126                  
     Required Time:=    4874                  
      Launch Clock:-       0                  
         Data Path:-    4752                  
             Slack:=     122                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[17]/C                   -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[17]/Q                   -       C->Q  R     DFRQX2         1  17.1   113   278     278 
  U3_di_g8201/Q                            -       A->Q  R     BUX4           6 127.3   163   151     428 
  U4_ex_U1_alu_mul_138_45/g83685/Q         -       A->Q  F     INX8          13 116.3    90    75     503 
  U4_ex_U1_alu_mul_138_45/g83662/Q         -       A->Q  R     INX12         15 124.8    74   200     703 
  U4_ex_U1_alu_mul_138_45/g83171/Q         -       A->Q  F     NA2X1          1  10.6    93    65     768 
  U4_ex_U1_alu_mul_138_45/g82722/Q         -       B->Q  R     NA2X1          2  22.0   225   154     922 
  U4_ex_U1_alu_mul_138_45/g81310/Q         -       B->Q  F     NA2X2          1  12.3    82    57     979 
  U4_ex_U1_alu_mul_138_45/g81111/Q         -       A->Q  R     NA2X2          1  23.1   139    93    1072 
  U4_ex_U1_alu_mul_138_45/cdnfadd_028_1/S  (p)     B->S  R     FAX4           1  21.9    88   447    1519 
  U4_ex_U1_alu_mul_138_45/cdnfadd_028_6/S  (p)     CI->S F     FAX4           1  23.1   105   376    1894 
  U4_ex_U1_alu_mul_138_45/cdnfadd_028_9/CO (p)     B->CO F     FAX4           1  21.9    90   276    2170 
  U4_ex_U1_alu_mul_138_45/cdnfadd_029_10/S (p)     CI->S R     FAX4           1  21.9    88   420    2590 
  U4_ex_U1_alu_mul_138_45/cdnfadd_029_11/S (p)     CI->S R     FAX4           1  21.9    88   419    3009 
  U4_ex_U1_alu_mul_138_45/cdnfadd_029_12/S (p)     CI->S R     FAX4           3  35.5   112   434    3443 
  U4_ex_U1_alu_mul_138_45/g80148/Q         -       B->Q  R     AND3X4         1  18.1    68   125    3567 
  U4_ex_U1_alu_mul_138_45/g80122/Q         -       A->Q  F     NO2X4          1  22.7    56    40    3608 
  U4_ex_U1_alu_mul_138_45/g80074/Q         -       C->Q  R     NA3X4          2  27.5   135   100    3708 
  U4_ex_U1_alu_mul_138_45/g80058/Q         -       A->Q  F     NA3X4          3  50.9   134    90    3798 
  U4_ex_U1_alu_mul_138_45/g80037/Q         -       A->Q  R     NA2X4          5  48.0   142   108    3906 
  U4_ex_U1_alu_mul_138_45/g80013/Q         -       A->Q  F     NA2X2          1  18.0    86    65    3971 
  U4_ex_U1_alu_mul_138_45/g80009/Q         -       A->Q  R     NA2X4          4  42.2   131    90    4061 
  U4_ex_U1_alu_mul_138_45/g79966/Q         -       A->Q  F     NA2X2          1  20.2    89    69    4130 
  U4_ex_U1_alu_mul_138_45/g83887/Q         -       B->Q  R     NA2I1X4        2  18.7    86    74    4204 
  U4_ex_U1_alu_mul_138_45/g79905/Q         -       A->Q  F     NA2X1          1  20.2   154    96    4300 
  U4_ex_U1_alu_mul_138_45/g79895/Q         -       B->Q  R     NA2I1X4        1   9.9    80    79    4378 
  U4_ex_U1_alu_g18862/Q                    -       A->Q  F     NA2X1          1   9.9   206    64    4442 
  U4_ex_U1_alu_g18740/Q                    -       A->Q  R     NA2X1          1  10.0   137   120    4562 
  U4_ex_U1_alu_g18635/Q                    -       C->Q  F     AN21X1         1   9.8   174    64    4626 
  U4_ex_U1_alu_g18492/Q                    -       A->Q  R     NO2X1          1   9.7   250   125    4752 
  U4_ex_U1_alu_hilo_reg[48]/D              -       -     R     DFRQX1         1     -     -     0    4752 
#---------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized

