
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
lappend search_path ../RTL/
. /pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn /pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/dw/syn_ver /pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/dw/sim_ver ../RTL/
set target_library osu05_stdcells.db
osu05_stdcells.db
set link_library [concat "*" $target_library]
* osu05_stdcells.db
set_wire_load_model -name medium_1K -library osu05_stdcells
Error: Current design is not defined. (UID-4)
0
current_design MatrixMul_top
Error: Can't find design 'MatrixMul_top'. (UID-109)
Error: Current design is not defined. (UID-4)
# read_file -format sverilog {/u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/spi_slave.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/spi_matrix_loader.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/spi_matrix_sender.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/PreNormalizer.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/R4Booth.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/Rounder.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/SpecialCaseDetector.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/Compressor32.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/Compressor42.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/WallaceTree.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/ZeroDetector_Base.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/ZeroDetector_Group.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/DotProductEngine.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/EACAdder.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/FullAdder.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/LeadingOneDetector_Top.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MAC32_top.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MatrixMul_top_synth.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MatrixMulEngine.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MSBIncrementer.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/Normalizer.v}
analyze -format sverilog {/u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MatrixMul_top_synth.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/SpecialCaseDetector.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/Rounder.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/R4Booth.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/PreNormalizer.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/Normalizer.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MSBIncrementer.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MatrixMulEngine.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/ZeroDetector_Group.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/ZeroDetector_Base.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/WallaceTree.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/spi_slave.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/spi_matrix_sender.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/spi_matrix_loader.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MAC32_top.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/LeadingOneDetector_Top.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/FullAdder.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/EACAdder.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/DotProductEngine.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/Compressor42.v /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/Compressor32.v}
Running PRESTO HDLC
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MatrixMul_top_synth.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/SpecialCaseDetector.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/Rounder.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/R4Booth.v
Warning:  /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/R4Booth.v:22: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/PreNormalizer.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/Normalizer.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MSBIncrementer.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MatrixMulEngine.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/ZeroDetector_Group.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/ZeroDetector_Base.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/WallaceTree.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/spi_slave.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/spi_matrix_sender.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/spi_matrix_loader.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MAC32_top.v
Warning:  /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MAC32_top.v:16: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/LeadingOneDetector_Top.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/FullAdder.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/EACAdder.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/DotProductEngine.v
Warning:  /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/DotProductEngine.v:19: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/Compressor42.v
Compiling source file /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/Compressor32.v
Presto compilation completed successfully.
Loading db file '/u/ameyk/HW_For_AI/CNN_hand_written_digit/dc_run_v2/osu05_stdcells.db'
1
set target_library osu05_stdcells.db
osu05_stdcells.db
set link_library [concat "*" $target_library]
* osu05_stdcells.db
set_wire_load_model -name medium_1K -library osu05_stdcells
Error: Current design is not defined. (UID-4)
0
current_design MatrixMul_top
Error: Can't find design 'MatrixMul_top'. (UID-109)
Error: Current design is not defined. (UID-4)
elaborate MatrixMul_top -architecture verilog -library work
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (MatrixMul_top)
Elaborated 1 design.
Current design is now 'MatrixMul_top'.
Information: Building the design 'spi_matrix_loader' instantiated from design 'MatrixMul_top' with
	the parameters "MAX_M=100,MAX_K=100,MAX_N=100". (HDL-193)

Statistics for case statements in always block at line 58 in file
	'/u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/spi_matrix_loader.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            72            |    auto/auto     |
|            76            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100 line 58 in file
		'/u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/spi_matrix_loader.v'.
================================================================================
|    Register Name    |   Type    | Width  | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|    matrix_A_reg     | Flip-flop | 320000 |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   2    |  Y  | N  | Y  | N  | N  | N  | N  |
|      rows_reg       | Flip-flop |   12   |  Y  | N  | Y  | N  | N  | N  | N  |
|      cols_reg       | Flip-flop |   12   |  Y  | N  | Y  | N  | N  | N  | N  |
|   load_count_reg    | Flip-flop |   16   |  Y  | N  | Y  | N  | N  | N  | N  |
| current_matrix_reg  | Flip-flop |   1    |  N  | N  | Y  | N  | N  | N  | N  |
| matrix_A_ready_reg  | Flip-flop |   1    |  N  | N  | Y  | N  | N  | N  | N  |
| matrix_B_ready_reg  | Flip-flop |   1    |  N  | N  | Y  | N  | N  | N  | N  |
|    rx_ready_reg     | Flip-flop |   1    |  N  | N  | N  | Y  | N  | N  | N  |
|    matrix_B_reg     | Flip-flop | 320000 |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100)
Information: Building the design 'MatrixMulEngine' instantiated from design 'MatrixMul_top' with
	the parameters "MAX_M=100,MAX_K=100,MAX_N=100". (HDL-193)

Statistics for case statements in always block at line 68 in file
	'/u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MatrixMulEngine.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            76            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100 line 68 in file
		'/u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MatrixMulEngine.v'.
================================================================================
|    Register Name    |   Type    | Width  | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|    matrix_C_reg     | Flip-flop | 320000 |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   2    |  Y  | N  | Y  | N  | N  | N  | N  |
|     row_idx_reg     | Flip-flop |   7    |  Y  | N  | Y  | N  | N  | N  | N  |
|     col_idx_reg     | Flip-flop |   7    |  Y  | N  | Y  | N  | N  | N  | N  |
|    dpe_start_reg    | Flip-flop |   1    |  N  | N  | Y  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1    |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100)
Information: Building the design 'spi_matrix_sender' instantiated from design 'MatrixMul_top' with
	the parameters "MAX_M=100,MAX_N=100". (HDL-193)

Statistics for case statements in always block at line 60 in file
	'/u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/spi_matrix_sender.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            68            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine spi_matrix_sender_MAX_M100_MAX_N100 line 60 in file
		'/u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/spi_matrix_sender.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   send_index_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     tx_data_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    tx_valid_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     done_tx_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (spi_matrix_sender_MAX_M100_MAX_N100)
Information: Building the design 'spi_slave'. (HDL-193)

Inferred memory devices in process
	in routine spi_slave line 29 in file
		'/u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/spi_slave.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sclk_prev_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     bit_cnt_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shift_reg_rx_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shift_reg_tx_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rx_data_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rx_valid_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    tx_ready_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      miso_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sclk_d_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (spi_slave)
Information: Building the design 'DotProductEngine' instantiated from design 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100' with
	the parameters "ADDR_WIDTH=7". (HDL-193)
Warning:  /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/DotProductEngine.v:48: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 47 in file
	'/u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/DotProductEngine.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            48            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 59 in file
	'/u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/DotProductEngine.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            68            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine DotProductEngine_ADDR_WIDTH7 line 40 in file
		'/u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/DotProductEngine.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DotProductEngine_ADDR_WIDTH7 line 59 in file
		'/u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/DotProductEngine.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     result_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|       acc_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   patch_addr_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|   filter_addr_reg   | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (DotProductEngine_ADDR_WIDTH7)
Information: Building the design 'MAC32_top'. (HDL-193)
Warning:  /u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MAC32_top.v:139: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine MAC32_top line 32 in file
		'/u/ameyk/HW_For_AI/CNN_hand_written_digit/RTL/MAC32_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Result_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (MAC32_top)
Information: Building the design 'SpecialCaseDetector' instantiated from design 'MAC32_top' with
	the parameters "PARM_XLEN=32,PARM_EXP=8,PARM_MANT=23". (HDL-193)
Presto compilation completed successfully. (SpecialCaseDetector_PARM_XLEN32_PARM_EXP8_PARM_MANT23)
Information: Building the design 'R4Booth' instantiated from design 'MAC32_top' with
	the parameters "PARM_MANT=23". (HDL-193)
Presto compilation completed successfully. (R4Booth_PARM_MANT23)
Information: Building the design 'WallaceTree' instantiated from design 'MAC32_top' with
	the parameters "PARM_MANT=23". (HDL-193)
Presto compilation completed successfully. (WallaceTree_PARM_MANT23)
Information: Building the design 'PreNormalizer' instantiated from design 'MAC32_top' with
	the parameters "PARM_EXP=8,PARM_MANT=23,PARM_BIAS=127". (HDL-193)
Presto compilation completed successfully. (PreNormalizer_PARM_EXP8_PARM_MANT23_PARM_BIAS127)
Information: Building the design 'Compressor32' instantiated from design 'MAC32_top' with
	the parameters "XLEN=48". (HDL-193)
Presto compilation completed successfully. (Compressor32_XLEN48)
Information: Building the design 'EACAdder' instantiated from design 'MAC32_top' with
	the parameters "PARM_MANT=23". (HDL-193)
Presto compilation completed successfully. (EACAdder_PARM_MANT23)
Information: Building the design 'MSBIncrementer' instantiated from design 'MAC32_top' with
	the parameters "PARM_MANT=23". (HDL-193)
Presto compilation completed successfully. (MSBIncrementer_PARM_MANT23)
Information: Building the design 'LeadingOneDetector_Top' instantiated from design 'MAC32_top' with
	the parameters "X_LEN=74". (HDL-193)
Presto compilation completed successfully. (LeadingOneDetector_Top_X_LEN74)
Information: Building the design 'Normalizer' instantiated from design 'MAC32_top' with
	the parameters "PARM_EXP=8,PARM_MANT=23,PARM_LEADONE_WIDTH=7". (HDL-193)
Presto compilation completed successfully. (Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7)
Information: Building the design 'Rounder' instantiated from design 'MAC32_top' with
	the parameters "PARM_EXP=8,PARM_MANT=23". (HDL-193)
Presto compilation completed successfully. (Rounder_PARM_EXP8_PARM_MANT23)
Information: Building the design 'Compressor32' instantiated from design 'WallaceTree_PARM_MANT23' with
	the parameters "49". (HDL-193)
Presto compilation completed successfully. (Compressor32_XLEN49)
Information: Building the design 'Compressor42' instantiated from design 'WallaceTree_PARM_MANT23' with
	the parameters "49". (HDL-193)
Presto compilation completed successfully. (Compressor42_XLEN49)
Information: Building the design 'FullAdder'. (HDL-193)
Presto compilation completed successfully. (FullAdder)
Information: Building the design 'ZeroDetector_Base' instantiated from design 'LeadingOneDetector_Top_X_LEN74' with
	the parameters "8". (HDL-193)
Presto compilation completed successfully. (ZeroDetector_Base_XLEN8)
Information: Building the design 'ZeroDetector_Group' instantiated from design 'LeadingOneDetector_Top_X_LEN74' with
	the parameters "2". (HDL-193)
Presto compilation completed successfully. (ZeroDetector_Group_XLEN2)
1
# read_file -format sverilog ../RTL/MatrixMul_top_synth.v
# read_file -format sverilog ../RTL/Compressor32.v
# read_file -format sverilog ../RTL/Compressor42.v
# read_file -format sverilog ../RTL/DotProductEngine.v
# read_file -format sverilog ../RTL/EACAdder.v
# read_file -format sverilog ../RTL/FullAdder.v
# read_file -format sverilog ../RTL/LeadingOneDetector_Top.v
# read_file -format sverilog ../RTL/MAC32_top.v
# read_file -format sverilog ../RTL/MatrixMulEngine.v
# read_file -format sverilog ../RTL/MSBIncrementer.v
# read_file -format sverilog ../RTL/Normalizer.v
# read_file -format sverilog ../RTL/PreNormalizer.v
# read_file -format sverilog ../RTL/R4Booth.v
# read_file -format sverilog ../RTL/Rounder.v
# read_file -format sverilog ../RTL/SpecialCaseDetector.v
# read_file -format sverilog ../RTL/spi_matrix_loader.v
# read_file -format sverilog ../RTL/spi_matrix_sender.v
# read_file -format sverilog ../RTL/spi_slave.v
# read_file -format sverilog ../RTL/WallaceTree.v
# read_file -format sverilog ../RTL/ZeroDetector_Base.v
# read_file -format sverilog ../RTL/ZeroDetector_Group.v
current_design MatrixMul_top
Current design is 'MatrixMul_top'.
{MatrixMul_top}
set target_library osu05_stdcells.db
osu05_stdcells.db
set link_library [concat "*" $target_library]
* osu05_stdcells.db
set_wire_load_model -name medium_1K -library osu05_stdcells
Error: Wire load 'medium_1K' not found. (UID-40)
0
link

  Linking design 'MatrixMul_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              /u/ameyk/HW_For_AI/CNN_hand_written_digit/dc_run_v2/MatrixMul_top.db, etc
  osu05_stdcells (library)    /u/ameyk/HW_For_AI/CNN_hand_written_digit/dc_run_v2/osu05_stdcells.db

1
create_clock clk -period 30 -waveform {0 15}
1
report_port
Information: Updating design information... (UID-85)
Warning: Design 'MatrixMul_top' contains 88 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : port
Design : MatrixMul_top
Version: Q-2019.12-SP3
Date   : Fri Jun 13 14:15:49 2025
****************************************


                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
K_in[0]        in      0.0000   0.0000   --      --      --         
K_in[1]        in      0.0000   0.0000   --      --      --         
K_in[2]        in      0.0000   0.0000   --      --      --         
K_in[3]        in      0.0000   0.0000   --      --      --         
K_in[4]        in      0.0000   0.0000   --      --      --         
K_in[5]        in      0.0000   0.0000   --      --      --         
K_in[6]        in      0.0000   0.0000   --      --      --         
K_in[7]        in      0.0000   0.0000   --      --      --         
M_in[0]        in      0.0000   0.0000   --      --      --         
M_in[1]        in      0.0000   0.0000   --      --      --         
M_in[2]        in      0.0000   0.0000   --      --      --         
M_in[3]        in      0.0000   0.0000   --      --      --         
M_in[4]        in      0.0000   0.0000   --      --      --         
M_in[5]        in      0.0000   0.0000   --      --      --         
M_in[6]        in      0.0000   0.0000   --      --      --         
M_in[7]        in      0.0000   0.0000   --      --      --         
N_in[0]        in      0.0000   0.0000   --      --      --         
N_in[1]        in      0.0000   0.0000   --      --      --         
N_in[2]        in      0.0000   0.0000   --      --      --         
N_in[3]        in      0.0000   0.0000   --      --      --         
N_in[4]        in      0.0000   0.0000   --      --      --         
N_in[5]        in      0.0000   0.0000   --      --      --         
N_in[6]        in      0.0000   0.0000   --      --      --         
N_in[7]        in      0.0000   0.0000   --      --      --         
clk            in      0.0000   0.0000   --      --      --         
cs_n           in      0.0000   0.0000   --      --      --         
mosi           in      0.0000   0.0000   --      --      --         
rst_n          in      0.0000   0.0000   --      --      --         
sclk           in      0.0000   0.0000   --      --      --         
send_c         in      0.0000   0.0000   --      --      --         
done           out     0.0000   0.0000   --      --      --         
miso           out     0.0000   0.0000   --      --      --         
mul_done       out     0.0000   0.0000   --      --      --         

1
uplevel #0 check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Fri Jun 13 14:16:02 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    620
    Unconnected ports (LINT-28)                                    34
    Feedthrough (LINT-29)                                          14
    Shorted outputs (LINT-31)                                     286
    Constant outputs (LINT-52)                                    286

Cells                                                              65
    Cells do not drive (LINT-1)                                    12
    Connected to power or ground (LINT-32)                         46
    Nets connected to multiple pins on same cell (LINT-33)          6
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                               38
    Unloaded nets (LINT-2)                                         38
--------------------------------------------------------------------------------

Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', cell 'C6453988' does not drive any nets. (LINT-1)
Warning: In design 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100', cell 'C1415481' does not drive any nets. (LINT-1)
Warning: In design 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100', cell 'C1434888' does not drive any nets. (LINT-1)
Warning: In design 'spi_matrix_sender_MAX_M100_MAX_N100', cell 'C37542' does not drive any nets. (LINT-1)
Warning: In design 'spi_slave', cell 'C784' does not drive any nets. (LINT-1)
Warning: In design 'DotProductEngine_ADDR_WIDTH7', cell 'B_8' does not drive any nets. (LINT-1)
Warning: In design 'DotProductEngine_ADDR_WIDTH7', cell 'C451' does not drive any nets. (LINT-1)
Warning: In design 'PreNormalizer_PARM_EXP8_PARM_MANT23_PARM_BIAS127', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'MSBIncrementer_PARM_MANT23', cell 'B_4' does not drive any nets. (LINT-1)
Warning: In design 'MSBIncrementer_PARM_MANT23', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'MatrixMul_top', net 'spi_loader/tx_ready' driven by pin 'spi_loader/spi_inst/tx_ready' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_valid' driven by pin 'spi_sender/spi_inst/rx_valid' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[0]' driven by pin 'spi_sender/spi_inst/rx_data[0]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[1]' driven by pin 'spi_sender/spi_inst/rx_data[1]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[2]' driven by pin 'spi_sender/spi_inst/rx_data[2]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[3]' driven by pin 'spi_sender/spi_inst/rx_data[3]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[4]' driven by pin 'spi_sender/spi_inst/rx_data[4]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[5]' driven by pin 'spi_sender/spi_inst/rx_data[5]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[6]' driven by pin 'spi_sender/spi_inst/rx_data[6]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[7]' driven by pin 'spi_sender/spi_inst/rx_data[7]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[8]' driven by pin 'spi_sender/spi_inst/rx_data[8]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[9]' driven by pin 'spi_sender/spi_inst/rx_data[9]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[10]' driven by pin 'spi_sender/spi_inst/rx_data[10]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[11]' driven by pin 'spi_sender/spi_inst/rx_data[11]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[12]' driven by pin 'spi_sender/spi_inst/rx_data[12]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[13]' driven by pin 'spi_sender/spi_inst/rx_data[13]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[14]' driven by pin 'spi_sender/spi_inst/rx_data[14]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[15]' driven by pin 'spi_sender/spi_inst/rx_data[15]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[16]' driven by pin 'spi_sender/spi_inst/rx_data[16]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[17]' driven by pin 'spi_sender/spi_inst/rx_data[17]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[18]' driven by pin 'spi_sender/spi_inst/rx_data[18]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[19]' driven by pin 'spi_sender/spi_inst/rx_data[19]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[20]' driven by pin 'spi_sender/spi_inst/rx_data[20]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[21]' driven by pin 'spi_sender/spi_inst/rx_data[21]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[22]' driven by pin 'spi_sender/spi_inst/rx_data[22]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[23]' driven by pin 'spi_sender/spi_inst/rx_data[23]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[24]' driven by pin 'spi_sender/spi_inst/rx_data[24]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[25]' driven by pin 'spi_sender/spi_inst/rx_data[25]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[26]' driven by pin 'spi_sender/spi_inst/rx_data[26]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[27]' driven by pin 'spi_sender/spi_inst/rx_data[27]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[28]' driven by pin 'spi_sender/spi_inst/rx_data[28]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[29]' driven by pin 'spi_sender/spi_inst/rx_data[29]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[30]' driven by pin 'spi_sender/spi_inst/rx_data[30]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'spi_sender/rx_data[31]' driven by pin 'spi_sender/spi_inst/rx_data[31]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'm_mul/dpe_inst/u_mac/high_sum_inv[26]' driven by pin 'm_mul/dpe_inst/u_mac/MSBIncrementer/high_sum_inv_o[26]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'm_mul/dpe_inst/u_mac/WallaceTree/csa_carry[1][48]' driven by pin 'm_mul/dpe_inst/u_mac/WallaceTree/LV1_1/Carry_o[48]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'm_mul/dpe_inst/u_mac/WallaceTree/csa_carry[2][48]' driven by pin 'm_mul/dpe_inst/u_mac/WallaceTree/LV1_2/Carry_o[48]' has no loads. (LINT-2)
Warning: In design 'MatrixMul_top', net 'm_mul/dpe_inst/u_mac/WallaceTree/csa_carry[0][48]' driven by pin 'm_mul/dpe_inst/u_mac/WallaceTree/LV1_0/Carry_o[48]' has no loads. (LINT-2)
Warning: In design 'spi_slave', port 'rx_ready' is not connected to any nets. (LINT-28)
Warning: In design 'SpecialCaseDetector_PARM_XLEN32_PARM_EXP8_PARM_MANT23', port 'A_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'SpecialCaseDetector_PARM_XLEN32_PARM_EXP8_PARM_MANT23', port 'B_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'SpecialCaseDetector_PARM_XLEN32_PARM_EXP8_PARM_MANT23', port 'C_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'EACAdder_PARM_MANT23', port 'CSA_carry_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'LeadingOneDetector_Top_X_LEN74', port 'data_i[73]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Sub_Sign_i' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'A_DeN_i' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'A_Zero_i' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'A_NaN_i' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'B_NaN_i' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'C_NaN_i' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_norm_mone_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_norm_mone_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_max_rs_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_max_rs_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_max_rs_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_max_rs_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_max_rs_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_max_rs_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_max_rs_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_max_rs_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Exp_max_rs_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Rs_Mant_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'Rounder_PARM_EXP8_PARM_MANT23', port 'Rs_Mant_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'R4Booth_PARM_MANT23', input port 'MantB_i[23]' is connected directly to output port 'pp_12_o[22]'. (LINT-29)
Warning: In design 'R4Booth_PARM_MANT23', input port 'MantB_i[21]' is connected directly to output port 'pp_11_o[20]'. (LINT-29)
Warning: In design 'R4Booth_PARM_MANT23', input port 'MantB_i[19]' is connected directly to output port 'pp_10_o[18]'. (LINT-29)
Warning: In design 'R4Booth_PARM_MANT23', input port 'MantB_i[17]' is connected directly to output port 'pp_09_o[16]'. (LINT-29)
Warning: In design 'R4Booth_PARM_MANT23', input port 'MantB_i[15]' is connected directly to output port 'pp_08_o[14]'. (LINT-29)
Warning: In design 'R4Booth_PARM_MANT23', input port 'MantB_i[13]' is connected directly to output port 'pp_07_o[12]'. (LINT-29)
Warning: In design 'R4Booth_PARM_MANT23', input port 'MantB_i[11]' is connected directly to output port 'pp_06_o[10]'. (LINT-29)
Warning: In design 'R4Booth_PARM_MANT23', input port 'MantB_i[9]' is connected directly to output port 'pp_05_o[8]'. (LINT-29)
Warning: In design 'R4Booth_PARM_MANT23', input port 'MantB_i[7]' is connected directly to output port 'pp_04_o[6]'. (LINT-29)
Warning: In design 'R4Booth_PARM_MANT23', input port 'MantB_i[5]' is connected directly to output port 'pp_03_o[4]'. (LINT-29)
Warning: In design 'R4Booth_PARM_MANT23', input port 'MantB_i[3]' is connected directly to output port 'pp_02_o[2]'. (LINT-29)
Warning: In design 'R4Booth_PARM_MANT23', input port 'MantB_i[1]' is connected directly to output port 'pp_01_o[0]'. (LINT-29)
Warning: In design 'R4Booth_PARM_MANT23', input port 'MantB_i[1]' is connected directly to output port 'pp_00_o[25]'. (LINT-29)
Warning: In design 'R4Booth_PARM_MANT23', input port 'MantB_i[1]' is connected directly to output port 'pp_00_o[26]'. (LINT-29)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[0]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[1]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[2]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[3]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[4]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[5]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[6]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[7]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[8]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[9]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[10]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[11]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[12]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[13]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[14]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[15]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[16]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[17]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[18]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[19]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[20]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[21]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_12_o[23]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[0]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[1]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[2]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[3]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[4]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[5]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[6]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[7]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[8]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[9]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[10]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[11]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[12]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[13]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[14]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[15]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[16]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[17]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[18]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[19]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_11_o[21]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[0]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[1]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[2]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[3]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[4]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[5]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[6]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[7]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[8]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[9]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[10]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[11]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[12]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[13]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[14]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[15]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[16]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[17]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[19]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[47]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_10_o[48]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[0]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[1]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[2]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[3]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[4]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[5]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[6]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[7]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[8]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[9]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[10]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[11]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[12]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[13]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[14]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[15]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[17]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[45]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[46]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[47]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_09_o[48]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[0]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[1]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[2]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[3]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[4]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[5]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[6]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[7]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[8]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[9]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[10]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[11]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[12]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[13]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[15]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[43]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[44]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[45]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[46]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[47]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_08_o[48]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[0]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[1]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[2]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[3]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[4]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[5]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[6]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[7]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[8]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[9]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[10]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[11]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[13]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[41]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[42]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[43]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[44]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[45]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[46]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[47]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_07_o[48]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[0]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[1]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[2]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[3]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[4]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[5]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[6]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[7]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[8]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[9]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[11]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[39]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[40]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[41]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[42]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[43]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[44]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[45]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[46]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[47]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_06_o[48]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[0]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[1]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[2]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[3]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[4]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[5]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[6]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[7]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[9]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[37]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[38]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[39]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[40]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[41]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[42]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[43]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[44]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[45]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[46]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[47]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_05_o[48]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[0]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[1]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[2]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[3]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[4]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[5]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[7]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[35]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[36]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[37]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[38]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[39]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[40]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[41]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[42]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[43]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[44]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[45]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[46]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[47]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_04_o[48]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[0]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[1]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[2]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[3]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[5]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[33]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[34]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[35]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[36]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[37]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[38]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[39]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[40]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[41]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[42]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[43]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[44]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[45]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[46]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[47]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_03_o[48]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[0]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[1]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[3]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[31]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[32]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[33]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[34]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[35]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[36]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[37]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[38]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[39]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[40]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[41]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[42]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[43]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[44]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[45]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[46]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[47]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_02_o[48]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[1]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[29]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[30]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[31]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[32]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[33]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[34]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[35]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[36]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[37]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[38]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[39]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[40]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[41]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[42]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[43]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[44]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[45]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[46]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[47]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_01_o[48]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[28]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[29]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[30]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[31]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[32]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[33]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[34]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[35]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[36]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[37]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[38]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[39]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[40]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[41]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[42]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[43]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[44]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[45]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[46]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to output port 'pp_00_o[47]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[26]' is connected directly to output port 'pp_01_o[0]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[26]' is connected directly to output port 'pp_00_o[25]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[28]' is connected directly to output port 'pp_11_o[48]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[28]' is connected directly to output port 'pp_10_o[46]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[28]' is connected directly to output port 'pp_09_o[44]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[28]' is connected directly to output port 'pp_08_o[42]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[28]' is connected directly to output port 'pp_07_o[40]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[28]' is connected directly to output port 'pp_06_o[38]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[28]' is connected directly to output port 'pp_05_o[36]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[28]' is connected directly to output port 'pp_04_o[34]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[28]' is connected directly to output port 'pp_03_o[32]'. (LINT-31)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[28]' is connected directly to output port 'pp_02_o[30]'. (LINT-31)
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[31]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[30]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[29]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[28]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[27]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[26]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[25]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[24]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[23]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[22]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[21]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[20]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[19]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[18]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[17]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[16]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[15]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[14]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[13]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[12]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[11]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[10]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[9]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[8]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[7]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[6]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[5]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[4]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[3]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[2]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[1]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_data[0]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tx_valid' is connected to logic 0. 
Warning: In design 'spi_matrix_sender_MAX_M100_MAX_N100', a pin on submodule 'spi_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rx_ready' is connected to logic 0. 
Warning: In design 'MAC32_top', a pin on submodule 'CarrySaveAdder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'C_i[0]' is connected to logic 0. 
Warning: In design 'WallaceTree_PARM_MANT23', a pin on submodule 'LV2_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B_i[0]' is connected to logic 0. 
Warning: In design 'WallaceTree_PARM_MANT23', a pin on submodule 'LV2_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A_i[0]' is connected to logic 0. 
Warning: In design 'WallaceTree_PARM_MANT23', a pin on submodule 'LV2_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'C_i[0]' is connected to logic 0. 
Warning: In design 'WallaceTree_PARM_MANT23', a pin on submodule 'LV2_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B_i[0]' is connected to logic 0. 
Warning: In design 'WallaceTree_PARM_MANT23', a pin on submodule 'LV2_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'C_i[48]' is connected to logic 0. 
Warning: In design 'WallaceTree_PARM_MANT23', a pin on submodule 'LV3_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B_i[0]' is connected to logic 0. 
Warning: In design 'WallaceTree_PARM_MANT23', a pin on submodule 'LV3_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A_i[0]' is connected to logic 0. 
Warning: In design 'WallaceTree_PARM_MANT23', a pin on submodule 'LV3_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'C_i[0]' is connected to logic 0. 
Warning: In design 'WallaceTree_PARM_MANT23', a pin on submodule 'LV4_Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B_i[0]' is connected to logic 0. 
Warning: In design 'WallaceTree_PARM_MANT23', a pin on submodule 'LV4_Final' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_i[0]' is connected to logic 0. 
Warning: In design 'Compressor42_XLEN49', a pin on submodule 'down32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B_i[0]' is connected to logic 0. 
Warning: In design 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100', the same net is connected to more than one pin on submodule 'spi_inst'. (LINT-33)
   Net '*Logic0*' is connected to pins 'tx_data[31]', 'tx_data[30]'', 'tx_data[29]', 'tx_data[28]', 'tx_data[27]', 'tx_data[26]', 'tx_data[25]', 'tx_data[24]', 'tx_data[23]', 'tx_data[22]', 'tx_data[21]', 'tx_data[20]', 'tx_data[19]', 'tx_data[18]', 'tx_data[17]', 'tx_data[16]', 'tx_data[15]', 'tx_data[14]', 'tx_data[13]', 'tx_data[12]', 'tx_data[11]', 'tx_data[10]', 'tx_data[9]', 'tx_data[8]', 'tx_data[7]', 'tx_data[6]', 'tx_data[5]', 'tx_data[4]', 'tx_data[3]', 'tx_data[2]', 'tx_data[1]', 'tx_data[0]', 'tx_valid'.
Warning: In design 'MAC32_top', the same net is connected to more than one pin on submodule 'PreNormalizer'. (LINT-33)
   Net 'Exp_mv[9]' is connected to pins 'Exp_mv_i[9]', 'Exp_mv_sign_i''.
Warning: In design 'WallaceTree_PARM_MANT23', the same net is connected to more than one pin on submodule 'LV2_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'A_i[0]', 'C_i[0]''.
Warning: In design 'WallaceTree_PARM_MANT23', the same net is connected to more than one pin on submodule 'LV2_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B_i[0]', 'C_i[48]''.
Warning: In design 'WallaceTree_PARM_MANT23', the same net is connected to more than one pin on submodule 'LV3_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'A_i[0]', 'C_i[0]''.
Warning: In design 'WallaceTree_PARM_MANT23', the same net is connected to more than one pin on submodule 'LV4_Final'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B_i[0]', 'D_i[0]''.
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_00_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[28]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_01_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[30]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_02_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[32]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_03_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[34]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_04_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[36]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_05_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[38]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_06_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[40]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_07_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[42]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_08_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[44]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_09_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[46]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_10_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[48]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_11_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'R4Booth_PARM_MANT23', output port 'pp_12_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MatrixMul_top', input pin 'mosi' of hierarchical cell 'spi_sender' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
compile -exact_map
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 723 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'spi_slave_0'
  Processing 'spi_matrix_sender_MAX_M100_MAX_N100'
  Processing 'Rounder_PARM_EXP8_PARM_MANT23'
  Processing 'Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7'
  Processing 'ZeroDetector_Group_XLEN2_0'
  Processing 'ZeroDetector_Base_XLEN8_0'
  Processing 'LeadingOneDetector_Top_X_LEN74'
  Processing 'MSBIncrementer_PARM_MANT23'
  Processing 'EACAdder_PARM_MANT23'
  Processing 'FullAdder_0'
  Processing 'Compressor32_XLEN48'
  Processing 'PreNormalizer_PARM_EXP8_PARM_MANT23_PARM_BIAS127'
  Processing 'Compressor32_XLEN49_0'
  Processing 'Compressor42_XLEN49'
  Processing 'WallaceTree_PARM_MANT23'
  Processing 'R4Booth_PARM_MANT23'
  Processing 'SpecialCaseDetector_PARM_XLEN32_PARM_EXP8_PARM_MANT23'
  Processing 'MAC32_top'
  Processing 'DotProductEngine_ADDR_WIDTH7'
  Processing 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100'
  Processing 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100'
Information: The register 'rx_ready_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'MatrixMul_top'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'spi_matrix_sender_MAX_M100_MAX_N100_DW01_cmp6_0'
  Processing 'spi_matrix_sender_MAX_M100_MAX_N100_DW01_inc_0'
  Processing 'spi_slave_1_DW01_inc_0_DW01_inc_1'
  Processing 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW01_inc_0_DW01_inc_2'
  Processing 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW01_inc_1_DW01_inc_3'
  Processing 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW01_cmp2_0'
  Processing 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW01_dec_0'
  Processing 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW01_cmp2_1'
  Processing 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW01_dec_1'
  Processing 'DotProductEngine_ADDR_WIDTH7_DW01_inc_0_DW01_inc_4'
  Processing 'DotProductEngine_ADDR_WIDTH7_DW01_inc_1_DW01_inc_5'
  Processing 'DotProductEngine_ADDR_WIDTH7_DW01_inc_2_DW01_inc_6'
  Processing 'DotProductEngine_ADDR_WIDTH7_DW01_cmp6_0_DW01_cmp6_1'
  Processing 'MAC32_top_DW01_sub_0'
  Processing 'MAC32_top_DW01_cmp2_0_DW01_cmp2_2'
  Processing 'Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7_DW_rash_0'
  Processing 'Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7_DW01_add_0'
  Processing 'Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7_DW01_sub_0_DW01_sub_1'
  Processing 'Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7_DW01_sub_1_DW01_sub_2'
  Processing 'Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7_DW01_ash_0'
  Processing 'Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7_DW01_dec_0_DW01_dec_2'
  Processing 'Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'MSBIncrementer_PARM_MANT23_DW01_sub_0_DW01_sub_3'
  Processing 'MSBIncrementer_PARM_MANT23_DW01_inc_0_DW01_inc_7'
  Processing 'EACAdder_PARM_MANT23_DW01_add_0_DW01_add_1'
  Processing 'PreNormalizer_PARM_EXP8_PARM_MANT23_PARM_BIAS127_DW_rash_0_DW_rash_1'
  Processing 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100_DW01_cmp6_0_DW01_cmp6_2'
  Processing 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100_DW01_inc_0_DW01_inc_8'
  Processing 'spi_slave_0_DW01_inc_0_DW01_inc_9'
  Processing 'MatrixMul_top_DW02_mult_0'
  Processing 'MatrixMul_top_DW01_add_0_DW01_add_2'
  Processing 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100_DW01_dec_0_DW01_dec_3'
  Processing 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100_DW02_mult_0_DW02_mult_1'
  Processing 'spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100_DW01_add_0_DW01_add_3'
  Processing 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW01_add_0_DW01_add_4'
  Processing 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW02_mult_0_DW02_mult_2'
  Processing 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW01_add_1_DW01_add_5'
  Processing 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW01_add_2_DW01_add_6'
  Processing 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW02_mult_1_DW02_mult_3'
  Processing 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW01_add_3_DW01_add_7'
  Processing 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW01_add_4_DW01_add_8'
  Processing 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW02_mult_2_DW02_mult_4'
  Processing 'MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW01_add_5_DW01_add_9'
  Processing 'PreNormalizer_PARM_EXP8_PARM_MANT23_PARM_BIAS127_DW01_inc_0_DW01_inc_10'
  Processing 'PreNormalizer_PARM_EXP8_PARM_MANT23_PARM_BIAS127_DW01_sub_0_DW01_sub_4'
  Processing 'MAC32_top_DW01_add_0_DW01_add_10'
  Processing 'MAC32_top_DW01_add_1_DW01_add_11'
  Processing 'MAC32_top_DW01_sub_1_DW01_sub_5'
  Processing 'MAC32_top_DW01_sub_2_DW01_sub_6'
  Processing 'PreNormalizer_PARM_EXP8_PARM_MANT23_PARM_BIAS127_DW01_add_0_DW01_add_12'
  Processing 'PreNormalizer_PARM_EXP8_PARM_MANT23_PARM_BIAS127_DW01_add_1_DW01_add_13'
  Processing 'PreNormalizer_PARM_EXP8_PARM_MANT23_PARM_BIAS127_DW01_sub_1_DW01_sub_7'
  Processing 'Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7_DW01_inc_0_DW01_inc_11'
  Processing 'Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7_DW01_inc_1_DW01_inc_12'
  Processing 'PreNormalizer_PARM_EXP8_PARM_MANT23_PARM_BIAS127_DW01_inc_1_DW01_inc_13'
  Processing 'PreNormalizer_PARM_EXP8_PARM_MANT23_PARM_BIAS127_DW01_sub_2_DW01_sub_8'
  Processing 'EACAdder_PARM_MANT23_DW01_sub_0_DW01_sub_9'
  Processing 'EACAdder_PARM_MANT23_DW01_add_1_DW01_add_14'
  Processing 'EACAdder_PARM_MANT23_DW01_add_2_DW01_add_15'
  Processing 'Rounder_PARM_EXP8_PARM_MANT23_DW01_add_0_DW01_add_16'
  Processing 'Rounder_PARM_EXP8_PARM_MANT23_DW01_add_1_DW01_add_17'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
   13:31:11 1636532685.0   1298.38 1025518016.0   95596.8                          
   13:31:11 1636532685.0   1298.38 1025518016.0   95596.8                          
   13:33:26 1648716165.0   1298.38 490758240.0   70475.0                          
   13:33:26 1649076165.0   1298.38 490758240.0   70292.7                          
   13:33:27 1649436165.0   1298.38 490758240.0   70110.5                          
   13:33:27 1649796165.0   1298.38 490758240.0   69928.2                          
   13:33:27 1650156165.0   1298.38 490758240.0   69745.9                          
   13:33:27 1650516165.0   1298.38 490758240.0   69563.6                          
   13:33:27 1650876165.0   1298.38 490758240.0   69381.3                          
   13:33:28 1651236165.0   1298.38 490758240.0   69199.0                          
   13:33:28 1651596165.0   1298.38 490758240.0   69016.7                          
   13:33:28 1651956165.0   1298.38 490758240.0   68834.5                          
   13:33:28 1652316165.0   1298.38 490758240.0   68652.2                          
   13:33:28 1652676165.0   1298.38 490758240.0   68469.9                          
   13:33:29 1653036165.0   1298.38 490758240.0   68287.6                          
   13:33:29 1653396165.0   1298.38 490758240.0   68105.3                          
   13:33:29 1653756165.0   1298.38 490758240.0   67923.0                          
   13:33:29 1654116165.0   1298.38 490758240.0   67740.7                          
   13:33:29 1654476165.0   1298.38 490758240.0   67558.4                          
   13:33:30 1654836165.0   1298.38 490758240.0   67376.2                          
   13:33:30 1655196165.0   1298.38 490758240.0   67193.9                          
   13:33:30 1655556165.0   1298.38 490758240.0   67011.6                          
   13:33:30 1655916165.0   1298.38 490758240.0   66829.3                          
   13:33:30 1656276165.0   1298.38 490758240.0   66647.0                          
   13:33:31 1656636165.0   1298.38 490758240.0   66464.7                          
   13:33:31 1656996165.0   1298.38 490758240.0   66282.4                          
   13:33:31 1657356165.0   1298.38 490758240.0   66100.1                          
   13:33:31 1657716165.0   1298.38 490758240.0   65917.9                          
   13:33:31 1658076165.0   1298.38 490758240.0   65735.6                          
   13:33:32 1658436165.0   1298.38 490758240.0   65553.3                          
   13:33:32 1658796165.0   1298.38 490758240.0   65371.0                          
   13:33:32 1659156165.0   1298.38 490758240.0   65188.7                          
   13:33:32 1659516165.0   1298.38 490758240.0   65006.4                          
   13:33:32 1659876165.0   1298.38 490758240.0   64824.1                          
   13:33:33 1660236165.0   1298.38 490758240.0   64641.9                          
   13:33:33 1660596165.0   1298.38 490758240.0   64459.6                          
   13:33:33 1660956165.0   1298.38 490758240.0   64277.3                          
   13:33:33 1661316165.0   1298.38 490758240.0   64095.0                          
   13:33:33 1661676165.0   1298.38 490758240.0   63912.7                          
   13:33:34 1662036165.0   1298.38 490758240.0   63730.4                          
   13:33:34 1662396165.0   1298.38 490758240.0   63548.1                          
   13:33:34 1662756165.0   1298.38 490758240.0   63365.9                          
   13:33:34 1663116165.0   1298.38 490758240.0   63183.6                          
   13:33:34 1663476165.0   1298.38 490758240.0   63001.3                          
   13:33:35 1663836165.0   1298.38 490758240.0   62819.0                          
   13:33:35 1664196165.0   1298.38 490758240.0   62636.7                          
   13:33:35 1664556165.0   1298.38 490758240.0   62454.4                          
   13:33:35 1664916165.0   1298.38 490758240.0   62272.1                          
   13:33:35 1665276165.0   1298.38 490758240.0   62089.8                          
   13:33:36 1665636165.0   1298.38 490758240.0   61907.6                          
   13:33:36 1665996165.0   1298.38 490758240.0   61725.3                          
   13:33:36 1666356165.0   1298.38 490758240.0   61543.0                          
   13:33:36 1666716165.0   1298.38 490758240.0   61360.7                          
   13:33:36 1667076165.0   1298.38 490758240.0   61178.4                          
   13:33:37 1667436165.0   1298.38 490758240.0   60996.1                          
   13:33:37 1667796165.0   1298.38 490758240.0   60813.8                          
   13:33:37 1668156165.0   1298.38 490758240.0   60631.6                          
   13:33:37 1668516165.0   1298.38 490758240.0   60449.3                          
   13:33:37 1668876165.0   1298.38 490758240.0   60267.0                          
   13:33:38 1669236165.0   1298.38 490758240.0   60084.7                          
   13:33:38 1669596165.0   1298.38 490758240.0   59902.4                          
   13:33:38 1669956165.0   1298.38 490758240.0   59720.1                          
   13:33:38 1670316165.0   1298.38 490758240.0   59537.8                          
   13:33:38 1670676165.0   1298.38 490758240.0   59355.5                          
   13:33:39 1671036165.0   1298.38 490758240.0   59173.3                          
   13:33:39 1671396165.0   1298.38 490758240.0   58991.0                          
   13:33:39 1671756165.0   1298.38 490758240.0   58808.7                          
   13:33:39 1672116165.0   1298.38 490758240.0   58626.4                          
   13:33:39 1672476165.0   1298.38 490758240.0   58444.1                          
   13:33:40 1672836165.0   1298.38 490758240.0   58261.8                          
   13:33:40 1673196165.0   1298.38 490758240.0   58079.5                          
   13:33:40 1673556165.0   1298.38 490758240.0   57897.3                          
   13:33:40 1673916165.0   1298.38 490758240.0   57715.0                          
   13:33:40 1674276165.0   1298.38 490758240.0   57532.7                          
   13:33:41 1674636165.0   1298.38 490758240.0   57350.4                          
   13:33:41 1674996165.0   1298.38 490758240.0   57168.1                          
   13:33:41 1675356165.0   1298.38 490758240.0   56985.8                          
   13:33:41 1675716165.0   1298.38 490758240.0   56803.5                          
   13:33:42 1676076165.0   1298.38 490758240.0   56621.2                          
   13:33:42 1676436165.0   1298.38 490758240.0   56439.0                          
   13:33:42 1676796165.0   1298.38 490758240.0   56256.7                          
   13:33:42 1677156165.0   1298.38 490758240.0   56074.4                          
   13:34:16 1681065693.0   1191.20 341162880.0   48903.6                          
   13:34:41 1681346205.0   1191.20 341162880.0   48865.9                          
   13:34:53 1681750269.0   1191.20 341162880.0   48605.7                          
   13:34:56 1682112573.0   1191.20 341162880.0   48279.1                          
   13:34:57 1682472573.0   1191.20 341162880.0   47951.3                          
   13:34:57 1682832573.0   1191.20 341162880.0   47623.5                          
   13:34:57 1683192573.0   1191.20 341162880.0   47295.6                          
   13:34:58 1683552573.0   1191.20 341162880.0   46967.8                          
   13:34:58 1683912573.0   1191.20 341162880.0   46640.0                          
   13:34:59 1684272573.0   1191.20 341162880.0   46312.2                          
   13:34:59 1684632573.0   1191.20 341162880.0   45984.3                          
   13:34:59 1684992573.0   1191.20 341162880.0   45656.5                          
   13:35:00 1685352573.0   1191.20 341162880.0   45328.7                          
   13:35:00 1685712573.0   1191.20 341162880.0   45000.8                          
   13:35:00 1686072573.0   1191.20 341162880.0   44673.0                          
   13:35:01 1686432573.0   1191.20 341162880.0   44345.2                          
   13:35:01 1686792573.0   1191.20 341162880.0   44017.4                          
   13:35:01 1687152573.0   1191.20 341162880.0   43689.5                          
   13:35:02 1687512573.0   1191.20 341162880.0   43361.7                          
   13:35:02 1687872573.0   1191.20 341162880.0   43033.9                          
   13:35:02 1688232573.0   1191.20 341162880.0   42706.0                          
   13:35:03 1688592573.0   1191.20 341162880.0   42378.2                          
   13:35:03 1688952573.0   1191.20 341162880.0   42050.4                          
   13:35:04 1689312573.0   1191.20 341162880.0   41722.6                          
   13:35:04 1689672573.0   1191.20 341162880.0   41394.7                          
   13:35:04 1690032573.0   1191.20 341162880.0   41066.9                          
   13:35:05 1690392573.0   1191.20 341162880.0   40739.1                          
   13:35:05 1690752573.0   1191.20 341162880.0   40411.2                          
   13:35:05 1691112573.0   1191.20 341162880.0   40083.4                          
   13:35:06 1691472573.0   1191.20 341162880.0   39755.6                          
   13:35:06 1691832573.0   1191.20 341162880.0   39427.8                          
   13:35:06 1692192573.0   1191.20 341162880.0   39099.9                          
   13:35:07 1692552573.0   1191.20 341162880.0   38772.1                          
   13:35:07 1692912573.0   1191.20 341162880.0   38444.3                          
   13:35:08 1693272573.0   1191.20 341162880.0   38116.4                          
   13:35:08 1693632573.0   1191.20 341162880.0   37788.6                          
   13:35:08 1693992573.0   1191.20 341162880.0   37460.8                          
   13:35:09 1694352573.0   1191.20 341162880.0   37133.0                          
   13:35:09 1694712573.0   1191.20 341162880.0   36805.1                          
   13:35:09 1695072573.0   1191.20 341162880.0   36477.3                          
   13:35:10 1695432573.0   1191.20 341162880.0   36149.5                          
   13:35:10 1695794013.0   1191.20 341162880.0   35822.9                          
   13:36:29 1703683485.0     40.68    1264.8    3506.3                          
   13:36:29 1704042189.0     40.68    1264.8    3482.5                          
   13:36:30 1704393333.0     40.68    1264.8    3459.1                          
   13:36:31 1704734613.0     40.68    1264.8    3438.9                          
   13:36:31 1705062285.0     40.68    1264.8    3422.3                          
   13:36:32 1705390317.0     40.68    1264.8    3405.6                          
   13:36:32 1705732101.0     40.68    1264.8    3386.3                          
   13:36:33 1706077341.0     40.68    1264.8    3366.6                          
   13:36:34 1706435253.0     40.68    1264.8    3343.8                          
   13:36:34 1706789061.0     40.68    1264.8    3321.3                          
   13:36:35 1707146181.0     40.68    1264.8    3300.2                          
   13:36:35 1707481197.0     40.68    1264.8    3282.7                          
   13:36:36 1707820821.0     40.68    1264.8    3263.4                          
   13:36:37 1708166925.0     40.68    1264.8    3243.1                          
   13:36:37 1708501509.0     40.68    1264.8    3227.6                          
   13:36:38 1708848837.0     40.68    1264.8    3207.5                          
   13:36:39 1709201205.0     40.68    1264.8    3186.1                          
   13:36:39 1709538453.0     40.68    1264.8    3169.3                          
   13:36:40 1709867421.0     40.68    1264.8    3157.0                          
   13:36:42 1710206685.0     40.68    1264.8    3141.2                          
   13:36:42 1710559485.0     40.68    1264.8    3119.9                          
   13:36:43 1710893709.0     40.68    1264.8    3103.6                          
   13:36:44 1711243413.0     40.68    1264.8    3083.0                          
   13:36:44 1711597653.0     40.68    1264.8    3059.0                          
   13:36:45 1711946925.0     40.68    1264.8    3038.7                          
   13:36:46 1712299509.0     40.68    1264.8    3016.4                          
   13:36:46 1712638485.0     40.68    1264.8    2999.5                          
   13:36:47 1712974725.0     40.68    1264.8    2982.1                          
   13:36:48 1713311181.0     40.68    1264.8    2966.8                          
   13:36:48 1713654765.0     40.68    1264.8    2951.1                          
   13:36:49 1714004397.0     40.68    1264.8    2929.0                          
   13:36:49 1714372605.0     40.68    1264.8    2910.7                          
   13:36:50 1714754349.0     40.68    1264.8    2899.0                          
   13:36:51 1715113773.0     40.68    1264.8    2873.2                          
   13:36:51 1715473773.0     40.68    1264.8    2848.3                          
   13:36:52 1715804397.0     40.68    1264.8    2826.9                          
   13:36:53 1716143949.0     40.68    1264.8    2810.7                          
   13:36:53 1716497757.0     40.68    1264.8    2787.2                          
   13:37:04 1717115445.0     40.68    1264.8    2590.8                          
   13:37:05 1717474869.0     40.68    1264.8    2574.1                          
   13:37:05 1717834869.0     40.68    1264.8    2558.0                          
   13:37:06 1718194293.0     40.68    1264.8    2541.7                          
   13:37:35 1718758701.0     25.36     774.7    2302.2                          
   13:37:35 1719116397.0     25.36     774.7    2285.7                          
   13:37:36 1719475461.0     25.36     774.6    2269.5                          
   13:37:37 1719834525.0     25.04     764.5    2252.3                          
   13:37:38 1720194525.0     24.96     761.7    2236.4                          
   13:37:39 1720554525.0     24.96     761.7    2220.3                          
   13:37:40 1720914525.0     24.96     761.7    2204.2                          
   13:37:41 1721274525.0     24.96     761.7    2188.2                          
   13:37:41 1721633229.0     24.96     761.7    2173.5                          
   13:37:42 1721991501.0     24.95     761.5    2157.4                          
   13:37:43 1722351501.0     24.95     761.5    2140.8                          
   13:37:43 1722710925.0     24.95     761.5    2124.1                          
   13:37:44 1723070925.0     24.95     761.5    2108.0                          
   13:37:45 1723430925.0     24.95     761.5    2091.3                          
   13:37:45 1723790925.0     24.95     761.5    2075.7                          
   13:37:46 1724150349.0     24.95     761.5    2060.6                          
   13:37:47 1724506389.0     24.95     761.5    2044.3                          
   13:37:48 1724857893.0     24.95     761.5    2026.2                          
   13:37:48 1725208533.0     24.95     761.5    2007.3                          
   13:37:49 1725560253.0     24.95     761.5    1989.0                          
   13:37:50 1725913557.0     24.95     761.5    1971.3                          
   13:37:51 1726269165.0     24.94     761.2    1953.9                          
   13:37:52 1726629165.0     24.94     761.2    1937.4                          
   13:37:52 1726989165.0     24.94     761.2    1921.1                          
   13:37:53 1727342685.0     24.94     761.2    1902.8                          
   13:37:55 1727694765.0     24.94     761.2    1883.9                          
   13:37:55 1728049725.0     24.94     761.2    1865.7                          
   13:37:56 1728409365.0     24.94     761.2    1849.4                          
   13:37:57 1728767637.0     24.94     761.2    1833.2                          
   13:37:59 1729127637.0     24.94     761.2    1816.3                          
   13:37:59 1729485333.0     24.94     761.2    1799.9                          
   13:38:00 1729843029.0     24.94     761.2    1783.7                          
   13:38:01 1730199573.0     24.94     761.2    1767.2                          
   13:38:02 1730559573.0     24.94     761.2    1751.2                          
   13:38:04 1730919573.0     24.94     761.2    1735.4                          
   13:38:04 1731279573.0     24.94     761.2    1719.7                          
   13:38:38 1731655197.0     23.42     712.4    1664.6                          
   13:38:39 1732015197.0     23.42     712.4    1632.5                          
   13:38:40 1732375197.0     23.42     712.4    1598.5                          
   13:38:41 1732735197.0     23.42     712.4    1566.9                          
   13:38:43 1733095197.0     23.42     712.4    1532.4                          
   13:38:44 1733455197.0     23.42     712.4    1500.8                          
   13:38:44 1733815197.0     23.42     712.4    1467.3                          
   13:38:45 1734175197.0     23.42     712.4    1434.7                          
   13:38:45 1734535197.0     23.42     712.4    1401.7                          
   13:38:46 1734895197.0     23.42     712.4    1368.7                          
   13:38:47 1735255197.0     23.42     712.4    1336.6                          
   13:38:48 1735615197.0     23.42     712.4    1302.6                          
   13:38:49 1735975197.0     23.42     712.4    1271.0                          
   13:38:50 1736335197.0     23.42     712.4    1237.0                          
   13:38:51 1736695197.0     23.42     712.4    1204.9                          
   13:38:52 1737055197.0     23.42     712.4    1171.4                          
   13:38:53 1737415197.0     23.42     712.4    1138.8                          
   13:38:53 1737775197.0     23.42     712.4    1106.3                          
   13:38:54 1738135197.0     23.42     712.4    1072.8                          
   13:38:55 1738495197.0     23.42     712.4    1041.2                          
   13:38:55 1738855197.0     23.42     712.4    1006.7                          
   13:38:56 1739215197.0     23.42     712.4     975.1                          
   13:38:57 1739575197.0     23.42     712.4     941.6                          
   13:38:57 1739935197.0     23.42     712.4     907.1                          
   13:38:58 1740295197.0     23.42     712.4     875.5                          
   13:39:02 1740655197.0     23.42     712.4     841.6                          
   13:39:02 1741015197.0     23.42     712.4     809.0                          
   13:39:08 1741375197.0     23.42     712.4     776.0                          
   13:39:08 1741735197.0     23.42     712.4     742.9                          
   13:39:16 1742095197.0     23.42     712.4     710.4                          
   13:39:18 1742455197.0     23.42     712.4     676.4                          
   13:39:26 1742815197.0     23.42     712.4     644.3                          
   13:39:39 1743175197.0     23.42     712.4     610.9                          
   13:39:40 1743535197.0     23.42     712.4     578.3                          
   13:39:54 1743895197.0     23.42     712.4     545.3                          
   13:39:58 1744255197.0     23.42     712.4     511.8                          
   13:40:10 1744615197.0     23.42     712.4     479.2                          
   13:40:28 1744975197.0     23.42     712.4     445.7                          
   13:40:29 1745335197.0     23.42     712.4     413.2                          
   13:40:51 1745695197.0     23.42     712.4     380.1                          
   13:41:00 1746074781.0     23.42     712.4     321.4                          
   13:42:01 1746552573.0     17.76     532.6      96.0                          
   14:15:02 1753475886.0      5.67     173.2       0.2                          
   14:15:02 1753475886.0      5.67     173.2       0.2                          
   14:15:02 1753475886.0      5.67     173.2       0.2                          
   14:15:02 1753475886.0      5.67     173.2       0.2                          
   14:16:03 1753475886.0      5.67     173.2       0.2                          
   14:21:43 1694852478.0      7.63     233.2       0.2                          
   14:23:39 1694867238.0      7.03     215.5       0.2                          
   14:25:04 1694855358.0      7.06     216.5       0.2                          
   14:26:23 1694858886.0      7.00     214.5       0.2                          
   14:27:41 1694855718.0      7.06     216.5       0.2                          
   14:28:50 1694857806.0      7.00     214.5       0.2                          
   14:29:59 1694854998.0      7.06     216.5       0.2                          
   14:31:07 1694857806.0      7.00     214.5       0.2                          
   14:32:15 1694854998.0      7.06     216.5       0.2                          
   14:33:22 1694857806.0      7.00     214.5       0.2                          
   14:33:44 1694857806.0      7.00     214.5       0.2                          
   14:34:11 1694857806.0      7.00     214.5       0.2                          
   14:34:12 1694857806.0      7.00     214.5       0.2                          
   14:34:30 1694858238.0      7.00     214.5       0.0                          
   14:34:44 1694858238.0      7.00     214.5       0.0                          
   14:34:58 1694858238.0      7.00     214.5       0.0                          
   14:34:59 1694858238.0      7.00     214.5       0.0                          
   14:34:59 1694858238.0      7.00     214.5       0.0                          
   14:36:22 1694871990.0      6.19     190.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   14:36:41 1694877606.0      5.97     183.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   14:37:45 1694882646.0      5.78     177.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   14:37:56 1694899566.0      5.76     176.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   14:37:58 1694916486.0      5.75     176.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
   14:37:58 1694916486.0      5.75     176.6       0.0                          
   14:39:06 1694929374.0      5.40     165.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:39:25 1694943198.0      5.35     163.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:39:28 1694947014.0      5.33     163.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:39:32 1694949462.0      5.31     162.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:40:43 1694957094.0      5.20     160.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:40:56 1694967966.0      5.13     158.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:40:59 1694974014.0      5.12     157.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:41:03 1694986686.0      5.09     156.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:41:09 1694996451.0      5.08     156.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:41:15 1694999628.0      5.07     155.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:41:17 1695006864.0      5.06     155.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:41:19 1695012408.0      5.05     155.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:41:21 1695018717.0      5.04     155.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:41:22 1695021309.0      5.04     155.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:41:24 1695025305.0      5.03     154.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:41:26 1695026817.0      5.03     154.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:41:28 1695035538.0      5.02     154.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:41:29 1695040434.0      5.02     154.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:41:50 1695041622.0      4.99     153.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:42:05 1695044898.0      4.97     152.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:42:07 1695046410.0      4.96     152.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:42:12 1695053034.0      4.95     152.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:42:16 1695059478.0      4.94     151.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:42:21 1695062754.0      4.92     151.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:42:51 1695066066.0      4.90     150.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:43:13 1695068658.0      4.88     150.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:44:06 1695068874.0      4.81     147.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:44:09 1695069747.0      4.80     147.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:44:49 1695075867.0      4.78     147.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:44:53 1695086091.0      4.77     146.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:44:58 1695088575.0      4.77     146.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:45:03 1695095253.0      4.72     145.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:47:58 1695096621.0      4.55     139.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:48:56 1695097125.0      4.53     139.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:49:26 1695100698.0      4.52     138.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:49:45 1695106575.0      4.52     138.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:49:48 1695110472.0      4.51     138.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:50:29 1695112776.0      4.47     137.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[6]/D
   14:51:04 1695116736.0      4.44     136.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[6]/D
   14:52:25 1695119328.0      4.37     134.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:53:34 1695122928.0      4.34     133.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:53:36 1695131532.0      4.34     133.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:53:37 1695140613.0      4.33     133.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:53:38 1695143997.0      4.33     133.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:53:40 1695150486.0      4.32     132.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   14:55:17 1695150486.0      4.28     131.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   14:55:43 1695155022.0      4.28     131.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   14:55:44 1695159450.0      4.27     131.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   14:55:57 1695163842.0      4.27     131.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   14:56:56 1695164058.0      4.22     129.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   14:59:12 1695164346.0      4.19     128.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   15:00:12 1695164346.0      4.16     128.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   15:01:33 1695165471.0      4.15     127.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[17]/D
   15:01:43 1695166407.0      4.15     127.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   15:01:58 1695168423.0      4.14     127.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   15:01:59 1695175839.0      4.13     127.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   15:02:10 1695179079.0      4.13     126.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:02:12 1695187935.0      4.12     126.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:02:12 1695191535.0      4.12     126.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:02:14 1695195783.0      4.11     126.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:02:34 1695197799.0      4.08     125.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:02:59 1695199815.0      4.07     125.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:03:00 1695204603.0      4.07     125.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:03:01 1695207951.0      4.07     124.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:03:03 1695214035.0      4.06     124.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:03:04 1695224259.0      4.06     124.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:03:18 1695224403.0      4.06     124.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:04:19 1695229659.0      4.04     124.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:04:38 1695236544.0      4.04     123.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:04:50 1695242916.0      4.03     123.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:04:51 1695243384.0      4.03     123.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:04:51 1695251169.0      4.03     123.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:04:53 1695251133.0      4.03     123.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:05:57 1695254301.0      4.02     123.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:07:33 1695258702.0      3.99     122.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:08:39 1695259998.0      3.98     121.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:08:40 1695262338.0      3.98     121.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:08:41 1695267108.0      3.98     121.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:08:42 1695275757.0      3.97     121.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:08:43 1695282813.0      3.97     121.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:08:45 1695283461.0      3.97     121.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:09:02 1695284325.0      3.96     121.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:10:32 1695284685.0      3.93     120.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:11:44 1695284829.0      3.93     120.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:12:30 1695285045.0      3.92     119.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:14:06 1695286134.0      3.92     119.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:15:02 1695286566.0      3.91     119.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:16:10 1695287214.0      3.90     119.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:17:56 1695287862.0      3.86     117.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:18:55 1695289050.0      3.83     117.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:19:58 1695289338.0      3.78     115.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:20:45 1695289914.0      3.77     115.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:21:08 1695291426.0      3.75     114.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:21:34 1695294522.0      3.75     114.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:21:35 1695298626.0      3.75     114.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:22:04 1695303090.0      3.74     114.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:22:25 1695302802.0      3.74     114.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:23:08 1695302586.0      3.73     114.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:24:11 1695302946.0      3.72     113.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:25:23 1695303234.0      3.71     113.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:25:26 1695309003.0      3.70     113.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:25:28 1695319326.0      3.70     113.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:25:46 1695329811.0      3.68     112.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:25:53 1695333771.0      3.67     112.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:25:55 1695339099.0      3.67     112.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:25:56 1695346083.0      3.67     112.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:26:23 1695359331.0      3.66     111.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:26:27 1695359907.0      3.65     111.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:27:09 1695365091.0      3.64     111.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:27:12 1695367827.0      3.62     110.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:27:33 1695368907.0      3.60     110.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:28:04 1695371355.0      3.59     109.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:28:58 1695371787.0      3.58     109.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:29:57 1695372651.0      3.56     109.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:30:34 1695376287.0      3.56     108.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:30:38 1695381480.0      3.56     108.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:30:51 1695384576.0      3.56     108.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:31:37 1695386664.0      3.55     108.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:31:51 1695394800.0      3.54     108.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:32:04 1695413016.0      3.54     108.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:32:05 1695414096.0      3.53     108.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:32:05 1695427200.0      3.53     108.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:32:15 1695441240.0      3.53     107.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:32:16 1695448584.0      3.53     107.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:32:16 1695461256.0      3.53     107.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:32:16 1695474288.0      3.52     107.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   15:33:31 1695476592.0      3.43     104.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[14]/D
   15:33:32 1695488904.0      3.43     104.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[14]/D
   15:33:54 1695490479.0      3.34     102.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:35:46 1695492603.0      3.26      99.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:37:21 1695494331.0      3.20      97.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:39:30 1695496347.0      3.14      96.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:40:05 1695496563.0      3.12      95.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:40:28 1695503835.0      3.10      94.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:41:29 1695505707.0      3.06      93.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:41:29 1695512619.0      3.05      92.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:43:06 1695513771.0      2.99      91.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:17 1695514779.0      2.91      88.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:17 1695533715.0      2.90      88.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:17 1695546675.0      2.90      88.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:17 1695548187.0      2.90      88.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:18 1695579507.0      2.89      87.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:18 1695580875.0      2.89      87.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:19 1695586131.0      2.89      87.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:19 1695598731.0      2.89      87.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:19 1695605931.0      2.89      87.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:19 1695613419.0      2.89      87.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:20 1695620835.0      2.88      87.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:20 1695624219.0      2.88      87.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:30 1695624939.0      2.87      87.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:31 1695632931.0      2.87      87.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:31 1695645675.0      2.86      86.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:31 1695664611.0      2.86      86.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:31 1695683475.0      2.86      86.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:32 1695696795.0      2.86      86.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:44:43 1695704787.0      2.86      86.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[21]/D
   15:46:55 1695706155.0      2.80      85.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:47:26 1695706875.0      2.77      84.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:49:19 1695710943.0      2.71      82.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:49:50 1695712239.0      2.70      82.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:50:30 1695714111.0      2.69      82.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:51:43 1695715479.0      2.63      80.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:52:26 1695716847.0      2.62      79.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:52:51 1695718431.0      2.60      79.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:53:11 1695718935.0      2.59      79.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:53:21 1695719151.0      2.59      79.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:53:41 1695720195.0      2.57      78.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:54:55 1695720843.0      2.51      76.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:14 1695721671.0      2.50      76.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:15 1695722535.0      2.47      75.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:26 1695724263.0      2.45      74.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:27 1695731679.0      2.44      74.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:27 1695733839.0      2.44      74.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:28 1695740751.0      2.44      74.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:29 1695742767.0      2.44      74.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:29 1695750255.0      2.44      74.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:30 1695763647.0      2.43      74.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:30 1695766167.0      2.43      74.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:31 1695779271.0      2.43      74.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:32 1695782295.0      2.43      74.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:32 1695790791.0      2.42      73.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:32 1695798279.0      2.42      73.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:39 1695799431.0      2.41      73.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:40 1695800799.0      2.40      73.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:45 1695801807.0      2.38      72.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:51 1695808647.0      2.37      72.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:55:51 1695810303.0      2.37      72.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:56:06 1695811167.0      2.34      71.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:57:08 1695811743.0      2.28      69.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:59:04 1695812679.0      2.24      68.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   15:59:15 1695820095.0      2.23      68.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:01:08 1695821031.0      2.18      66.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:02:33 1695822399.0      2.14      65.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:03:12 1695833631.0      2.13      64.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:03:12 1695836007.0      2.12      64.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:03:12 1695838527.0      2.12      64.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:03:13 1695840471.0      2.12      64.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:03:13 1695848247.0      2.12      64.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:03:13 1695849975.0      2.12      64.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:04:46 1695851739.0      2.09      63.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:04:52 1695853755.0      2.08      63.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:05:14 1695855195.0      2.06      63.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:05:41 1695857031.0      2.05      62.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:05:41 1695859479.0      2.04      62.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:05:42 1695861495.0      2.04      62.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:05:42 1695861927.0      2.04      62.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:05:42 1695863511.0      2.04      62.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:05:42 1695864663.0      2.04      62.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:05:43 1695865959.0      2.03      62.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:05:43 1695867759.0      2.03      62.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:05:43 1695868983.0      2.03      61.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:05:43 1695870495.0      2.03      61.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:05:44 1695877983.0      2.03      61.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:05:44 1695885831.0      2.03      61.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:05:47 1695886407.0      2.02      61.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:07:19 1695887775.0      2.01      61.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:07:20 1695888999.0      2.00      61.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:07:20 1695891015.0      2.00      61.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:07:20 1695892887.0      2.00      61.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:07:21 1695900519.0      2.00      61.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:07:21 1695901959.0      2.00      60.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:07:21 1695903831.0      2.00      60.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:07:22 1695905487.0      2.00      60.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:08:28 1695906567.0      1.98      60.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:08:28 1695907071.0      1.98      60.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:09:01 1695914415.0      1.98      60.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:09:01 1695921687.0      1.98      60.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:09:01 1695934575.0      1.97      60.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:09:02 1695936591.0      1.97      60.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:09:02 1695938463.0      1.97      60.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:09:23 1695940551.0      1.95      59.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:09:24 1695942495.0      1.95      59.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:09:24 1695949623.0      1.95      59.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:09:24 1695951423.0      1.95      59.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:09:57 1695952647.0      1.94      59.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[14]/D
   16:11:08 1695954591.0      1.93      58.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:12:08 1695955959.0      1.93      58.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:12:21 1695962871.0      1.92      58.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:12:21 1695964239.0      1.92      58.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:12:30 1695970719.0      1.92      58.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:01 1695978675.0      1.91      58.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:01 1695981339.0      1.91      58.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:02 1695983499.0      1.91      58.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:02 1695985443.0      1.91      58.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:02 1696004019.0      1.91      58.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:02 1696006539.0      1.91      58.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:03 1696008483.0      1.91      58.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:03 1696015899.0      1.91      58.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:04 1696017483.0      1.91      58.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:14 1696017483.0      1.90      57.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:14 1696019499.0      1.90      57.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:14 1696021443.0      1.90      57.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:14 1696023603.0      1.90      57.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:15 1696031451.0      1.90      57.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:25 1696034259.0      1.90      57.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:26 1696035411.0      1.90      57.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:13:56 1696036059.0      1.89      57.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[14]/D
   16:15:11 1696043115.0      1.88      57.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[14]/D
   16:15:22 1696045419.0      1.87      57.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[14]/D
   16:15:22 1696047003.0      1.87      56.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[14]/D
   16:15:53 1696048659.0      1.85      56.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[14]/D
   16:16:15 1696055787.0      1.85      56.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[14]/D
   16:16:16 1696057875.0      1.84      56.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[14]/D
   16:16:52 1696059963.0      1.83      55.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[14]/D
   16:18:03 1696060755.0      1.80      55.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:19:21 1696061907.0      1.79      54.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:19:41 1696062411.0      1.78      54.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:20:59 1696063059.0      1.77      54.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:21:59 1696063707.0      1.76      53.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:22:58 1696064175.0      1.74      53.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:23:03 1696065111.0      1.74      53.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:23:13 1696065759.0      1.73      53.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:23:13 1696067559.0      1.73      53.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:23:13 1696068567.0      1.73      53.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:23:13 1696069359.0      1.73      52.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:23:22 1696070007.0      1.72      52.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:23:23 1696071087.0      1.72      52.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:23:23 1696078503.0      1.72      52.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:23:33 1696079511.0      1.71      51.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:24:55 1696080627.0      1.68      51.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:26:03 1696086963.0      1.66      50.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:26:24 1696088763.0      1.66      50.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:27:26 1696089339.0      1.64      50.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:27:39 1696090059.0      1.63      49.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:27:39 1696092939.0      1.63      49.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:27:40 1696094811.0      1.63      49.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:27:48 1696096251.0      1.63      49.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:27:53 1696097763.0      1.63      49.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:27:53 1696105539.0      1.63      49.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:27:53 1696107195.0      1.62      49.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:27:54 1696108779.0      1.62      49.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:27:54 1696121523.0      1.62      49.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:27:54 1696129083.0      1.62      49.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:27:54 1696130955.0      1.62      49.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:27:55 1696138083.0      1.62      49.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:27:55 1696140387.0      1.62      49.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:28:00 1696140963.0      1.61      49.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:28:34 1696142259.0      1.61      49.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:28:53 1696149099.0      1.60      49.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:28:57 1696155867.0      1.60      49.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:29:11 1696157523.0      1.59      48.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:29:25 1696158243.0      1.58      48.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:29:44 1696158891.0      1.58      48.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:29:48 1696160475.0      1.57      48.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:29:55 1696162635.0      1.57      47.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:30:13 1696164291.0      1.56      47.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:30:13 1696165731.0      1.56      47.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:30:14 1696168323.0      1.56      47.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:30:14 1696169907.0      1.56      47.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:30:14 1696172787.0      1.56      47.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:30:14 1696175595.0      1.55      47.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:30:15 1696177395.0      1.55      47.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:30:15 1696179195.0      1.55      47.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:30:15 1696186395.0      1.55      47.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:30:16 1696187547.0      1.55      47.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:30:20 1696188915.0      1.55      47.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:30:20 1696190499.0      1.55      47.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:30:29 1696191147.0      1.54      47.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   16:32:32 1696192011.0      1.53      46.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:33:56 1696192803.0      1.52      46.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:08 1696193595.0      1.51      46.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:08 1696194675.0      1.51      46.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:09 1696202451.0      1.51      46.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:09 1696204179.0      1.51      46.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:09 1696206123.0      1.51      46.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:09 1696207635.0      1.50      46.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:10 1696215699.0      1.50      45.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:14 1696217499.0      1.50      45.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:15 1696218867.0      1.50      45.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:15 1696219443.0      1.50      45.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:16 1696222179.0      1.50      45.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:17 1696224267.0      1.50      45.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:17 1696225419.0      1.50      45.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:18 1696233555.0      1.50      45.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:18 1696240539.0      1.50      45.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:19 1696242843.0      1.49      45.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:34:19 1696261635.0      1.49      45.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:35:10 1696262355.0      1.48      45.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:36:07 1696262499.0      1.47      44.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:37:01 1696262859.0      1.46      44.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:37:02 1696264515.0      1.46      44.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:37:16 1696266963.0      1.45      44.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:37:16 1696274667.0      1.45      44.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:37:23 1696276179.0      1.45      44.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:37:23 1696289427.0      1.45      44.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:37:23 1696291371.0      1.45      44.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:37:26 1696299363.0      1.44      44.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:37:30 1696300731.0      1.44      44.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:38:07 1696301451.0      1.43      43.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:39:32 1696303395.0      1.41      43.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:40:42 1696304691.0      1.40      42.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:41:56 1696304907.0      1.36      41.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:03 1696305483.0      1.34      41.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:26 1696305987.0      1.34      40.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:27 1696307787.0      1.33      40.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:27 1696315635.0      1.33      40.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:27 1696322547.0      1.33      40.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:41 1696329459.0      1.33      40.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:41 1696336515.0      1.33      40.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:42 1696338963.0      1.33      40.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:44 1696341699.0      1.33      40.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:44 1696355235.0      1.33      40.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:44 1696358475.0      1.32      40.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:44 1696360347.0      1.32      40.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:45 1696366899.0      1.32      40.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:46 1696373739.0      1.32      40.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:46 1696380867.0      1.32      40.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:46 1696387995.0      1.32      40.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:46 1696389867.0      1.32      40.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:47 1696391451.0      1.32      40.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:43:56 1696399227.0      1.32      40.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:43:57 1696417947.0      1.31      40.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:43:58 1696424931.0      1.31      40.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:43:59 1696438539.0      1.31      40.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:44:07 1696439763.0      1.31      39.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:44:43 1696441203.0      1.30      39.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:45:03 1696447611.0      1.30      39.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:45:05 1696449051.0      1.30      39.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:45:06 1696449699.0      1.29      39.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:45:06 1696457115.0      1.29      39.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:45:06 1696463451.0      1.29      39.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:45:16 1696462587.0      1.29      39.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:45:16 1696475907.0      1.29      39.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:45:16 1696482099.0      1.29      39.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:45:17 1696497075.0      1.29      39.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:45:22 1696498659.0      1.29      39.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:46:31 1696499307.0      1.28      39.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:46:56 1696499883.0      1.28      39.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:46:57 1696507515.0      1.28      38.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:46:57 1696516515.0      1.28      38.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:46:57 1696523643.0      1.28      38.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:46:57 1696524075.0      1.28      38.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:46:58 1696530987.0      1.27      38.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:46:58 1696533939.0      1.27      38.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:46:58 1696535163.0      1.27      38.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:48:06 1696536963.0      1.27      38.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:49:08 1696537467.0      1.24      37.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:50:09 1696537755.0      1.24      37.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:33 1696539987.0      1.23      37.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:45 1696546467.0      1.23      37.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:46 1696547187.0      1.23      37.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:46 1696565403.0      1.23      37.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:46 1696572603.0      1.23      37.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:47 1696585347.0      1.23      37.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:47 1696593699.0      1.23      37.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:47 1696595139.0      1.23      37.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:47 1696602339.0      1.23      37.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:47 1696616235.0      1.23      37.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:48 1696630203.0      1.23      37.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:48 1696631067.0      1.23      37.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:48 1696632435.0      1.23      37.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:48 1696646835.0      1.23      37.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:49 1696648275.0      1.23      37.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:49 1696649787.0      1.22      37.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:50 1696655619.0      1.22      37.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:50 1696662747.0      1.22      37.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:50 1696671387.0      1.22      37.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:52 1696690611.0      1.22      37.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:52 1696697091.0      1.22      37.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:50:53 1696705659.0      1.22      37.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:51:27 1696709259.0      1.21      36.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:52:06 1696709979.0      1.20      36.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[2]/D
   16:52:29 1696710627.0      1.19      36.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:52:29 1696717971.0      1.19      36.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:52:29 1696731219.0      1.19      36.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:53:18 1696738491.0      1.19      36.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:53:18 1696740795.0      1.19      36.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:53:18 1696741947.0      1.18      36.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:53:19 1696749507.0      1.18      36.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:53:19 1696756851.0      1.18      36.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:53:19 1696764771.0      1.18      36.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:54:01 1696766067.0      1.17      35.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:54:28 1696766499.0      1.17      35.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:55:06 1696767651.0      1.17      35.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:55:06 1696768731.0      1.17      35.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:55:06 1696781835.0      1.17      35.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:55:06 1696782699.0      1.16      35.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:55:07 1696790043.0      1.16      35.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:55:07 1696798107.0      1.16      35.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:55:07 1696810923.0      1.16      35.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:55:07 1696818195.0      1.16      35.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   16:55:31 1696818555.0      1.16      35.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:55:48 1696825683.0      1.15      35.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:56:45 1696826259.0      1.13      34.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:57:20 1696826691.0      1.13      34.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:57:21 1696828851.0      1.13      34.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:57:21 1696835691.0      1.13      34.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:57:33 1696843251.0      1.12      34.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:58:02 1696844115.0      1.12      34.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:58:08 1696856931.0      1.12      34.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:58:08 1696870611.0      1.12      34.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:58:08 1696872339.0      1.12      34.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:58:09 1696874139.0      1.12      34.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:58:09 1696887315.0      1.12      34.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:58:09 1696894587.0      1.12      34.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:58:10 1696907475.0      1.11      34.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:58:10 1696920579.0      1.11      34.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:58:10 1696927563.0      1.11      34.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:58:10 1696934331.0      1.11      34.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:58:11 1696941315.0      1.11      34.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:58:11 1696941243.0      1.11      34.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:58:25 1696941531.0      1.10      33.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   16:59:45 1696942413.0      1.08      32.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:00:42 1696943277.0      1.06      32.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:01:24 1696943637.0      1.05      32.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:02:23 1696944717.0      1.05      32.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:03:41 1696944573.0      1.05      31.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:04:11 1696962429.0      1.04      31.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:04:23 1696969845.0      1.04      31.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:05:13 1696982877.0      1.04      31.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:05:13 1696990221.0      1.03      31.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:05:49 1696997349.0      1.01      30.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:06:29 1697004405.0      1.01      30.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:06:38 1697029101.0      1.01      30.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:06:39 1697042781.0      1.01      30.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:06:39 1697050701.0      1.01      30.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:06:39 1697063589.0      1.01      30.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:06:39 1697071149.0      1.01      30.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:06:40 1697095413.0      1.00      30.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:06:40 1697114349.0      1.00      30.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:06:40 1697114493.0      1.00      30.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:06:50 1697121117.0      1.00      30.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:06:50 1697128245.0      1.00      30.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:06:51 1697140629.0      1.00      30.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:06:54 1697141277.0      1.00      30.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:07:23 1697153157.0      1.00      30.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:07:23 1697177277.0      1.00      30.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:07:29 1697185197.0      0.99      30.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:07:29 1697204421.0      0.99      30.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:07:30 1697223429.0      0.99      30.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:07:30 1697236677.0      0.99      30.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:07:30 1697245749.0      0.99      29.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:07:30 1697252949.0      0.99      29.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:07:30 1697266485.0      0.99      29.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:07:31 1697279301.0      0.99      29.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:07:31 1697292117.0      0.99      29.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:07:31 1697304717.0      0.99      29.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:07:32 1697329197.0      0.99      29.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:07:32 1697343021.0      0.99      29.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:07:33 1697350437.0      0.99      29.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:07:33 1697357925.0      0.99      29.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:08:30 1697360769.0      0.96      29.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:08:59 1697373009.0      0.96      29.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:08:59 1697379705.0      0.96      29.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:09 1697386185.0      0.96      29.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:09 1697410449.0      0.96      29.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:09 1697428665.0      0.96      29.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:09 1697436657.0      0.96      29.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:10 1697460561.0      0.96      29.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:10 1697473593.0      0.96      29.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:10 1697491665.0      0.96      29.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:11 1697511105.0      0.96      29.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:11 1697524353.0      0.95      28.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:11 1697548545.0      0.95      28.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:11 1697567265.0      0.95      28.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:12 1697580153.0      0.95      28.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:12 1697587209.0      0.95      28.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:12 1697606145.0      0.95      28.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:12 1697615073.0      0.95      28.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:32 1697621841.0      0.95      28.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:33 1697629113.0      0.95      28.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:34 1697642073.0      0.95      28.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:34 1697655105.0      0.95      28.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:09:34 1697655537.0      0.95      28.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:10:03 1697662017.0      0.94      28.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:10:04 1697669361.0      0.94      28.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:10:04 1697687937.0      0.94      28.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:10:04 1697701185.0      0.94      28.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:10:04 1697714217.0      0.94      28.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:10:32 1697715009.0      0.93      28.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:10:32 1697722065.0      0.93      28.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:10:32 1697729697.0      0.93      28.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:10:33 1697743521.0      0.93      28.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:10:33 1697756553.0      0.93      28.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:10:33 1697763249.0      0.93      28.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:10:33 1697782257.0      0.93      28.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:10:56 1697783697.0      0.92      28.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:10:56 1697790753.0      0.92      28.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:10:56 1697803785.0      0.92      28.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:11:34 1697803137.0      0.92      27.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:12:06 1697803497.0      0.91      27.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:12:44 1697803785.0      0.91      27.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:13:40 1697804001.0      0.90      27.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:14:17 1697804721.0      0.90      27.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:15:52 1697805585.0      0.89      27.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:16:44 1697805945.0      0.89      26.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:17:35 1697804289.0      0.89      26.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   17:19:12 1697803929.0      0.87      26.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   17:19:51 1697821641.0      0.87      26.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:20:29 1697834097.0      0.86      25.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[12]/D
   17:21:19 1697834313.0      0.85      25.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:22:14 1697841225.0      0.85      25.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   17:22:49 1697842521.0      0.85      25.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   17:23:25 1697860593.0      0.84      25.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   17:25:03 1697861313.0      0.75      22.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[18]/D
   17:26:22 1697862321.0      0.74      22.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:27:35 1697863257.0      0.74      22.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   17:28:16 1697870313.0      0.73      22.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:29:06 1697870241.0      0.72      21.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:30:05 1697870097.0      0.72      21.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:31:40 1697870565.0      0.71      21.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:33:32 1697870421.0      0.70      21.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:34:16 1697871213.0      0.69      21.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:35:42 1697871429.0      0.69      20.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:37:21 1697871213.0      0.68      20.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:38:19 1697872365.0      0.68      20.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:38:56 1697873877.0      0.67      20.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[10]/D
   17:39:33 1697874957.0      0.67      20.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[10]/D
   17:39:56 1697875821.0      0.66      20.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[10]/D
   17:40:34 1697876685.0      0.66      20.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:41:57 1697883165.0      0.65      19.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:42:17 1697889573.0      0.65      19.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:43:03 1697889789.0      0.64      19.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:43:48 1697896125.0      0.64      19.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:43:48 1697903253.0      0.64      19.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:43:49 1697915493.0      0.64      19.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:43:49 1697922837.0      0.64      19.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:43:49 1697930397.0      0.64      19.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:43:49 1697938245.0      0.64      19.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:43:50 1697950557.0      0.64      19.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:43:50 1697957757.0      0.64      19.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:43:50 1697975685.0      0.64      19.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:43:50 1697976477.0      0.64      19.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:43:51 1697989653.0      0.63      19.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:44:06 1698007509.0      0.63      19.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:44:44 1698014133.0      0.63      19.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:44:44 1698015573.0      0.63      19.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:45:02 1698022989.0      0.62      19.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:45:07 1698035733.0      0.62      18.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:45:08 1698036813.0      0.62      18.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:45:39 1698037533.0      0.62      18.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:46:24 1698038397.0      0.61      18.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:47:08 1698038901.0      0.61      18.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:47:47 1698039477.0      0.59      18.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:48:42 1698040845.0      0.59      17.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:49:12 1698041781.0      0.59      17.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:47 1698042141.0      0.57      17.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:47 1698042861.0      0.57      17.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:47 1698055677.0      0.57      17.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:48 1698057333.0      0.57      17.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:48 1698065181.0      0.57      17.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:48 1698066333.0      0.57      17.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:53 1698074037.0      0.56      17.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:54 1698081093.0      0.56      17.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:54 1698088365.0      0.56      17.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:54 1698089301.0      0.56      17.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:54 1698090597.0      0.56      17.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:55 1698091821.0      0.56      17.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:55 1698092901.0      0.56      16.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:55 1698094053.0      0.56      16.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:55 1698094485.0      0.56      16.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:55 1698101757.0      0.56      16.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:56 1698107445.0      0.56      16.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:56 1698108669.0      0.56      16.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:56 1698110109.0      0.56      16.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:50:56 1698110613.0      0.55      16.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:02 1698112548.0      0.55      16.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:02 1698112908.0      0.55      16.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:02 1698114708.0      0.55      16.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:03 1698121116.0      0.55      16.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:16 1698133140.0      0.55      16.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:22 1698135516.0      0.55      16.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:22 1698136740.0      0.55      16.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:23 1698138108.0      0.55      16.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:25 1698138756.0      0.54      16.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:25 1698145668.0      0.54      16.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:25 1698152148.0      0.54      16.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:26 1698152292.0      0.54      16.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:26 1698159492.0      0.54      16.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:26 1698166188.0      0.54      16.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:26 1698179148.0      0.54      16.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:27 1698186636.0      0.54      16.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:27 1698193404.0      0.54      16.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:27 1698194412.0      0.54      16.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:27 1698195636.0      0.54      16.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:27 1698196500.0      0.54      16.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:28 1698209460.0      0.54      16.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:28 1698221916.0      0.54      16.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:28 1698234516.0      0.54      16.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:28 1698236028.0      0.54      16.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:29 1698243516.0      0.54      16.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:29 1698244524.0      0.54      16.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:29 1698251868.0      0.54      16.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:29 1698254244.0      0.54      16.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:30 1698266196.0      0.53      16.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:30 1698266412.0      0.53      16.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:30 1698273612.0      0.53      16.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:30 1698281100.0      0.53      16.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:31 1698287868.0      0.53      16.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:31 1698288876.0      0.53      16.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:32 1698295356.0      0.53      16.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:32 1698313428.0      0.53      16.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:51:32 1698320268.0      0.53      16.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:52:06 1698321348.0      0.53      16.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:01 1698328260.0      0.52      15.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:01 1698330708.0      0.52      15.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:01 1698332940.0      0.52      15.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:02 1698340140.0      0.52      15.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:02 1698352812.0      0.52      15.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:02 1698354324.0      0.52      15.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:03 1698357060.0      0.52      15.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:03 1698364044.0      0.52      15.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:03 1698369804.0      0.52      15.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:03 1698371532.0      0.51      15.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:03 1698383844.0      0.51      15.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:04 1698390756.0      0.51      15.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:04 1698397164.0      0.51      15.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:04 1698402708.0      0.51      15.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:04 1698409764.0      0.51      15.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:05 1698418044.0      0.51      15.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:05 1698425244.0      0.51      15.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:07 1698437988.0      0.51      15.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:07 1698445116.0      0.51      15.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:15 1698445404.0      0.51      15.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:16 1698446916.0      0.51      15.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:21 1698447204.0      0.51      15.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:21 1698448932.0      0.51      15.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:36 1698449508.0      0.50      15.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:48 1698450012.0      0.50      15.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:49 1698450588.0      0.50      15.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:49 1698452100.0      0.50      15.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:51 1698457428.0      0.50      15.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:51 1698458940.0      0.50      15.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:52 1698460164.0      0.50      15.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:52 1698460668.0      0.50      14.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:52 1698465420.0      0.49      14.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:52 1698465132.0      0.49      14.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:53:53 1698465852.0      0.49      14.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:54:03 1698466896.0      0.49      14.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:54:03 1698467976.0      0.49      14.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:54:08 1698474960.0      0.49      14.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:54:08 1698481728.0      0.49      14.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:54:08 1698482304.0      0.49      14.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:54:09 1698489864.0      0.49      14.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:54:09 1698490296.0      0.49      14.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:54:09 1698491448.0      0.49      14.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:54:19 1698492312.0      0.49      14.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:54:27 1698492888.0      0.49      14.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:55:35 1698493608.0      0.47      14.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:56:37 1698495336.0      0.46      13.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:57:27 1698496263.0      0.45      13.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:58:58 1698497334.0      0.43      13.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:37 1698510582.0      0.43      12.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:37 1698517062.0      0.43      12.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:37 1698529950.0      0.43      12.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:37 1698530814.0      0.43      12.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:38 1698538590.0      0.43      12.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:38 1698539382.0      0.43      12.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:38 1698540030.0      0.42      12.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:39 1698541830.0      0.42      12.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:39 1698549246.0      0.42      12.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:40 1698562494.0      0.42      12.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:40 1698575670.0      0.42      12.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:40 1698587838.0      0.42      12.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:40 1698594750.0      0.42      12.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:41 1698596334.0      0.42      12.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:41 1698609222.0      0.42      12.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:41 1698615270.0      0.42      12.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:41 1698616422.0      0.42      12.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:41 1698623190.0      0.42      12.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:42 1698630246.0      0.42      12.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:42 1698631110.0      0.42      12.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:42 1698631902.0      0.42      12.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:42 1698639246.0      0.42      12.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:43 1698646086.0      0.42      12.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:44 1698647526.0      0.42      12.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:45 1698654078.0      0.42      12.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:45 1698654942.0      0.42      12.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:45 1698655086.0      0.42      12.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:46 1698656454.0      0.42      12.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:46 1698668478.0      0.42      12.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:46 1698670422.0      0.42      12.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:46 1698672654.0      0.41      12.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:47 1698673374.0      0.41      12.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:47 1698674670.0      0.41      12.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:47 1698681510.0      0.41      12.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:47 1698688134.0      0.41      12.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:49 1698689430.0      0.41      12.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:50 1698701526.0      0.41      12.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:50 1698714126.0      0.41      12.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:51 1698715782.0      0.41      12.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:51 1698722622.0      0.41      12.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   17:59:52 1698746526.0      0.41      12.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   18:00:02 1698752502.0      0.41      12.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   18:00:08 1698753006.0      0.40      12.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   18:00:29 1698752790.0      0.40      11.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[15]/D
   18:00:52 1698754014.0      0.39      11.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:00:55 1698754518.0      0.39      11.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:00:55 1698755598.0      0.39      11.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:01:11 1698757749.0      0.39      11.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:01:21 1698759045.0      0.39      11.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:01:22 1698771357.0      0.38      11.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:01:59 1698778125.0      0.36      10.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:03:46 1698778269.0      0.34       9.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:04:52 1698778701.0      0.32       9.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:05:07 1698778845.0      0.32       9.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:06:03 1698779997.0      0.31       8.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:07:28 1698780933.0      0.29       8.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:07:30 1698781941.0      0.29       8.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:07:57 1698783165.0      0.28       8.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:09:07 1698783705.0      0.27       7.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:09:57 1698784641.0      0.27       7.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:10:28 1698785001.0      0.26       7.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:11:12 1698785217.0      0.26       7.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:11:24 1698791337.0      0.26       7.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:11:25 1698791049.0      0.26       7.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:11:25 1698792201.0      0.26       7.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:11:57 1698798177.0      0.25       7.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:11:57 1698804441.0      0.25       7.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:12:04 1698805629.0      0.25       7.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:12:06 1698805845.0      0.25       7.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:12:16 1698805701.0      0.25       7.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:12:16 1698805917.0      0.25       7.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:12:16 1698806061.0      0.25       7.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:12:16 1698815637.0      0.25       7.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:12:17 1698815997.0      0.25       7.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:12:17 1698815997.0      0.25       7.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:12:37 1698816285.0      0.24       6.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:13:17 1698816429.0      0.23       6.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:13:18 1698816573.0      0.23       6.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:13:18 1698816861.0      0.23       6.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:13:45 1698816933.0      0.23       6.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:13:45 1698817221.0      0.23       6.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:13:45 1698816861.0      0.23       6.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:14:01 1698817725.0      0.23       6.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:14:57 1698818697.0      0.22       6.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:16:05 1698819633.0      0.22       6.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[0]/D
   18:16:05 1698820497.0      0.22       6.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[0]/D
   18:16:10 1698821073.0      0.22       6.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[0]/D
   18:16:10 1698827409.0      0.22       6.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[0]/D
   18:16:11 1698827985.0      0.22       6.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[0]/D
   18:16:11 1698828489.0      0.22       6.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[0]/D
   18:16:22 1698829353.0      0.21       6.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[0]/D
   18:16:22 1698830073.0      0.21       6.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[0]/D
   18:16:22 1698829857.0      0.21       6.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[0]/D
   18:16:22 1698829641.0      0.21       6.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[0]/D
   18:16:45 1698829713.0      0.21       5.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:17:08 1698830145.0      0.21       5.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:17:08 1698830577.0      0.21       5.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:17:30 1698831081.0      0.21       5.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:17:57 1698831513.0      0.20       5.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:17:57 1698831657.0      0.20       5.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:17:57 1698832089.0      0.20       5.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:17:57 1698838857.0      0.20       5.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:17:57 1698838857.0      0.20       5.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:17:58 1698838569.0      0.20       5.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:17:58 1698838713.0      0.20       5.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:17:58 1698839073.0      0.20       5.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:17:58 1698839505.0      0.20       5.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:17:58 1698839577.0      0.20       5.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:17:59 1698839793.0      0.20       5.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:18:09 1698840369.0      0.20       5.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:18:28 1698840585.0      0.20       5.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:19:09 1698841305.0      0.20       5.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:06 1698841377.0      0.19       5.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:16 1698842025.0      0.19       5.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:16 1698842097.0      0.19       5.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:16 1698842889.0      0.19       5.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:16 1698842961.0      0.19       5.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:17 1698843969.0      0.19       5.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:17 1698844545.0      0.19       5.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:17 1698844761.0      0.19       5.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:17 1698845265.0      0.19       5.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:17 1698845193.0      0.19       5.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:18 1698851241.0      0.19       5.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:18 1698851529.0      0.19       5.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:18 1698851529.0      0.19       5.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:18 1698853329.0      0.19       5.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:18 1698854265.0      0.19       5.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:19 1698854625.0      0.19       5.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:19 1698854913.0      0.19       5.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:19 1698855417.0      0.19       5.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:19 1698855633.0      0.19       5.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:20 1698855777.0      0.19       5.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:20 1698856353.0      0.19       5.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:35 1698861969.0      0.19       5.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:37 1698862401.0      0.18       5.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:20:39 1698862833.0      0.18       4.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:21:07 1698862257.0      0.18       4.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:21:07 1698862617.0      0.18       4.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:21:07 1698862257.0      0.18       4.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:21:07 1698862761.0      0.18       4.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:21:18 1698862689.0      0.18       4.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:21:18 1698862401.0      0.18       4.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:21:18 1698862833.0      0.18       4.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:21:18 1698862473.0      0.18       4.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:21:19 1698862905.0      0.18       4.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:21:19 1698862833.0      0.18       4.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:21:19 1698862617.0      0.18       4.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:21:19 1698862833.0      0.18       4.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:21:30 1698863121.0      0.17       4.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:22:30 1698863913.0      0.17       4.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:22:31 1698863913.0      0.17       4.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:22:31 1698864201.0      0.17       4.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:22:31 1698864273.0      0.17       4.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:22:31 1698864129.0      0.17       4.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:22:31 1698864417.0      0.17       4.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:22:32 1698864561.0      0.17       4.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:22:32 1698870681.0      0.17       4.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:22:32 1698870897.0      0.17       4.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:22:32 1698870681.0      0.17       4.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:22:32 1698871257.0      0.17       4.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:22:33 1698870969.0      0.17       4.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:22:54 1698871473.0      0.16       4.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:23:15 1698871473.0      0.16       4.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:23:20 1698871257.0      0.16       4.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:23:20 1698871473.0      0.16       4.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:23:49 1698871689.0      0.16       4.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:23:54 1698872193.0      0.16       4.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:23:56 1698873129.0      0.16       4.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:24:24 1698872841.0      0.16       4.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:24:51 1698873273.0      0.15       4.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:24:51 1698873777.0      0.15       4.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:24:51 1698873777.0      0.15       4.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:24:51 1698873345.0      0.15       4.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:24:52 1698873633.0      0.15       4.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:01 1698873777.0      0.15       4.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:13 1698873849.0      0.15       3.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:13 1698873993.0      0.15       3.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:14 1698874137.0      0.15       3.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:14 1698874425.0      0.15       3.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:15 1698875793.0      0.15       3.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:15 1698875721.0      0.15       3.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:36 1698875937.0      0.15       3.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:36 1698876081.0      0.15       3.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:37 1698875865.0      0.14       3.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:43 1698876297.0      0.14       3.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:44 1698876369.0      0.14       3.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:44 1698876225.0      0.14       3.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:44 1698876369.0      0.14       3.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:45 1698876369.0      0.14       3.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:45 1698876585.0      0.14       3.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:45 1698876801.0      0.14       3.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:46 1698876801.0      0.14       3.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:46 1698876945.0      0.14       3.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:25:46 1698877089.0      0.14       3.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:26:28 1698876801.0      0.14       3.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:26:28 1698876801.0      0.14       3.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:26:54 1698877377.0      0.14       3.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:26:54 1698877665.0      0.14       3.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:26:54 1698877521.0      0.14       3.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:26:55 1698878385.0      0.14       3.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:26:55 1698878601.0      0.14       3.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:26:55 1698879249.0      0.14       3.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:26:56 1698878745.0      0.14       3.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:26:56 1698879249.0      0.14       3.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:26:56 1698878961.0      0.14       3.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:26:57 1698879681.0      0.14       3.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:26:57 1698880041.0      0.14       3.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:26:57 1698879897.0      0.13       3.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:27:04 1698880329.0      0.13       3.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:27:05 1698880401.0      0.13       3.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:27:06 1698880473.0      0.13       3.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:27:06 1698880113.0      0.13       3.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:27:06 1698880257.0      0.13       3.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:27:19 1698879969.0      0.13       3.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:27:41 1698879897.0      0.13       3.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:27:41 1698879753.0      0.13       3.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:27:41 1698879249.0      0.13       3.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:27:41 1698879105.0      0.13       3.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:27:41 1698879465.0      0.13       3.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:27:42 1698879105.0      0.13       3.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:27:52 1698879249.0      0.13       3.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:28:16 1698879105.0      0.13       3.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:28:49 1698879825.0      0.12       3.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:30:06 1698880266.0      0.12       3.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   18:30:27 1698880410.0      0.11       2.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:31:25 1698880419.0      0.11       2.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:32:13 1698881355.0      0.10       2.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:33:01 1698880995.0      0.10       2.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:33:20 1698881139.0      0.10       2.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:33:51 1698881139.0      0.10       2.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[28]/D
   18:34:09 1698881499.0      0.10       2.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:11 1698881787.0      0.10       2.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:14 1698881427.0      0.10       2.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:14 1698880851.0      0.10       2.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:15 1698880419.0      0.10       2.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:15 1698879627.0      0.10       2.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:15 1698879627.0      0.10       2.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:15 1698879483.0      0.10       2.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:15 1698878763.0      0.10       2.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:16 1698878403.0      0.10       2.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:16 1698878547.0      0.10       2.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:16 1698878619.0      0.09       2.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:16 1698878619.0      0.09       2.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:16 1698878043.0      0.09       2.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:17 1698877827.0      0.09       2.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:17 1698877611.0      0.09       2.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:18 1698877179.0      0.09       2.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:18 1698876747.0      0.09       2.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:18 1698876315.0      0.09       2.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:18 1698876243.0      0.09       2.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:18 1698876099.0      0.09       2.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:19 1698875883.0      0.09       2.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:19 1698876315.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:19 1698875883.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:19 1698875667.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:20 1698875019.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:20 1698874731.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:20 1698874731.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:20 1698875451.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:20 1698875307.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:21 1698874947.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:21 1698874875.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:21 1698874947.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:21 1698874947.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:21 1698874803.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:21 1698873291.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:22 1698873291.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:22 1698873219.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:23 1698873291.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:23 1698873291.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:23 1698873219.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:23 1698873003.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:24 1698872643.0      0.09       2.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:24 1698872931.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:24 1698872859.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:24 1698872787.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:24 1698872499.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:25 1698872139.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:25 1698871635.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:25 1698871491.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:25 1698871275.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:25 1698871131.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:26 1698871563.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:29 1698871059.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:29 1698870699.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:29 1698870339.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:30 1698870123.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:40 1698869763.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:41 1698869547.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:41 1698869979.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:42 1698870051.0      0.09       2.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:42 1698869835.0      0.09       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:42 1698875883.0      0.09       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:42 1698875595.0      0.09       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:42 1698876315.0      0.09       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:43 1698876027.0      0.09       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:43 1698875667.0      0.09       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:43 1698875307.0      0.08       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:43 1698875091.0      0.08       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:43 1698874947.0      0.08       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:44 1698874659.0      0.08       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:44 1698874443.0      0.08       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:44 1698874083.0      0.08       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:44 1698873723.0      0.08       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:44 1698873363.0      0.08       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:45 1698873003.0      0.08       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:45 1698871347.0      0.08       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:45 1698870987.0      0.08       2.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:45 1698870843.0      0.08       1.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:34:49 1698870699.0      0.08       1.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:35:54 1698870771.0      0.06       1.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:36:24 1698870915.0      0.05       1.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:36:41 1698870267.0      0.05       1.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:36:52 1698869763.0      0.05       1.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:37:51 1698870195.0      0.04       0.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:38:52 1698871563.0      0.04       0.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:39:35 1698872139.0      0.03       0.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:40:37 1698873219.0      0.03       0.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:41:13 1698873435.0      0.02       0.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:09 1698873651.0      0.01       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:11 1698873363.0      0.01       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:12 1698873219.0      0.01       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:12 1698872787.0      0.01       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:12 1698871851.0      0.01       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:12 1698871203.0      0.01       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:12 1698870627.0      0.01       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:13 1698870123.0      0.01       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:13 1698869187.0      0.01       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:13 1698868971.0      0.01       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:13 1698868467.0      0.01       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:13 1698868179.0      0.00       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:14 1698867747.0      0.00       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:14 1698867387.0      0.00       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:14 1698867027.0      0.00       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:14 1698866667.0      0.00       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:14 1698866019.0      0.00       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:14 1698865587.0      0.00       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:15 1698865227.0      0.00       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:15 1698864723.0      0.00       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:24 1698864219.0      0.00       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:24 1698863787.0      0.00       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:24 1698863283.0      0.00       0.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[30]/D
   18:42:26 1698863211.0      0.00       0.0       0.0                          
   18:42:26 1698863211.0      0.00       0.0       0.0                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
   18:42:26 1698863211.0      0.00       0.0       0.0                          
   18:42:28 1698863139.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
   18:42:28 1698863139.0      0.00       0.0       0.0                          
   18:43:05 1698863139.0      0.00       0.0       0.0                          
   19:20:26 1689329475.0      0.35      10.1       0.0                          
   19:22:10 1686723507.0      0.40      11.5       0.0                          
   19:23:10 1686066075.0      0.56      16.4       0.0                          
   19:23:49 1685745675.0      0.57      16.8       0.0                          
   19:24:11 1685586267.0      0.57      16.8       0.0                          
   19:24:27 1685471283.0      0.57      16.8       0.0                          
   19:24:41 1685370555.0      0.57      16.8       0.0                          
   19:24:54 1685278107.0      0.57      16.8       0.0                          
   19:25:06 1685204163.0      0.57      16.8       0.0                          
   19:25:17 1685132667.0      0.57      16.8       0.0                          
   19:25:31 1685061027.0      0.57      16.8       0.0                          
   19:25:44 1684991979.0      0.57      16.8       0.0                          
   19:25:54 1684924227.0      0.57      16.8       0.0                          
   19:26:04 1684856619.0      0.57      16.8       0.0                          
   19:26:14 1684789803.0      0.57      16.8       0.0                          
   19:26:24 1684723131.0      0.57      16.8       0.0                          
   19:26:34 1684656603.0      0.57      16.8       0.0                          
   19:26:44 1684590147.0      0.57      16.8       0.0                          
   19:26:54 1684523907.0      0.57      16.8       0.0                          
   19:27:04 1684457019.0      0.57      16.8       0.0                          
   19:27:13 1684389987.0      0.57      16.8       0.0                          
   19:27:23 1684322379.0      0.57      16.8       0.0                          
   19:27:33 1684254411.0      0.57      16.8       0.0                          
   19:27:45 1684184283.0      0.57      16.8       0.0                          
   19:27:58 1684114371.0      0.57      16.8       0.0                          
   19:28:09 1684043163.0      0.57      16.8       0.0                          
   19:28:20 1683973395.0      0.57      16.8       0.0                          
   19:28:34 1683904203.0      0.57      16.8       0.0                          
   19:28:50 1683840195.0      0.57      16.8       0.0                          
   19:29:04 1683784107.0      0.57      16.8       0.0                          
   19:29:15 1683735435.0      0.57      16.8       0.0                          
   19:29:26 1683700515.0      0.57      16.8       0.0                          
   19:29:37 1683673803.0      0.57      16.8       0.0                          
   19:29:49 1683658035.0      0.57      16.8       0.0                          
   19:29:58 1683649827.0      0.57      16.8       0.0                          
   19:29:59 1683649827.0      0.57      16.8       0.0                          
   19:30:04 1683672795.0      0.39      11.1       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   19:30:54 1683690147.0      0.33       9.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   19:30:55 1683723267.0      0.31       8.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   19:30:57 1683769635.0      0.29       8.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   19:30:58 1683811395.0      0.28       7.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   19:30:59 1683846027.0      0.28       7.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   19:31:00 1683875475.0      0.27       7.6       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   19:31:02 1683929259.0      0.27       7.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   19:31:03 1683959211.0      0.27       7.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   19:31:36 1683965763.0      0.24       6.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[27]/D
   19:33:25 1683967419.0      0.22       6.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[22]/D
   19:34:37 1683967707.0      0.21       6.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[29]/D
   19:34:45 1683967635.0      0.21       6.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[29]/D
   19:35:09 1683967419.0      0.21       6.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[29]/D
   19:35:10 1684000251.0      0.21       5.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[29]/D
   19:35:11 1684041291.0      0.20       5.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[29]/D
   19:36:58 1684072107.0      0.00       0.0       0.0                          
   19:38:30 1684072179.0      0.00       0.0       0.0                          
   19:39:01 1683737451.0      0.95      28.4       0.0                          
   19:39:11 1683722331.0      0.95      28.4       0.0                          
   19:39:20 1683722187.0      0.95      28.4       0.0                          
   19:39:27 1683722187.0      0.95      28.4       0.0                          
   19:39:28 1683722187.0      0.95      28.4       0.0                          
   19:39:34 1683722187.0      0.95      28.4       0.0                          
   19:39:35 1683722187.0      0.95      28.4       0.0                          
   19:39:40 1683722187.0      0.95      28.4       0.0                          
   19:40:01 1683733851.0      0.39      11.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   19:40:11 1683738891.0      0.32       9.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   19:40:20 1683744003.0      0.28       8.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   19:40:21 1683752643.0      0.27       7.5       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   19:40:22 1683758835.0      0.25       6.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   19:40:23 1683772803.0      0.23       6.2       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   19:40:23 1683774819.0      0.21       5.7       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   19:40:42 1683801819.0      0.19       5.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   19:41:28 1683817443.0      0.11       3.0       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   19:41:28 1683820611.0      0.11       2.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   19:41:29 1683821979.0      0.10       2.8       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   19:41:47 1683824067.0      0.09       2.4       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   19:42:35 1683825363.0      0.07       1.9       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   19:42:53 1683831555.0      0.05       1.3       0.0 m_mul/dpe_inst/u_mac/Result_reg[26]/D
   19:43:23 1683845451.0      0.00       0.0       0.0                          
   19:45:33 1683845667.0      0.00       0.0       0.0                          
Loading db file '/u/ameyk/HW_For_AI/CNN_hand_written_digit/dc_run_v2/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'MatrixMul_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'spi_sender/spi_inst/clk': 960449 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : MatrixMul_top
Version: Q-2019.12-SP3
Date   : Sat Jun 14 09:49:50 2025
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'MatrixMul_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    osu05_stdcells (File: /u/ameyk/HW_For_AI/CNN_hand_written_digit/dc_run_v2/osu05_stdcells.db)

Number of ports:                      1931298
Number of nets:                       6100690
Number of cells:                      4170295
Number of combinational cells:        3208344
Number of sequential cells:            960449
Number of macros/black boxes:               0
Number of buf/inv:                     939091
Number of references:                       5

Combinational area:          853694451.000000
Buf/Inv area:                146932992.000000
Noncombinational area:       830151216.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:            1683845667.000000
Total area:                 undefined
1
report_cell
 
****************************************
Report : cell
Design : MatrixMul_top
Version: Q-2019.12-SP3
Date   : Sat Jun 14 09:53:23 2025
****************************************

Attributes:
   BO - reference allows boundary optimization
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    p - parameterized
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U1                        AND2X2          osu05_stdcells  288.000000
m_mul                     MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100
                                                          638838270.000000
                                                                    h, n, p
mult_33                   MatrixMul_top_DW02_mult_0       81765.000000
                                                                    BO, h
spi_loader                spi_matrix_loader_MAX_M100_MAX_K100_MAX_N100
                                                          948580407.000000
                                                                    h, n, p
spi_sender                spi_matrix_sender_MAX_M100_MAX_N100
                                                          96344937.000000
                                                                    h, n, p
--------------------------------------------------------------------------------
Total 5 cells                                             1683845667.000000
1
report_power
Loading db file '/u/ameyk/HW_For_AI/CNN_hand_written_digit/dc_run_v2/osu05_stdcells.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : MatrixMul_top
Version: Q-2019.12-SP3
Date   : Sat Jun 14 09:58:36 2025
****************************************


Library(s) Used:

    osu05_stdcells (File: /u/ameyk/HW_For_AI/CNN_hand_written_digit/dc_run_v2/osu05_stdcells.db)


Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 5    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  51.4229  W  (100%)
  Net Switching Power  =   3.3660 mW    (0%)
                         ---------
Total Dynamic Power    =  51.4263  W  (100%)

Cell Leakage Power     = 472.7146 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       5.1610e+04        1.9718e-02        2.3377e+05        5.1610e+04  (  99.99%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      2.1264            3.3462        2.3894e+05            5.7116  (   0.01%)
--------------------------------------------------------------------------------------------------
Total          5.1612e+04 mW         3.3660 mW     4.7271e+05 nW     5.1616e+04 mW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MatrixMul_top
Version: Q-2019.12-SP3
Date   : Sat Jun 14 09:58:49 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: m_mul/row_idx_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m_mul/dpe_inst/u_mac/Result_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  m_mul/row_idx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  m_mul/row_idx_reg[0]/Q (DFFSR)                          0.47       0.47 f
  m_mul/U16955/Y (BUFX4)                                  0.23       0.71 f
  m_mul/mult_44/A[0] (MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW02_mult_2_DW02_mult_4)
                                                          0.00       0.71 f
  m_mul/mult_44/U145/Y (INVX4)                            0.10       0.81 r
  m_mul/mult_44/U168/Y (OR2X2)                            0.24       1.04 r
  m_mul/mult_44/U143/Y (INVX2)                            0.06       1.11 f
  m_mul/mult_44/U164/Y (AND2X2)                           0.26       1.36 f
  m_mul/mult_44/S2_2_4/YS (FAX1)                          0.55       1.92 r
  m_mul/mult_44/U176/Y (NAND2X1)                          0.09       2.00 f
  m_mul/mult_44/U178/Y (NAND3X1)                          0.30       2.31 r
  m_mul/mult_44/U44/Y (XOR2X1)                            0.27       2.58 f
  m_mul/mult_44/U45/Y (XOR2X1)                            0.31       2.89 r
  m_mul/mult_44/U108/Y (NAND2X1)                          0.06       2.96 f
  m_mul/mult_44/U110/Y (NAND3X1)                          0.30       3.26 r
  m_mul/mult_44/U74/Y (XOR2X1)                            0.27       3.53 f
  m_mul/mult_44/U75/Y (XOR2X1)                            0.28       3.81 f
  m_mul/mult_44/U187/Y (AND2X2)                           0.24       4.06 f
  m_mul/mult_44/FS_1/B[7] (MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW01_add_19)
                                                          0.00       4.06 f
  m_mul/mult_44/FS_1/U53/Y (NAND2X1)                      0.14       4.20 r
  m_mul/mult_44/FS_1/U5/Y (BUFX2)                         0.20       4.40 r
  m_mul/mult_44/FS_1/U15/Y (NAND2X1)                      0.11       4.51 f
  m_mul/mult_44/FS_1/U14/Y (XOR2X1)                       0.23       4.74 f
  m_mul/mult_44/FS_1/SUM[7] (MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW01_add_19)
                                                          0.00       4.74 f
  m_mul/mult_44/PRODUCT[9] (MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW02_mult_2_DW02_mult_4)
                                                          0.00       4.74 f
  m_mul/U17133/Y (INVX4)                                  0.13       4.87 r
  m_mul/U793493/Y (INVX8)                                 0.09       4.97 f
  m_mul/U16362/Y (XNOR2X1)                                0.25       5.21 f
  m_mul/U16363/Y (INVX2)                                  0.16       5.37 r
  m_mul/U780288/Y (AND2X2)                                0.16       5.53 r
  m_mul/U780274/Y (AND2X2)                                0.24       5.77 r
  m_mul/U10258/Y (AND2X1)                                 0.13       5.91 r
  m_mul/U16333/Y (AND2X2)                                 0.22       6.13 r
  m_mul/U16784/Y (BUFX2)                                  0.26       6.38 r
  m_mul/U16469/Y (BUFX4)                                  0.32       6.70 r
  m_mul/U1123020/Y (NAND2X1)                              0.13       6.83 f
  m_mul/U1138674/Y (INVX2)                                0.11       6.94 r
  m_mul/U2388/Y (INVX2)                                   0.14       7.08 f
  m_mul/U1152/Y (INVX4)                                   0.23       7.31 r
  m_mul/U1242304/Y (AOI22X1)                              0.17       7.48 f
  m_mul/U1242305/Y (AND2X2)                               0.24       7.72 f
  m_mul/U1242306/Y (NAND3X1)                              0.11       7.83 r
  m_mul/U1242307/Y (NOR2X1)                               0.15       7.98 f
  m_mul/U1242308/Y (NAND3X1)                              0.14       8.12 r
  m_mul/U1242338/Y (NOR2X1)                               0.18       8.30 f
  m_mul/U1242363/Y (NAND3X1)                              0.18       8.49 r
  m_mul/U1242403/Y (OR2X1)                                0.20       8.68 r
  m_mul/U1242478/Y (NOR2X1)                               0.16       8.85 f
  m_mul/U1242479/Y (NAND3X1)                              0.14       8.98 r
  m_mul/U1242534/Y (NOR2X1)                               0.18       9.17 f
  m_mul/U1242535/Y (NAND3X1)                              0.14       9.30 r
  m_mul/U1242766/Y (NOR2X1)                               0.17       9.47 f
  m_mul/U1242767/Y (NAND2X1)                              0.12       9.60 r
  m_mul/U1242768/Y (NOR2X1)                               0.12       9.72 f
  m_mul/U1249074/Y (NAND2X1)                              0.16       9.88 r
  m_mul/dpe_inst/patch_data[11] (DotProductEngine_ADDR_WIDTH7)
                                                          0.00       9.88 r
  m_mul/dpe_inst/u_mac/B_i[11] (MAC32_top)                0.00       9.88 r
  m_mul/dpe_inst/u_mac/SpecialCaseDetector/B_i[11] (SpecialCaseDetector_PARM_XLEN32_PARM_EXP8_PARM_MANT23)
                                                          0.00       9.88 r
  m_mul/dpe_inst/u_mac/SpecialCaseDetector/U41/Y (OR2X1)
                                                          0.25      10.13 r
  m_mul/dpe_inst/u_mac/SpecialCaseDetector/U42/Y (NOR2X1)
                                                          0.12      10.25 f
  m_mul/dpe_inst/u_mac/SpecialCaseDetector/U43/Y (AND2X2)
                                                          0.22      10.47 f
  m_mul/dpe_inst/u_mac/SpecialCaseDetector/U44/Y (NAND3X1)
                                                          0.12      10.59 r
  m_mul/dpe_inst/u_mac/SpecialCaseDetector/U45/Y (INVX2)
                                                          0.11      10.70 f
  m_mul/dpe_inst/u_mac/SpecialCaseDetector/U54/Y (AOI21X1)
                                                          0.16      10.87 r
  m_mul/dpe_inst/u_mac/SpecialCaseDetector/B_DeN_o (SpecialCaseDetector_PARM_XLEN32_PARM_EXP8_PARM_MANT23)
                                                          0.00      10.87 r
  m_mul/dpe_inst/u_mac/U169/Y (INVX2)                     0.16      11.03 f
  m_mul/dpe_inst/u_mac/U174/Y (AND2X2)                    0.29      11.32 f
  m_mul/dpe_inst/u_mac/add_1_root_add_0_root_sub_138_2/B[3] (MAC32_top_DW01_add_15)
                                                          0.00      11.32 f
  m_mul/dpe_inst/u_mac/add_1_root_add_0_root_sub_138_2/U38/Y (OR2X2)
                                                          0.24      11.57 f
  m_mul/dpe_inst/u_mac/add_1_root_add_0_root_sub_138_2/U5/Y (AND2X2)
                                                          0.21      11.78 f
  m_mul/dpe_inst/u_mac/add_1_root_add_0_root_sub_138_2/U89/Y (NAND3X1)
                                                          0.12      11.90 r
  m_mul/dpe_inst/u_mac/add_1_root_add_0_root_sub_138_2/U88/Y (NAND2X1)
                                                          0.12      12.02 f
  m_mul/dpe_inst/u_mac/add_1_root_add_0_root_sub_138_2/U8/Y (XOR2X1)
                                                          0.20      12.22 r
  m_mul/dpe_inst/u_mac/add_1_root_add_0_root_sub_138_2/SUM[5] (MAC32_top_DW01_add_15)
                                                          0.00      12.22 r
  m_mul/dpe_inst/u_mac/add_0_root_add_0_root_sub_138_2/B[5] (MAC32_top_DW01_add_13)
                                                          0.00      12.22 r
  m_mul/dpe_inst/u_mac/add_0_root_add_0_root_sub_138_2/U18/Y (OR2X2)
                                                          0.26      12.48 r
  m_mul/dpe_inst/u_mac/add_0_root_add_0_root_sub_138_2/U2/Y (INVX4)
                                                          0.09      12.58 f
  m_mul/dpe_inst/u_mac/add_0_root_add_0_root_sub_138_2/U57/Y (OAI21X1)
                                                          0.11      12.69 r
  m_mul/dpe_inst/u_mac/add_0_root_add_0_root_sub_138_2/U8/Y (AND2X2)
                                                          0.16      12.85 r
  m_mul/dpe_inst/u_mac/add_0_root_add_0_root_sub_138_2/U43/Y (NOR2X1)
                                                          0.11      12.96 f
  m_mul/dpe_inst/u_mac/add_0_root_add_0_root_sub_138_2/U42/Y (OAI21X1)
                                                          0.14      13.10 r
  m_mul/dpe_inst/u_mac/add_0_root_add_0_root_sub_138_2/U40/Y (AOI21X1)
                                                          0.16      13.26 f
  m_mul/dpe_inst/u_mac/add_0_root_add_0_root_sub_138_2/U38/Y (XNOR2X1)
                                                          0.20      13.46 r
  m_mul/dpe_inst/u_mac/add_0_root_add_0_root_sub_138_2/SUM[8] (MAC32_top_DW01_add_13)
                                                          0.00      13.46 r
  m_mul/dpe_inst/u_mac/U135/Y (INVX1)                     0.11      13.56 f
  m_mul/dpe_inst/u_mac/U251/Y (NAND2X1)                   0.12      13.68 r
  m_mul/dpe_inst/u_mac/U252/Y (OAI21X1)                   0.08      13.77 f
  m_mul/dpe_inst/u_mac/U254/Y (NAND2X1)                   0.23      14.00 r
  m_mul/dpe_inst/u_mac/PreNormalizer/Mv_halt_i (PreNormalizer_PARM_EXP8_PARM_MANT23_PARM_BIAS127)
                                                          0.00      14.00 r
  m_mul/dpe_inst/u_mac/PreNormalizer/U316/Y (INVX4)       0.16      14.16 f
  m_mul/dpe_inst/u_mac/PreNormalizer/U159/Y (AND2X2)      0.30      14.46 f
  m_mul/dpe_inst/u_mac/PreNormalizer/U161/Y (INVX2)       0.12      14.58 r
  m_mul/dpe_inst/u_mac/PreNormalizer/U236/Y (INVX4)       0.11      14.69 f
  m_mul/dpe_inst/u_mac/PreNormalizer/U182/Y (AND2X2)      0.19      14.88 f
  m_mul/dpe_inst/u_mac/PreNormalizer/U442/Y (NOR2X1)      0.10      14.98 r
  m_mul/dpe_inst/u_mac/PreNormalizer/U443/Y (NAND3X1)     0.08      15.06 f
  m_mul/dpe_inst/u_mac/PreNormalizer/U299/Y (INVX2)       0.11      15.17 r
  m_mul/dpe_inst/u_mac/PreNormalizer/U61/Y (INVX1)        0.12      15.29 f
  m_mul/dpe_inst/u_mac/PreNormalizer/U500/Y (AOI22X1)     0.15      15.44 r
  m_mul/dpe_inst/u_mac/PreNormalizer/U227/Y (AND2X2)      0.16      15.61 r
  m_mul/dpe_inst/u_mac/PreNormalizer/U896/Y (AOI22X1)     0.14      15.75 f
  m_mul/dpe_inst/u_mac/PreNormalizer/U897/Y (XOR2X1)      0.18      15.93 r
  m_mul/dpe_inst/u_mac/PreNormalizer/U898/Y (NOR2X1)      0.17      16.10 f
  m_mul/dpe_inst/u_mac/PreNormalizer/A_Mant_aligned_o[26] (PreNormalizer_PARM_EXP8_PARM_MANT23_PARM_BIAS127)
                                                          0.00      16.10 f
  m_mul/dpe_inst/u_mac/CarrySaveAdder/A_i[26] (Compressor32_XLEN48)
                                                          0.00      16.10 f
  m_mul/dpe_inst/u_mac/CarrySaveAdder/genblk1[26].FA/augend_i (FullAdder_561)
                                                          0.00      16.10 f
  m_mul/dpe_inst/u_mac/CarrySaveAdder/genblk1[26].FA/U1/Y (BUFX4)
                                                          0.26      16.37 f
  m_mul/dpe_inst/u_mac/CarrySaveAdder/genblk1[26].FA/U5/YS (FAX1)
                                                          0.41      16.77 r
  m_mul/dpe_inst/u_mac/CarrySaveAdder/genblk1[26].FA/sum_o (FullAdder_561)
                                                          0.00      16.77 r
  m_mul/dpe_inst/u_mac/CarrySaveAdder/Sum_o[26] (Compressor32_XLEN48)
                                                          0.00      16.77 r
  m_mul/dpe_inst/u_mac/EACAdder/CSA_sum_i[26] (EACAdder_PARM_MANT23)
                                                          0.00      16.77 r
  m_mul/dpe_inst/u_mac/EACAdder/U67/Y (INVX2)             0.09      16.87 f
  m_mul/dpe_inst/u_mac/EACAdder/add_1_root_add_0_root_add_18_2_ni/B[26] (EACAdder_PARM_MANT23_DW01_add_8)
                                                          0.00      16.87 f
  m_mul/dpe_inst/u_mac/EACAdder/add_1_root_add_0_root_add_18_2_ni/U5/Y (INVX2)
                                                          0.15      17.02 r
  m_mul/dpe_inst/u_mac/EACAdder/add_1_root_add_0_root_add_18_2_ni/U245/Y (NOR2X1)
                                                          0.17      17.18 f
  m_mul/dpe_inst/u_mac/EACAdder/add_1_root_add_0_root_add_18_2_ni/U243/Y (NAND2X1)
                                                          0.15      17.33 r
  m_mul/dpe_inst/u_mac/EACAdder/add_1_root_add_0_root_add_18_2_ni/U4/Y (INVX2)
                                                          0.17      17.50 f
  m_mul/dpe_inst/u_mac/EACAdder/add_1_root_add_0_root_add_18_2_ni/U218/Y (NAND3X1)
                                                          0.18      17.68 r
  m_mul/dpe_inst/u_mac/EACAdder/add_1_root_add_0_root_add_18_2_ni/U101/Y (INVX2)
                                                          0.10      17.78 f
  m_mul/dpe_inst/u_mac/EACAdder/add_1_root_add_0_root_add_18_2_ni/U205/Y (NAND3X1)
                                                          0.12      17.91 r
  m_mul/dpe_inst/u_mac/EACAdder/add_1_root_add_0_root_add_18_2_ni/U154/Y (NOR2X1)
                                                          0.16      18.07 f
  m_mul/dpe_inst/u_mac/EACAdder/add_1_root_add_0_root_add_18_2_ni/U91/Y (INVX2)
                                                          0.12      18.18 r
  m_mul/dpe_inst/u_mac/EACAdder/add_1_root_add_0_root_add_18_2_ni/U55/Y (INVX2)
                                                          0.12      18.30 f
  m_mul/dpe_inst/u_mac/EACAdder/add_1_root_add_0_root_add_18_2_ni/U186/Y (NAND2X1)
                                                          0.16      18.47 r
  m_mul/dpe_inst/u_mac/EACAdder/add_1_root_add_0_root_add_18_2_ni/U129/Y (XOR2X1)
                                                          0.23      18.70 f
  m_mul/dpe_inst/u_mac/EACAdder/add_1_root_add_0_root_add_18_2_ni/SUM[47] (EACAdder_PARM_MANT23_DW01_add_8)
                                                          0.00      18.70 f
  m_mul/dpe_inst/u_mac/EACAdder/sub_0_root_add_0_root_add_18_2_ni/A[47] (EACAdder_PARM_MANT23_DW01_sub_5)
                                                          0.00      18.70 f
  m_mul/dpe_inst/u_mac/EACAdder/sub_0_root_add_0_root_add_18_2_ni/U20/Y (INVX2)
                                                          0.12      18.82 r
  m_mul/dpe_inst/u_mac/EACAdder/sub_0_root_add_0_root_add_18_2_ni/U19/Y (NAND2X1)
                                                          0.07      18.90 f
  m_mul/dpe_inst/u_mac/EACAdder/sub_0_root_add_0_root_add_18_2_ni/U206/Y (NAND2X1)
                                                          0.12      19.02 r
  m_mul/dpe_inst/u_mac/EACAdder/sub_0_root_add_0_root_add_18_2_ni/U204/Y (NOR2X1)
                                                          0.17      19.19 f
  m_mul/dpe_inst/u_mac/EACAdder/sub_0_root_add_0_root_add_18_2_ni/U203/Y (NAND3X1)
                                                          0.22      19.41 r
  m_mul/dpe_inst/u_mac/EACAdder/sub_0_root_add_0_root_add_18_2_ni/U202/Y (INVX2)
                                                          0.08      19.49 f
  m_mul/dpe_inst/u_mac/EACAdder/sub_0_root_add_0_root_add_18_2_ni/U201/Y (NAND2X1)
                                                          0.11      19.59 r
  m_mul/dpe_inst/u_mac/EACAdder/sub_0_root_add_0_root_add_18_2_ni/U200/Y (AOI21X1)
                                                          0.16      19.75 f
  m_mul/dpe_inst/u_mac/EACAdder/sub_0_root_add_0_root_add_18_2_ni/U187/Y (AOI21X1)
                                                          0.17      19.91 r
  m_mul/dpe_inst/u_mac/EACAdder/sub_0_root_add_0_root_add_18_2_ni/U97/Y (XOR2X1)
                                                          0.20      20.11 r
  m_mul/dpe_inst/u_mac/EACAdder/sub_0_root_add_0_root_add_18_2_ni/DIFF[48] (EACAdder_PARM_MANT23_DW01_sub_5)
                                                          0.00      20.11 r
  m_mul/dpe_inst/u_mac/EACAdder/low_carry_inv_o (EACAdder_PARM_MANT23)
                                                          0.00      20.11 r
  m_mul/dpe_inst/u_mac/MSBIncrementer/low_carry_inv_i (MSBIncrementer_PARM_MANT23)
                                                          0.00      20.11 r
  m_mul/dpe_inst/u_mac/MSBIncrementer/U39/Y (BUFX2)       0.23      20.34 r
  m_mul/dpe_inst/u_mac/MSBIncrementer/U33/Y (INVX4)       0.16      20.50 f
  m_mul/dpe_inst/u_mac/MSBIncrementer/U35/Y (INVX8)       0.11      20.61 r
  m_mul/dpe_inst/u_mac/MSBIncrementer/U31/Y (MUX2X1)      0.23      20.84 r
  m_mul/dpe_inst/u_mac/MSBIncrementer/high_sum_inv_o[11] (MSBIncrementer_PARM_MANT23)
                                                          0.00      20.84 r
  m_mul/dpe_inst/u_mac/U392/Y (AOI22X1)                   0.09      20.93 f
  m_mul/dpe_inst/u_mac/U90/Y (AND2X2)                     0.31      21.24 f
  m_mul/dpe_inst/u_mac/U40/Y (INVX4)                      0.11      21.35 r
  m_mul/dpe_inst/u_mac/LeadingOneDetector/data_i[59] (LeadingOneDetector_Top_X_LEN74)
                                                          0.00      21.35 r
  m_mul/dpe_inst/u_mac/LeadingOneDetector/genblk1[1].lzd_base/base_data_i[2] (ZeroDetector_Base_XLEN8_7)
                                                          0.00      21.35 r
  m_mul/dpe_inst/u_mac/LeadingOneDetector/genblk1[1].lzd_base/U4/Y (NOR2X1)
                                                          0.12      21.47 f
  m_mul/dpe_inst/u_mac/LeadingOneDetector/genblk1[1].lzd_base/U6/Y (NAND2X1)
                                                          0.13      21.59 r
  m_mul/dpe_inst/u_mac/LeadingOneDetector/genblk1[1].lzd_base/U7/Y (NOR2X1)
                                                          0.12      21.72 f
  m_mul/dpe_inst/u_mac/LeadingOneDetector/genblk1[1].lzd_base/zero_o (ZeroDetector_Base_XLEN8_7)
                                                          0.00      21.72 f
  m_mul/dpe_inst/u_mac/LeadingOneDetector/genblk2[0].lzd_grouplv1/group_data_i[1] (ZeroDetector_Group_XLEN2_0)
                                                          0.00      21.72 f
  m_mul/dpe_inst/u_mac/LeadingOneDetector/genblk2[0].lzd_grouplv1/U1/Y (AND2X2)
                                                          0.23      21.94 f
  m_mul/dpe_inst/u_mac/LeadingOneDetector/genblk2[0].lzd_grouplv1/group_zero_o (ZeroDetector_Group_XLEN2_0)
                                                          0.00      21.94 f
  m_mul/dpe_inst/u_mac/LeadingOneDetector/lzd_grouplv2_0/group_data_i[0] (ZeroDetector_Group_XLEN2_3)
                                                          0.00      21.94 f
  m_mul/dpe_inst/u_mac/LeadingOneDetector/lzd_grouplv2_0/U1/Y (AND2X2)
                                                          0.24      22.18 f
  m_mul/dpe_inst/u_mac/LeadingOneDetector/lzd_grouplv2_0/group_zero_o (ZeroDetector_Group_XLEN2_3)
                                                          0.00      22.18 f
  m_mul/dpe_inst/u_mac/LeadingOneDetector/lzd_grouplv3/group_data_i[0] (ZeroDetector_Group_XLEN2_1)
                                                          0.00      22.18 f
  m_mul/dpe_inst/u_mac/LeadingOneDetector/lzd_grouplv3/U1/Y (AND2X2)
                                                          0.24      22.42 f
  m_mul/dpe_inst/u_mac/LeadingOneDetector/lzd_grouplv3/group_zero_o (ZeroDetector_Group_XLEN2_1)
                                                          0.00      22.42 f
  m_mul/dpe_inst/u_mac/LeadingOneDetector/U48/Y (BUFX2)
                                                          0.21      22.63 f
  m_mul/dpe_inst/u_mac/LeadingOneDetector/U109/Y (NOR2X1)
                                                          0.11      22.74 r
  m_mul/dpe_inst/u_mac/LeadingOneDetector/U111/Y (AOI22X1)
                                                          0.09      22.83 f
  m_mul/dpe_inst/u_mac/LeadingOneDetector/U112/Y (OAI21X1)
                                                          0.16      22.99 r
  m_mul/dpe_inst/u_mac/LeadingOneDetector/U113/Y (INVX2)
                                                          0.09      23.07 f
  m_mul/dpe_inst/u_mac/LeadingOneDetector/U71/Y (AND2X2)
                                                          0.23      23.30 f
  m_mul/dpe_inst/u_mac/LeadingOneDetector/U241/Y (NAND3X1)
                                                          0.17      23.47 r
  m_mul/dpe_inst/u_mac/LeadingOneDetector/shift_num_o[2] (LeadingOneDetector_Top_X_LEN74)
                                                          0.00      23.47 r
  m_mul/dpe_inst/u_mac/Normalizer/Shift_num_i[2] (Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7)
                                                          0.00      23.47 r
  m_mul/dpe_inst/u_mac/Normalizer/U83/Y (INVX2)           0.09      23.56 f
  m_mul/dpe_inst/u_mac/Normalizer/U87/Y (OAI21X1)         0.12      23.69 r
  m_mul/dpe_inst/u_mac/Normalizer/U88/Y (AOI21X1)         0.18      23.87 f
  m_mul/dpe_inst/u_mac/Normalizer/U91/Y (NAND2X1)         0.21      24.08 r
  m_mul/dpe_inst/u_mac/Normalizer/U21/Y (NAND2X1)         0.08      24.16 f
  m_mul/dpe_inst/u_mac/Normalizer/U17/Y (INVX2)           0.14      24.30 r
  m_mul/dpe_inst/u_mac/Normalizer/U37/Y (NAND2X1)         0.07      24.38 f
  m_mul/dpe_inst/u_mac/Normalizer/U34/Y (NAND2X1)         0.12      24.49 r
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/SH[1] (Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7_DW01_ash_0)
                                                          0.00      24.49 r
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/U758/Y (AOI21X1)
                                                          0.14      24.63 f
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/U441/Y (INVX2)
                                                          0.11      24.74 r
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/U475/Y (BUFX2)
                                                          0.22      24.96 r
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/U459/Y (INVX4)
                                                          0.15      25.10 f
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/U460/Y (INVX8)
                                                          0.20      25.31 r
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/M1_1_46/Y (MUX2X1)
                                                          0.25      25.56 f
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/U303/Y (INVX2)
                                                          0.12      25.68 r
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/U272/Y (INVX2)
                                                          0.07      25.76 f
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/U81/Y (MUX2X1)
                                                          0.20      25.95 r
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/M1_3_58/Y (MUX2X1)
                                                          0.13      26.08 f
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/U497/Y (INVX2)
                                                          0.09      26.18 r
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/M1_4_58/Y (MUX2X1)
                                                          0.13      26.31 f
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/U496/Y (INVX2)
                                                          0.09      26.39 r
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/M1_5_58/Y (MUX2X1)
                                                          0.12      26.51 f
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/U670/Y (NOR2X1)
                                                          0.12      26.63 r
  m_mul/dpe_inst/u_mac/Normalizer/sll_33/B[58] (Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7_DW01_ash_0)
                                                          0.00      26.63 r
  m_mul/dpe_inst/u_mac/Normalizer/Mant_norm_o[58] (Normalizer_PARM_EXP8_PARM_MANT23_PARM_LEADONE_WIDTH7)
                                                          0.00      26.63 r
  m_mul/dpe_inst/u_mac/Rounder/Mant_norm_i[58] (Rounder_PARM_EXP8_PARM_MANT23)
                                                          0.00      26.63 r
  m_mul/dpe_inst/u_mac/Rounder/U153/Y (INVX2)             0.13      26.77 f
  m_mul/dpe_inst/u_mac/Rounder/U156/Y (NAND3X1)           0.18      26.94 r
  m_mul/dpe_inst/u_mac/Rounder/U158/Y (NOR2X1)            0.18      27.12 f
  m_mul/dpe_inst/u_mac/Rounder/U164/Y (NAND3X1)           0.23      27.35 r
  m_mul/dpe_inst/u_mac/Rounder/U80/Y (OAI21X1)            0.16      27.51 f
  m_mul/dpe_inst/u_mac/Rounder/U82/Y (AND2X2)             0.34      27.85 f
  m_mul/dpe_inst/u_mac/Rounder/U223/Y (OAI22X1)           0.15      28.00 r
  m_mul/dpe_inst/u_mac/Rounder/U224/Y (AOI21X1)           0.14      28.14 f
  m_mul/dpe_inst/u_mac/Rounder/U226/Y (NAND2X1)           0.14      28.29 r
  m_mul/dpe_inst/u_mac/Rounder/add_175/A[10] (Rounder_PARM_EXP8_PARM_MANT23_DW01_add_3)
                                                          0.00      28.29 r
  m_mul/dpe_inst/u_mac/Rounder/add_175/U24/Y (AND2X1)     0.13      28.42 r
  m_mul/dpe_inst/u_mac/Rounder/add_175/U115/Y (AND2X2)
                                                          0.17      28.59 r
  m_mul/dpe_inst/u_mac/Rounder/add_175/U109/Y (NAND3X1)
                                                          0.08      28.66 f
  m_mul/dpe_inst/u_mac/Rounder/add_175/U108/Y (INVX2)     0.10      28.77 r
  m_mul/dpe_inst/u_mac/Rounder/add_175/U85/Y (NAND2X1)
                                                          0.06      28.83 f
  m_mul/dpe_inst/u_mac/Rounder/add_175/U47/Y (INVX1)      0.08      28.91 r
  m_mul/dpe_inst/u_mac/Rounder/add_175/U99/Y (AND2X2)     0.17      29.08 r
  m_mul/dpe_inst/u_mac/Rounder/add_175/SUM[24] (Rounder_PARM_EXP8_PARM_MANT23_DW01_add_3)
                                                          0.00      29.08 r
  m_mul/dpe_inst/u_mac/Rounder/U95/Y (INVX2)              0.11      29.19 f
  m_mul/dpe_inst/u_mac/Rounder/U89/Y (INVX4)              0.11      29.30 r
  m_mul/dpe_inst/u_mac/Rounder/U29/Y (BUFX4)              0.27      29.57 r
  m_mul/dpe_inst/u_mac/Rounder/U399/Y (MUX2X1)            0.21      29.78 r
  m_mul/dpe_inst/u_mac/Rounder/Mant_result_o[8] (Rounder_PARM_EXP8_PARM_MANT23)
                                                          0.00      29.78 r
  m_mul/dpe_inst/u_mac/Result_reg[8]/D (DFFSR)            0.00      29.78 r
  data arrival time                                                 29.78

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  m_mul/dpe_inst/u_mac/Result_reg[8]/CLK (DFFSR)          0.00      30.00 r
  library setup time                                     -0.22      29.78
  data required time                                                29.78
  --------------------------------------------------------------------------
  data required time                                                29.78
  data arrival time                                                -29.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -format Verilog -hierarchy -output MatrixMul_top.netlist
Writing verilog file '/u/ameyk/HW_For_AI/CNN_hand_written_digit/dc_run_v2/MatrixMul_top.netlist'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 3 nets to module WallaceTree_PARM_MANT23 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module PreNormalizer_PARM_EXP8_PARM_MANT23_PARM_BIAS127 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 287 nets to module MAC32_top using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW02_mult_1_DW02_mult_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW02_mult_0_DW02_mult_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100_DW02_mult_2_DW02_mult_4 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 3 nets to module MatrixMulEngine_MAX_M100_MAX_K100_MAX_N100 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1

dc_shell> exit

Memory usage for this session 57654 Mbytes.
Memory usage for this session including child processes 57654 Mbytes.
CPU usage for this session 72143 seconds ( 20.04 hours ).
Elapsed time for this session 89618 seconds ( 24.89 hours ).

Thank you...
