
*** Running vivado
    with args -log design_1_Top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Top_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_Top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/z7_hdmi_driver/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_Top_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_Top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19376
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1105.219 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Top_0_0' [c:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/bd/design_1/ip/design_1_Top_0_0/synth/design_1_Top_0_0.vhd:77]
INFO: [Synth 8-3491] module 'Top' declared at 'C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/Top.vhd:23' bound to instance 'U0' of component 'Top' [c:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/bd/design_1/ip/design_1_Top_0_0/synth/design_1_Top_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'Top' [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/Top.vhd:46]
INFO: [Synth 8-638] synthesizing module 'LoadUnLoadMem' [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/LoadUnLoadMem.vhd:51]
CRITICAL WARNING: [Synth 8-507] null range (15 downto 16) not supported [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/LoadUnLoadMem.vhd:128]
CRITICAL WARNING: [Synth 8-507] null range (15 downto 16) not supported [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/LoadUnLoadMem.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'LoadUnLoadMem' (1#1) [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/LoadUnLoadMem.vhd:51]
INFO: [Synth 8-638] synthesizing module 'hdmi_sync' [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/z7_hdmi_driver/src/hdmi_sync.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'hdmi_sync' (2#1) [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/z7_hdmi_driver/src/hdmi_sync.vhd:17]
INFO: [Synth 8-638] synthesizing module 'asteroid' [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/asteroid.vhd:38]
	Parameter asteroid_velocity bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'asteroid' (3#1) [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/asteroid.vhd:38]
INFO: [Synth 8-638] synthesizing module 'asteroid__parameterized0' [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/asteroid.vhd:38]
	Parameter asteroid_velocity bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'asteroid__parameterized0' (3#1) [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/asteroid.vhd:38]
INFO: [Synth 8-638] synthesizing module 'walls' [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/walls.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'walls' (4#1) [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/walls.vhd:34]
INFO: [Synth 8-638] synthesizing module 'space_ship' [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd:44]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd:221]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd-23.0, C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd-44.0 with 1st driver pin 'VCC' [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd-23.0, C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd-44.0 with 2nd driver pin 'GND' [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd:23]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd-23.0, C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd-44.0 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd-23.0, C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd-44.0 with 1st driver pin 'VCC' [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd-23.0, C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd-44.0 with 2nd driver pin 'GND' [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd:23]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd-23.0, C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd-44.0 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'space_ship' (5#1) [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd:44]
INFO: [Synth 8-638] synthesizing module 'missile' [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/missile.vhd:44]
	Parameter missile_velocity bound to: 1 - type: integer 
WARNING: [Synth 8-614] signal 'bar_x_reg_out' is read in the process but is not in the sensitivity list [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/missile.vhd:191]
WARNING: [Synth 8-614] signal 'bar_y_reg_out' is read in the process but is not in the sensitivity list [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/missile.vhd:191]
WARNING: [Synth 8-614] signal 'btn' is read in the process but is not in the sensitivity list [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/missile.vhd:220]
WARNING: [Synth 8-614] signal 'fire_btn_signal_out' is read in the process but is not in the sensitivity list [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/missile.vhd:220]
WARNING: [Synth 8-614] signal 'rom_addr' is read in the process but is not in the sensitivity list [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/missile.vhd:245]
WARNING: [Synth 8-614] signal 'rom_selector_reg' is read in the process but is not in the sensitivity list [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/missile.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'missile' (6#1) [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/missile.vhd:44]
INFO: [Synth 8-638] synthesizing module 'font_test_gen' [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/list_ch13_02_font_test_gen.vhd:27]
INFO: [Synth 8-638] synthesizing module 'font_rom' [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/list_ch13_01_font_rom.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'font_rom' (7#1) [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/list_ch13_01_font_rom.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'font_test_gen' (8#1) [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/list_ch13_02_font_test_gen.vhd:27]
WARNING: [Synth 8-614] signal 'missile_on' is read in the process but is not in the sensitivity list [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/Top.vhd:232]
WARNING: [Synth 8-614] signal 'missile_rgb' is read in the process but is not in the sensitivity list [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/Top.vhd:232]
WARNING: [Synth 8-614] signal 'rgb_text' is read in the process but is not in the sensitivity list [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/Top.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'Top' (9#1) [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/Top.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'design_1_Top_0_0' (10#1) [c:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/bd/design_1/ip/design_1_Top_0_0/synth/design_1_Top_0_0.vhd:77]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.219 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.219 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.219 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1105.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1194.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1194.551 ; gain = 0.133
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.551 ; gain = 89.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.551 ; gain = 89.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.551 ; gain = 89.332
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'LoadUnLoadMem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              unload_mem |                              001 |                              010
        wait_load_unload |                              010 |                              011
                load_mem |                              011 |                              001
               wait_done |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'LoadUnLoadMem'
WARNING: [Synth 8-327] inferring latch for variable 'rom_selector_reg' [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/space_ship.vhd:182]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_reg' [C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.srcs/sources_1/imports/Pong/VHDL/missile.vhd:249]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.551 ; gain = 89.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 15    
	   3 Input    4 Bit       Adders := 8     
+---Registers : 
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 15    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 3     
	   6 Input   16 Bit        Muxes := 2     
	  16 Input   16 Bit        Muxes := 7     
	   2 Input   13 Bit        Muxes := 4     
	   6 Input   13 Bit        Muxes := 1     
	  16 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 11    
	   3 Input   10 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   6 Input    1 Bit        Muxes := 4     
	  10 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1194.551 ; gain = 89.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-----------------------------+---------------+----------------+
|Module Name | RTL Object                  | Depth x Width | Implemented As | 
+------------+-----------------------------+---------------+----------------+
|Top         | text/font_unit/addr_reg_reg | 2048x8        | Block RAM      | 
+------------+-----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1194.551 ; gain = 89.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1194.551 ; gain = 89.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1219.613 ; gain = 114.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1234.391 ; gain = 129.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1234.391 ; gain = 129.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1234.391 ; gain = 129.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1234.391 ; gain = 129.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1234.391 ; gain = 129.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1234.391 ; gain = 129.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    61|
|2     |LUT1   |     8|
|3     |LUT2   |   125|
|4     |LUT3   |    77|
|5     |LUT4   |    71|
|6     |LUT5   |   147|
|7     |LUT6   |   335|
|8     |MUXF7  |     5|
|9     |MUXF8  |     1|
|10    |FDCE   |   127|
|11    |FDPE   |    34|
|12    |LD     |    12|
|13    |LDC    |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1234.391 ; gain = 129.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1234.391 ; gain = 39.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1234.391 ; gain = 129.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1246.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1246.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 12 instances
  LDC => LDCE: 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 13 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1246.418 ; gain = 141.199
INFO: [Common 17-1381] The checkpoint 'C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.runs/design_1_Top_0_0_synth_1/design_1_Top_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/HDLProjects/Revision3.0Working/Revision2.3/Revision2.3.runs/design_1_Top_0_0_synth_1/design_1_Top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Top_0_0_utilization_synth.rpt -pb design_1_Top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 15 22:15:53 2022...
