#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct  3 10:43:16 2019
# Process ID: 7532
# Current directory: C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7476 C:\Users\Yauheni_Zubko\Desktop\New folder\project_2 - Am\project_2.xpr
# Log file: C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/vivado.log
# Journal file: C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/project_2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Yauheni_Zubko/Desktop/project_2 - Am' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/project_2.srcs/sources_1/new/d_trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity d_trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/project_2.srcs/sources_1/new/dr_trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dr_trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/project_2.srcs/sources_1/new/jk_trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jk_trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/project_2.srcs/sources_1/new/rs_triggerx8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/project_2.srcs/sources_1/new/threest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity threest
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/project_2.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 24f1d102d11246e08066803ded3346b3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.jk_trigger [jk_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.dr_trigger [dr_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.d_trigger [d_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.threest [threest_default]
Compiling architecture counter_rtl of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 836.602 ; gain = 0.000
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/project_2.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 24f1d102d11246e08066803ded3346b3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.jk_trigger [jk_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.dr_trigger [dr_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.d_trigger [d_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.threest [threest_default]
Compiling architecture counter_rtl of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Yauheni_Zubko/Desktop/New folder/project_2 - Am/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 40 us
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 10:52:07 2019...
