<project>
<block name="ArchRATfile">
<input name="clk"/>
<input name="reset"/>
<input name="flush_in"/>
<input name="dump_in"/>
<input name="ArchDest0_in"/>
<input name="ArchDest1_in"/>
<input name="ArchDest2_in"/>
<input name="ArchDest3_in"/>
<input name="ArchDest4_in"/>
<input name="ArchDest5_in"/>
<input name="ArchDest6_in"/>
<input name="ArchDest7_in"/>
<input name="PhysDest0_in"/>
<input name="PhysDest1_in"/>
<input name="PhysDest2_in"/>
<input name="PhysDest3_in"/>
<input name="PhysDest4_in"/>
<input name="PhysDest5_in"/>
<input name="PhysDest6_in"/>
<input name="PhysDest7_in"/>
<input name="DestWrite0_in"/>
<input name="DestWrite1_in"/>
<input name="DestWrite2_in"/>
<input name="DestWrite3_in"/>
<input name="DestWrite4_in"/>
<input name="DestWrite5_in"/>
<input name="DestWrite6_in"/>
<input name="DestWrite7_in"/>
<output name="recover0_out"/>
<output name="recover1_out"/>
<output name="recover2_out"/>
<output name="recover3_out"/>
<output name="recover4_out"/>
<output name="recover5_out"/>
<output name="recover6_out"/>
<output name="recover7_out"/>
<instance name="RAM_8P"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<complexity cyclo1="36" cyclo2="28" nCaseStmts="1" nCaseItems="9" nLoops="0" nIfStmts="26" />
<volume nNodes="243" nStmts="3" nExprs="89" nInputs="28" nOutputs="8" nParams="0" nAlwaysClocks="2" nBAssign="9" nNBAssign="3" nWAssign="0" nOther="137" />
</block>
<block name="regs_EX_WB">
<input name="clk"/>
<input name="reset"/>
<input name="flush_in"/>
<input name="i0_from_exec_in"/>
<input name="i1_from_exec_in"/>
<input name="i2_from_exec_in"/>
<input name="i3_from_exec_in"/>
<input name="i4_from_exec_in"/>
<input name="i5_from_exec_in"/>
<input name="agen0_val_from_exec_in"/>
<input name="agen1_val_from_exec_in"/>
<input name="cond_val_from_exec_in"/>
<input name="val_from_exec_in"/>
<input name="write_from_exec_in"/>
<input name="dest_from_exec_in"/>
<input name="itlbmiss_in"/>
<output name="i0_to_wb_out"/>
<output name="i1_to_wb_out"/>
<output name="i2_to_wb_out"/>
<output name="i3_to_wb_out"/>
<output name="i4_to_wb_out"/>
<output name="i5_to_wb_out"/>
<output name="agen0_val_to_wb_out"/>
<output name="agen1_val_to_wb_out"/>
<output name="cond_val_to_wb_out"/>
<output name="val_to_wb_out"/>
<output name="write_to_wb_out"/>
<output name="dest_to_wb_out"/>
<output name="itlbmiss_to_wb_out"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<instance name="REGfn"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="208" nStmts="0" nExprs="78" nInputs="16" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="121" />
</block>
<block name="regs_WB_WB">
<input name="clk"/>
<input name="reset"/>
<input name="ret1_in"/>
<input name="ret2_in"/>
<input name="ret3_in"/>
<input name="ret4_in"/>
<input name="ret5_in"/>
<input name="ret6_in"/>
<input name="ret7_in"/>
<input name="ret8_in"/>
<input name="flush_in"/>
<input name="delayed_flush_in"/>
<input name="aliasflush_in"/>
<input name="br_v_in"/>
<input name="indir_v_in"/>
<input name="brdir_in"/>
<input name="flush_pc_in"/>
<output name="ret1_out"/>
<output name="ret2_out"/>
<output name="ret3_out"/>
<output name="ret4_out"/>
<output name="ret5_out"/>
<output name="ret6_out"/>
<output name="ret7_out"/>
<output name="ret8_out"/>
<output name="flush_out"/>
<output name="delayed_flush_out"/>
<output name="aliasflush_out"/>
<output name="br_v_out"/>
<output name="indir_v_out"/>
<output name="brdir_out"/>
<output name="flush_pc_out"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="198" nStmts="0" nExprs="75" nInputs="17" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="123" />
</block>
<block name="ROB">
<input name="clk"/>
<input name="reset"/>
<input name="new_insns1_in"/>
<input name="new_insns2_in"/>
<input name="new_insns3_in"/>
<input name="new_insns4_in"/>
<input name="br_finished1_in"/>
<input name="br_finished2_in"/>
<input name="st_finished1_in"/>
<input name="st_finished2_in"/>
<input name="finished1_in"/>
<input name="finished2_in"/>
<input name="finished3_in"/>
<input name="finished4_in"/>
<input name="finished5_in"/>
<input name="finished6_in"/>
<input name="finished7_in"/>
<input name="stall_in"/>
<input name="itlbmiss_in"/>
<input name="delayed_flush_in"/>
<output name="rob_id1_out"/>
<output name="rob_id2_out"/>
<output name="rob_id3_out"/>
<output name="rob_id4_out"/>
<output name="rob_full_out"/>
<output name="retired1_out"/>
<output name="retired2_out"/>
<output name="retired3_out"/>
<output name="retired4_out"/>
<output name="retired5_out"/>
<output name="retired6_out"/>
<output name="retired7_out"/>
<output name="retired8_out"/>
<output name="br_v_out"/>
<output name="indir_v_out"/>
<output name="brdir_out"/>
<output name="aliasflush_out"/>
<output name="flush_out"/>
<output name="new_pc_out"/>
<param name="MACHINE_WIDTH"/>
<param name="ROB_SIZE"/>
<param name="ROB_SIZE_LOG"/>
<param name="RETIRE_MASK"/>
<param name="ROBIDTAGSIZE"/>
<complexity cyclo1="90" cyclo2="72" nCaseStmts="2" nCaseItems="20" nLoops="5" nIfStmts="64" />
<volume nNodes="1159" nStmts="71" nExprs="89" nInputs="20" nOutputs="19" nParams="5" nAlwaysClocks="174" nBAssign="689" nNBAssign="37" nWAssign="15" nOther="84" />
</block>
</project>
