
proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bb8  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a0  08007d78  08007d78  00008d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008018  08008018  0000a098  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008018  08008018  00009018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008020  08008020  0000a098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008020  08008020  00009020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008024  08008024  00009024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20040000  08008028  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000690  20040098  080080c0  0000a098  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20040728  080080c0  0000a728  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a098  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012243  00000000  00000000  0000a0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b23  00000000  00000000  0001c30b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001018  00000000  00000000  0001ee30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c96  00000000  00000000  0001fe48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000292c5  00000000  00000000  00020ade  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011e32  00000000  00000000  00049da3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105910  00000000  00000000  0005bbd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001614e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b8c  00000000  00000000  00161528  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  001660b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20040098 	.word	0x20040098
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08007d60 	.word	0x08007d60

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2004009c 	.word	0x2004009c
 80001fc:	08007d60 	.word	0x08007d60

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <_write>:
  return ver;
}


int _write(int file, char *ptr, int len)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
  (void)file;
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	b29a      	uxth	r2, r3
 80005ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005f0:	68b9      	ldr	r1, [r7, #8]
 80005f2:	4804      	ldr	r0, [pc, #16]	@ (8000604 <_write+0x28>)
 80005f4:	f005 fb92 	bl	8005d1c <HAL_UART_Transmit>
  return len;
 80005f8:	687b      	ldr	r3, [r7, #4]
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	3710      	adds	r7, #16
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	200400b4 	.word	0x200400b4

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b0c6      	sub	sp, #280	@ 0x118
 800060c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060e:	f002 fed2 	bl	80033b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000612:	f000 f893 	bl	800073c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000616:	f000 f961 	bl	80008dc <MX_GPIO_Init>
  MX_SPI1_Init();
 800061a:	f000 f921 	bl	8000860 <MX_SPI1_Init>
  MX_LPUART1_UART_Init();
 800061e:	f000 f8d3 	bl	80007c8 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  ethernet_start();                   // DHCP â†’ static fallback
 8000622:	f000 fd15 	bl	8001050 <ethernet_start>
  net_start_server(NET_SERVER_PORT);  // default 5000
 8000626:	f241 3088 	movw	r0, #5000	@ 0x1388
 800062a:	f000 fda1 	bl	8001170 <net_start_server>

  printf("nc -v <ip> %u\r\n", NET_SERVER_PORT);
 800062e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000632:	4839      	ldr	r0, [pc, #228]	@ (8000718 <main+0x110>)
 8000634:	f006 fb16 	bl	8006c64 <iprintf>
  printf("nc -v <ip> 5000   (type lines, press Enter)\r\n");
 8000638:	4838      	ldr	r0, [pc, #224]	@ (800071c <main+0x114>)
 800063a:	f006 fb7b 	bl	8006d34 <puts>

  int last_connected = 0;
 800063e:	2300      	movs	r3, #0
 8000640:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  uint32_t last_tick = 0;
 8000644:	2300      	movs	r3, #0
 8000646:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

  for (;;) {
    net_poll();  // keep the socket serviced
 800064a:	f000 fdf3 	bl	8001234 <net_poll>

    int connected = net_is_connected();
 800064e:	f000 fdd9 	bl	8001204 <net_is_connected>
 8000652:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c

    // Send a one-time greeting right after a client connects
    if (connected && !last_connected) {
 8000656:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800065a:	2b00      	cmp	r3, #0
 800065c:	d009      	beq.n	8000672 <main+0x6a>
 800065e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000662:	2b00      	cmp	r3, #0
 8000664:	d105      	bne.n	8000672 <main+0x6a>
      printf("Connected!\n");
 8000666:	482e      	ldr	r0, [pc, #184]	@ (8000720 <main+0x118>)
 8000668:	f006 fb64 	bl	8006d34 <puts>
      net_send_str("Hello from Nucleo! Type something and press Enter; I'll echo ACK.");
 800066c:	482d      	ldr	r0, [pc, #180]	@ (8000724 <main+0x11c>)
 800066e:	f000 fef1 	bl	8001454 <net_send_str>
    }

    // Example: send a periodic message every 1s while connected
    uint32_t now = HAL_GetTick();
 8000672:	f002 ff09 	bl	8003488 <HAL_GetTick>
 8000676:	f8c7 0108 	str.w	r0, [r7, #264]	@ 0x108
    if (connected && (now - last_tick) >= 1000) {
 800067a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800067e:	2b00      	cmp	r3, #0
 8000680:	d016      	beq.n	80006b0 <main+0xa8>
 8000682:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8000686:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800068a:	1ad3      	subs	r3, r2, r3
 800068c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000690:	d30e      	bcc.n	80006b0 <main+0xa8>
      char buf[64];
      snprintf(buf, sizeof buf, "tick %lu ms\n", (unsigned long)now);
 8000692:	1d38      	adds	r0, r7, #4
 8000694:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000698:	4a23      	ldr	r2, [pc, #140]	@ (8000728 <main+0x120>)
 800069a:	2140      	movs	r1, #64	@ 0x40
 800069c:	f006 f9ea 	bl	8006a74 <sniprintf>
      net_send_str(buf);
 80006a0:	1d3b      	adds	r3, r7, #4
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 fed6 	bl	8001454 <net_send_str>
      last_tick = now;
 80006a8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80006ac:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    }

    char line[256];
    int n = net_recv_line(line, sizeof line, 0);  // non-blocking
 80006b0:	1d3b      	adds	r3, r7, #4
 80006b2:	2200      	movs	r2, #0
 80006b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006b8:	4618      	mov	r0, r3
 80006ba:	f000 ff0d 	bl	80014d8 <net_recv_line>
 80006be:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
    if (n > 0) {
 80006c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	dd20      	ble.n	800070c <main+0x104>
      HAL_UART_Transmit(&hlpuart1, (uint8_t*)"RX: ", 4, HAL_MAX_DELAY);
 80006ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006ce:	2204      	movs	r2, #4
 80006d0:	4916      	ldr	r1, [pc, #88]	@ (800072c <main+0x124>)
 80006d2:	4817      	ldr	r0, [pc, #92]	@ (8000730 <main+0x128>)
 80006d4:	f005 fb22 	bl	8005d1c <HAL_UART_Transmit>
      HAL_UART_Transmit(&hlpuart1, (uint8_t*)line, n, HAL_MAX_DELAY);
 80006d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80006dc:	b29a      	uxth	r2, r3
 80006de:	1d39      	adds	r1, r7, #4
 80006e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006e4:	4812      	ldr	r0, [pc, #72]	@ (8000730 <main+0x128>)
 80006e6:	f005 fb19 	bl	8005d1c <HAL_UART_Transmit>
      HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\n", 1, HAL_MAX_DELAY);
 80006ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006ee:	2201      	movs	r2, #1
 80006f0:	4910      	ldr	r1, [pc, #64]	@ (8000734 <main+0x12c>)
 80006f2:	480f      	ldr	r0, [pc, #60]	@ (8000730 <main+0x128>)
 80006f4:	f005 fb12 	bl	8005d1c <HAL_UART_Transmit>

      net_send_str("ACK: ");
 80006f8:	480f      	ldr	r0, [pc, #60]	@ (8000738 <main+0x130>)
 80006fa:	f000 feab 	bl	8001454 <net_send_str>
      net_send_str(line);
 80006fe:	1d3b      	adds	r3, r7, #4
 8000700:	4618      	mov	r0, r3
 8000702:	f000 fea7 	bl	8001454 <net_send_str>
      net_send_str("\n");
 8000706:	480b      	ldr	r0, [pc, #44]	@ (8000734 <main+0x12c>)
 8000708:	f000 fea4 	bl	8001454 <net_send_str>
    }

    last_connected = connected;
 800070c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000710:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  for (;;) {
 8000714:	e799      	b.n	800064a <main+0x42>
 8000716:	bf00      	nop
 8000718:	08007d78 	.word	0x08007d78
 800071c:	08007d88 	.word	0x08007d88
 8000720:	08007db8 	.word	0x08007db8
 8000724:	08007dc4 	.word	0x08007dc4
 8000728:	08007e08 	.word	0x08007e08
 800072c:	08007e18 	.word	0x08007e18
 8000730:	200400b4 	.word	0x200400b4
 8000734:	08007e20 	.word	0x08007e20
 8000738:	08007e24 	.word	0x08007e24

0800073c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b096      	sub	sp, #88	@ 0x58
 8000740:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000742:	f107 0314 	add.w	r3, r7, #20
 8000746:	2244      	movs	r2, #68	@ 0x44
 8000748:	2100      	movs	r1, #0
 800074a:	4618      	mov	r0, r3
 800074c:	f006 fafa 	bl	8006d44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000750:	463b      	mov	r3, r7
 8000752:	2200      	movs	r2, #0
 8000754:	601a      	str	r2, [r3, #0]
 8000756:	605a      	str	r2, [r3, #4]
 8000758:	609a      	str	r2, [r3, #8]
 800075a:	60da      	str	r2, [r3, #12]
 800075c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800075e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000762:	f003 f9c1 	bl	8003ae8 <HAL_PWREx_ControlVoltageScaling>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800076c:	f000 fb2e 	bl	8000dcc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000770:	2310      	movs	r3, #16
 8000772:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000774:	2301      	movs	r3, #1
 8000776:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000778:	2300      	movs	r3, #0
 800077a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800077c:	2360      	movs	r3, #96	@ 0x60
 800077e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000780:	2300      	movs	r3, #0
 8000782:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000784:	f107 0314 	add.w	r3, r7, #20
 8000788:	4618      	mov	r0, r3
 800078a:	f003 fa61 	bl	8003c50 <HAL_RCC_OscConfig>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000794:	f000 fb1a 	bl	8000dcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000798:	230f      	movs	r3, #15
 800079a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800079c:	2300      	movs	r3, #0
 800079e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a0:	2300      	movs	r3, #0
 80007a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007a4:	2300      	movs	r3, #0
 80007a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007a8:	2300      	movs	r3, #0
 80007aa:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007ac:	463b      	mov	r3, r7
 80007ae:	2100      	movs	r1, #0
 80007b0:	4618      	mov	r0, r3
 80007b2:	f003 fe67 	bl	8004484 <HAL_RCC_ClockConfig>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80007bc:	f000 fb06 	bl	8000dcc <Error_Handler>
  }
}
 80007c0:	bf00      	nop
 80007c2:	3758      	adds	r7, #88	@ 0x58
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80007cc:	4b22      	ldr	r3, [pc, #136]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 80007ce:	4a23      	ldr	r2, [pc, #140]	@ (800085c <MX_LPUART1_UART_Init+0x94>)
 80007d0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80007d2:	4b21      	ldr	r3, [pc, #132]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 80007d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007d8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007da:	4b1f      	ldr	r3, [pc, #124]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80007e0:	4b1d      	ldr	r3, [pc, #116]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80007e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80007ec:	4b1a      	ldr	r3, [pc, #104]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 80007ee:	220c      	movs	r2, #12
 80007f0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007f2:	4b19      	ldr	r3, [pc, #100]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007f8:	4b17      	ldr	r3, [pc, #92]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007fe:	4b16      	ldr	r3, [pc, #88]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 8000800:	2200      	movs	r2, #0
 8000802:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000804:	4b14      	ldr	r3, [pc, #80]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 8000806:	2200      	movs	r2, #0
 8000808:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800080a:	4b13      	ldr	r3, [pc, #76]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 800080c:	2200      	movs	r2, #0
 800080e:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000810:	4811      	ldr	r0, [pc, #68]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 8000812:	f005 fa33 	bl	8005c7c <HAL_UART_Init>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800081c:	f000 fad6 	bl	8000dcc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000820:	2100      	movs	r1, #0
 8000822:	480d      	ldr	r0, [pc, #52]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 8000824:	f006 f85c 	bl	80068e0 <HAL_UARTEx_SetTxFifoThreshold>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800082e:	f000 facd 	bl	8000dcc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000832:	2100      	movs	r1, #0
 8000834:	4808      	ldr	r0, [pc, #32]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 8000836:	f006 f891 	bl	800695c <HAL_UARTEx_SetRxFifoThreshold>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000840:	f000 fac4 	bl	8000dcc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000844:	4804      	ldr	r0, [pc, #16]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 8000846:	f006 f812 	bl	800686e <HAL_UARTEx_DisableFifoMode>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000850:	f000 fabc 	bl	8000dcc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000854:	bf00      	nop
 8000856:	bd80      	pop	{r7, pc}
 8000858:	200400b4 	.word	0x200400b4
 800085c:	40008000 	.word	0x40008000

08000860 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000864:	4b1b      	ldr	r3, [pc, #108]	@ (80008d4 <MX_SPI1_Init+0x74>)
 8000866:	4a1c      	ldr	r2, [pc, #112]	@ (80008d8 <MX_SPI1_Init+0x78>)
 8000868:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800086a:	4b1a      	ldr	r3, [pc, #104]	@ (80008d4 <MX_SPI1_Init+0x74>)
 800086c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000870:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000872:	4b18      	ldr	r3, [pc, #96]	@ (80008d4 <MX_SPI1_Init+0x74>)
 8000874:	2200      	movs	r2, #0
 8000876:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000878:	4b16      	ldr	r3, [pc, #88]	@ (80008d4 <MX_SPI1_Init+0x74>)
 800087a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800087e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000880:	4b14      	ldr	r3, [pc, #80]	@ (80008d4 <MX_SPI1_Init+0x74>)
 8000882:	2200      	movs	r2, #0
 8000884:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000886:	4b13      	ldr	r3, [pc, #76]	@ (80008d4 <MX_SPI1_Init+0x74>)
 8000888:	2200      	movs	r2, #0
 800088a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800088c:	4b11      	ldr	r3, [pc, #68]	@ (80008d4 <MX_SPI1_Init+0x74>)
 800088e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000892:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000894:	4b0f      	ldr	r3, [pc, #60]	@ (80008d4 <MX_SPI1_Init+0x74>)
 8000896:	2208      	movs	r2, #8
 8000898:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800089a:	4b0e      	ldr	r3, [pc, #56]	@ (80008d4 <MX_SPI1_Init+0x74>)
 800089c:	2200      	movs	r2, #0
 800089e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008a0:	4b0c      	ldr	r3, [pc, #48]	@ (80008d4 <MX_SPI1_Init+0x74>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008a6:	4b0b      	ldr	r3, [pc, #44]	@ (80008d4 <MX_SPI1_Init+0x74>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80008ac:	4b09      	ldr	r3, [pc, #36]	@ (80008d4 <MX_SPI1_Init+0x74>)
 80008ae:	2207      	movs	r2, #7
 80008b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008b2:	4b08      	ldr	r3, [pc, #32]	@ (80008d4 <MX_SPI1_Init+0x74>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80008b8:	4b06      	ldr	r3, [pc, #24]	@ (80008d4 <MX_SPI1_Init+0x74>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008be:	4805      	ldr	r0, [pc, #20]	@ (80008d4 <MX_SPI1_Init+0x74>)
 80008c0:	f004 fdb6 	bl	8005430 <HAL_SPI_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80008ca:	f000 fa7f 	bl	8000dcc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008ce:	bf00      	nop
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	20040148 	.word	0x20040148
 80008d8:	40013000 	.word	0x40013000

080008dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b08e      	sub	sp, #56	@ 0x38
 80008e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
 80008ea:	605a      	str	r2, [r3, #4]
 80008ec:	609a      	str	r2, [r3, #8]
 80008ee:	60da      	str	r2, [r3, #12]
 80008f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008f2:	4bb3      	ldr	r3, [pc, #716]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 80008f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f6:	4ab2      	ldr	r2, [pc, #712]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 80008f8:	f043 0310 	orr.w	r3, r3, #16
 80008fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008fe:	4bb0      	ldr	r3, [pc, #704]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000902:	f003 0310 	and.w	r3, r3, #16
 8000906:	623b      	str	r3, [r7, #32]
 8000908:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800090a:	4bad      	ldr	r3, [pc, #692]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090e:	4aac      	ldr	r2, [pc, #688]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 8000910:	f043 0304 	orr.w	r3, r3, #4
 8000914:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000916:	4baa      	ldr	r3, [pc, #680]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091a:	f003 0304 	and.w	r3, r3, #4
 800091e:	61fb      	str	r3, [r7, #28]
 8000920:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000922:	4ba7      	ldr	r3, [pc, #668]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000926:	4aa6      	ldr	r2, [pc, #664]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 8000928:	f043 0320 	orr.w	r3, r3, #32
 800092c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800092e:	4ba4      	ldr	r3, [pc, #656]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000932:	f003 0320 	and.w	r3, r3, #32
 8000936:	61bb      	str	r3, [r7, #24]
 8000938:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800093a:	4ba1      	ldr	r3, [pc, #644]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 800093c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093e:	4aa0      	ldr	r2, [pc, #640]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 8000940:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000944:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000946:	4b9e      	ldr	r3, [pc, #632]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 8000948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800094a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800094e:	617b      	str	r3, [r7, #20]
 8000950:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000952:	4b9b      	ldr	r3, [pc, #620]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 8000954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000956:	4a9a      	ldr	r2, [pc, #616]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 8000958:	f043 0301 	orr.w	r3, r3, #1
 800095c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800095e:	4b98      	ldr	r3, [pc, #608]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 8000960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000962:	f003 0301 	and.w	r3, r3, #1
 8000966:	613b      	str	r3, [r7, #16]
 8000968:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800096a:	4b95      	ldr	r3, [pc, #596]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 800096c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800096e:	4a94      	ldr	r2, [pc, #592]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 8000970:	f043 0302 	orr.w	r3, r3, #2
 8000974:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000976:	4b92      	ldr	r3, [pc, #584]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 8000978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800097a:	f003 0302 	and.w	r3, r3, #2
 800097e:	60fb      	str	r3, [r7, #12]
 8000980:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000982:	4b8f      	ldr	r3, [pc, #572]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 8000984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000986:	4a8e      	ldr	r2, [pc, #568]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 8000988:	f043 0308 	orr.w	r3, r3, #8
 800098c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800098e:	4b8c      	ldr	r3, [pc, #560]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 8000990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000992:	f003 0308 	and.w	r3, r3, #8
 8000996:	60bb      	str	r3, [r7, #8]
 8000998:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800099a:	4b89      	ldr	r3, [pc, #548]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 800099c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099e:	4a88      	ldr	r2, [pc, #544]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 80009a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80009a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009a6:	4b86      	ldr	r3, [pc, #536]	@ (8000bc0 <MX_GPIO_Init+0x2e4>)
 80009a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009ae:	607b      	str	r3, [r7, #4]
 80009b0:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80009b2:	f003 f93d 	bl	8003c30 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_SET);
 80009b6:	2201      	movs	r2, #1
 80009b8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009bc:	4881      	ldr	r0, [pc, #516]	@ (8000bc4 <MX_GPIO_Init+0x2e8>)
 80009be:	f003 f837 	bl	8003a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80009c2:	2201      	movs	r2, #1
 80009c4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009c8:	487f      	ldr	r0, [pc, #508]	@ (8000bc8 <MX_GPIO_Init+0x2ec>)
 80009ca:	f003 f831 	bl	8003a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 80009ce:	2200      	movs	r2, #0
 80009d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009d4:	487c      	ldr	r0, [pc, #496]	@ (8000bc8 <MX_GPIO_Init+0x2ec>)
 80009d6:	f003 f82b 	bl	8003a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009da:	230c      	movs	r3, #12
 80009dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009de:	2302      	movs	r3, #2
 80009e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e2:	2300      	movs	r3, #0
 80009e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e6:	2300      	movs	r3, #0
 80009e8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80009ea:	230d      	movs	r3, #13
 80009ec:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009f2:	4619      	mov	r1, r3
 80009f4:	4875      	ldr	r0, [pc, #468]	@ (8000bcc <MX_GPIO_Init+0x2f0>)
 80009f6:	f002 fe89 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80009fa:	2307      	movs	r3, #7
 80009fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009fe:	2312      	movs	r3, #18
 8000a00:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a02:	2300      	movs	r3, #0
 8000a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a06:	2303      	movs	r3, #3
 8000a08:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000a0a:	2304      	movs	r3, #4
 8000a0c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000a0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a12:	4619      	mov	r1, r3
 8000a14:	486b      	ldr	r0, [pc, #428]	@ (8000bc4 <MX_GPIO_Init+0x2e8>)
 8000a16:	f002 fe79 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000a1a:	2380      	movs	r3, #128	@ 0x80
 8000a1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1e:	2302      	movs	r3, #2
 8000a20:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	2300      	movs	r3, #0
 8000a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a26:	2300      	movs	r3, #0
 8000a28:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000a2a:	230d      	movs	r3, #13
 8000a2c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000a2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a32:	4619      	mov	r1, r3
 8000a34:	4863      	ldr	r0, [pc, #396]	@ (8000bc4 <MX_GPIO_Init+0x2e8>)
 8000a36:	f002 fe69 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000a3a:	233f      	movs	r3, #63	@ 0x3f
 8000a3c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000a3e:	230b      	movs	r3, #11
 8000a40:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4860      	ldr	r0, [pc, #384]	@ (8000bd0 <MX_GPIO_Init+0x2f4>)
 8000a4e:	f002 fe5d 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a52:	2301      	movs	r3, #1
 8000a54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a56:	2302      	movs	r3, #2
 8000a58:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000a62:	2301      	movs	r3, #1
 8000a64:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a70:	f002 fe4c 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000a74:	230a      	movs	r3, #10
 8000a76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000a78:	230b      	movs	r3, #11
 8000a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a84:	4619      	mov	r1, r3
 8000a86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a8a:	f002 fe3f 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a92:	2302      	movs	r3, #2
 8000a94:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	484a      	ldr	r0, [pc, #296]	@ (8000bd4 <MX_GPIO_Init+0x2f8>)
 8000aaa:	f002 fe2f 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ab2:	230b      	movs	r3, #11
 8000ab4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000abe:	4619      	mov	r1, r3
 8000ac0:	4844      	ldr	r0, [pc, #272]	@ (8000bd4 <MX_GPIO_Init+0x2f8>)
 8000ac2:	f002 fe23 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000ac6:	2344      	movs	r3, #68	@ 0x44
 8000ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000aca:	2303      	movs	r3, #3
 8000acc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ad2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	483e      	ldr	r0, [pc, #248]	@ (8000bd4 <MX_GPIO_Init+0x2f8>)
 8000ada:	f002 fe17 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000ade:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000ae2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aec:	2300      	movs	r3, #0
 8000aee:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000af0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000af4:	4619      	mov	r1, r3
 8000af6:	4833      	ldr	r0, [pc, #204]	@ (8000bc4 <MX_GPIO_Init+0x2e8>)
 8000af8:	f002 fe08 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000afc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b00:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b02:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b10:	4619      	mov	r1, r3
 8000b12:	482c      	ldr	r0, [pc, #176]	@ (8000bc4 <MX_GPIO_Init+0x2e8>)
 8000b14:	f002 fdfa 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000b18:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8000b1c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b22:	2300      	movs	r3, #0
 8000b24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b26:	2300      	movs	r3, #0
 8000b28:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b32:	4619      	mov	r1, r3
 8000b34:	4825      	ldr	r0, [pc, #148]	@ (8000bcc <MX_GPIO_Init+0x2f0>)
 8000b36:	f002 fde9 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000b3a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000b3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b40:	2302      	movs	r3, #2
 8000b42:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b44:	2300      	movs	r3, #0
 8000b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b54:	4619      	mov	r1, r3
 8000b56:	481d      	ldr	r0, [pc, #116]	@ (8000bcc <MX_GPIO_Init+0x2f0>)
 8000b58:	f002 fdd8 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b60:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b62:	2302      	movs	r3, #2
 8000b64:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b76:	4619      	mov	r1, r3
 8000b78:	4816      	ldr	r0, [pc, #88]	@ (8000bd4 <MX_GPIO_Init+0x2f8>)
 8000b7a:	f002 fdc7 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8000b7e:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8000b82:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b84:	2302      	movs	r3, #2
 8000b86:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000b90:	230d      	movs	r3, #13
 8000b92:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b98:	4619      	mov	r1, r3
 8000b9a:	480e      	ldr	r0, [pc, #56]	@ (8000bd4 <MX_GPIO_Init+0x2f8>)
 8000b9c:	f002 fdb6 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000ba0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000ba4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000baa:	2300      	movs	r3, #0
 8000bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8000bb2:	230e      	movs	r3, #14
 8000bb4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bba:	4619      	mov	r1, r3
 8000bbc:	e00c      	b.n	8000bd8 <MX_GPIO_Init+0x2fc>
 8000bbe:	bf00      	nop
 8000bc0:	40021000 	.word	0x40021000
 8000bc4:	48001400 	.word	0x48001400
 8000bc8:	48000c00 	.word	0x48000c00
 8000bcc:	48001000 	.word	0x48001000
 8000bd0:	48000800 	.word	0x48000800
 8000bd4:	48000400 	.word	0x48000400
 8000bd8:	4878      	ldr	r0, [pc, #480]	@ (8000dbc <MX_GPIO_Init+0x4e0>)
 8000bda:	f002 fd97 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000bde:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000be2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be4:	2302      	movs	r3, #2
 8000be6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bec:	2303      	movs	r3, #3
 8000bee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000bf0:	2307      	movs	r3, #7
 8000bf2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bf4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4871      	ldr	r0, [pc, #452]	@ (8000dc0 <MX_GPIO_Init+0x4e4>)
 8000bfc:	f002 fd86 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000c00:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000c04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c06:	2301      	movs	r3, #1
 8000c08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c0e:	2302      	movs	r3, #2
 8000c10:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c16:	4619      	mov	r1, r3
 8000c18:	4869      	ldr	r0, [pc, #420]	@ (8000dc0 <MX_GPIO_Init+0x4e4>)
 8000c1a:	f002 fd77 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000c1e:	2340      	movs	r3, #64	@ 0x40
 8000c20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c22:	2302      	movs	r3, #2
 8000c24:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c26:	2300      	movs	r3, #0
 8000c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000c2e:	230d      	movs	r3, #13
 8000c30:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c36:	4619      	mov	r1, r3
 8000c38:	4862      	ldr	r0, [pc, #392]	@ (8000dc4 <MX_GPIO_Init+0x4e8>)
 8000c3a:	f002 fd67 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000c3e:	2380      	movs	r3, #128	@ 0x80
 8000c40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c42:	2302      	movs	r3, #2
 8000c44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c46:	2300      	movs	r3, #0
 8000c48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c56:	4619      	mov	r1, r3
 8000c58:	485a      	ldr	r0, [pc, #360]	@ (8000dc4 <MX_GPIO_Init+0x4e8>)
 8000c5a:	f002 fd57 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000c5e:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000c62:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c64:	2302      	movs	r3, #2
 8000c66:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c6c:	2303      	movs	r3, #3
 8000c6e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000c70:	230c      	movs	r3, #12
 8000c72:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4852      	ldr	r0, [pc, #328]	@ (8000dc4 <MX_GPIO_Init+0x4e8>)
 8000c7c:	f002 fd46 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000c80:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000c84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c86:	2302      	movs	r3, #2
 8000c88:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c8e:	2303      	movs	r3, #3
 8000c90:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000c92:	230a      	movs	r3, #10
 8000c94:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ca0:	f002 fd34 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ca4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ca8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000caa:	2300      	movs	r3, #0
 8000cac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cbc:	f002 fd26 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ccc:	2303      	movs	r3, #3
 8000cce:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000cd0:	2309      	movs	r3, #9
 8000cd2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4839      	ldr	r0, [pc, #228]	@ (8000dc0 <MX_GPIO_Init+0x4e4>)
 8000cdc:	f002 fd16 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ce0:	2304      	movs	r3, #4
 8000ce2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cec:	2303      	movs	r3, #3
 8000cee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000cf0:	230c      	movs	r3, #12
 8000cf2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cf4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4831      	ldr	r0, [pc, #196]	@ (8000dc0 <MX_GPIO_Init+0x4e4>)
 8000cfc:	f002 fd06 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000d00:	2378      	movs	r3, #120	@ 0x78
 8000d02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d04:	2302      	movs	r3, #2
 8000d06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d0c:	2303      	movs	r3, #3
 8000d0e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d10:	2307      	movs	r3, #7
 8000d12:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4829      	ldr	r0, [pc, #164]	@ (8000dc0 <MX_GPIO_Init+0x4e4>)
 8000d1c:	f002 fcf6 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000d20:	2338      	movs	r3, #56	@ 0x38
 8000d22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d24:	2302      	movs	r3, #2
 8000d26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d30:	2306      	movs	r3, #6
 8000d32:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4820      	ldr	r0, [pc, #128]	@ (8000dbc <MX_GPIO_Init+0x4e0>)
 8000d3c:	f002 fce6 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d40:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d46:	2312      	movs	r3, #18
 8000d48:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d4e:	2303      	movs	r3, #3
 8000d50:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d52:	2304      	movs	r3, #4
 8000d54:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	4817      	ldr	r0, [pc, #92]	@ (8000dbc <MX_GPIO_Init+0x4e0>)
 8000d5e:	f002 fcd5 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d62:	2301      	movs	r3, #1
 8000d64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d66:	2302      	movs	r3, #2
 8000d68:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000d72:	2302      	movs	r3, #2
 8000d74:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4812      	ldr	r0, [pc, #72]	@ (8000dc8 <MX_GPIO_Init+0x4ec>)
 8000d7e:	f002 fcc5 	bl	800370c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000d82:	2200      	movs	r2, #0
 8000d84:	2100      	movs	r1, #0
 8000d86:	2028      	movs	r0, #40	@ 0x28
 8000d88:	f002 fc89 	bl	800369e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d8c:	2028      	movs	r0, #40	@ 0x28
 8000d8e:	f002 fca2 	bl	80036d6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  // MARK- my code
  // configure PA5/6/7 for SPI
  GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
 8000d92:	23e0      	movs	r3, #224	@ 0xe0
 8000d94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d96:	2302      	movs	r3, #2
 8000d98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d9e:	2303      	movs	r3, #3
 8000da0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000da2:	2305      	movs	r3, #5
 8000da4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000daa:	4619      	mov	r1, r3
 8000dac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000db0:	f002 fcac 	bl	800370c <HAL_GPIO_Init>

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000db4:	bf00      	nop
 8000db6:	3738      	adds	r7, #56	@ 0x38
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	48000400 	.word	0x48000400
 8000dc0:	48000c00 	.word	0x48000c00
 8000dc4:	48000800 	.word	0x48000800
 8000dc8:	48001000 	.word	0x48001000

08000dcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dd0:	b672      	cpsid	i
}
 8000dd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dd4:	bf00      	nop
 8000dd6:	e7fd      	b.n	8000dd4 <Error_Handler+0x8>

08000dd8 <wizchip_select>:
extern SPI_HandleTypeDef  hspi1;
extern UART_HandleTypeDef hlpuart1;

/* ===== SPI â†” W5500 glue ===== */

static inline void wizchip_select(void)   { HAL_GPIO_WritePin(W5500_CS_GPIO_Port,  W5500_CS_Pin,  GPIO_PIN_RESET); }
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000de2:	4802      	ldr	r0, [pc, #8]	@ (8000dec <wizchip_select+0x14>)
 8000de4:	f002 fe24 	bl	8003a30 <HAL_GPIO_WritePin>
 8000de8:	bf00      	nop
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	48000c00 	.word	0x48000c00

08000df0 <wizchip_deselect>:
static inline void wizchip_deselect(void) { HAL_GPIO_WritePin(W5500_CS_GPIO_Port,  W5500_CS_Pin,  GPIO_PIN_SET);   }
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	2201      	movs	r2, #1
 8000df6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000dfa:	4802      	ldr	r0, [pc, #8]	@ (8000e04 <wizchip_deselect+0x14>)
 8000dfc:	f002 fe18 	bl	8003a30 <HAL_GPIO_WritePin>
 8000e00:	bf00      	nop
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	48000c00 	.word	0x48000c00

08000e08 <wizchip_read>:

static uint8_t wizchip_read(void) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af02      	add	r7, sp, #8
  uint8_t tx=0xFF, rx=0x00;
 8000e0e:	23ff      	movs	r3, #255	@ 0xff
 8000e10:	71fb      	strb	r3, [r7, #7]
 8000e12:	2300      	movs	r3, #0
 8000e14:	71bb      	strb	r3, [r7, #6]
  HAL_SPI_TransmitReceive(&hspi1, &tx, &rx, 1, HAL_MAX_DELAY);
 8000e16:	1dba      	adds	r2, r7, #6
 8000e18:	1df9      	adds	r1, r7, #7
 8000e1a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e1e:	9300      	str	r3, [sp, #0]
 8000e20:	2301      	movs	r3, #1
 8000e22:	4804      	ldr	r0, [pc, #16]	@ (8000e34 <wizchip_read+0x2c>)
 8000e24:	f004 fba7 	bl	8005576 <HAL_SPI_TransmitReceive>
  return rx;
 8000e28:	79bb      	ldrb	r3, [r7, #6]
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	20040148 	.word	0x20040148

08000e38 <wizchip_write>:
static void wizchip_write(uint8_t wb) {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af02      	add	r7, sp, #8
 8000e3e:	4603      	mov	r3, r0
 8000e40:	71fb      	strb	r3, [r7, #7]
  uint8_t dummy;
  HAL_SPI_TransmitReceive(&hspi1, &wb, &dummy, 1, HAL_MAX_DELAY);
 8000e42:	f107 020f 	add.w	r2, r7, #15
 8000e46:	1df9      	adds	r1, r7, #7
 8000e48:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e4c:	9300      	str	r3, [sp, #0]
 8000e4e:	2301      	movs	r3, #1
 8000e50:	4803      	ldr	r0, [pc, #12]	@ (8000e60 <wizchip_write+0x28>)
 8000e52:	f004 fb90 	bl	8005576 <HAL_SPI_TransmitReceive>
}
 8000e56:	bf00      	nop
 8000e58:	3710      	adds	r7, #16
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	20040148 	.word	0x20040148

08000e64 <wizchip_readburst>:

static void wizchip_readburst(uint8_t *p, uint16_t l)  {
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af02      	add	r7, sp, #8
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	460b      	mov	r3, r1
 8000e6e:	807b      	strh	r3, [r7, #2]
  // To READ 'l' bytes, we must SEND 'l' dummy bytes.
  // We can send the (garbage) contents of the 'p' buffer as dummy data.
  // The 'p' buffer will be OVERWRITTEN with the data we receive.
  HAL_SPI_TransmitReceive(&hspi1, p, p, l, HAL_MAX_DELAY);
 8000e70:	887b      	ldrh	r3, [r7, #2]
 8000e72:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e76:	9200      	str	r2, [sp, #0]
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	6879      	ldr	r1, [r7, #4]
 8000e7c:	4803      	ldr	r0, [pc, #12]	@ (8000e8c <wizchip_readburst+0x28>)
 8000e7e:	f004 fb7a 	bl	8005576 <HAL_SPI_TransmitReceive>
}
 8000e82:	bf00      	nop
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20040148 	.word	0x20040148

08000e90 <wizchip_writeburst>:
static void wizchip_writeburst(uint8_t *p, uint16_t l) {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b084      	sub	sp, #16
 8000e94:	af02      	add	r7, sp, #8
 8000e96:	6078      	str	r0, [r7, #4]
 8000e98:	460b      	mov	r3, r1
 8000e9a:	807b      	strh	r3, [r7, #2]
  // To WRITE 'l' bytes, we must also READ 'l' dummy bytes.
  // We send the data from 'p'.
  // We can receive the (garbage) dummy data back into the 'p' buffer.
  HAL_SPI_TransmitReceive(&hspi1, p, p, l, HAL_MAX_DELAY);
 8000e9c:	887b      	ldrh	r3, [r7, #2]
 8000e9e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ea2:	9200      	str	r2, [sp, #0]
 8000ea4:	687a      	ldr	r2, [r7, #4]
 8000ea6:	6879      	ldr	r1, [r7, #4]
 8000ea8:	4803      	ldr	r0, [pc, #12]	@ (8000eb8 <wizchip_writeburst+0x28>)
 8000eaa:	f004 fb64 	bl	8005576 <HAL_SPI_TransmitReceive>
}
 8000eae:	bf00      	nop
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20040148 	.word	0x20040148

08000ebc <wizchip_hw_reset>:

static void wizchip_hw_reset(void) {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_RESET);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ec6:	4808      	ldr	r0, [pc, #32]	@ (8000ee8 <wizchip_hw_reset+0x2c>)
 8000ec8:	f002 fdb2 	bl	8003a30 <HAL_GPIO_WritePin>
  HAL_Delay(2);    /* >= 500us */
 8000ecc:	2002      	movs	r0, #2
 8000ece:	f002 fae7 	bl	80034a0 <HAL_Delay>
  HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_SET);
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ed8:	4803      	ldr	r0, [pc, #12]	@ (8000ee8 <wizchip_hw_reset+0x2c>)
 8000eda:	f002 fda9 	bl	8003a30 <HAL_GPIO_WritePin>
  HAL_Delay(50);   /* allow PLL/PHY settle */
 8000ede:	2032      	movs	r0, #50	@ 0x32
 8000ee0:	f002 fade 	bl	80034a0 <HAL_Delay>
}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	48000c00 	.word	0x48000c00

08000eec <w5500_chip_init>:

/* ===== Basic bring-up ===== */

int w5500_chip_init(void)
{
 8000eec:	b590      	push	{r4, r7, lr}
 8000eee:	b087      	sub	sp, #28
 8000ef0:	af00      	add	r7, sp, #0
  uint8_t memsize[2][8] = { /* TX and RX per socket in KB */
 8000ef2:	4b16      	ldr	r3, [pc, #88]	@ (8000f4c <w5500_chip_init+0x60>)
 8000ef4:	1d3c      	adds	r4, r7, #4
 8000ef6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ef8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    {2,2,2,2,2,2,2,2},
    {2,2,2,2,2,2,2,2}
  };

  wizchip_hw_reset();
 8000efc:	f7ff ffde 	bl	8000ebc <wizchip_hw_reset>

  reg_wizchip_cs_cbfunc     (wizchip_select, wizchip_deselect);
 8000f00:	4913      	ldr	r1, [pc, #76]	@ (8000f50 <w5500_chip_init+0x64>)
 8000f02:	4814      	ldr	r0, [pc, #80]	@ (8000f54 <w5500_chip_init+0x68>)
 8000f04:	f001 fcbe 	bl	8002884 <reg_wizchip_cs_cbfunc>
  reg_wizchip_spi_cbfunc    (wizchip_read, wizchip_write);
 8000f08:	4913      	ldr	r1, [pc, #76]	@ (8000f58 <w5500_chip_init+0x6c>)
 8000f0a:	4814      	ldr	r0, [pc, #80]	@ (8000f5c <w5500_chip_init+0x70>)
 8000f0c:	f001 fce0 	bl	80028d0 <reg_wizchip_spi_cbfunc>
  reg_wizchip_spiburst_cbfunc(wizchip_readburst, wizchip_writeburst);
 8000f10:	4913      	ldr	r1, [pc, #76]	@ (8000f60 <w5500_chip_init+0x74>)
 8000f12:	4814      	ldr	r0, [pc, #80]	@ (8000f64 <w5500_chip_init+0x78>)
 8000f14:	f001 fd08 	bl	8002928 <reg_wizchip_spiburst_cbfunc>

  /* Some ioLibrary versions return 0 on success (no RET_OK macro) */
  int8_t rc = ctlwizchip(CW_INIT_WIZCHIP, (void*)memsize);
 8000f18:	1d3b      	adds	r3, r7, #4
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	2004      	movs	r0, #4
 8000f1e:	f001 fd2f 	bl	8002980 <ctlwizchip>
 8000f22:	4603      	mov	r3, r0
 8000f24:	75fb      	strb	r3, [r7, #23]
  if (rc != 0) {
 8000f26:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d008      	beq.n	8000f40 <w5500_chip_init+0x54>
    printf("CW_INIT_WIZCHIP failed (rc=%d)\r\n", rc);
 8000f2e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000f32:	4619      	mov	r1, r3
 8000f34:	480c      	ldr	r0, [pc, #48]	@ (8000f68 <w5500_chip_init+0x7c>)
 8000f36:	f005 fe95 	bl	8006c64 <iprintf>
    return -1;
 8000f3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f3e:	e000      	b.n	8000f42 <w5500_chip_init+0x56>

  /* Not fatal if this differs, but helpful sanity check */
//  if (getVERSIONR() != 0x04) {
//    printf("W5500 VERSIONR=0x%02X\r\n", getVERSIONR());
//  }
  return 0;
 8000f40:	2300      	movs	r3, #0
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	371c      	adds	r7, #28
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd90      	pop	{r4, r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	08007e50 	.word	0x08007e50
 8000f50:	08000df1 	.word	0x08000df1
 8000f54:	08000dd9 	.word	0x08000dd9
 8000f58:	08000e39 	.word	0x08000e39
 8000f5c:	08000e09 	.word	0x08000e09
 8000f60:	08000e91 	.word	0x08000e91
 8000f64:	08000e65 	.word	0x08000e65
 8000f68:	08007e2c 	.word	0x08007e2c

08000f6c <net_print_info>:
  .dns  = {8,8,8,8},
  .dhcp = NETINFO_STATIC
};

void net_print_info(void)
{
 8000f6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f70:	b0a0      	sub	sp, #128	@ 0x80
 8000f72:	af10      	add	r7, sp, #64	@ 0x40
  wiz_NetInfo n; ctlnetwork(CN_GET_NETINFO, &n);
 8000f74:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f78:	4619      	mov	r1, r3
 8000f7a:	2001      	movs	r0, #1
 8000f7c:	f001 fdf0 	bl	8002b60 <ctlnetwork>
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
         "IP %d.%d.%d.%d  GW %d.%d.%d.%d  SN %d.%d.%d.%d  %s\r\n",
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 8000f80:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000f84:	469c      	mov	ip, r3
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 8000f86:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000f8a:	469e      	mov	lr, r3
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 8000f8c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000f90:	4698      	mov	r8, r3
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 8000f92:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000f96:	461e      	mov	r6, r3
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 8000f98:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000f9c:	627b      	str	r3, [r7, #36]	@ 0x24
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 8000f9e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000fa2:	623b      	str	r3, [r7, #32]
         n.ip[0],n.ip[1],n.ip[2],n.ip[3],
 8000fa4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000fa8:	61fb      	str	r3, [r7, #28]
         n.ip[0],n.ip[1],n.ip[2],n.ip[3],
 8000faa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000fae:	61bb      	str	r3, [r7, #24]
         n.ip[0],n.ip[1],n.ip[2],n.ip[3],
 8000fb0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000fb4:	617b      	str	r3, [r7, #20]
         n.ip[0],n.ip[1],n.ip[2],n.ip[3],
 8000fb6:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000fba:	613b      	str	r3, [r7, #16]
         n.gw[0],n.gw[1],n.gw[2],n.gw[3],
 8000fbc:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000fc0:	60fb      	str	r3, [r7, #12]
         n.gw[0],n.gw[1],n.gw[2],n.gw[3],
 8000fc2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000fc6:	60bb      	str	r3, [r7, #8]
         n.gw[0],n.gw[1],n.gw[2],n.gw[3],
 8000fc8:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000fcc:	607b      	str	r3, [r7, #4]
         n.gw[0],n.gw[1],n.gw[2],n.gw[3],
 8000fce:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000fd2:	461d      	mov	r5, r3
         n.sn[0],n.sn[1],n.sn[2],n.sn[3],
 8000fd4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000fd8:	461c      	mov	r4, r3
         n.sn[0],n.sn[1],n.sn[2],n.sn[3],
 8000fda:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000fde:	4618      	mov	r0, r3
         n.sn[0],n.sn[1],n.sn[2],n.sn[3],
 8000fe0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000fe4:	4619      	mov	r1, r3
         n.sn[0],n.sn[1],n.sn[2],n.sn[3],
 8000fe6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000fea:	461a      	mov	r2, r3
         (n.dhcp==NETINFO_DHCP) ? "DHCP" : "STATIC");
 8000fec:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d101      	bne.n	8000ff8 <net_print_info+0x8c>
 8000ff4:	4b13      	ldr	r3, [pc, #76]	@ (8001044 <net_print_info+0xd8>)
 8000ff6:	e000      	b.n	8000ffa <net_print_info+0x8e>
 8000ff8:	4b13      	ldr	r3, [pc, #76]	@ (8001048 <net_print_info+0xdc>)
 8000ffa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8000ffc:	920e      	str	r2, [sp, #56]	@ 0x38
 8000ffe:	910d      	str	r1, [sp, #52]	@ 0x34
 8001000:	900c      	str	r0, [sp, #48]	@ 0x30
 8001002:	940b      	str	r4, [sp, #44]	@ 0x2c
 8001004:	950a      	str	r5, [sp, #40]	@ 0x28
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	9309      	str	r3, [sp, #36]	@ 0x24
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	9308      	str	r3, [sp, #32]
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	9307      	str	r3, [sp, #28]
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	9306      	str	r3, [sp, #24]
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	9305      	str	r3, [sp, #20]
 800101a:	69bb      	ldr	r3, [r7, #24]
 800101c:	9304      	str	r3, [sp, #16]
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	9303      	str	r3, [sp, #12]
 8001022:	6a3b      	ldr	r3, [r7, #32]
 8001024:	9302      	str	r3, [sp, #8]
 8001026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001028:	9301      	str	r3, [sp, #4]
 800102a:	9600      	str	r6, [sp, #0]
 800102c:	4643      	mov	r3, r8
 800102e:	4672      	mov	r2, lr
 8001030:	4661      	mov	r1, ip
 8001032:	4806      	ldr	r0, [pc, #24]	@ (800104c <net_print_info+0xe0>)
 8001034:	f005 fe16 	bl	8006c64 <iprintf>
}
 8001038:	bf00      	nop
 800103a:	3740      	adds	r7, #64	@ 0x40
 800103c:	46bd      	mov	sp, r7
 800103e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001042:	bf00      	nop
 8001044:	08007e60 	.word	0x08007e60
 8001048:	08007e68 	.word	0x08007e68
 800104c:	08007e70 	.word	0x08007e70

08001050 <ethernet_start>:
    *last_ms += 1000U;
  }
}

void ethernet_start(void)
{
 8001050:	b5b0      	push	{r4, r5, r7, lr}
 8001052:	b086      	sub	sp, #24
 8001054:	af00      	add	r7, sp, #0
  printf("1. Initializing W5500 chip...\r\n");
 8001056:	481c      	ldr	r0, [pc, #112]	@ (80010c8 <ethernet_start+0x78>)
 8001058:	f005 fe6c 	bl	8006d34 <puts>
  if (w5500_chip_init() != 0) {
 800105c:	f7ff ff46 	bl	8000eec <w5500_chip_init>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d003      	beq.n	800106e <ethernet_start+0x1e>
    printf("   FATAL: W5500 chip init failed.\r\n");
 8001066:	4819      	ldr	r0, [pc, #100]	@ (80010cc <ethernet_start+0x7c>)
 8001068:	f005 fe64 	bl	8006d34 <puts>
 800106c:	e029      	b.n	80010c2 <ethernet_start+0x72>
    return;
  }

  // WE NEED THIS DELAY! DO NOT REMOVE IT!
  // do i know why this delay is needed? NO.
  HAL_Delay(1000);
 800106e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001072:	f002 fa15 	bl	80034a0 <HAL_Delay>

  /* Force static configuration */
  wiz_NetInfo ni = g_static_fallback;   // or fill a local struct here
 8001076:	4b16      	ldr	r3, [pc, #88]	@ (80010d0 <ethernet_start+0x80>)
 8001078:	463c      	mov	r4, r7
 800107a:	461d      	mov	r5, r3
 800107c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800107e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001080:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001084:	6020      	str	r0, [r4, #0]
 8001086:	3404      	adds	r4, #4
 8001088:	8021      	strh	r1, [r4, #0]
 800108a:	3402      	adds	r4, #2
 800108c:	0c0b      	lsrs	r3, r1, #16
 800108e:	7023      	strb	r3, [r4, #0]
  ni.dhcp = NETINFO_STATIC;             // make sure it's marked STATIC
 8001090:	2301      	movs	r3, #1
 8001092:	75bb      	strb	r3, [r7, #22]
  ctlnetwork(CN_SET_NETINFO, &ni);
 8001094:	463b      	mov	r3, r7
 8001096:	4619      	mov	r1, r3
 8001098:	2000      	movs	r0, #0
 800109a:	f001 fd61 	bl	8002b60 <ctlnetwork>

  /* Optional: wait for link (PHYCFGR.LNK) before continuing */
  while ((getPHYCFGR() & PHYCFGR_LNK_ON) == 0) HAL_Delay(10);
 800109e:	e002      	b.n	80010a6 <ethernet_start+0x56>
 80010a0:	200a      	movs	r0, #10
 80010a2:	f002 f9fd 	bl	80034a0 <HAL_Delay>
 80010a6:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80010aa:	f001 f8bf 	bl	800222c <WIZCHIP_READ>
 80010ae:	4603      	mov	r3, r0
 80010b0:	f003 0301 	and.w	r3, r3, #1
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d0f3      	beq.n	80010a0 <ethernet_start+0x50>

  printf("2. Static IP configured:\r\n");
 80010b8:	4806      	ldr	r0, [pc, #24]	@ (80010d4 <ethernet_start+0x84>)
 80010ba:	f005 fe3b 	bl	8006d34 <puts>
  net_print_info();
 80010be:	f7ff ff55 	bl	8000f6c <net_print_info>
}
 80010c2:	3718      	adds	r7, #24
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bdb0      	pop	{r4, r5, r7, pc}
 80010c8:	08007ec8 	.word	0x08007ec8
 80010cc:	08007ee8 	.word	0x08007ee8
 80010d0:	08007f5c 	.word	0x08007f5c
 80010d4:	08007f0c 	.word	0x08007f0c

080010d8 <rb_count>:
static uint16_t      g_port = NET_SERVER_PORT;

static uint8_t  rx_ring[NET_RX_BUFSZ];
static uint16_t rx_head = 0, rx_tail = 0;     /* head: write, tail: read */

static inline uint16_t rb_count(void) {
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  return (uint16_t)((NET_RX_BUFSZ + rx_head - rx_tail) % NET_RX_BUFSZ);
 80010dc:	4b09      	ldr	r3, [pc, #36]	@ (8001104 <rb_count+0x2c>)
 80010de:	881b      	ldrh	r3, [r3, #0]
 80010e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80010e4:	4a08      	ldr	r2, [pc, #32]	@ (8001108 <rb_count+0x30>)
 80010e6:	8812      	ldrh	r2, [r2, #0]
 80010e8:	1a9b      	subs	r3, r3, r2
 80010ea:	425a      	negs	r2, r3
 80010ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80010f0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80010f4:	bf58      	it	pl
 80010f6:	4253      	negpl	r3, r2
 80010f8:	b29b      	uxth	r3, r3
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr
 8001104:	200405ac 	.word	0x200405ac
 8001108:	200405ae 	.word	0x200405ae

0800110c <rb_space>:
static inline uint16_t rb_space(void) {
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  return (uint16_t)(NET_RX_BUFSZ - 1 - rb_count());
 8001110:	f7ff ffe2 	bl	80010d8 <rb_count>
 8001114:	4603      	mov	r3, r0
 8001116:	f5c3 737f 	rsb	r3, r3, #1020	@ 0x3fc
 800111a:	3303      	adds	r3, #3
 800111c:	b29b      	uxth	r3, r3
}
 800111e:	4618      	mov	r0, r3
 8001120:	bd80      	pop	{r7, pc}
	...

08001124 <rb_push_byte>:
static inline void rb_push_byte(uint8_t b) {
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
  if (rb_space() == 0) return;                /* drop on overflow */
 800112e:	f7ff ffed 	bl	800110c <rb_space>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d013      	beq.n	8001160 <rb_push_byte+0x3c>
  rx_ring[rx_head] = b;
 8001138:	4b0b      	ldr	r3, [pc, #44]	@ (8001168 <rb_push_byte+0x44>)
 800113a:	881b      	ldrh	r3, [r3, #0]
 800113c:	4619      	mov	r1, r3
 800113e:	4a0b      	ldr	r2, [pc, #44]	@ (800116c <rb_push_byte+0x48>)
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	5453      	strb	r3, [r2, r1]
  rx_head = (uint16_t)((rx_head + 1) % NET_RX_BUFSZ);
 8001144:	4b08      	ldr	r3, [pc, #32]	@ (8001168 <rb_push_byte+0x44>)
 8001146:	881b      	ldrh	r3, [r3, #0]
 8001148:	3301      	adds	r3, #1
 800114a:	425a      	negs	r2, r3
 800114c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001150:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001154:	bf58      	it	pl
 8001156:	4253      	negpl	r3, r2
 8001158:	b29a      	uxth	r2, r3
 800115a:	4b03      	ldr	r3, [pc, #12]	@ (8001168 <rb_push_byte+0x44>)
 800115c:	801a      	strh	r2, [r3, #0]
 800115e:	e000      	b.n	8001162 <rb_push_byte+0x3e>
  if (rb_space() == 0) return;                /* drop on overflow */
 8001160:	bf00      	nop
}
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	200405ac 	.word	0x200405ac
 800116c:	200401ac 	.word	0x200401ac

08001170 <net_start_server>:
  rx_tail = (uint16_t)((rx_tail + 1) % NET_RX_BUFSZ);
  return 1;
}

void net_start_server(uint16_t port)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	80fb      	strh	r3, [r7, #6]
  g_port = port;
 800117a:	4a1d      	ldr	r2, [pc, #116]	@ (80011f0 <net_start_server+0x80>)
 800117c:	88fb      	ldrh	r3, [r7, #6]
 800117e:	8013      	strh	r3, [r2, #0]
  rx_head = rx_tail = 0;
 8001180:	4b1c      	ldr	r3, [pc, #112]	@ (80011f4 <net_start_server+0x84>)
 8001182:	2200      	movs	r2, #0
 8001184:	801a      	strh	r2, [r3, #0]
 8001186:	4b1b      	ldr	r3, [pc, #108]	@ (80011f4 <net_start_server+0x84>)
 8001188:	881a      	ldrh	r2, [r3, #0]
 800118a:	4b1b      	ldr	r3, [pc, #108]	@ (80011f8 <net_start_server+0x88>)
 800118c:	801a      	strh	r2, [r3, #0]

  if (getSn_SR(S_SRV) != SOCK_CLOSED) {
 800118e:	2301      	movs	r3, #1
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	3301      	adds	r3, #1
 8001194:	00db      	lsls	r3, r3, #3
 8001196:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800119a:	4618      	mov	r0, r3
 800119c:	f001 f846 	bl	800222c <WIZCHIP_READ>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d003      	beq.n	80011ae <net_start_server+0x3e>
    close(S_SRV);
 80011a6:	2301      	movs	r3, #1
 80011a8:	4618      	mov	r0, r3
 80011aa:	f000 fb59 	bl	8001860 <close>
  }
  if (socket(S_SRV, Sn_MR_TCP, g_port, 0) == S_SRV) {
 80011ae:	2001      	movs	r0, #1
 80011b0:	4b0f      	ldr	r3, [pc, #60]	@ (80011f0 <net_start_server+0x80>)
 80011b2:	881a      	ldrh	r2, [r3, #0]
 80011b4:	2300      	movs	r3, #0
 80011b6:	2101      	movs	r1, #1
 80011b8:	f000 fa1e 	bl	80015f8 <socket>
 80011bc:	4603      	mov	r3, r0
 80011be:	461a      	mov	r2, r3
 80011c0:	2301      	movs	r3, #1
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d10a      	bne.n	80011dc <net_start_server+0x6c>
    listen(S_SRV);
 80011c6:	2301      	movs	r3, #1
 80011c8:	4618      	mov	r0, r3
 80011ca:	f000 fbb7 	bl	800193c <listen>
    printf("TCP server listening on :%u\r\n", (unsigned)g_port);
 80011ce:	4b08      	ldr	r3, [pc, #32]	@ (80011f0 <net_start_server+0x80>)
 80011d0:	881b      	ldrh	r3, [r3, #0]
 80011d2:	4619      	mov	r1, r3
 80011d4:	4809      	ldr	r0, [pc, #36]	@ (80011fc <net_start_server+0x8c>)
 80011d6:	f005 fd45 	bl	8006c64 <iprintf>
  } else {
    printf("socket(%u) failed\r\n", (unsigned)g_port);
  }
}
 80011da:	e005      	b.n	80011e8 <net_start_server+0x78>
    printf("socket(%u) failed\r\n", (unsigned)g_port);
 80011dc:	4b04      	ldr	r3, [pc, #16]	@ (80011f0 <net_start_server+0x80>)
 80011de:	881b      	ldrh	r3, [r3, #0]
 80011e0:	4619      	mov	r1, r3
 80011e2:	4807      	ldr	r0, [pc, #28]	@ (8001200 <net_start_server+0x90>)
 80011e4:	f005 fd3e 	bl	8006c64 <iprintf>
}
 80011e8:	bf00      	nop
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	20040000 	.word	0x20040000
 80011f4:	200405ae 	.word	0x200405ae
 80011f8:	200405ac 	.word	0x200405ac
 80011fc:	08007f28 	.word	0x08007f28
 8001200:	08007f48 	.word	0x08007f48

08001204 <net_is_connected>:

int net_is_connected(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
  uint8_t st = getSn_SR(S_SRV);
 800120a:	2301      	movs	r3, #1
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	3301      	adds	r3, #1
 8001210:	00db      	lsls	r3, r3, #3
 8001212:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001216:	4618      	mov	r0, r3
 8001218:	f001 f808 	bl	800222c <WIZCHIP_READ>
 800121c:	4603      	mov	r3, r0
 800121e:	71fb      	strb	r3, [r7, #7]
  return (st == SOCK_ESTABLISHED) ? 1 : 0;
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	2b17      	cmp	r3, #23
 8001224:	bf0c      	ite	eq
 8001226:	2301      	moveq	r3, #1
 8001228:	2300      	movne	r3, #0
 800122a:	b2db      	uxtb	r3, r3
}
 800122c:	4618      	mov	r0, r3
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <net_poll>:
    listen(S_SRV);
  }
}

void net_poll(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b0c6      	sub	sp, #280	@ 0x118
 8001238:	af00      	add	r7, sp, #0
  uint8_t st = getSn_SR(S_SRV);
 800123a:	2301      	movs	r3, #1
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	3301      	adds	r3, #1
 8001240:	00db      	lsls	r3, r3, #3
 8001242:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001246:	4618      	mov	r0, r3
 8001248:	f000 fff0 	bl	800222c <WIZCHIP_READ>
 800124c:	4603      	mov	r3, r0
 800124e:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

  if (st == SOCK_CLOSED) {
 8001252:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001256:	2b00      	cmp	r3, #0
 8001258:	d110      	bne.n	800127c <net_poll+0x48>
    /* Reopen & listen */
    if (socket(S_SRV, Sn_MR_TCP, g_port, 0) == S_SRV) listen(S_SRV);
 800125a:	2001      	movs	r0, #1
 800125c:	4b49      	ldr	r3, [pc, #292]	@ (8001384 <net_poll+0x150>)
 800125e:	881a      	ldrh	r2, [r3, #0]
 8001260:	2300      	movs	r3, #0
 8001262:	2101      	movs	r1, #1
 8001264:	f000 f9c8 	bl	80015f8 <socket>
 8001268:	4603      	mov	r3, r0
 800126a:	461a      	mov	r2, r3
 800126c:	2301      	movs	r3, #1
 800126e:	429a      	cmp	r2, r3
 8001270:	d17c      	bne.n	800136c <net_poll+0x138>
 8001272:	2301      	movs	r3, #1
 8001274:	4618      	mov	r0, r3
 8001276:	f000 fb61 	bl	800193c <listen>
    return;
 800127a:	e077      	b.n	800136c <net_poll+0x138>
  }

  if (st == SOCK_INIT) {
 800127c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001280:	2b13      	cmp	r3, #19
 8001282:	d104      	bne.n	800128e <net_poll+0x5a>
    listen(S_SRV);
 8001284:	2301      	movs	r3, #1
 8001286:	4618      	mov	r0, r3
 8001288:	f000 fb58 	bl	800193c <listen>
    return;
 800128c:	e075      	b.n	800137a <net_poll+0x146>
  }

  if (st == SOCK_CLOSE_WAIT) {
 800128e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001292:	2b1c      	cmp	r3, #28
 8001294:	d113      	bne.n	80012be <net_poll+0x8a>
    /* Finish and reset */
    disconnect(S_SRV);
 8001296:	2301      	movs	r3, #1
 8001298:	4618      	mov	r0, r3
 800129a:	f000 fba9 	bl	80019f0 <disconnect>
    close(S_SRV);
 800129e:	2301      	movs	r3, #1
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 fadd 	bl	8001860 <close>
    socket(S_SRV, Sn_MR_TCP, g_port, 0);
 80012a6:	2001      	movs	r0, #1
 80012a8:	4b36      	ldr	r3, [pc, #216]	@ (8001384 <net_poll+0x150>)
 80012aa:	881a      	ldrh	r2, [r3, #0]
 80012ac:	2300      	movs	r3, #0
 80012ae:	2101      	movs	r1, #1
 80012b0:	f000 f9a2 	bl	80015f8 <socket>
    listen(S_SRV);
 80012b4:	2301      	movs	r3, #1
 80012b6:	4618      	mov	r0, r3
 80012b8:	f000 fb40 	bl	800193c <listen>
    return;
 80012bc:	e05d      	b.n	800137a <net_poll+0x146>
  }

  if (st == SOCK_ESTABLISHED) {
 80012be:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80012c2:	2b17      	cmp	r3, #23
 80012c4:	d159      	bne.n	800137a <net_poll+0x146>
    for (;;) {
      uint16_t room = rb_space();
 80012c6:	f7ff ff21 	bl	800110c <rb_space>
 80012ca:	4603      	mov	r3, r0
 80012cc:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
      if (room == 0) break;
 80012d0:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d04b      	beq.n	8001370 <net_poll+0x13c>

      /* how many bytes are waiting in the W5500 RX buffer? */
      uint16_t avail = getSn_RX_RSR(S_SRV);
 80012d8:	2301      	movs	r3, #1
 80012da:	4618      	mov	r0, r3
 80012dc:	f001 f949 	bl	8002572 <getSn_RX_RSR>
 80012e0:	4603      	mov	r3, r0
 80012e2:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
      if (avail == 0) break;
 80012e6:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d042      	beq.n	8001374 <net_poll+0x140>

      /* take the smaller of (avail, our ring space, a temp cap) */
      uint16_t take = avail;
 80012ee:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 80012f2:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
      if (take > room)   take = room;
 80012f6:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 80012fa:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 80012fe:	429a      	cmp	r2, r3
 8001300:	d903      	bls.n	800130a <net_poll+0xd6>
 8001302:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8001306:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
      if (take > 256)    take = 256;
 800130a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800130e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001312:	d903      	bls.n	800131c <net_poll+0xe8>
 8001314:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001318:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

      uint8_t tmp[256];
      int32_t r = recv(S_SRV, tmp, take);
 800131c:	2001      	movs	r0, #1
 800131e:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 8001322:	1d3b      	adds	r3, r7, #4
 8001324:	4619      	mov	r1, r3
 8001326:	f000 fd39 	bl	8001d9c <recv>
 800132a:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

      if (r > 0) {
 800132e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001332:	2b00      	cmp	r3, #0
 8001334:	dd20      	ble.n	8001378 <net_poll+0x144>
        for (int32_t i = 0; i < r; i++) rb_push_byte(tmp[i]);
 8001336:	2300      	movs	r3, #0
 8001338:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800133c:	e00f      	b.n	800135e <net_poll+0x12a>
 800133e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001342:	f5a3 728a 	sub.w	r2, r3, #276	@ 0x114
 8001346:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800134a:	4413      	add	r3, r2
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff fee8 	bl	8001124 <rb_push_byte>
 8001354:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001358:	3301      	adds	r3, #1
 800135a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800135e:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001362:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001366:	429a      	cmp	r2, r3
 8001368:	dbe9      	blt.n	800133e <net_poll+0x10a>
    for (;;) {
 800136a:	e7ac      	b.n	80012c6 <net_poll+0x92>
    return;
 800136c:	bf00      	nop
 800136e:	e004      	b.n	800137a <net_poll+0x146>
      if (room == 0) break;
 8001370:	bf00      	nop
 8001372:	e002      	b.n	800137a <net_poll+0x146>
      if (avail == 0) break;
 8001374:	bf00      	nop
 8001376:	e000      	b.n	800137a <net_poll+0x146>
        continue;
      }

      /* r <= 0: if it's just busy/len, try again later; otherwise reset socket */
      /* Typical values: SOCK_BUSY or SOCKERR_DATALEN. Either way, stop for now. */
      break;
 8001378:	bf00      	nop
    }
  }
}
 800137a:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20040000 	.word	0x20040000

08001388 <net_send>:

/* ===== Send/Receive APIs ===== */

int net_send(const void *data, uint16_t len)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b088      	sub	sp, #32
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	460b      	mov	r3, r1
 8001392:	807b      	strh	r3, [r7, #2]
  if (!net_is_connected()) return -1;
 8001394:	f7ff ff36 	bl	8001204 <net_is_connected>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d102      	bne.n	80013a4 <net_send+0x1c>
 800139e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013a2:	e053      	b.n	800144c <net_send+0xc4>

  const uint8_t *p = (const uint8_t*)data;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	61fb      	str	r3, [r7, #28]
  uint16_t left = len;
 80013a8:	887b      	ldrh	r3, [r7, #2]
 80013aa:	837b      	strh	r3, [r7, #26]
  uint32_t deadline = HAL_GetTick() + 300;  // try for up to ~300 ms
 80013ac:	f002 f86c 	bl	8003488 <HAL_GetTick>
 80013b0:	4603      	mov	r3, r0
 80013b2:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80013b6:	617b      	str	r3, [r7, #20]

  while (left) {
 80013b8:	e03e      	b.n	8001438 <net_send+0xb0>
    /* ensure there is TX space */
    uint16_t fre = getSn_TX_FSR(S_SRV);
 80013ba:	2301      	movs	r3, #1
 80013bc:	4618      	mov	r0, r3
 80013be:	f001 f88f 	bl	80024e0 <getSn_TX_FSR>
 80013c2:	4603      	mov	r3, r0
 80013c4:	827b      	strh	r3, [r7, #18]
    if (fre == 0) {
 80013c6:	8a7b      	ldrh	r3, [r7, #18]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d109      	bne.n	80013e0 <net_send+0x58>
      if (HAL_GetTick() >= deadline) break;
 80013cc:	f002 f85c 	bl	8003488 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d933      	bls.n	8001440 <net_send+0xb8>
      HAL_Delay(1);
 80013d8:	2001      	movs	r0, #1
 80013da:	f002 f861 	bl	80034a0 <HAL_Delay>
      continue;
 80013de:	e02b      	b.n	8001438 <net_send+0xb0>
    }

    uint16_t chunk = left;
 80013e0:	8b7b      	ldrh	r3, [r7, #26]
 80013e2:	833b      	strh	r3, [r7, #24]
    if (chunk > fre)  chunk = fre;   // don't exceed TX free space
 80013e4:	8b3a      	ldrh	r2, [r7, #24]
 80013e6:	8a7b      	ldrh	r3, [r7, #18]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d901      	bls.n	80013f0 <net_send+0x68>
 80013ec:	8a7b      	ldrh	r3, [r7, #18]
 80013ee:	833b      	strh	r3, [r7, #24]
    if (chunk > 1024) chunk = 1024;  // reasonable cap per write
 80013f0:	8b3b      	ldrh	r3, [r7, #24]
 80013f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013f6:	d902      	bls.n	80013fe <net_send+0x76>
 80013f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013fc:	833b      	strh	r3, [r7, #24]

    int32_t n = send(S_SRV, (uint8_t*)p, chunk);
 80013fe:	2001      	movs	r0, #1
 8001400:	8b3b      	ldrh	r3, [r7, #24]
 8001402:	461a      	mov	r2, r3
 8001404:	69f9      	ldr	r1, [r7, #28]
 8001406:	f000 fb75 	bl	8001af4 <send>
 800140a:	60f8      	str	r0, [r7, #12]
    if (n > 0) { p += n; left -= (uint16_t)n; continue; }
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	2b00      	cmp	r3, #0
 8001410:	dd09      	ble.n	8001426 <net_send+0x9e>
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	69fa      	ldr	r2, [r7, #28]
 8001416:	4413      	add	r3, r2
 8001418:	61fb      	str	r3, [r7, #28]
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	b29b      	uxth	r3, r3
 800141e:	8b7a      	ldrh	r2, [r7, #26]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	837b      	strh	r3, [r7, #26]
 8001424:	e008      	b.n	8001438 <net_send+0xb0>

    /* n <= 0: usually SOCK_BUSY. Give it a moment and retry. */
    if (HAL_GetTick() >= deadline) break;
 8001426:	f002 f82f 	bl	8003488 <HAL_GetTick>
 800142a:	4602      	mov	r2, r0
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	4293      	cmp	r3, r2
 8001430:	d908      	bls.n	8001444 <net_send+0xbc>
    HAL_Delay(1);
 8001432:	2001      	movs	r0, #1
 8001434:	f002 f834 	bl	80034a0 <HAL_Delay>
  while (left) {
 8001438:	8b7b      	ldrh	r3, [r7, #26]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d1bd      	bne.n	80013ba <net_send+0x32>
 800143e:	e002      	b.n	8001446 <net_send+0xbe>
      if (HAL_GetTick() >= deadline) break;
 8001440:	bf00      	nop
 8001442:	e000      	b.n	8001446 <net_send+0xbe>
    if (HAL_GetTick() >= deadline) break;
 8001444:	bf00      	nop
  }

  return (int)(len - left);
 8001446:	887a      	ldrh	r2, [r7, #2]
 8001448:	8b7b      	ldrh	r3, [r7, #26]
 800144a:	1ad3      	subs	r3, r2, r3
}
 800144c:	4618      	mov	r0, r3
 800144e:	3720      	adds	r7, #32
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}

08001454 <net_send_str>:

int net_send_str(const char *s)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  return net_send(s, (uint16_t)strlen(s));
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f7fe fecf 	bl	8000200 <strlen>
 8001462:	4603      	mov	r3, r0
 8001464:	b29b      	uxth	r3, r3
 8001466:	4619      	mov	r1, r3
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f7ff ff8d 	bl	8001388 <net_send>
 800146e:	4603      	mov	r3, r0
}
 8001470:	4618      	mov	r0, r3
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <rb_peek_at>:
  }
  return (int)n;
}

/* Helpers for peeking/dropping without consuming prematurely */
static inline uint8_t rb_peek_at(uint16_t off) {
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	80fb      	strh	r3, [r7, #6]
  return rx_ring[(uint16_t)((rx_tail + off) % NET_RX_BUFSZ)];
 8001482:	4b07      	ldr	r3, [pc, #28]	@ (80014a0 <rb_peek_at+0x28>)
 8001484:	881a      	ldrh	r2, [r3, #0]
 8001486:	88fb      	ldrh	r3, [r7, #6]
 8001488:	4413      	add	r3, r2
 800148a:	b29b      	uxth	r3, r3
 800148c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001490:	4a04      	ldr	r2, [pc, #16]	@ (80014a4 <rb_peek_at+0x2c>)
 8001492:	5cd3      	ldrb	r3, [r2, r3]
}
 8001494:	4618      	mov	r0, r3
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	200405ae 	.word	0x200405ae
 80014a4:	200401ac 	.word	0x200401ac

080014a8 <rb_drop_n>:
static inline void rb_drop_n(uint16_t n) {
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	80fb      	strh	r3, [r7, #6]
  rx_tail = (uint16_t)((rx_tail + n) % NET_RX_BUFSZ);
 80014b2:	4b08      	ldr	r3, [pc, #32]	@ (80014d4 <rb_drop_n+0x2c>)
 80014b4:	881a      	ldrh	r2, [r3, #0]
 80014b6:	88fb      	ldrh	r3, [r7, #6]
 80014b8:	4413      	add	r3, r2
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	4b04      	ldr	r3, [pc, #16]	@ (80014d4 <rb_drop_n+0x2c>)
 80014c4:	801a      	strh	r2, [r3, #0]
}
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	200405ae 	.word	0x200405ae

080014d8 <net_recv_line>:

int net_recv_line(char *dst, uint16_t maxlen, uint32_t timeout_ms)
{
 80014d8:	b590      	push	{r4, r7, lr}
 80014da:	b089      	sub	sp, #36	@ 0x24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	460b      	mov	r3, r1
 80014e2:	607a      	str	r2, [r7, #4]
 80014e4:	817b      	strh	r3, [r7, #10]
  if (maxlen < 2) return -2;
 80014e6:	897b      	ldrh	r3, [r7, #10]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d802      	bhi.n	80014f2 <net_recv_line+0x1a>
 80014ec:	f06f 0301 	mvn.w	r3, #1
 80014f0:	e07d      	b.n	80015ee <net_recv_line+0x116>
  uint32_t start = HAL_GetTick();
 80014f2:	f001 ffc9 	bl	8003488 <HAL_GetTick>
 80014f6:	6178      	str	r0, [r7, #20]

  for (;;) {
    uint16_t cnt = rb_count();
 80014f8:	f7ff fdee 	bl	80010d8 <rb_count>
 80014fc:	4603      	mov	r3, r0
 80014fe:	827b      	strh	r3, [r7, #18]
    int16_t term_pos = -1;
 8001500:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001504:	83fb      	strh	r3, [r7, #30]
    for (uint16_t i = 0; i < cnt; i++) {
 8001506:	2300      	movs	r3, #0
 8001508:	83bb      	strh	r3, [r7, #28]
 800150a:	e011      	b.n	8001530 <net_recv_line+0x58>
      uint8_t c = rb_peek_at(i);
 800150c:	8bbb      	ldrh	r3, [r7, #28]
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff ffb2 	bl	8001478 <rb_peek_at>
 8001514:	4603      	mov	r3, r0
 8001516:	747b      	strb	r3, [r7, #17]
      if (c == '\n' || c == '\r') { term_pos = (int16_t)i; break; }
 8001518:	7c7b      	ldrb	r3, [r7, #17]
 800151a:	2b0a      	cmp	r3, #10
 800151c:	d002      	beq.n	8001524 <net_recv_line+0x4c>
 800151e:	7c7b      	ldrb	r3, [r7, #17]
 8001520:	2b0d      	cmp	r3, #13
 8001522:	d102      	bne.n	800152a <net_recv_line+0x52>
 8001524:	8bbb      	ldrh	r3, [r7, #28]
 8001526:	83fb      	strh	r3, [r7, #30]
 8001528:	e006      	b.n	8001538 <net_recv_line+0x60>
    for (uint16_t i = 0; i < cnt; i++) {
 800152a:	8bbb      	ldrh	r3, [r7, #28]
 800152c:	3301      	adds	r3, #1
 800152e:	83bb      	strh	r3, [r7, #28]
 8001530:	8bba      	ldrh	r2, [r7, #28]
 8001532:	8a7b      	ldrh	r3, [r7, #18]
 8001534:	429a      	cmp	r2, r3
 8001536:	d3e9      	bcc.n	800150c <net_recv_line+0x34>
    }

    if (term_pos >= 0) {
 8001538:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800153c:	2b00      	cmp	r3, #0
 800153e:	db41      	blt.n	80015c4 <net_recv_line+0xec>
      uint8_t term_char = rb_peek_at((uint16_t)term_pos);   // remember CR vs LF
 8001540:	8bfb      	ldrh	r3, [r7, #30]
 8001542:	4618      	mov	r0, r3
 8001544:	f7ff ff98 	bl	8001478 <rb_peek_at>
 8001548:	4603      	mov	r3, r0
 800154a:	743b      	strb	r3, [r7, #16]

      uint16_t copy_len = (uint16_t)term_pos;
 800154c:	8bfb      	ldrh	r3, [r7, #30]
 800154e:	837b      	strh	r3, [r7, #26]
      if (copy_len >= (uint16_t)(maxlen - 1)) copy_len = (uint16_t)(maxlen - 1);
 8001550:	897b      	ldrh	r3, [r7, #10]
 8001552:	3b01      	subs	r3, #1
 8001554:	b29b      	uxth	r3, r3
 8001556:	8b7a      	ldrh	r2, [r7, #26]
 8001558:	429a      	cmp	r2, r3
 800155a:	d302      	bcc.n	8001562 <net_recv_line+0x8a>
 800155c:	897b      	ldrh	r3, [r7, #10]
 800155e:	3b01      	subs	r3, #1
 8001560:	837b      	strh	r3, [r7, #26]

      for (uint16_t j = 0; j < copy_len; j++) dst[j] = rb_peek_at(j);
 8001562:	2300      	movs	r3, #0
 8001564:	833b      	strh	r3, [r7, #24]
 8001566:	e00b      	b.n	8001580 <net_recv_line+0xa8>
 8001568:	8b3b      	ldrh	r3, [r7, #24]
 800156a:	68fa      	ldr	r2, [r7, #12]
 800156c:	18d4      	adds	r4, r2, r3
 800156e:	8b3b      	ldrh	r3, [r7, #24]
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff ff81 	bl	8001478 <rb_peek_at>
 8001576:	4603      	mov	r3, r0
 8001578:	7023      	strb	r3, [r4, #0]
 800157a:	8b3b      	ldrh	r3, [r7, #24]
 800157c:	3301      	adds	r3, #1
 800157e:	833b      	strh	r3, [r7, #24]
 8001580:	8b3a      	ldrh	r2, [r7, #24]
 8001582:	8b7b      	ldrh	r3, [r7, #26]
 8001584:	429a      	cmp	r2, r3
 8001586:	d3ef      	bcc.n	8001568 <net_recv_line+0x90>
      dst[copy_len] = '\0';
 8001588:	8b7b      	ldrh	r3, [r7, #26]
 800158a:	68fa      	ldr	r2, [r7, #12]
 800158c:	4413      	add	r3, r2
 800158e:	2200      	movs	r2, #0
 8001590:	701a      	strb	r2, [r3, #0]

      rb_drop_n((uint16_t)term_pos + 1); // drop line + terminator
 8001592:	8bfb      	ldrh	r3, [r7, #30]
 8001594:	3301      	adds	r3, #1
 8001596:	b29b      	uxth	r3, r3
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff ff85 	bl	80014a8 <rb_drop_n>

      /* If terminator was CR and next is LF, drop LF too */
      if (term_char == '\r' && rb_count() && rb_peek_at(0) == '\n') {
 800159e:	7c3b      	ldrb	r3, [r7, #16]
 80015a0:	2b0d      	cmp	r3, #13
 80015a2:	d10d      	bne.n	80015c0 <net_recv_line+0xe8>
 80015a4:	f7ff fd98 	bl	80010d8 <rb_count>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d008      	beq.n	80015c0 <net_recv_line+0xe8>
 80015ae:	2000      	movs	r0, #0
 80015b0:	f7ff ff62 	bl	8001478 <rb_peek_at>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b0a      	cmp	r3, #10
 80015b8:	d102      	bne.n	80015c0 <net_recv_line+0xe8>
        rb_drop_n(1);
 80015ba:	2001      	movs	r0, #1
 80015bc:	f7ff ff74 	bl	80014a8 <rb_drop_n>
      }

      return (int)copy_len;
 80015c0:	8b7b      	ldrh	r3, [r7, #26]
 80015c2:	e014      	b.n	80015ee <net_recv_line+0x116>
    }

    if (timeout_ms == 0) return 0;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d101      	bne.n	80015ce <net_recv_line+0xf6>
 80015ca:	2300      	movs	r3, #0
 80015cc:	e00f      	b.n	80015ee <net_recv_line+0x116>
    if ((HAL_GetTick() - start) >= timeout_ms) return 0;
 80015ce:	f001 ff5b 	bl	8003488 <HAL_GetTick>
 80015d2:	4602      	mov	r2, r0
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	687a      	ldr	r2, [r7, #4]
 80015da:	429a      	cmp	r2, r3
 80015dc:	d801      	bhi.n	80015e2 <net_recv_line+0x10a>
 80015de:	2300      	movs	r3, #0
 80015e0:	e005      	b.n	80015ee <net_recv_line+0x116>

    net_poll();
 80015e2:	f7ff fe27 	bl	8001234 <net_poll>
    HAL_Delay(1);
 80015e6:	2001      	movs	r0, #1
 80015e8:	f001 ff5a 	bl	80034a0 <HAL_Delay>
  for (;;) {
 80015ec:	e784      	b.n	80014f8 <net_recv_line+0x20>
  }
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3724      	adds	r7, #36	@ 0x24
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd90      	pop	{r4, r7, pc}
	...

080015f8 <socket>:
#endif




int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag) {
 80015f8:	b590      	push	{r4, r7, lr}
 80015fa:	b089      	sub	sp, #36	@ 0x24
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4604      	mov	r4, r0
 8001600:	4608      	mov	r0, r1
 8001602:	4611      	mov	r1, r2
 8001604:	461a      	mov	r2, r3
 8001606:	4623      	mov	r3, r4
 8001608:	71fb      	strb	r3, [r7, #7]
 800160a:	4603      	mov	r3, r0
 800160c:	71bb      	strb	r3, [r7, #6]
 800160e:	460b      	mov	r3, r1
 8001610:	80bb      	strh	r3, [r7, #4]
 8001612:	4613      	mov	r3, r2
 8001614:	70fb      	strb	r3, [r7, #3]

    uint8_t taddr[16];
    uint16_t local_port = 0;
 8001616:	2300      	movs	r3, #0
 8001618:	83fb      	strh	r3, [r7, #30]
    CHECK_SOCKNUM();
 800161a:	79fb      	ldrb	r3, [r7, #7]
 800161c:	2b07      	cmp	r3, #7
 800161e:	d902      	bls.n	8001626 <socket+0x2e>
 8001620:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001624:	e10d      	b.n	8001842 <socket+0x24a>
    switch (protocol & 0x0F) {
 8001626:	79bb      	ldrb	r3, [r7, #6]
 8001628:	f003 030f 	and.w	r3, r3, #15
 800162c:	3b01      	subs	r3, #1
 800162e:	2b0d      	cmp	r3, #13
 8001630:	d82c      	bhi.n	800168c <socket+0x94>
 8001632:	a201      	add	r2, pc, #4	@ (adr r2, 8001638 <socket+0x40>)
 8001634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001638:	08001671 	.word	0x08001671
 800163c:	08001693 	.word	0x08001693
 8001640:	08001693 	.word	0x08001693
 8001644:	08001693 	.word	0x08001693
 8001648:	0800168d 	.word	0x0800168d
 800164c:	0800168d 	.word	0x0800168d
 8001650:	0800168d 	.word	0x0800168d
 8001654:	0800168d 	.word	0x0800168d
 8001658:	0800168d 	.word	0x0800168d
 800165c:	08001693 	.word	0x08001693
 8001660:	08001693 	.word	0x08001693
 8001664:	0800168d 	.word	0x0800168d
 8001668:	0800168d 	.word	0x0800168d
 800166c:	08001693 	.word	0x08001693
        /*
            uint8_t taddr[4];
            getSIPR(taddr);
        */
        uint32_t taddr;
        getSIPR((uint8_t*)&taddr);
 8001670:	f107 0308 	add.w	r3, r7, #8
 8001674:	2204      	movs	r2, #4
 8001676:	4619      	mov	r1, r3
 8001678:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800167c:	f000 fe70 	bl	8002360 <WIZCHIP_READ_BUF>
        if (taddr == 0) {
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d107      	bne.n	8001696 <socket+0x9e>
            return SOCKERR_SOCKINIT;
 8001686:	f06f 0302 	mvn.w	r3, #2
 800168a:	e0da      	b.n	8001842 <socket+0x24a>
#if ( _WIZCHIP_ < 5200 )
    case Sn_MR_PPPoE :
        break;
#endif
    default :
        return SOCKERR_SOCKMODE;
 800168c:	f06f 0304 	mvn.w	r3, #4
 8001690:	e0d7      	b.n	8001842 <socket+0x24a>
        break;
 8001692:	bf00      	nop
 8001694:	e000      	b.n	8001698 <socket+0xa0>
        break;
 8001696:	bf00      	nop
    }
    //M20150601 : For SF_TCP_ALIGN & W5300
    //if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
    if ((flag & 0x04) != 0) {
 8001698:	78fb      	ldrb	r3, [r7, #3]
 800169a:	f003 0304 	and.w	r3, r3, #4
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d002      	beq.n	80016a8 <socket+0xb0>
        return SOCKERR_SOCKFLAG;
 80016a2:	f06f 0305 	mvn.w	r3, #5
 80016a6:	e0cc      	b.n	8001842 <socket+0x24a>
    if (flag & 0x10) {
        return SOCKERR_SOCKFLAG;
    }
#endif

    if (flag != 0) {
 80016a8:	78fb      	ldrb	r3, [r7, #3]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d028      	beq.n	8001700 <socket+0x108>
        switch (protocol) {
 80016ae:	79bb      	ldrb	r3, [r7, #6]
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d002      	beq.n	80016ba <socket+0xc2>
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d008      	beq.n	80016ca <socket+0xd2>
            break;

#endif

        default:
            break;
 80016b8:	e022      	b.n	8001700 <socket+0x108>
            if ((flag & (SF_TCP_NODELAY | SF_IO_NONBLOCK)) == 0) {
 80016ba:	78fb      	ldrb	r3, [r7, #3]
 80016bc:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d11a      	bne.n	80016fa <socket+0x102>
                return SOCKERR_SOCKFLAG;
 80016c4:	f06f 0305 	mvn.w	r3, #5
 80016c8:	e0bb      	b.n	8001842 <socket+0x24a>
            if (flag & SF_IGMP_VER2) {
 80016ca:	78fb      	ldrb	r3, [r7, #3]
 80016cc:	f003 0320 	and.w	r3, r3, #32
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d006      	beq.n	80016e2 <socket+0xea>
                if ((flag & SF_MULTI_ENABLE) == 0) {
 80016d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	db02      	blt.n	80016e2 <socket+0xea>
                    return SOCKERR_SOCKFLAG;
 80016dc:	f06f 0305 	mvn.w	r3, #5
 80016e0:	e0af      	b.n	8001842 <socket+0x24a>
            if (flag & SF_UNI_BLOCK) {
 80016e2:	78fb      	ldrb	r3, [r7, #3]
 80016e4:	f003 0310 	and.w	r3, r3, #16
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d008      	beq.n	80016fe <socket+0x106>
                if ((flag & SF_MULTI_ENABLE) == 0) {
 80016ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	db04      	blt.n	80016fe <socket+0x106>
                    return SOCKERR_SOCKFLAG;
 80016f4:	f06f 0305 	mvn.w	r3, #5
 80016f8:	e0a3      	b.n	8001842 <socket+0x24a>
            break;
 80016fa:	bf00      	nop
 80016fc:	e000      	b.n	8001700 <socket+0x108>
            break;
 80016fe:	bf00      	nop
        }
    }
    close(sn);
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	4618      	mov	r0, r3
 8001704:	f000 f8ac 	bl	8001860 <close>
    //M20150601
#if _WIZCHIP_ == 5300
    setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7));
#else
    setSn_MR(sn, (protocol | (flag & 0xF0)));
 8001708:	79fb      	ldrb	r3, [r7, #7]
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	3301      	adds	r3, #1
 800170e:	00d8      	lsls	r0, r3, #3
 8001710:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001714:	f023 030f 	bic.w	r3, r3, #15
 8001718:	b25a      	sxtb	r2, r3
 800171a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800171e:	4313      	orrs	r3, r2
 8001720:	b25b      	sxtb	r3, r3
 8001722:	b2db      	uxtb	r3, r3
 8001724:	4619      	mov	r1, r3
 8001726:	f000 fdcd 	bl	80022c4 <WIZCHIP_WRITE>
#endif
#ifdef IPV6_AVAILABLE
    setSn_MR2(sn, flag & 0x03);
#endif
    if (!port) {
 800172a:	88bb      	ldrh	r3, [r7, #4]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d110      	bne.n	8001752 <socket+0x15a>
        port = sock_any_port++;
 8001730:	4b46      	ldr	r3, [pc, #280]	@ (800184c <socket+0x254>)
 8001732:	881b      	ldrh	r3, [r3, #0]
 8001734:	1c5a      	adds	r2, r3, #1
 8001736:	b291      	uxth	r1, r2
 8001738:	4a44      	ldr	r2, [pc, #272]	@ (800184c <socket+0x254>)
 800173a:	8011      	strh	r1, [r2, #0]
 800173c:	80bb      	strh	r3, [r7, #4]
        if (sock_any_port == 0xFFF0) {
 800173e:	4b43      	ldr	r3, [pc, #268]	@ (800184c <socket+0x254>)
 8001740:	881b      	ldrh	r3, [r3, #0]
 8001742:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 8001746:	4293      	cmp	r3, r2
 8001748:	d103      	bne.n	8001752 <socket+0x15a>
            sock_any_port = SOCK_ANY_PORT_NUM;
 800174a:	4b40      	ldr	r3, [pc, #256]	@ (800184c <socket+0x254>)
 800174c:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8001750:	801a      	strh	r2, [r3, #0]
        }
    }
    setSn_PORTR(sn, port);
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	3301      	adds	r3, #1
 8001758:	00db      	lsls	r3, r3, #3
 800175a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800175e:	461a      	mov	r2, r3
 8001760:	88bb      	ldrh	r3, [r7, #4]
 8001762:	0a1b      	lsrs	r3, r3, #8
 8001764:	b29b      	uxth	r3, r3
 8001766:	b2db      	uxtb	r3, r3
 8001768:	4619      	mov	r1, r3
 800176a:	4610      	mov	r0, r2
 800176c:	f000 fdaa 	bl	80022c4 <WIZCHIP_WRITE>
 8001770:	79fb      	ldrb	r3, [r7, #7]
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	3301      	adds	r3, #1
 8001776:	00db      	lsls	r3, r3, #3
 8001778:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800177c:	461a      	mov	r2, r3
 800177e:	88bb      	ldrh	r3, [r7, #4]
 8001780:	b2db      	uxtb	r3, r3
 8001782:	4619      	mov	r1, r3
 8001784:	4610      	mov	r0, r2
 8001786:	f000 fd9d 	bl	80022c4 <WIZCHIP_WRITE>
    setSn_CR(sn, Sn_CR_OPEN);
 800178a:	79fb      	ldrb	r3, [r7, #7]
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	3301      	adds	r3, #1
 8001790:	00db      	lsls	r3, r3, #3
 8001792:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001796:	2101      	movs	r1, #1
 8001798:	4618      	mov	r0, r3
 800179a:	f000 fd93 	bl	80022c4 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 800179e:	bf00      	nop
 80017a0:	79fb      	ldrb	r3, [r7, #7]
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	3301      	adds	r3, #1
 80017a6:	00db      	lsls	r3, r3, #3
 80017a8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80017ac:	4618      	mov	r0, r3
 80017ae:	f000 fd3d 	bl	800222c <WIZCHIP_READ>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d1f3      	bne.n	80017a0 <socket+0x1a8>
    //A20150401 : For release the previous sock_io_mode
    sock_io_mode &= ~(1 << sn);
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	2201      	movs	r2, #1
 80017bc:	fa02 f303 	lsl.w	r3, r2, r3
 80017c0:	b21b      	sxth	r3, r3
 80017c2:	43db      	mvns	r3, r3
 80017c4:	b21a      	sxth	r2, r3
 80017c6:	4b22      	ldr	r3, [pc, #136]	@ (8001850 <socket+0x258>)
 80017c8:	881b      	ldrh	r3, [r3, #0]
 80017ca:	b21b      	sxth	r3, r3
 80017cc:	4013      	ands	r3, r2
 80017ce:	b21b      	sxth	r3, r3
 80017d0:	b29a      	uxth	r2, r3
 80017d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001850 <socket+0x258>)
 80017d4:	801a      	strh	r2, [r3, #0]
    //
#ifndef IPV6_AVAILABLE
    sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);
 80017d6:	78fb      	ldrb	r3, [r7, #3]
 80017d8:	f003 0201 	and.w	r2, r3, #1
 80017dc:	79fb      	ldrb	r3, [r7, #7]
 80017de:	fa02 f303 	lsl.w	r3, r2, r3
 80017e2:	b21a      	sxth	r2, r3
 80017e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001850 <socket+0x258>)
 80017e6:	881b      	ldrh	r3, [r3, #0]
 80017e8:	b21b      	sxth	r3, r3
 80017ea:	4313      	orrs	r3, r2
 80017ec:	b21b      	sxth	r3, r3
 80017ee:	b29a      	uxth	r2, r3
 80017f0:	4b17      	ldr	r3, [pc, #92]	@ (8001850 <socket+0x258>)
 80017f2:	801a      	strh	r2, [r3, #0]
#else
    sock_io_mode |= ((flag & (SF_IO_NONBLOCK >> 3)) << sn);
#endif
    sock_is_sending &= ~(1 << sn);
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	2201      	movs	r2, #1
 80017f8:	fa02 f303 	lsl.w	r3, r2, r3
 80017fc:	b21b      	sxth	r3, r3
 80017fe:	43db      	mvns	r3, r3
 8001800:	b21a      	sxth	r2, r3
 8001802:	4b14      	ldr	r3, [pc, #80]	@ (8001854 <socket+0x25c>)
 8001804:	881b      	ldrh	r3, [r3, #0]
 8001806:	b21b      	sxth	r3, r3
 8001808:	4013      	ands	r3, r2
 800180a:	b21b      	sxth	r3, r3
 800180c:	b29a      	uxth	r2, r3
 800180e:	4b11      	ldr	r3, [pc, #68]	@ (8001854 <socket+0x25c>)
 8001810:	801a      	strh	r2, [r3, #0]
    sock_remained_size[sn] = 0;
 8001812:	79fb      	ldrb	r3, [r7, #7]
 8001814:	4a10      	ldr	r2, [pc, #64]	@ (8001858 <socket+0x260>)
 8001816:	2100      	movs	r1, #0
 8001818:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    //M20150601 : repalce 0 with PACK_COMPLETED
    //sock_pack_info[sn] = 0;
    sock_pack_info[sn] = PACK_COMPLETED;//PACK_COMPLETED //TODO::need verify:LINAN 20250421
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	4a0f      	ldr	r2, [pc, #60]	@ (800185c <socket+0x264>)
 8001820:	2100      	movs	r1, #0
 8001822:	54d1      	strb	r1, [r2, r3]
    //
    while (getSn_SR(sn) == SOCK_CLOSED);
 8001824:	bf00      	nop
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	3301      	adds	r3, #1
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001832:	4618      	mov	r0, r3
 8001834:	f000 fcfa 	bl	800222c <WIZCHIP_READ>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d0f3      	beq.n	8001826 <socket+0x22e>
    return (int8_t)sn;
 800183e:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8001842:	4618      	mov	r0, r3
 8001844:	3724      	adds	r7, #36	@ 0x24
 8001846:	46bd      	mov	sp, r7
 8001848:	bd90      	pop	{r4, r7, pc}
 800184a:	bf00      	nop
 800184c:	20040002 	.word	0x20040002
 8001850:	200405b0 	.word	0x200405b0
 8001854:	200405b2 	.word	0x200405b2
 8001858:	200405b4 	.word	0x200405b4
 800185c:	200405c4 	.word	0x200405c4

08001860 <close>:

int8_t close(uint8_t sn) {
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	71fb      	strb	r3, [r7, #7]
    CHECK_SOCKNUM();
 800186a:	79fb      	ldrb	r3, [r7, #7]
 800186c:	2b07      	cmp	r3, #7
 800186e:	d902      	bls.n	8001876 <close+0x16>
 8001870:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001874:	e055      	b.n	8001922 <close+0xc2>
        while (getSn_CR(sn) != 0);
        while (getSn_SR(sn) != SOCK_UDP);
        sendto(sn, destip, 1, destip, 0x3000); // send the dummy data to an unknown destination(0.0.0.1).
    };
#endif
    setSn_CR(sn, Sn_CR_CLOSE);
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	009b      	lsls	r3, r3, #2
 800187a:	3301      	adds	r3, #1
 800187c:	00db      	lsls	r3, r3, #3
 800187e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001882:	2110      	movs	r1, #16
 8001884:	4618      	mov	r0, r3
 8001886:	f000 fd1d 	bl	80022c4 <WIZCHIP_WRITE>
    /* wait to process the command... */
    while (getSn_CR(sn));
 800188a:	bf00      	nop
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	3301      	adds	r3, #1
 8001892:	00db      	lsls	r3, r3, #3
 8001894:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001898:	4618      	mov	r0, r3
 800189a:	f000 fcc7 	bl	800222c <WIZCHIP_READ>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d1f3      	bne.n	800188c <close+0x2c>
    /* clear all interrupt of SOCKETn. */
    setSn_IR(sn, 0xFF);
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	3301      	adds	r3, #1
 80018aa:	00db      	lsls	r3, r3, #3
 80018ac:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80018b0:	211f      	movs	r1, #31
 80018b2:	4618      	mov	r0, r3
 80018b4:	f000 fd06 	bl	80022c4 <WIZCHIP_WRITE>
    //A20150401 : Release the sock_io_mode of socket n.
    sock_io_mode &= ~(1 << sn);
 80018b8:	79fb      	ldrb	r3, [r7, #7]
 80018ba:	2201      	movs	r2, #1
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	b21b      	sxth	r3, r3
 80018c2:	43db      	mvns	r3, r3
 80018c4:	b21a      	sxth	r2, r3
 80018c6:	4b19      	ldr	r3, [pc, #100]	@ (800192c <close+0xcc>)
 80018c8:	881b      	ldrh	r3, [r3, #0]
 80018ca:	b21b      	sxth	r3, r3
 80018cc:	4013      	ands	r3, r2
 80018ce:	b21b      	sxth	r3, r3
 80018d0:	b29a      	uxth	r2, r3
 80018d2:	4b16      	ldr	r3, [pc, #88]	@ (800192c <close+0xcc>)
 80018d4:	801a      	strh	r2, [r3, #0]
    //
    sock_is_sending &= ~(1 << sn);
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	2201      	movs	r2, #1
 80018da:	fa02 f303 	lsl.w	r3, r2, r3
 80018de:	b21b      	sxth	r3, r3
 80018e0:	43db      	mvns	r3, r3
 80018e2:	b21a      	sxth	r2, r3
 80018e4:	4b12      	ldr	r3, [pc, #72]	@ (8001930 <close+0xd0>)
 80018e6:	881b      	ldrh	r3, [r3, #0]
 80018e8:	b21b      	sxth	r3, r3
 80018ea:	4013      	ands	r3, r2
 80018ec:	b21b      	sxth	r3, r3
 80018ee:	b29a      	uxth	r2, r3
 80018f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001930 <close+0xd0>)
 80018f2:	801a      	strh	r2, [r3, #0]
    sock_remained_size[sn] = 0;
 80018f4:	79fb      	ldrb	r3, [r7, #7]
 80018f6:	4a0f      	ldr	r2, [pc, #60]	@ (8001934 <close+0xd4>)
 80018f8:	2100      	movs	r1, #0
 80018fa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    sock_pack_info[sn] = PACK_NONE;
 80018fe:	79fb      	ldrb	r3, [r7, #7]
 8001900:	4a0d      	ldr	r2, [pc, #52]	@ (8001938 <close+0xd8>)
 8001902:	2100      	movs	r1, #0
 8001904:	54d1      	strb	r1, [r2, r3]
    while (getSn_SR(sn) != SOCK_CLOSED);
 8001906:	bf00      	nop
 8001908:	79fb      	ldrb	r3, [r7, #7]
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	3301      	adds	r3, #1
 800190e:	00db      	lsls	r3, r3, #3
 8001910:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001914:	4618      	mov	r0, r3
 8001916:	f000 fc89 	bl	800222c <WIZCHIP_READ>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d1f3      	bne.n	8001908 <close+0xa8>
    return SOCK_OK;
 8001920:	2301      	movs	r3, #1
}
 8001922:	4618      	mov	r0, r3
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	200405b0 	.word	0x200405b0
 8001930:	200405b2 	.word	0x200405b2
 8001934:	200405b4 	.word	0x200405b4
 8001938:	200405c4 	.word	0x200405c4

0800193c <listen>:

int8_t listen(uint8_t sn) {
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	71fb      	strb	r3, [r7, #7]
    CHECK_SOCKNUM();
 8001946:	79fb      	ldrb	r3, [r7, #7]
 8001948:	2b07      	cmp	r3, #7
 800194a:	d902      	bls.n	8001952 <listen+0x16>
 800194c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001950:	e049      	b.n	80019e6 <listen+0xaa>
    CHECK_TCPMODE();
 8001952:	79fb      	ldrb	r3, [r7, #7]
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	3301      	adds	r3, #1
 8001958:	00db      	lsls	r3, r3, #3
 800195a:	4618      	mov	r0, r3
 800195c:	f000 fc66 	bl	800222c <WIZCHIP_READ>
 8001960:	4603      	mov	r3, r0
 8001962:	f003 0303 	and.w	r3, r3, #3
 8001966:	2b01      	cmp	r3, #1
 8001968:	d002      	beq.n	8001970 <listen+0x34>
 800196a:	f06f 0304 	mvn.w	r3, #4
 800196e:	e03a      	b.n	80019e6 <listen+0xaa>
    CHECK_SOCKINIT();
 8001970:	79fb      	ldrb	r3, [r7, #7]
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	3301      	adds	r3, #1
 8001976:	00db      	lsls	r3, r3, #3
 8001978:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800197c:	4618      	mov	r0, r3
 800197e:	f000 fc55 	bl	800222c <WIZCHIP_READ>
 8001982:	4603      	mov	r3, r0
 8001984:	2b13      	cmp	r3, #19
 8001986:	d002      	beq.n	800198e <listen+0x52>
 8001988:	f06f 0302 	mvn.w	r3, #2
 800198c:	e02b      	b.n	80019e6 <listen+0xaa>
    setSn_CR(sn, Sn_CR_LISTEN);
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	3301      	adds	r3, #1
 8001994:	00db      	lsls	r3, r3, #3
 8001996:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800199a:	2102      	movs	r1, #2
 800199c:	4618      	mov	r0, r3
 800199e:	f000 fc91 	bl	80022c4 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 80019a2:	bf00      	nop
 80019a4:	79fb      	ldrb	r3, [r7, #7]
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	3301      	adds	r3, #1
 80019aa:	00db      	lsls	r3, r3, #3
 80019ac:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80019b0:	4618      	mov	r0, r3
 80019b2:	f000 fc3b 	bl	800222c <WIZCHIP_READ>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d1f3      	bne.n	80019a4 <listen+0x68>
    while (getSn_SR(sn) != SOCK_LISTEN) {
 80019bc:	e006      	b.n	80019cc <listen+0x90>
        close(sn);
 80019be:	79fb      	ldrb	r3, [r7, #7]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff ff4d 	bl	8001860 <close>
        return SOCKERR_SOCKCLOSED;
 80019c6:	f06f 0303 	mvn.w	r3, #3
 80019ca:	e00c      	b.n	80019e6 <listen+0xaa>
    while (getSn_SR(sn) != SOCK_LISTEN) {
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	3301      	adds	r3, #1
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80019d8:	4618      	mov	r0, r3
 80019da:	f000 fc27 	bl	800222c <WIZCHIP_READ>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b14      	cmp	r3, #20
 80019e2:	d1ec      	bne.n	80019be <listen+0x82>
    }
    return SOCK_OK;
 80019e4:	2301      	movs	r3, #1
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
	...

080019f0 <disconnect>:
    }

    return SOCK_OK;
}

int8_t disconnect(uint8_t sn) {
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	71fb      	strb	r3, [r7, #7]
    CHECK_SOCKNUM();
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	2b07      	cmp	r3, #7
 80019fe:	d902      	bls.n	8001a06 <disconnect+0x16>
 8001a00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a04:	e06e      	b.n	8001ae4 <disconnect+0xf4>
    CHECK_TCPMODE();
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	00db      	lsls	r3, r3, #3
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f000 fc0c 	bl	800222c <WIZCHIP_READ>
 8001a14:	4603      	mov	r3, r0
 8001a16:	f003 0303 	and.w	r3, r3, #3
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d002      	beq.n	8001a24 <disconnect+0x34>
 8001a1e:	f06f 0304 	mvn.w	r3, #4
 8001a22:	e05f      	b.n	8001ae4 <disconnect+0xf4>
    if (getSn_SR(sn) != SOCK_CLOSED) {
 8001a24:	79fb      	ldrb	r3, [r7, #7]
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	3301      	adds	r3, #1
 8001a2a:	00db      	lsls	r3, r3, #3
 8001a2c:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001a30:	4618      	mov	r0, r3
 8001a32:	f000 fbfb 	bl	800222c <WIZCHIP_READ>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d052      	beq.n	8001ae2 <disconnect+0xf2>
        setSn_CR(sn, Sn_CR_DISCON);
 8001a3c:	79fb      	ldrb	r3, [r7, #7]
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	3301      	adds	r3, #1
 8001a42:	00db      	lsls	r3, r3, #3
 8001a44:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001a48:	2108      	movs	r1, #8
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f000 fc3a 	bl	80022c4 <WIZCHIP_WRITE>
        /* wait to process the command... */
        while (getSn_CR(sn));
 8001a50:	bf00      	nop
 8001a52:	79fb      	ldrb	r3, [r7, #7]
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	3301      	adds	r3, #1
 8001a58:	00db      	lsls	r3, r3, #3
 8001a5a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f000 fbe4 	bl	800222c <WIZCHIP_READ>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d1f3      	bne.n	8001a52 <disconnect+0x62>
        sock_is_sending &= ~(1 << sn);
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a72:	b21b      	sxth	r3, r3
 8001a74:	43db      	mvns	r3, r3
 8001a76:	b21a      	sxth	r2, r3
 8001a78:	4b1c      	ldr	r3, [pc, #112]	@ (8001aec <disconnect+0xfc>)
 8001a7a:	881b      	ldrh	r3, [r3, #0]
 8001a7c:	b21b      	sxth	r3, r3
 8001a7e:	4013      	ands	r3, r2
 8001a80:	b21b      	sxth	r3, r3
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	4b19      	ldr	r3, [pc, #100]	@ (8001aec <disconnect+0xfc>)
 8001a86:	801a      	strh	r2, [r3, #0]
        if (sock_io_mode & (1 << sn)) {
 8001a88:	4b19      	ldr	r3, [pc, #100]	@ (8001af0 <disconnect+0x100>)
 8001a8a:	881b      	ldrh	r3, [r3, #0]
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	fa42 f303 	asr.w	r3, r2, r3
 8001a94:	f003 0301 	and.w	r3, r3, #1
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d016      	beq.n	8001aca <disconnect+0xda>
            return SOCK_BUSY;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	e021      	b.n	8001ae4 <disconnect+0xf4>
        }
        while (getSn_SR(sn) != SOCK_CLOSED) {
            if (getSn_IR(sn) & Sn_IR_TIMEOUT) {
 8001aa0:	79fb      	ldrb	r3, [r7, #7]
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001aac:	4618      	mov	r0, r3
 8001aae:	f000 fbbd 	bl	800222c <WIZCHIP_READ>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	f003 0308 	and.w	r3, r3, #8
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d006      	beq.n	8001aca <disconnect+0xda>
                close(sn);
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7ff fece 	bl	8001860 <close>
                return SOCKERR_TIMEOUT;
 8001ac4:	f06f 030c 	mvn.w	r3, #12
 8001ac8:	e00c      	b.n	8001ae4 <disconnect+0xf4>
        while (getSn_SR(sn) != SOCK_CLOSED) {
 8001aca:	79fb      	ldrb	r3, [r7, #7]
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	3301      	adds	r3, #1
 8001ad0:	00db      	lsls	r3, r3, #3
 8001ad2:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f000 fba8 	bl	800222c <WIZCHIP_READ>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d1de      	bne.n	8001aa0 <disconnect+0xb0>
            }
        }
    }
    return SOCK_OK;
 8001ae2:	2301      	movs	r3, #1
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	200405b2 	.word	0x200405b2
 8001af0:	200405b0 	.word	0x200405b0

08001af4 <send>:


#if 1
int32_t send(uint8_t sn, uint8_t * buf, uint16_t len) {
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4603      	mov	r3, r0
 8001afc:	6039      	str	r1, [r7, #0]
 8001afe:	71fb      	strb	r3, [r7, #7]
 8001b00:	4613      	mov	r3, r2
 8001b02:	80bb      	strh	r3, [r7, #4]
    uint8_t tmp = 0;
 8001b04:	2300      	movs	r3, #0
 8001b06:	73fb      	strb	r3, [r7, #15]
    uint16_t freesize = 0;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	81bb      	strh	r3, [r7, #12]
    */
    //CHECK_SOCKNUM();
    //CHECK_TCPMODE(Sn_MR_TCP4);
    /************/
#ifndef IPV6_AVAILABLE
    CHECK_SOCKNUM();
 8001b0c:	79fb      	ldrb	r3, [r7, #7]
 8001b0e:	2b07      	cmp	r3, #7
 8001b10:	d902      	bls.n	8001b18 <send+0x24>
 8001b12:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b16:	e138      	b.n	8001d8a <send+0x296>
    CHECK_SOCKMODE(Sn_MR_TCP);
 8001b18:	79fb      	ldrb	r3, [r7, #7]
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	00db      	lsls	r3, r3, #3
 8001b20:	4618      	mov	r0, r3
 8001b22:	f000 fb83 	bl	800222c <WIZCHIP_READ>
 8001b26:	4603      	mov	r3, r0
 8001b28:	f003 030f 	and.w	r3, r3, #15
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	d002      	beq.n	8001b36 <send+0x42>
 8001b30:	f06f 0304 	mvn.w	r3, #4
 8001b34:	e129      	b.n	8001d8a <send+0x296>
    CHECK_SOCKDATA();
 8001b36:	88bb      	ldrh	r3, [r7, #4]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d102      	bne.n	8001b42 <send+0x4e>
 8001b3c:	f06f 030d 	mvn.w	r3, #13
 8001b40:	e123      	b.n	8001d8a <send+0x296>
    tmp = getSn_SR(sn);
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	3301      	adds	r3, #1
 8001b48:	00db      	lsls	r3, r3, #3
 8001b4a:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f000 fb6c 	bl	800222c <WIZCHIP_READ>
 8001b54:	4603      	mov	r3, r0
 8001b56:	73fb      	strb	r3, [r7, #15]
    if (tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) {
 8001b58:	7bfb      	ldrb	r3, [r7, #15]
 8001b5a:	2b17      	cmp	r3, #23
 8001b5c:	d005      	beq.n	8001b6a <send+0x76>
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
 8001b60:	2b1c      	cmp	r3, #28
 8001b62:	d002      	beq.n	8001b6a <send+0x76>
        return SOCKERR_SOCKSTATUS;
 8001b64:	f06f 0306 	mvn.w	r3, #6
 8001b68:	e10f      	b.n	8001d8a <send+0x296>
    }
    if (sock_is_sending & (1 << sn)) {
 8001b6a:	4b8a      	ldr	r3, [pc, #552]	@ (8001d94 <send+0x2a0>)
 8001b6c:	881b      	ldrh	r3, [r3, #0]
 8001b6e:	461a      	mov	r2, r3
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	fa42 f303 	asr.w	r3, r2, r3
 8001b76:	f003 0301 	and.w	r3, r3, #1
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d039      	beq.n	8001bf2 <send+0xfe>
        tmp = getSn_IR(sn);
 8001b7e:	79fb      	ldrb	r3, [r7, #7]
 8001b80:	009b      	lsls	r3, r3, #2
 8001b82:	3301      	adds	r3, #1
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f000 fb4e 	bl	800222c <WIZCHIP_READ>
 8001b90:	4603      	mov	r3, r0
 8001b92:	f003 031f 	and.w	r3, r3, #31
 8001b96:	73fb      	strb	r3, [r7, #15]
        if (tmp & Sn_IR_SENDOK) {
 8001b98:	7bfb      	ldrb	r3, [r7, #15]
 8001b9a:	f003 0310 	and.w	r3, r3, #16
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d019      	beq.n	8001bd6 <send+0xe2>
            setSn_IR(sn, Sn_IR_SENDOK);
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001bae:	2110      	movs	r1, #16
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f000 fb87 	bl	80022c4 <WIZCHIP_WRITE>
                setSn_CR(sn, Sn_CR_SEND);
                while (getSn_CR(sn));
                return SOCK_BUSY;
            }
#endif
            sock_is_sending &= ~(1 << sn);
 8001bb6:	79fb      	ldrb	r3, [r7, #7]
 8001bb8:	2201      	movs	r2, #1
 8001bba:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbe:	b21b      	sxth	r3, r3
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	b21a      	sxth	r2, r3
 8001bc4:	4b73      	ldr	r3, [pc, #460]	@ (8001d94 <send+0x2a0>)
 8001bc6:	881b      	ldrh	r3, [r3, #0]
 8001bc8:	b21b      	sxth	r3, r3
 8001bca:	4013      	ands	r3, r2
 8001bcc:	b21b      	sxth	r3, r3
 8001bce:	b29a      	uxth	r2, r3
 8001bd0:	4b70      	ldr	r3, [pc, #448]	@ (8001d94 <send+0x2a0>)
 8001bd2:	801a      	strh	r2, [r3, #0]
 8001bd4:	e00d      	b.n	8001bf2 <send+0xfe>
        } else if (tmp & Sn_IR_TIMEOUT) {
 8001bd6:	7bfb      	ldrb	r3, [r7, #15]
 8001bd8:	f003 0308 	and.w	r3, r3, #8
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d006      	beq.n	8001bee <send+0xfa>
            close(sn);
 8001be0:	79fb      	ldrb	r3, [r7, #7]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff fe3c 	bl	8001860 <close>
            return SOCKERR_TIMEOUT;
 8001be8:	f06f 030c 	mvn.w	r3, #12
 8001bec:	e0cd      	b.n	8001d8a <send+0x296>
        } else {
            return SOCK_BUSY;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	e0cb      	b.n	8001d8a <send+0x296>
        }
    }
#endif
    freesize = getSn_TxMAX(sn);
 8001bf2:	79fb      	ldrb	r3, [r7, #7]
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	00db      	lsls	r3, r3, #3
 8001bfa:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f000 fb14 	bl	800222c <WIZCHIP_READ>
 8001c04:	4603      	mov	r3, r0
 8001c06:	029b      	lsls	r3, r3, #10
 8001c08:	81bb      	strh	r3, [r7, #12]
    if (len > freesize) {
 8001c0a:	88ba      	ldrh	r2, [r7, #4]
 8001c0c:	89bb      	ldrh	r3, [r7, #12]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d901      	bls.n	8001c16 <send+0x122>
        len = freesize;    // check size not to exceed MAX size.
 8001c12:	89bb      	ldrh	r3, [r7, #12]
 8001c14:	80bb      	strh	r3, [r7, #4]
    }
    while (1) {
        freesize = (uint16_t)getSn_TX_FSR(sn);
 8001c16:	79fb      	ldrb	r3, [r7, #7]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f000 fc61 	bl	80024e0 <getSn_TX_FSR>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	81bb      	strh	r3, [r7, #12]
        tmp = getSn_SR(sn);
 8001c22:	79fb      	ldrb	r3, [r7, #7]
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	3301      	adds	r3, #1
 8001c28:	00db      	lsls	r3, r3, #3
 8001c2a:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f000 fafc 	bl	800222c <WIZCHIP_READ>
 8001c34:	4603      	mov	r3, r0
 8001c36:	73fb      	strb	r3, [r7, #15]
        if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT)) {
 8001c38:	7bfb      	ldrb	r3, [r7, #15]
 8001c3a:	2b17      	cmp	r3, #23
 8001c3c:	d00c      	beq.n	8001c58 <send+0x164>
 8001c3e:	7bfb      	ldrb	r3, [r7, #15]
 8001c40:	2b1c      	cmp	r3, #28
 8001c42:	d009      	beq.n	8001c58 <send+0x164>
            if (tmp == SOCK_CLOSED) {
 8001c44:	7bfb      	ldrb	r3, [r7, #15]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d103      	bne.n	8001c52 <send+0x15e>
                close(sn);
 8001c4a:	79fb      	ldrb	r3, [r7, #7]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff fe07 	bl	8001860 <close>
            }
            return SOCKERR_SOCKSTATUS;
 8001c52:	f06f 0306 	mvn.w	r3, #6
 8001c56:	e098      	b.n	8001d8a <send+0x296>
        }
        if ((sock_io_mode & (1 << sn)) && (len > freesize)) {
 8001c58:	4b4f      	ldr	r3, [pc, #316]	@ (8001d98 <send+0x2a4>)
 8001c5a:	881b      	ldrh	r3, [r3, #0]
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	fa42 f303 	asr.w	r3, r2, r3
 8001c64:	f003 0301 	and.w	r3, r3, #1
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d005      	beq.n	8001c78 <send+0x184>
 8001c6c:	88ba      	ldrh	r2, [r7, #4]
 8001c6e:	89bb      	ldrh	r3, [r7, #12]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d901      	bls.n	8001c78 <send+0x184>
            return SOCK_BUSY;    //TODO::need verify:LINAN 20250421
 8001c74:	2300      	movs	r3, #0
 8001c76:	e088      	b.n	8001d8a <send+0x296>
        }
        // if( sock_io_mode & (1<<sn) ) return SOCK_BUSY;  //TODO::need verify:LINAN 20250421
        if (len <= freesize) {
 8001c78:	88ba      	ldrh	r2, [r7, #4]
 8001c7a:	89bb      	ldrh	r3, [r7, #12]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d900      	bls.n	8001c82 <send+0x18e>
        freesize = (uint16_t)getSn_TX_FSR(sn);
 8001c80:	e7c9      	b.n	8001c16 <send+0x122>
            break;
 8001c82:	bf00      	nop
        }
    }
    wiz_send_data(sn, buf, len);
 8001c84:	88ba      	ldrh	r2, [r7, #4]
 8001c86:	79fb      	ldrb	r3, [r7, #7]
 8001c88:	6839      	ldr	r1, [r7, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f000 fcba 	bl	8002604 <wiz_send_data>
#endif

#if _WIZCHIP_ == 5300
    setSn_TX_WRSR(sn, len);
#endif
    if (sock_is_sending & (1 << sn)) {
 8001c90:	4b40      	ldr	r3, [pc, #256]	@ (8001d94 <send+0x2a0>)
 8001c92:	881b      	ldrh	r3, [r3, #0]
 8001c94:	461a      	mov	r2, r3
 8001c96:	79fb      	ldrb	r3, [r7, #7]
 8001c98:	fa42 f303 	asr.w	r3, r2, r3
 8001c9c:	f003 0301 	and.w	r3, r3, #1
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d04d      	beq.n	8001d40 <send+0x24c>
        while (!(getSn_IR(sn) & Sn_IR_SENDOK)) {
 8001ca4:	e034      	b.n	8001d10 <send+0x21c>
            tmp = getSn_SR(sn);
 8001ca6:	79fb      	ldrb	r3, [r7, #7]
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	3301      	adds	r3, #1
 8001cac:	00db      	lsls	r3, r3, #3
 8001cae:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f000 faba 	bl	800222c <WIZCHIP_READ>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	73fb      	strb	r3, [r7, #15]
            if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT)) {
 8001cbc:	7bfb      	ldrb	r3, [r7, #15]
 8001cbe:	2b17      	cmp	r3, #23
 8001cc0:	d01a      	beq.n	8001cf8 <send+0x204>
 8001cc2:	7bfb      	ldrb	r3, [r7, #15]
 8001cc4:	2b1c      	cmp	r3, #28
 8001cc6:	d017      	beq.n	8001cf8 <send+0x204>
                if ((tmp == SOCK_CLOSED) || (getSn_IR(sn) & Sn_IR_TIMEOUT)) {
 8001cc8:	7bfb      	ldrb	r3, [r7, #15]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d00d      	beq.n	8001cea <send+0x1f6>
 8001cce:	79fb      	ldrb	r3, [r7, #7]
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	00db      	lsls	r3, r3, #3
 8001cd6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f000 faa6 	bl	800222c <WIZCHIP_READ>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	f003 0308 	and.w	r3, r3, #8
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d003      	beq.n	8001cf2 <send+0x1fe>
                    close(sn);
 8001cea:	79fb      	ldrb	r3, [r7, #7]
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7ff fdb7 	bl	8001860 <close>
                }
                return SOCKERR_SOCKSTATUS;
 8001cf2:	f06f 0306 	mvn.w	r3, #6
 8001cf6:	e048      	b.n	8001d8a <send+0x296>
            }
            if (sock_io_mode & (1 << sn)) {
 8001cf8:	4b27      	ldr	r3, [pc, #156]	@ (8001d98 <send+0x2a4>)
 8001cfa:	881b      	ldrh	r3, [r3, #0]
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	79fb      	ldrb	r3, [r7, #7]
 8001d00:	fa42 f303 	asr.w	r3, r2, r3
 8001d04:	f003 0301 	and.w	r3, r3, #1
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <send+0x21c>
                return SOCK_BUSY;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	e03c      	b.n	8001d8a <send+0x296>
        while (!(getSn_IR(sn) & Sn_IR_SENDOK)) {
 8001d10:	79fb      	ldrb	r3, [r7, #7]
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	3301      	adds	r3, #1
 8001d16:	00db      	lsls	r3, r3, #3
 8001d18:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f000 fa85 	bl	800222c <WIZCHIP_READ>
 8001d22:	4603      	mov	r3, r0
 8001d24:	f003 0310 	and.w	r3, r3, #16
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d0bc      	beq.n	8001ca6 <send+0x1b2>
            }
        }
        setSn_IR(sn, Sn_IR_SENDOK);
 8001d2c:	79fb      	ldrb	r3, [r7, #7]
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	3301      	adds	r3, #1
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001d38:	2110      	movs	r1, #16
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f000 fac2 	bl	80022c4 <WIZCHIP_WRITE>
    }
    setSn_CR(sn, Sn_CR_SEND);
 8001d40:	79fb      	ldrb	r3, [r7, #7]
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	3301      	adds	r3, #1
 8001d46:	00db      	lsls	r3, r3, #3
 8001d48:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001d4c:	2120      	movs	r1, #32
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f000 fab8 	bl	80022c4 <WIZCHIP_WRITE>

    while (getSn_CR(sn));  // wait to process the command...
 8001d54:	bf00      	nop
 8001d56:	79fb      	ldrb	r3, [r7, #7]
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	00db      	lsls	r3, r3, #3
 8001d5e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001d62:	4618      	mov	r0, r3
 8001d64:	f000 fa62 	bl	800222c <WIZCHIP_READ>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d1f3      	bne.n	8001d56 <send+0x262>
    sock_is_sending |= (1 << sn);
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	2201      	movs	r2, #1
 8001d72:	fa02 f303 	lsl.w	r3, r2, r3
 8001d76:	b21a      	sxth	r2, r3
 8001d78:	4b06      	ldr	r3, [pc, #24]	@ (8001d94 <send+0x2a0>)
 8001d7a:	881b      	ldrh	r3, [r3, #0]
 8001d7c:	b21b      	sxth	r3, r3
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	b21b      	sxth	r3, r3
 8001d82:	b29a      	uxth	r2, r3
 8001d84:	4b03      	ldr	r3, [pc, #12]	@ (8001d94 <send+0x2a0>)
 8001d86:	801a      	strh	r2, [r3, #0]

    return len;
 8001d88:	88bb      	ldrh	r3, [r7, #4]
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	200405b2 	.word	0x200405b2
 8001d98:	200405b0 	.word	0x200405b0

08001d9c <recv>:
    sock_is_sending |= (1 << sn);

    return len;
}
#endif
int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len) { //lihan
 8001d9c:	b590      	push	{r4, r7, lr}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	6039      	str	r1, [r7, #0]
 8001da6:	71fb      	strb	r3, [r7, #7]
 8001da8:	4613      	mov	r3, r2
 8001daa:	80bb      	strh	r3, [r7, #4]
    uint8_t  tmp = 0;
 8001dac:	2300      	movs	r3, #0
 8001dae:	73fb      	strb	r3, [r7, #15]
    uint16_t recvsize = 0;
 8001db0:	2300      	movs	r3, #0
 8001db2:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
    uint8_t head[2];
    uint16_t mr;
#endif
    //
    CHECK_SOCKNUM();
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	2b07      	cmp	r3, #7
 8001db8:	d902      	bls.n	8001dc0 <recv+0x24>
 8001dba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001dbe:	e098      	b.n	8001ef2 <recv+0x156>
    CHECK_SOCKMODE(Sn_MR_TCP);
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	00db      	lsls	r3, r3, #3
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f000 fa2f 	bl	800222c <WIZCHIP_READ>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	f003 030f 	and.w	r3, r3, #15
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d002      	beq.n	8001dde <recv+0x42>
 8001dd8:	f06f 0304 	mvn.w	r3, #4
 8001ddc:	e089      	b.n	8001ef2 <recv+0x156>
    CHECK_SOCKDATA();
 8001dde:	88bb      	ldrh	r3, [r7, #4]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d102      	bne.n	8001dea <recv+0x4e>
 8001de4:	f06f 030d 	mvn.w	r3, #13
 8001de8:	e083      	b.n	8001ef2 <recv+0x156>

    recvsize = getSn_RxMAX(sn);
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	3301      	adds	r3, #1
 8001df0:	00db      	lsls	r3, r3, #3
 8001df2:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8001df6:	4618      	mov	r0, r3
 8001df8:	f000 fa18 	bl	800222c <WIZCHIP_READ>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	029b      	lsls	r3, r3, #10
 8001e00:	81bb      	strh	r3, [r7, #12]
    if (recvsize < len) {
 8001e02:	89ba      	ldrh	r2, [r7, #12]
 8001e04:	88bb      	ldrh	r3, [r7, #4]
 8001e06:	429a      	cmp	r2, r3
 8001e08:	d201      	bcs.n	8001e0e <recv+0x72>
        len = recvsize;
 8001e0a:	89bb      	ldrh	r3, [r7, #12]
 8001e0c:	80bb      	strh	r3, [r7, #4]
    //sock_pack_info[sn] = PACK_COMPLETED;    // for clear
    if (sock_remained_size[sn] == 0) {
#endif
        //
        while (1) {
            recvsize = (uint16_t)getSn_RX_RSR(sn);
 8001e0e:	79fb      	ldrb	r3, [r7, #7]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f000 fbae 	bl	8002572 <getSn_RX_RSR>
 8001e16:	4603      	mov	r3, r0
 8001e18:	81bb      	strh	r3, [r7, #12]
            tmp = getSn_SR(sn);
 8001e1a:	79fb      	ldrb	r3, [r7, #7]
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	3301      	adds	r3, #1
 8001e20:	00db      	lsls	r3, r3, #3
 8001e22:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001e26:	4618      	mov	r0, r3
 8001e28:	f000 fa00 	bl	800222c <WIZCHIP_READ>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	73fb      	strb	r3, [r7, #15]
            if (tmp != SOCK_ESTABLISHED) {
 8001e30:	7bfb      	ldrb	r3, [r7, #15]
 8001e32:	2b17      	cmp	r3, #23
 8001e34:	d026      	beq.n	8001e84 <recv+0xe8>
                if (tmp == SOCK_CLOSE_WAIT) {
 8001e36:	7bfb      	ldrb	r3, [r7, #15]
 8001e38:	2b1c      	cmp	r3, #28
 8001e3a:	d11c      	bne.n	8001e76 <recv+0xda>
                    if (recvsize != 0) {
 8001e3c:	89bb      	ldrh	r3, [r7, #12]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d130      	bne.n	8001ea4 <recv+0x108>
                        break;
                    } else if (getSn_TX_FSR(sn) == getSn_TxMAX(sn)) {
 8001e42:	79fb      	ldrb	r3, [r7, #7]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f000 fb4b 	bl	80024e0 <getSn_TX_FSR>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	461c      	mov	r4, r3
 8001e4e:	79fb      	ldrb	r3, [r7, #7]
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	3301      	adds	r3, #1
 8001e54:	00db      	lsls	r3, r3, #3
 8001e56:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f000 f9e6 	bl	800222c <WIZCHIP_READ>
 8001e60:	4603      	mov	r3, r0
 8001e62:	029b      	lsls	r3, r3, #10
 8001e64:	429c      	cmp	r4, r3
 8001e66:	d10d      	bne.n	8001e84 <recv+0xe8>
                        close(sn);
 8001e68:	79fb      	ldrb	r3, [r7, #7]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7ff fcf8 	bl	8001860 <close>
                        return SOCKERR_SOCKSTATUS;
 8001e70:	f06f 0306 	mvn.w	r3, #6
 8001e74:	e03d      	b.n	8001ef2 <recv+0x156>
                    }
                } else {
                    close(sn);
 8001e76:	79fb      	ldrb	r3, [r7, #7]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff fcf1 	bl	8001860 <close>
                    return SOCKERR_SOCKSTATUS;
 8001e7e:	f06f 0306 	mvn.w	r3, #6
 8001e82:	e036      	b.n	8001ef2 <recv+0x156>
            }
            if (sock_io_mode & (1 << sn)) {
                return SOCK_BUSY;
            }
#else
            if (sock_io_mode & (1 << sn)) {
 8001e84:	4b1d      	ldr	r3, [pc, #116]	@ (8001efc <recv+0x160>)
 8001e86:	881b      	ldrh	r3, [r3, #0]
 8001e88:	461a      	mov	r2, r3
 8001e8a:	79fb      	ldrb	r3, [r7, #7]
 8001e8c:	fa42 f303 	asr.w	r3, r2, r3
 8001e90:	f003 0301 	and.w	r3, r3, #1
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <recv+0x100>
                return SOCK_BUSY;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	e02a      	b.n	8001ef2 <recv+0x156>
            }
            if (recvsize != 0) {
 8001e9c:	89bb      	ldrh	r3, [r7, #12]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d102      	bne.n	8001ea8 <recv+0x10c>
            recvsize = (uint16_t)getSn_RX_RSR(sn);
 8001ea2:	e7b4      	b.n	8001e0e <recv+0x72>
                        break;
 8001ea4:	bf00      	nop
 8001ea6:	e000      	b.n	8001eaa <recv+0x10e>
                break;
 8001ea8:	bf00      	nop
    if (getSn_MR(sn) & Sn_MR_ALIGN) {
        sock_remained_size[sn] = 0;
    }
    //len = recvsize;
#else
    if (recvsize < len) {
 8001eaa:	89ba      	ldrh	r2, [r7, #12]
 8001eac:	88bb      	ldrh	r3, [r7, #4]
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d201      	bcs.n	8001eb6 <recv+0x11a>
        len = recvsize;
 8001eb2:	89bb      	ldrh	r3, [r7, #12]
 8001eb4:	80bb      	strh	r3, [r7, #4]
    }
    wiz_recv_data(sn, buf, len);
 8001eb6:	88ba      	ldrh	r2, [r7, #4]
 8001eb8:	79fb      	ldrb	r3, [r7, #7]
 8001eba:	6839      	ldr	r1, [r7, #0]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f000 fbfb 	bl	80026b8 <wiz_recv_data>
    setSn_CR(sn, Sn_CR_RECV);
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	00db      	lsls	r3, r3, #3
 8001eca:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001ece:	2140      	movs	r1, #64	@ 0x40
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f000 f9f7 	bl	80022c4 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 8001ed6:	bf00      	nop
 8001ed8:	79fb      	ldrb	r3, [r7, #7]
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	3301      	adds	r3, #1
 8001ede:	00db      	lsls	r3, r3, #3
 8001ee0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f000 f9a1 	bl	800222c <WIZCHIP_READ>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d1f3      	bne.n	8001ed8 <recv+0x13c>
#endif

    //M20150409 : Explicit Type Casting
    //return len;
    return (int32_t)len;
 8001ef0:	88bb      	ldrh	r3, [r7, #4]
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3714      	adds	r7, #20
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd90      	pop	{r4, r7, pc}
 8001efa:	bf00      	nop
 8001efc:	200405b0 	.word	0x200405b0

08001f00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f06:	4b0f      	ldr	r3, [pc, #60]	@ (8001f44 <HAL_MspInit+0x44>)
 8001f08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f0a:	4a0e      	ldr	r2, [pc, #56]	@ (8001f44 <HAL_MspInit+0x44>)
 8001f0c:	f043 0301 	orr.w	r3, r3, #1
 8001f10:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f12:	4b0c      	ldr	r3, [pc, #48]	@ (8001f44 <HAL_MspInit+0x44>)
 8001f14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	607b      	str	r3, [r7, #4]
 8001f1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f1e:	4b09      	ldr	r3, [pc, #36]	@ (8001f44 <HAL_MspInit+0x44>)
 8001f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f22:	4a08      	ldr	r2, [pc, #32]	@ (8001f44 <HAL_MspInit+0x44>)
 8001f24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f28:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f2a:	4b06      	ldr	r3, [pc, #24]	@ (8001f44 <HAL_MspInit+0x44>)
 8001f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f32:	603b      	str	r3, [r7, #0]
 8001f34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f36:	bf00      	nop
 8001f38:	370c      	adds	r7, #12
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	40021000 	.word	0x40021000

08001f48 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b0ae      	sub	sp, #184	@ 0xb8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f50:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
 8001f5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f60:	f107 0310 	add.w	r3, r7, #16
 8001f64:	2294      	movs	r2, #148	@ 0x94
 8001f66:	2100      	movs	r1, #0
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f004 feeb 	bl	8006d44 <memset>
  if(huart->Instance==LPUART1)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a22      	ldr	r2, [pc, #136]	@ (8001ffc <HAL_UART_MspInit+0xb4>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d13d      	bne.n	8001ff4 <HAL_UART_MspInit+0xac>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001f78:	2320      	movs	r3, #32
 8001f7a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f80:	f107 0310 	add.w	r3, r7, #16
 8001f84:	4618      	mov	r0, r3
 8001f86:	f002 fd3b 	bl	8004a00 <HAL_RCCEx_PeriphCLKConfig>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001f90:	f7fe ff1c 	bl	8000dcc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001f94:	4b1a      	ldr	r3, [pc, #104]	@ (8002000 <HAL_UART_MspInit+0xb8>)
 8001f96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f98:	4a19      	ldr	r2, [pc, #100]	@ (8002000 <HAL_UART_MspInit+0xb8>)
 8001f9a:	f043 0301 	orr.w	r3, r3, #1
 8001f9e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001fa0:	4b17      	ldr	r3, [pc, #92]	@ (8002000 <HAL_UART_MspInit+0xb8>)
 8001fa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fa4:	f003 0301 	and.w	r3, r3, #1
 8001fa8:	60fb      	str	r3, [r7, #12]
 8001faa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001fac:	4b14      	ldr	r3, [pc, #80]	@ (8002000 <HAL_UART_MspInit+0xb8>)
 8001fae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb0:	4a13      	ldr	r2, [pc, #76]	@ (8002000 <HAL_UART_MspInit+0xb8>)
 8001fb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001fb6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fb8:	4b11      	ldr	r3, [pc, #68]	@ (8002000 <HAL_UART_MspInit+0xb8>)
 8001fba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fc0:	60bb      	str	r3, [r7, #8]
 8001fc2:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001fc4:	f001 fe34 	bl	8003c30 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001fc8:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001fcc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001fe2:	2308      	movs	r3, #8
 8001fe4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001fe8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001fec:	4619      	mov	r1, r3
 8001fee:	4805      	ldr	r0, [pc, #20]	@ (8002004 <HAL_UART_MspInit+0xbc>)
 8001ff0:	f001 fb8c 	bl	800370c <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001ff4:	bf00      	nop
 8001ff6:	37b8      	adds	r7, #184	@ 0xb8
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	40008000 	.word	0x40008000
 8002000:	40021000 	.word	0x40021000
 8002004:	48001800 	.word	0x48001800

08002008 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b08a      	sub	sp, #40	@ 0x28
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002010:	f107 0314 	add.w	r3, r7, #20
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	605a      	str	r2, [r3, #4]
 800201a:	609a      	str	r2, [r3, #8]
 800201c:	60da      	str	r2, [r3, #12]
 800201e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a17      	ldr	r2, [pc, #92]	@ (8002084 <HAL_SPI_MspInit+0x7c>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d128      	bne.n	800207c <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800202a:	4b17      	ldr	r3, [pc, #92]	@ (8002088 <HAL_SPI_MspInit+0x80>)
 800202c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800202e:	4a16      	ldr	r2, [pc, #88]	@ (8002088 <HAL_SPI_MspInit+0x80>)
 8002030:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002034:	6613      	str	r3, [r2, #96]	@ 0x60
 8002036:	4b14      	ldr	r3, [pc, #80]	@ (8002088 <HAL_SPI_MspInit+0x80>)
 8002038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800203a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800203e:	613b      	str	r3, [r7, #16]
 8002040:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002042:	4b11      	ldr	r3, [pc, #68]	@ (8002088 <HAL_SPI_MspInit+0x80>)
 8002044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002046:	4a10      	ldr	r2, [pc, #64]	@ (8002088 <HAL_SPI_MspInit+0x80>)
 8002048:	f043 0301 	orr.w	r3, r3, #1
 800204c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800204e:	4b0e      	ldr	r3, [pc, #56]	@ (8002088 <HAL_SPI_MspInit+0x80>)
 8002050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	60fb      	str	r3, [r7, #12]
 8002058:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800205a:	23f0      	movs	r3, #240	@ 0xf0
 800205c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205e:	2302      	movs	r3, #2
 8002060:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002066:	2303      	movs	r3, #3
 8002068:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800206a:	2305      	movs	r3, #5
 800206c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800206e:	f107 0314 	add.w	r3, r7, #20
 8002072:	4619      	mov	r1, r3
 8002074:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002078:	f001 fb48 	bl	800370c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800207c:	bf00      	nop
 800207e:	3728      	adds	r7, #40	@ 0x28
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	40013000 	.word	0x40013000
 8002088:	40021000 	.word	0x40021000

0800208c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002090:	bf00      	nop
 8002092:	e7fd      	b.n	8002090 <NMI_Handler+0x4>

08002094 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002098:	bf00      	nop
 800209a:	e7fd      	b.n	8002098 <HardFault_Handler+0x4>

0800209c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020a0:	bf00      	nop
 80020a2:	e7fd      	b.n	80020a0 <MemManage_Handler+0x4>

080020a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020a8:	bf00      	nop
 80020aa:	e7fd      	b.n	80020a8 <BusFault_Handler+0x4>

080020ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020b0:	bf00      	nop
 80020b2:	e7fd      	b.n	80020b0 <UsageFault_Handler+0x4>

080020b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020b8:	bf00      	nop
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr

080020c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020c2:	b480      	push	{r7}
 80020c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020c6:	bf00      	nop
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020d4:	bf00      	nop
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020de:	b580      	push	{r7, lr}
 80020e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020e2:	f001 f9bd 	bl	8003460 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020e6:	bf00      	nop
 80020e8:	bd80      	pop	{r7, pc}

080020ea <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80020ea:	b580      	push	{r7, lr}
 80020ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80020ee:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80020f2:	f001 fcb5 	bl	8003a60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020f6:	bf00      	nop
 80020f8:	bd80      	pop	{r7, pc}

080020fa <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b086      	sub	sp, #24
 80020fe:	af00      	add	r7, sp, #0
 8002100:	60f8      	str	r0, [r7, #12]
 8002102:	60b9      	str	r1, [r7, #8]
 8002104:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002106:	2300      	movs	r3, #0
 8002108:	617b      	str	r3, [r7, #20]
 800210a:	e00a      	b.n	8002122 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800210c:	f3af 8000 	nop.w
 8002110:	4601      	mov	r1, r0
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	1c5a      	adds	r2, r3, #1
 8002116:	60ba      	str	r2, [r7, #8]
 8002118:	b2ca      	uxtb	r2, r1
 800211a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	3301      	adds	r3, #1
 8002120:	617b      	str	r3, [r7, #20]
 8002122:	697a      	ldr	r2, [r7, #20]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	429a      	cmp	r2, r3
 8002128:	dbf0      	blt.n	800210c <_read+0x12>
  }

  return len;
 800212a:	687b      	ldr	r3, [r7, #4]
}
 800212c:	4618      	mov	r0, r3
 800212e:	3718      	adds	r7, #24
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800213c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002140:	4618      	mov	r0, r3
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800215c:	605a      	str	r2, [r3, #4]
  return 0;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <_isatty>:

int _isatty(int file)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002174:	2301      	movs	r3, #1
}
 8002176:	4618      	mov	r0, r3
 8002178:	370c      	adds	r7, #12
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr

08002182 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002182:	b480      	push	{r7}
 8002184:	b085      	sub	sp, #20
 8002186:	af00      	add	r7, sp, #0
 8002188:	60f8      	str	r0, [r7, #12]
 800218a:	60b9      	str	r1, [r7, #8]
 800218c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800218e:	2300      	movs	r3, #0
}
 8002190:	4618      	mov	r0, r3
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b086      	sub	sp, #24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021a4:	4a14      	ldr	r2, [pc, #80]	@ (80021f8 <_sbrk+0x5c>)
 80021a6:	4b15      	ldr	r3, [pc, #84]	@ (80021fc <_sbrk+0x60>)
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021b0:	4b13      	ldr	r3, [pc, #76]	@ (8002200 <_sbrk+0x64>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d102      	bne.n	80021be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021b8:	4b11      	ldr	r3, [pc, #68]	@ (8002200 <_sbrk+0x64>)
 80021ba:	4a12      	ldr	r2, [pc, #72]	@ (8002204 <_sbrk+0x68>)
 80021bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021be:	4b10      	ldr	r3, [pc, #64]	@ (8002200 <_sbrk+0x64>)
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4413      	add	r3, r2
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d207      	bcs.n	80021dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021cc:	f004 fdc2 	bl	8006d54 <__errno>
 80021d0:	4603      	mov	r3, r0
 80021d2:	220c      	movs	r2, #12
 80021d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021da:	e009      	b.n	80021f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021dc:	4b08      	ldr	r3, [pc, #32]	@ (8002200 <_sbrk+0x64>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021e2:	4b07      	ldr	r3, [pc, #28]	@ (8002200 <_sbrk+0x64>)
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4413      	add	r3, r2
 80021ea:	4a05      	ldr	r2, [pc, #20]	@ (8002200 <_sbrk+0x64>)
 80021ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ee:	68fb      	ldr	r3, [r7, #12]
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3718      	adds	r7, #24
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	200a0000 	.word	0x200a0000
 80021fc:	00000400 	.word	0x00000400
 8002200:	200405cc 	.word	0x200405cc
 8002204:	20040728 	.word	0x20040728

08002208 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800220c:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <SystemInit+0x20>)
 800220e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002212:	4a05      	ldr	r2, [pc, #20]	@ (8002228 <SystemInit+0x20>)
 8002214:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002218:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <WIZCHIP_READ>:
#define _W5500_SPI_FDM_OP_LEN4_     0x03

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel) {
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
    uint8_t ret;
    uint8_t spi_data[3];

    WIZCHIP_CRITICAL_ENTER();
 8002234:	4b22      	ldr	r3, [pc, #136]	@ (80022c0 <WIZCHIP_READ+0x94>)
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	4798      	blx	r3
    WIZCHIP.CS._select();
 800223a:	4b21      	ldr	r3, [pc, #132]	@ (80022c0 <WIZCHIP_READ+0x94>)
 800223c:	695b      	ldr	r3, [r3, #20]
 800223e:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8002240:	4b1f      	ldr	r3, [pc, #124]	@ (80022c0 <WIZCHIP_READ+0x94>)
 8002242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002244:	2b00      	cmp	r3, #0
 8002246:	d003      	beq.n	8002250 <WIZCHIP_READ+0x24>
 8002248:	4b1d      	ldr	r3, [pc, #116]	@ (80022c0 <WIZCHIP_READ+0x94>)
 800224a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800224c:	2b00      	cmp	r3, #0
 800224e:	d114      	bne.n	800227a <WIZCHIP_READ+0x4e>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002250:	4b1b      	ldr	r3, [pc, #108]	@ (80022c0 <WIZCHIP_READ+0x94>)
 8002252:	6a1b      	ldr	r3, [r3, #32]
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	0c12      	lsrs	r2, r2, #16
 8002258:	b2d2      	uxtb	r2, r2
 800225a:	4610      	mov	r0, r2
 800225c:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800225e:	4b18      	ldr	r3, [pc, #96]	@ (80022c0 <WIZCHIP_READ+0x94>)
 8002260:	6a1b      	ldr	r3, [r3, #32]
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	0a12      	lsrs	r2, r2, #8
 8002266:	b2d2      	uxtb	r2, r2
 8002268:	4610      	mov	r0, r2
 800226a:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800226c:	4b14      	ldr	r3, [pc, #80]	@ (80022c0 <WIZCHIP_READ+0x94>)
 800226e:	6a1b      	ldr	r3, [r3, #32]
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	b2d2      	uxtb	r2, r2
 8002274:	4610      	mov	r0, r2
 8002276:	4798      	blx	r3
 8002278:	e011      	b.n	800229e <WIZCHIP_READ+0x72>
    } else {															// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	0c1b      	lsrs	r3, r3, #16
 800227e:	b2db      	uxtb	r3, r3
 8002280:	733b      	strb	r3, [r7, #12]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	0a1b      	lsrs	r3, r3, #8
 8002286:	b2db      	uxtb	r3, r3
 8002288:	737b      	strb	r3, [r7, #13]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	b2db      	uxtb	r3, r3
 800228e:	73bb      	strb	r3, [r7, #14]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002290:	4b0b      	ldr	r3, [pc, #44]	@ (80022c0 <WIZCHIP_READ+0x94>)
 8002292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002294:	f107 020c 	add.w	r2, r7, #12
 8002298:	2103      	movs	r1, #3
 800229a:	4610      	mov	r0, r2
 800229c:	4798      	blx	r3
    }
    ret = WIZCHIP.IF.SPI._read_byte();
 800229e:	4b08      	ldr	r3, [pc, #32]	@ (80022c0 <WIZCHIP_READ+0x94>)
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	4798      	blx	r3
 80022a4:	4603      	mov	r3, r0
 80022a6:	73fb      	strb	r3, [r7, #15]

    WIZCHIP.CS._deselect();
 80022a8:	4b05      	ldr	r3, [pc, #20]	@ (80022c0 <WIZCHIP_READ+0x94>)
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 80022ae:	4b04      	ldr	r3, [pc, #16]	@ (80022c0 <WIZCHIP_READ+0x94>)
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	4798      	blx	r3
    return ret;
 80022b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	20040008 	.word	0x20040008

080022c4 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb) {
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	460b      	mov	r3, r1
 80022ce:	70fb      	strb	r3, [r7, #3]
    uint8_t spi_data[4];

    WIZCHIP_CRITICAL_ENTER();
 80022d0:	4b22      	ldr	r3, [pc, #136]	@ (800235c <WIZCHIP_WRITE+0x98>)
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	4798      	blx	r3
    WIZCHIP.CS._select();
 80022d6:	4b21      	ldr	r3, [pc, #132]	@ (800235c <WIZCHIP_WRITE+0x98>)
 80022d8:	695b      	ldr	r3, [r3, #20]
 80022da:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f043 0304 	orr.w	r3, r3, #4
 80022e2:	607b      	str	r3, [r7, #4]

    //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
    if (!WIZCHIP.IF.SPI._write_burst) {	// byte operation
 80022e4:	4b1d      	ldr	r3, [pc, #116]	@ (800235c <WIZCHIP_WRITE+0x98>)
 80022e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d119      	bne.n	8002320 <WIZCHIP_WRITE+0x5c>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80022ec:	4b1b      	ldr	r3, [pc, #108]	@ (800235c <WIZCHIP_WRITE+0x98>)
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	0c12      	lsrs	r2, r2, #16
 80022f4:	b2d2      	uxtb	r2, r2
 80022f6:	4610      	mov	r0, r2
 80022f8:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80022fa:	4b18      	ldr	r3, [pc, #96]	@ (800235c <WIZCHIP_WRITE+0x98>)
 80022fc:	6a1b      	ldr	r3, [r3, #32]
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	0a12      	lsrs	r2, r2, #8
 8002302:	b2d2      	uxtb	r2, r2
 8002304:	4610      	mov	r0, r2
 8002306:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002308:	4b14      	ldr	r3, [pc, #80]	@ (800235c <WIZCHIP_WRITE+0x98>)
 800230a:	6a1b      	ldr	r3, [r3, #32]
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	b2d2      	uxtb	r2, r2
 8002310:	4610      	mov	r0, r2
 8002312:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte(wb);
 8002314:	4b11      	ldr	r3, [pc, #68]	@ (800235c <WIZCHIP_WRITE+0x98>)
 8002316:	6a1b      	ldr	r3, [r3, #32]
 8002318:	78fa      	ldrb	r2, [r7, #3]
 800231a:	4610      	mov	r0, r2
 800231c:	4798      	blx	r3
 800231e:	e013      	b.n	8002348 <WIZCHIP_WRITE+0x84>
    } else {								// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	0c1b      	lsrs	r3, r3, #16
 8002324:	b2db      	uxtb	r3, r3
 8002326:	733b      	strb	r3, [r7, #12]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	0a1b      	lsrs	r3, r3, #8
 800232c:	b2db      	uxtb	r3, r3
 800232e:	737b      	strb	r3, [r7, #13]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	b2db      	uxtb	r3, r3
 8002334:	73bb      	strb	r3, [r7, #14]
        spi_data[3] = wb;
 8002336:	78fb      	ldrb	r3, [r7, #3]
 8002338:	73fb      	strb	r3, [r7, #15]
        WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 800233a:	4b08      	ldr	r3, [pc, #32]	@ (800235c <WIZCHIP_WRITE+0x98>)
 800233c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800233e:	f107 020c 	add.w	r2, r7, #12
 8002342:	2104      	movs	r1, #4
 8002344:	4610      	mov	r0, r2
 8002346:	4798      	blx	r3
    }

    WIZCHIP.CS._deselect();
 8002348:	4b04      	ldr	r3, [pc, #16]	@ (800235c <WIZCHIP_WRITE+0x98>)
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 800234e:	4b03      	ldr	r3, [pc, #12]	@ (800235c <WIZCHIP_WRITE+0x98>)
 8002350:	691b      	ldr	r3, [r3, #16]
 8002352:	4798      	blx	r3
}
 8002354:	bf00      	nop
 8002356:	3710      	adds	r7, #16
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20040008 	.word	0x20040008

08002360 <WIZCHIP_READ_BUF>:

void     WIZCHIP_READ_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len) {
 8002360:	b590      	push	{r4, r7, lr}
 8002362:	b087      	sub	sp, #28
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	4613      	mov	r3, r2
 800236c:	80fb      	strh	r3, [r7, #6]
    uint8_t spi_data[3];
    uint16_t i;

    WIZCHIP_CRITICAL_ENTER();
 800236e:	4b2b      	ldr	r3, [pc, #172]	@ (800241c <WIZCHIP_READ_BUF+0xbc>)
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	4798      	blx	r3
    WIZCHIP.CS._select();
 8002374:	4b29      	ldr	r3, [pc, #164]	@ (800241c <WIZCHIP_READ_BUF+0xbc>)
 8002376:	695b      	ldr	r3, [r3, #20]
 8002378:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 800237a:	4b28      	ldr	r3, [pc, #160]	@ (800241c <WIZCHIP_READ_BUF+0xbc>)
 800237c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800237e:	2b00      	cmp	r3, #0
 8002380:	d003      	beq.n	800238a <WIZCHIP_READ_BUF+0x2a>
 8002382:	4b26      	ldr	r3, [pc, #152]	@ (800241c <WIZCHIP_READ_BUF+0xbc>)
 8002384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002386:	2b00      	cmp	r3, #0
 8002388:	d126      	bne.n	80023d8 <WIZCHIP_READ_BUF+0x78>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800238a:	4b24      	ldr	r3, [pc, #144]	@ (800241c <WIZCHIP_READ_BUF+0xbc>)
 800238c:	6a1b      	ldr	r3, [r3, #32]
 800238e:	68fa      	ldr	r2, [r7, #12]
 8002390:	0c12      	lsrs	r2, r2, #16
 8002392:	b2d2      	uxtb	r2, r2
 8002394:	4610      	mov	r0, r2
 8002396:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002398:	4b20      	ldr	r3, [pc, #128]	@ (800241c <WIZCHIP_READ_BUF+0xbc>)
 800239a:	6a1b      	ldr	r3, [r3, #32]
 800239c:	68fa      	ldr	r2, [r7, #12]
 800239e:	0a12      	lsrs	r2, r2, #8
 80023a0:	b2d2      	uxtb	r2, r2
 80023a2:	4610      	mov	r0, r2
 80023a4:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80023a6:	4b1d      	ldr	r3, [pc, #116]	@ (800241c <WIZCHIP_READ_BUF+0xbc>)
 80023a8:	6a1b      	ldr	r3, [r3, #32]
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	b2d2      	uxtb	r2, r2
 80023ae:	4610      	mov	r0, r2
 80023b0:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 80023b2:	2300      	movs	r3, #0
 80023b4:	82fb      	strh	r3, [r7, #22]
 80023b6:	e00a      	b.n	80023ce <WIZCHIP_READ_BUF+0x6e>
            pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 80023b8:	4b18      	ldr	r3, [pc, #96]	@ (800241c <WIZCHIP_READ_BUF+0xbc>)
 80023ba:	69db      	ldr	r3, [r3, #28]
 80023bc:	8afa      	ldrh	r2, [r7, #22]
 80023be:	68b9      	ldr	r1, [r7, #8]
 80023c0:	188c      	adds	r4, r1, r2
 80023c2:	4798      	blx	r3
 80023c4:	4603      	mov	r3, r0
 80023c6:	7023      	strb	r3, [r4, #0]
        for (i = 0; i < len; i++) {
 80023c8:	8afb      	ldrh	r3, [r7, #22]
 80023ca:	3301      	adds	r3, #1
 80023cc:	82fb      	strh	r3, [r7, #22]
 80023ce:	8afa      	ldrh	r2, [r7, #22]
 80023d0:	88fb      	ldrh	r3, [r7, #6]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d3f0      	bcc.n	80023b8 <WIZCHIP_READ_BUF+0x58>
    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 80023d6:	e017      	b.n	8002408 <WIZCHIP_READ_BUF+0xa8>
        }
    } else {															// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	0c1b      	lsrs	r3, r3, #16
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	743b      	strb	r3, [r7, #16]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	0a1b      	lsrs	r3, r3, #8
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	747b      	strb	r3, [r7, #17]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	74bb      	strb	r3, [r7, #18]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80023ee:	4b0b      	ldr	r3, [pc, #44]	@ (800241c <WIZCHIP_READ_BUF+0xbc>)
 80023f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f2:	f107 0210 	add.w	r2, r7, #16
 80023f6:	2103      	movs	r1, #3
 80023f8:	4610      	mov	r0, r2
 80023fa:	4798      	blx	r3
        WIZCHIP.IF.SPI._read_burst(pBuf, len);
 80023fc:	4b07      	ldr	r3, [pc, #28]	@ (800241c <WIZCHIP_READ_BUF+0xbc>)
 80023fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002400:	88fa      	ldrh	r2, [r7, #6]
 8002402:	4611      	mov	r1, r2
 8002404:	68b8      	ldr	r0, [r7, #8]
 8002406:	4798      	blx	r3
    }

    WIZCHIP.CS._deselect();
 8002408:	4b04      	ldr	r3, [pc, #16]	@ (800241c <WIZCHIP_READ_BUF+0xbc>)
 800240a:	699b      	ldr	r3, [r3, #24]
 800240c:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 800240e:	4b03      	ldr	r3, [pc, #12]	@ (800241c <WIZCHIP_READ_BUF+0xbc>)
 8002410:	691b      	ldr	r3, [r3, #16]
 8002412:	4798      	blx	r3
}
 8002414:	bf00      	nop
 8002416:	371c      	adds	r7, #28
 8002418:	46bd      	mov	sp, r7
 800241a:	bd90      	pop	{r4, r7, pc}
 800241c:	20040008 	.word	0x20040008

08002420 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len) {
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	4613      	mov	r3, r2
 800242c:	80fb      	strh	r3, [r7, #6]
    uint8_t spi_data[3];
    uint16_t i;

    WIZCHIP_CRITICAL_ENTER();
 800242e:	4b2b      	ldr	r3, [pc, #172]	@ (80024dc <WIZCHIP_WRITE_BUF+0xbc>)
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	4798      	blx	r3
    WIZCHIP.CS._select();
 8002434:	4b29      	ldr	r3, [pc, #164]	@ (80024dc <WIZCHIP_WRITE_BUF+0xbc>)
 8002436:	695b      	ldr	r3, [r3, #20]
 8002438:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	f043 0304 	orr.w	r3, r3, #4
 8002440:	60fb      	str	r3, [r7, #12]

    if (!WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8002442:	4b26      	ldr	r3, [pc, #152]	@ (80024dc <WIZCHIP_WRITE_BUF+0xbc>)
 8002444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002446:	2b00      	cmp	r3, #0
 8002448:	d126      	bne.n	8002498 <WIZCHIP_WRITE_BUF+0x78>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800244a:	4b24      	ldr	r3, [pc, #144]	@ (80024dc <WIZCHIP_WRITE_BUF+0xbc>)
 800244c:	6a1b      	ldr	r3, [r3, #32]
 800244e:	68fa      	ldr	r2, [r7, #12]
 8002450:	0c12      	lsrs	r2, r2, #16
 8002452:	b2d2      	uxtb	r2, r2
 8002454:	4610      	mov	r0, r2
 8002456:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002458:	4b20      	ldr	r3, [pc, #128]	@ (80024dc <WIZCHIP_WRITE_BUF+0xbc>)
 800245a:	6a1b      	ldr	r3, [r3, #32]
 800245c:	68fa      	ldr	r2, [r7, #12]
 800245e:	0a12      	lsrs	r2, r2, #8
 8002460:	b2d2      	uxtb	r2, r2
 8002462:	4610      	mov	r0, r2
 8002464:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002466:	4b1d      	ldr	r3, [pc, #116]	@ (80024dc <WIZCHIP_WRITE_BUF+0xbc>)
 8002468:	6a1b      	ldr	r3, [r3, #32]
 800246a:	68fa      	ldr	r2, [r7, #12]
 800246c:	b2d2      	uxtb	r2, r2
 800246e:	4610      	mov	r0, r2
 8002470:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 8002472:	2300      	movs	r3, #0
 8002474:	82fb      	strh	r3, [r7, #22]
 8002476:	e00a      	b.n	800248e <WIZCHIP_WRITE_BUF+0x6e>
            WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8002478:	4b18      	ldr	r3, [pc, #96]	@ (80024dc <WIZCHIP_WRITE_BUF+0xbc>)
 800247a:	6a1b      	ldr	r3, [r3, #32]
 800247c:	8afa      	ldrh	r2, [r7, #22]
 800247e:	68b9      	ldr	r1, [r7, #8]
 8002480:	440a      	add	r2, r1
 8002482:	7812      	ldrb	r2, [r2, #0]
 8002484:	4610      	mov	r0, r2
 8002486:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 8002488:	8afb      	ldrh	r3, [r7, #22]
 800248a:	3301      	adds	r3, #1
 800248c:	82fb      	strh	r3, [r7, #22]
 800248e:	8afa      	ldrh	r2, [r7, #22]
 8002490:	88fb      	ldrh	r3, [r7, #6]
 8002492:	429a      	cmp	r2, r3
 8002494:	d3f0      	bcc.n	8002478 <WIZCHIP_WRITE_BUF+0x58>
 8002496:	e017      	b.n	80024c8 <WIZCHIP_WRITE_BUF+0xa8>
        }
    } else {								// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	0c1b      	lsrs	r3, r3, #16
 800249c:	b2db      	uxtb	r3, r3
 800249e:	743b      	strb	r3, [r7, #16]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	0a1b      	lsrs	r3, r3, #8
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	747b      	strb	r3, [r7, #17]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	74bb      	strb	r3, [r7, #18]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80024ae:	4b0b      	ldr	r3, [pc, #44]	@ (80024dc <WIZCHIP_WRITE_BUF+0xbc>)
 80024b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b2:	f107 0210 	add.w	r2, r7, #16
 80024b6:	2103      	movs	r1, #3
 80024b8:	4610      	mov	r0, r2
 80024ba:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_burst(pBuf, len);
 80024bc:	4b07      	ldr	r3, [pc, #28]	@ (80024dc <WIZCHIP_WRITE_BUF+0xbc>)
 80024be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c0:	88fa      	ldrh	r2, [r7, #6]
 80024c2:	4611      	mov	r1, r2
 80024c4:	68b8      	ldr	r0, [r7, #8]
 80024c6:	4798      	blx	r3
    }

    WIZCHIP.CS._deselect();
 80024c8:	4b04      	ldr	r3, [pc, #16]	@ (80024dc <WIZCHIP_WRITE_BUF+0xbc>)
 80024ca:	699b      	ldr	r3, [r3, #24]
 80024cc:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 80024ce:	4b03      	ldr	r3, [pc, #12]	@ (80024dc <WIZCHIP_WRITE_BUF+0xbc>)
 80024d0:	691b      	ldr	r3, [r3, #16]
 80024d2:	4798      	blx	r3
}
 80024d4:	bf00      	nop
 80024d6:	3718      	adds	r7, #24
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	20040008 	.word	0x20040008

080024e0 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn) {
 80024e0:	b590      	push	{r4, r7, lr}
 80024e2:	b085      	sub	sp, #20
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	4603      	mov	r3, r0
 80024e8:	71fb      	strb	r3, [r7, #7]
    uint16_t val = 0, val1 = 0;
 80024ea:	2300      	movs	r3, #0
 80024ec:	81fb      	strh	r3, [r7, #14]
 80024ee:	2300      	movs	r3, #0
 80024f0:	81bb      	strh	r3, [r7, #12]

    do {
        val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 80024f2:	79fb      	ldrb	r3, [r7, #7]
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	3301      	adds	r3, #1
 80024f8:	00db      	lsls	r3, r3, #3
 80024fa:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80024fe:	4618      	mov	r0, r3
 8002500:	f7ff fe94 	bl	800222c <WIZCHIP_READ>
 8002504:	4603      	mov	r3, r0
 8002506:	81bb      	strh	r3, [r7, #12]
        val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn), 1));
 8002508:	89bb      	ldrh	r3, [r7, #12]
 800250a:	021b      	lsls	r3, r3, #8
 800250c:	b29c      	uxth	r4, r3
 800250e:	79fb      	ldrb	r3, [r7, #7]
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	3301      	adds	r3, #1
 8002514:	00db      	lsls	r3, r3, #3
 8002516:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff fe86 	bl	800222c <WIZCHIP_READ>
 8002520:	4603      	mov	r3, r0
 8002522:	4423      	add	r3, r4
 8002524:	81bb      	strh	r3, [r7, #12]
        if (val1 != 0) {
 8002526:	89bb      	ldrh	r3, [r7, #12]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d019      	beq.n	8002560 <getSn_TX_FSR+0x80>
            val = WIZCHIP_READ(Sn_TX_FSR(sn));
 800252c:	79fb      	ldrb	r3, [r7, #7]
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	3301      	adds	r3, #1
 8002532:	00db      	lsls	r3, r3, #3
 8002534:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff fe77 	bl	800222c <WIZCHIP_READ>
 800253e:	4603      	mov	r3, r0
 8002540:	81fb      	strh	r3, [r7, #14]
            val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn), 1));
 8002542:	89fb      	ldrh	r3, [r7, #14]
 8002544:	021b      	lsls	r3, r3, #8
 8002546:	b29c      	uxth	r4, r3
 8002548:	79fb      	ldrb	r3, [r7, #7]
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	3301      	adds	r3, #1
 800254e:	00db      	lsls	r3, r3, #3
 8002550:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 8002554:	4618      	mov	r0, r3
 8002556:	f7ff fe69 	bl	800222c <WIZCHIP_READ>
 800255a:	4603      	mov	r3, r0
 800255c:	4423      	add	r3, r4
 800255e:	81fb      	strh	r3, [r7, #14]
        }
    } while (val != val1);
 8002560:	89fa      	ldrh	r2, [r7, #14]
 8002562:	89bb      	ldrh	r3, [r7, #12]
 8002564:	429a      	cmp	r2, r3
 8002566:	d1c4      	bne.n	80024f2 <getSn_TX_FSR+0x12>
    return val;
 8002568:	89fb      	ldrh	r3, [r7, #14]
}
 800256a:	4618      	mov	r0, r3
 800256c:	3714      	adds	r7, #20
 800256e:	46bd      	mov	sp, r7
 8002570:	bd90      	pop	{r4, r7, pc}

08002572 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn) {
 8002572:	b590      	push	{r4, r7, lr}
 8002574:	b085      	sub	sp, #20
 8002576:	af00      	add	r7, sp, #0
 8002578:	4603      	mov	r3, r0
 800257a:	71fb      	strb	r3, [r7, #7]
    uint16_t val = 0, val1 = 0;
 800257c:	2300      	movs	r3, #0
 800257e:	81fb      	strh	r3, [r7, #14]
 8002580:	2300      	movs	r3, #0
 8002582:	81bb      	strh	r3, [r7, #12]

    do {
        val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8002584:	79fb      	ldrb	r3, [r7, #7]
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	3301      	adds	r3, #1
 800258a:	00db      	lsls	r3, r3, #3
 800258c:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 8002590:	4618      	mov	r0, r3
 8002592:	f7ff fe4b 	bl	800222c <WIZCHIP_READ>
 8002596:	4603      	mov	r3, r0
 8002598:	81bb      	strh	r3, [r7, #12]
        val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn), 1));
 800259a:	89bb      	ldrh	r3, [r7, #12]
 800259c:	021b      	lsls	r3, r3, #8
 800259e:	b29c      	uxth	r4, r3
 80025a0:	79fb      	ldrb	r3, [r7, #7]
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	3301      	adds	r3, #1
 80025a6:	00db      	lsls	r3, r3, #3
 80025a8:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7ff fe3d 	bl	800222c <WIZCHIP_READ>
 80025b2:	4603      	mov	r3, r0
 80025b4:	4423      	add	r3, r4
 80025b6:	81bb      	strh	r3, [r7, #12]
        if (val1 != 0) {
 80025b8:	89bb      	ldrh	r3, [r7, #12]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d019      	beq.n	80025f2 <getSn_RX_RSR+0x80>
            val = WIZCHIP_READ(Sn_RX_RSR(sn));
 80025be:	79fb      	ldrb	r3, [r7, #7]
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	3301      	adds	r3, #1
 80025c4:	00db      	lsls	r3, r3, #3
 80025c6:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7ff fe2e 	bl	800222c <WIZCHIP_READ>
 80025d0:	4603      	mov	r3, r0
 80025d2:	81fb      	strh	r3, [r7, #14]
            val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn), 1));
 80025d4:	89fb      	ldrh	r3, [r7, #14]
 80025d6:	021b      	lsls	r3, r3, #8
 80025d8:	b29c      	uxth	r4, r3
 80025da:	79fb      	ldrb	r3, [r7, #7]
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	3301      	adds	r3, #1
 80025e0:	00db      	lsls	r3, r3, #3
 80025e2:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7ff fe20 	bl	800222c <WIZCHIP_READ>
 80025ec:	4603      	mov	r3, r0
 80025ee:	4423      	add	r3, r4
 80025f0:	81fb      	strh	r3, [r7, #14]
        }
    } while (val != val1);
 80025f2:	89fa      	ldrh	r2, [r7, #14]
 80025f4:	89bb      	ldrh	r3, [r7, #12]
 80025f6:	429a      	cmp	r2, r3
 80025f8:	d1c4      	bne.n	8002584 <getSn_RX_RSR+0x12>
    return val;
 80025fa:	89fb      	ldrh	r3, [r7, #14]
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3714      	adds	r7, #20
 8002600:	46bd      	mov	sp, r7
 8002602:	bd90      	pop	{r4, r7, pc}

08002604 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len) {
 8002604:	b590      	push	{r4, r7, lr}
 8002606:	b085      	sub	sp, #20
 8002608:	af00      	add	r7, sp, #0
 800260a:	4603      	mov	r3, r0
 800260c:	6039      	str	r1, [r7, #0]
 800260e:	71fb      	strb	r3, [r7, #7]
 8002610:	4613      	mov	r3, r2
 8002612:	80bb      	strh	r3, [r7, #4]
    uint16_t ptr = 0;
 8002614:	2300      	movs	r3, #0
 8002616:	81fb      	strh	r3, [r7, #14]
    uint32_t addrsel = 0;
 8002618:	2300      	movs	r3, #0
 800261a:	60bb      	str	r3, [r7, #8]

    if (len == 0) {
 800261c:	88bb      	ldrh	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d046      	beq.n	80026b0 <wiz_send_data+0xac>
        return;
    }
    ptr = getSn_TX_WR(sn);
 8002622:	79fb      	ldrb	r3, [r7, #7]
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	3301      	adds	r3, #1
 8002628:	00db      	lsls	r3, r3, #3
 800262a:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff fdfc 	bl	800222c <WIZCHIP_READ>
 8002634:	4603      	mov	r3, r0
 8002636:	021b      	lsls	r3, r3, #8
 8002638:	b29c      	uxth	r4, r3
 800263a:	79fb      	ldrb	r3, [r7, #7]
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	3301      	adds	r3, #1
 8002640:	00db      	lsls	r3, r3, #3
 8002642:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 8002646:	4618      	mov	r0, r3
 8002648:	f7ff fdf0 	bl	800222c <WIZCHIP_READ>
 800264c:	4603      	mov	r3, r0
 800264e:	4423      	add	r3, r4
 8002650:	81fb      	strh	r3, [r7, #14]
    //M20140501 : implict type casting -> explict type casting
    //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
    addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8002652:	89fb      	ldrh	r3, [r7, #14]
 8002654:	021a      	lsls	r2, r3, #8
 8002656:	79fb      	ldrb	r3, [r7, #7]
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	3302      	adds	r3, #2
 800265c:	00db      	lsls	r3, r3, #3
 800265e:	4413      	add	r3, r2
 8002660:	60bb      	str	r3, [r7, #8]
    //
    WIZCHIP_WRITE_BUF(addrsel, wizdata, len);
 8002662:	88bb      	ldrh	r3, [r7, #4]
 8002664:	461a      	mov	r2, r3
 8002666:	6839      	ldr	r1, [r7, #0]
 8002668:	68b8      	ldr	r0, [r7, #8]
 800266a:	f7ff fed9 	bl	8002420 <WIZCHIP_WRITE_BUF>

    ptr += len;
 800266e:	89fa      	ldrh	r2, [r7, #14]
 8002670:	88bb      	ldrh	r3, [r7, #4]
 8002672:	4413      	add	r3, r2
 8002674:	81fb      	strh	r3, [r7, #14]
    setSn_TX_WR(sn, ptr);
 8002676:	79fb      	ldrb	r3, [r7, #7]
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	3301      	adds	r3, #1
 800267c:	00db      	lsls	r3, r3, #3
 800267e:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 8002682:	461a      	mov	r2, r3
 8002684:	89fb      	ldrh	r3, [r7, #14]
 8002686:	0a1b      	lsrs	r3, r3, #8
 8002688:	b29b      	uxth	r3, r3
 800268a:	b2db      	uxtb	r3, r3
 800268c:	4619      	mov	r1, r3
 800268e:	4610      	mov	r0, r2
 8002690:	f7ff fe18 	bl	80022c4 <WIZCHIP_WRITE>
 8002694:	79fb      	ldrb	r3, [r7, #7]
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	3301      	adds	r3, #1
 800269a:	00db      	lsls	r3, r3, #3
 800269c:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 80026a0:	461a      	mov	r2, r3
 80026a2:	89fb      	ldrh	r3, [r7, #14]
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	4619      	mov	r1, r3
 80026a8:	4610      	mov	r0, r2
 80026aa:	f7ff fe0b 	bl	80022c4 <WIZCHIP_WRITE>
 80026ae:	e000      	b.n	80026b2 <wiz_send_data+0xae>
        return;
 80026b0:	bf00      	nop
}
 80026b2:	3714      	adds	r7, #20
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd90      	pop	{r4, r7, pc}

080026b8 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len) {
 80026b8:	b590      	push	{r4, r7, lr}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4603      	mov	r3, r0
 80026c0:	6039      	str	r1, [r7, #0]
 80026c2:	71fb      	strb	r3, [r7, #7]
 80026c4:	4613      	mov	r3, r2
 80026c6:	80bb      	strh	r3, [r7, #4]
    uint16_t ptr = 0;
 80026c8:	2300      	movs	r3, #0
 80026ca:	81fb      	strh	r3, [r7, #14]
    uint32_t addrsel = 0;
 80026cc:	2300      	movs	r3, #0
 80026ce:	60bb      	str	r3, [r7, #8]

    if (len == 0) {
 80026d0:	88bb      	ldrh	r3, [r7, #4]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d046      	beq.n	8002764 <wiz_recv_data+0xac>
        return;
    }
    ptr = getSn_RX_RD(sn);
 80026d6:	79fb      	ldrb	r3, [r7, #7]
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	3301      	adds	r3, #1
 80026dc:	00db      	lsls	r3, r3, #3
 80026de:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7ff fda2 	bl	800222c <WIZCHIP_READ>
 80026e8:	4603      	mov	r3, r0
 80026ea:	021b      	lsls	r3, r3, #8
 80026ec:	b29c      	uxth	r4, r3
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	3301      	adds	r3, #1
 80026f4:	00db      	lsls	r3, r3, #3
 80026f6:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7ff fd96 	bl	800222c <WIZCHIP_READ>
 8002700:	4603      	mov	r3, r0
 8002702:	4423      	add	r3, r4
 8002704:	81fb      	strh	r3, [r7, #14]
    //M20140501 : implict type casting -> explict type casting
    //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
    addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8002706:	89fb      	ldrh	r3, [r7, #14]
 8002708:	021a      	lsls	r2, r3, #8
 800270a:	79fb      	ldrb	r3, [r7, #7]
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	3303      	adds	r3, #3
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	4413      	add	r3, r2
 8002714:	60bb      	str	r3, [r7, #8]
    //
    WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8002716:	88bb      	ldrh	r3, [r7, #4]
 8002718:	461a      	mov	r2, r3
 800271a:	6839      	ldr	r1, [r7, #0]
 800271c:	68b8      	ldr	r0, [r7, #8]
 800271e:	f7ff fe1f 	bl	8002360 <WIZCHIP_READ_BUF>
    ptr += len;
 8002722:	89fa      	ldrh	r2, [r7, #14]
 8002724:	88bb      	ldrh	r3, [r7, #4]
 8002726:	4413      	add	r3, r2
 8002728:	81fb      	strh	r3, [r7, #14]

    setSn_RX_RD(sn, ptr);
 800272a:	79fb      	ldrb	r3, [r7, #7]
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	3301      	adds	r3, #1
 8002730:	00db      	lsls	r3, r3, #3
 8002732:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8002736:	461a      	mov	r2, r3
 8002738:	89fb      	ldrh	r3, [r7, #14]
 800273a:	0a1b      	lsrs	r3, r3, #8
 800273c:	b29b      	uxth	r3, r3
 800273e:	b2db      	uxtb	r3, r3
 8002740:	4619      	mov	r1, r3
 8002742:	4610      	mov	r0, r2
 8002744:	f7ff fdbe 	bl	80022c4 <WIZCHIP_WRITE>
 8002748:	79fb      	ldrb	r3, [r7, #7]
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	3301      	adds	r3, #1
 800274e:	00db      	lsls	r3, r3, #3
 8002750:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8002754:	461a      	mov	r2, r3
 8002756:	89fb      	ldrh	r3, [r7, #14]
 8002758:	b2db      	uxtb	r3, r3
 800275a:	4619      	mov	r1, r3
 800275c:	4610      	mov	r0, r2
 800275e:	f7ff fdb1 	bl	80022c4 <WIZCHIP_WRITE>
 8002762:	e000      	b.n	8002766 <wiz_recv_data+0xae>
        return;
 8002764:	bf00      	nop
}
 8002766:	3714      	adds	r7, #20
 8002768:	46bd      	mov	sp, r7
 800276a:	bd90      	pop	{r4, r7, pc}

0800276c <wizchip_cris_enter>:
    @brief Default function to enable interrupt.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
 8002770:	bf00      	nop
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr

0800277a <wizchip_cris_exit>:
    @brief Default function to disable interrupt.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 800277a:	b480      	push	{r7}
 800277c:	af00      	add	r7, sp, #0
 800277e:	bf00      	nop
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr

08002788 <wizchip_cs_select>:
    @brief Default function to select chip.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
 800278c:	bf00      	nop
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr

08002796 <wizchip_cs_deselect>:
    @brief Default function to deselect chip.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8002796:	b480      	push	{r7}
 8002798:	af00      	add	r7, sp, #0
 800279a:	bf00      	nop
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <wizchip_bus_readdata>:
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) {
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
    return * ((volatile iodata_t *)((ptrdiff_t) AddrSel));
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	b2db      	uxtb	r3, r3
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr

080027be <wizchip_bus_writedata>:
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  {
 80027be:	b480      	push	{r7}
 80027c0:	b083      	sub	sp, #12
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
 80027c6:	460b      	mov	r3, r1
 80027c8:	70fb      	strb	r3, [r7, #3]
    *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	78fa      	ldrb	r2, [r7, #3]
 80027ce:	701a      	strb	r2, [r3, #0]
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <wizchip_spi_readbyte>:
    @brief Default function to read in SPI interface.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
    return 0;
 80027e0:	2300      	movs	r3, #0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr

080027ec <wizchip_spi_writebyte>:
    @brief Default function to write in SPI interface.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	4603      	mov	r3, r0
 80027f4:	71fb      	strb	r3, [r7, #7]
 80027f6:	bf00      	nop
 80027f8:	370c      	adds	r7, #12
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
	...

08002804 <wizchip_spi_readburst>:
    null function is called.
*/
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{};
#if 1
// 20231018 taylor
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) {
 8002804:	b590      	push	{r4, r7, lr}
 8002806:	b085      	sub	sp, #20
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	460b      	mov	r3, r1
 800280e:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 8002810:	2300      	movs	r3, #0
 8002812:	81fb      	strh	r3, [r7, #14]
 8002814:	e00a      	b.n	800282c <wizchip_spi_readburst+0x28>
        *pBuf++ = WIZCHIP.IF.SPI._read_byte();
 8002816:	4b0a      	ldr	r3, [pc, #40]	@ (8002840 <wizchip_spi_readburst+0x3c>)
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	687c      	ldr	r4, [r7, #4]
 800281c:	1c62      	adds	r2, r4, #1
 800281e:	607a      	str	r2, [r7, #4]
 8002820:	4798      	blx	r3
 8002822:	4603      	mov	r3, r0
 8002824:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < len; i++) {
 8002826:	89fb      	ldrh	r3, [r7, #14]
 8002828:	3301      	adds	r3, #1
 800282a:	81fb      	strh	r3, [r7, #14]
 800282c:	89fa      	ldrh	r2, [r7, #14]
 800282e:	887b      	ldrh	r3, [r7, #2]
 8002830:	429a      	cmp	r2, r3
 8002832:	d3f0      	bcc.n	8002816 <wizchip_spi_readburst+0x12>
    }
}
 8002834:	bf00      	nop
 8002836:	bf00      	nop
 8002838:	3714      	adds	r7, #20
 800283a:	46bd      	mov	sp, r7
 800283c:	bd90      	pop	{r4, r7, pc}
 800283e:	bf00      	nop
 8002840:	20040008 	.word	0x20040008

08002844 <wizchip_spi_writeburst>:
    null function is called.
*/
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
#if 1
// 20231018 taylor
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	460b      	mov	r3, r1
 800284e:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 8002850:	2300      	movs	r3, #0
 8002852:	81fb      	strh	r3, [r7, #14]
 8002854:	e00a      	b.n	800286c <wizchip_spi_writeburst+0x28>
        WIZCHIP.IF.SPI._write_byte(*pBuf++);
 8002856:	4b0a      	ldr	r3, [pc, #40]	@ (8002880 <wizchip_spi_writeburst+0x3c>)
 8002858:	6a1a      	ldr	r2, [r3, #32]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	1c59      	adds	r1, r3, #1
 800285e:	6079      	str	r1, [r7, #4]
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	4618      	mov	r0, r3
 8002864:	4790      	blx	r2
    for (uint16_t i = 0; i < len; i++) {
 8002866:	89fb      	ldrh	r3, [r7, #14]
 8002868:	3301      	adds	r3, #1
 800286a:	81fb      	strh	r3, [r7, #14]
 800286c:	89fa      	ldrh	r2, [r7, #14]
 800286e:	887b      	ldrh	r3, [r7, #2]
 8002870:	429a      	cmp	r2, r3
 8002872:	d3f0      	bcc.n	8002856 <wizchip_spi_writeburst+0x12>
    }
}
 8002874:	bf00      	nop
 8002876:	bf00      	nop
 8002878:	3710      	adds	r7, #16
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20040008 	.word	0x20040008

08002884 <reg_wizchip_cs_cbfunc>:
        WIZCHIP.CRIS._enter = cris_en;
        WIZCHIP.CRIS._exit  = cris_ex;
    }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void)) {
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
    if (!cs_sel || !cs_desel) {
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d002      	beq.n	800289a <reg_wizchip_cs_cbfunc+0x16>
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d106      	bne.n	80028a8 <reg_wizchip_cs_cbfunc+0x24>
        WIZCHIP.CS._select   = wizchip_cs_select;
 800289a:	4b0a      	ldr	r3, [pc, #40]	@ (80028c4 <reg_wizchip_cs_cbfunc+0x40>)
 800289c:	4a0a      	ldr	r2, [pc, #40]	@ (80028c8 <reg_wizchip_cs_cbfunc+0x44>)
 800289e:	615a      	str	r2, [r3, #20]
        WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80028a0:	4b08      	ldr	r3, [pc, #32]	@ (80028c4 <reg_wizchip_cs_cbfunc+0x40>)
 80028a2:	4a0a      	ldr	r2, [pc, #40]	@ (80028cc <reg_wizchip_cs_cbfunc+0x48>)
 80028a4:	619a      	str	r2, [r3, #24]
 80028a6:	e006      	b.n	80028b6 <reg_wizchip_cs_cbfunc+0x32>
    } else {
        WIZCHIP.CS._select   = cs_sel;
 80028a8:	4a06      	ldr	r2, [pc, #24]	@ (80028c4 <reg_wizchip_cs_cbfunc+0x40>)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6153      	str	r3, [r2, #20]
        WIZCHIP.CS._deselect = cs_desel;
 80028ae:	4a05      	ldr	r2, [pc, #20]	@ (80028c4 <reg_wizchip_cs_cbfunc+0x40>)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	6193      	str	r3, [r2, #24]
    }
}
 80028b4:	bf00      	nop
 80028b6:	bf00      	nop
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	20040008 	.word	0x20040008
 80028c8:	08002789 	.word	0x08002789
 80028cc:	08002797 	.word	0x08002797

080028d0 <reg_wizchip_spi_cbfunc>:
        WIZCHIP.IF.SPI._write_burst = spi_wbuf;
    }
}
#else

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb)) {
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
    while (!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80028da:	bf00      	nop
 80028dc:	4b0f      	ldr	r3, [pc, #60]	@ (800291c <reg_wizchip_spi_cbfunc+0x4c>)
 80028de:	881b      	ldrh	r3, [r3, #0]
 80028e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d0f9      	beq.n	80028dc <reg_wizchip_spi_cbfunc+0xc>

    if (!spi_rb || !spi_wb) {
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d002      	beq.n	80028f4 <reg_wizchip_spi_cbfunc+0x24>
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d106      	bne.n	8002902 <reg_wizchip_spi_cbfunc+0x32>
        WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 80028f4:	4b09      	ldr	r3, [pc, #36]	@ (800291c <reg_wizchip_spi_cbfunc+0x4c>)
 80028f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002920 <reg_wizchip_spi_cbfunc+0x50>)
 80028f8:	61da      	str	r2, [r3, #28]
        WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 80028fa:	4b08      	ldr	r3, [pc, #32]	@ (800291c <reg_wizchip_spi_cbfunc+0x4c>)
 80028fc:	4a09      	ldr	r2, [pc, #36]	@ (8002924 <reg_wizchip_spi_cbfunc+0x54>)
 80028fe:	621a      	str	r2, [r3, #32]
 8002900:	e006      	b.n	8002910 <reg_wizchip_spi_cbfunc+0x40>
    } else {
        WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8002902:	4a06      	ldr	r2, [pc, #24]	@ (800291c <reg_wizchip_spi_cbfunc+0x4c>)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	61d3      	str	r3, [r2, #28]
        WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8002908:	4a04      	ldr	r2, [pc, #16]	@ (800291c <reg_wizchip_spi_cbfunc+0x4c>)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	6213      	str	r3, [r2, #32]
    }
}
 800290e:	bf00      	nop
 8002910:	bf00      	nop
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	20040008 	.word	0x20040008
 8002920:	080027dd 	.word	0x080027dd
 8002924:	080027ed 	.word	0x080027ed

08002928 <reg_wizchip_spiburst_cbfunc>:
#endif

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len)) {
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
    while (!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8002932:	bf00      	nop
 8002934:	4b0f      	ldr	r3, [pc, #60]	@ (8002974 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002936:	881b      	ldrh	r3, [r3, #0]
 8002938:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800293c:	2b00      	cmp	r3, #0
 800293e:	d0f9      	beq.n	8002934 <reg_wizchip_spiburst_cbfunc+0xc>

    if (!spi_rb || !spi_wb) {
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d002      	beq.n	800294c <reg_wizchip_spiburst_cbfunc+0x24>
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d106      	bne.n	800295a <reg_wizchip_spiburst_cbfunc+0x32>
        WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 800294c:	4b09      	ldr	r3, [pc, #36]	@ (8002974 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800294e:	4a0a      	ldr	r2, [pc, #40]	@ (8002978 <reg_wizchip_spiburst_cbfunc+0x50>)
 8002950:	625a      	str	r2, [r3, #36]	@ 0x24
        WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 8002952:	4b08      	ldr	r3, [pc, #32]	@ (8002974 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002954:	4a09      	ldr	r2, [pc, #36]	@ (800297c <reg_wizchip_spiburst_cbfunc+0x54>)
 8002956:	629a      	str	r2, [r3, #40]	@ 0x28
 8002958:	e006      	b.n	8002968 <reg_wizchip_spiburst_cbfunc+0x40>
    } else {
        WIZCHIP.IF.SPI._read_burst   = spi_rb;
 800295a:	4a06      	ldr	r2, [pc, #24]	@ (8002974 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6253      	str	r3, [r2, #36]	@ 0x24
        WIZCHIP.IF.SPI._write_burst  = spi_wb;
 8002960:	4a04      	ldr	r2, [pc, #16]	@ (8002974 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8002966:	bf00      	nop
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	20040008 	.word	0x20040008
 8002978:	08002805 	.word	0x08002805
 800297c:	08002845 	.word	0x08002845

08002980 <ctlwizchip>:
        WIZCHIP.IF.QSPI._write_qspi  = qspi_wb;
    }
}
#endif

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg) {
 8002980:	b590      	push	{r4, r7, lr}
 8002982:	b087      	sub	sp, #28
 8002984:	af00      	add	r7, sp, #0
 8002986:	4603      	mov	r3, r0
 8002988:	6039      	str	r1, [r7, #0]
 800298a:	71fb      	strb	r3, [r7, #7]
    //teddy 240122
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    uint8_t tmp = *(uint8_t*) arg;
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	75fb      	strb	r3, [r7, #23]
#endif
    uint8_t* ptmp[2] = {0, 0};
 8002992:	2300      	movs	r3, #0
 8002994:	60fb      	str	r3, [r7, #12]
 8002996:	2300      	movs	r3, #0
 8002998:	613b      	str	r3, [r7, #16]
    switch (cwtype) {
 800299a:	79fb      	ldrb	r3, [r7, #7]
 800299c:	3b03      	subs	r3, #3
 800299e:	2b14      	cmp	r3, #20
 80029a0:	f200 80d3 	bhi.w	8002b4a <ctlwizchip+0x1ca>
 80029a4:	a201      	add	r2, pc, #4	@ (adr r2, 80029ac <ctlwizchip+0x2c>)
 80029a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029aa:	bf00      	nop
 80029ac:	08002a01 	.word	0x08002a01
 80029b0:	08002a07 	.word	0x08002a07
 80029b4:	08002a33 	.word	0x08002a33
 80029b8:	08002a27 	.word	0x08002a27
 80029bc:	08002a41 	.word	0x08002a41
 80029c0:	08002a4d 	.word	0x08002a4d
 80029c4:	08002a5b 	.word	0x08002a5b
 80029c8:	08002a81 	.word	0x08002a81
 80029cc:	08002b4b 	.word	0x08002b4b
 80029d0:	08002b4b 	.word	0x08002b4b
 80029d4:	08002aa3 	.word	0x08002aa3
 80029d8:	08002b4b 	.word	0x08002b4b
 80029dc:	08002b4b 	.word	0x08002b4b
 80029e0:	08002b4b 	.word	0x08002b4b
 80029e4:	08002ae7 	.word	0x08002ae7
 80029e8:	08002aed 	.word	0x08002aed
 80029ec:	08002af5 	.word	0x08002af5
 80029f0:	08002afd 	.word	0x08002afd
 80029f4:	08002b05 	.word	0x08002b05
 80029f8:	08002b13 	.word	0x08002b13
 80029fc:	08002b2f 	.word	0x08002b2f
    case CW_GET_SYSLOCK:
        *(uint8_t*)arg = getSYSR() >> 5;
        break;
#endif
    case CW_RESET_WIZCHIP:
        wizchip_sw_reset();
 8002a00:	f000 f8ec 	bl	8002bdc <wizchip_sw_reset>
        break;
 8002a04:	e0a4      	b.n	8002b50 <ctlwizchip+0x1d0>
    case CW_INIT_WIZCHIP:
        if (arg != 0) {
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d004      	beq.n	8002a16 <ctlwizchip+0x96>
            ptmp[0] = (uint8_t*)arg;
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	3308      	adds	r3, #8
 8002a14:	613b      	str	r3, [r7, #16]
        }
        return wizchip_init(ptmp[0], ptmp[1]);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	693a      	ldr	r2, [r7, #16]
 8002a1a:	4611      	mov	r1, r2
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f000 f929 	bl	8002c74 <wizchip_init>
 8002a22:	4603      	mov	r3, r0
 8002a24:	e095      	b.n	8002b52 <ctlwizchip+0x1d2>
    case CW_CLR_INTERRUPT:
        wizchip_clrinterrupt(*((intr_kind*)arg));
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	881b      	ldrh	r3, [r3, #0]
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f000 f9ae 	bl	8002d8c <wizchip_clrinterrupt>
        break;
 8002a30:	e08e      	b.n	8002b50 <ctlwizchip+0x1d0>
    case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8002a32:	f000 f9df 	bl	8002df4 <wizchip_getinterrupt>
 8002a36:	4603      	mov	r3, r0
 8002a38:	461a      	mov	r2, r3
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	801a      	strh	r2, [r3, #0]
        break;
 8002a3e:	e087      	b.n	8002b50 <ctlwizchip+0x1d0>
    case CW_SET_INTRMASK:
        wizchip_setinterruptmask(*((intr_kind*)arg));
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	881b      	ldrh	r3, [r3, #0]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f000 f9f9 	bl	8002e3c <wizchip_setinterruptmask>
        break;
 8002a4a:	e081      	b.n	8002b50 <ctlwizchip+0x1d0>
    case CW_GET_INTRMASK:
        *((intr_kind*)arg) = wizchip_getinterruptmask();
 8002a4c:	f000 fa11 	bl	8002e72 <wizchip_getinterruptmask>
 8002a50:	4603      	mov	r3, r0
 8002a52:	461a      	mov	r2, r3
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	801a      	strh	r2, [r3, #0]
        break;
 8002a58:	e07a      	b.n	8002b50 <ctlwizchip+0x1d0>
        //M20150601 : This can be supported by W5200, W5500
        //#if _WIZCHIP_ > W5100
#if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
    case CW_SET_INTRTIME:
        setINTLEVEL(*(uint16_t*)arg);
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	881b      	ldrh	r3, [r3, #0]
 8002a5e:	0a1b      	lsrs	r3, r3, #8
 8002a60:	b29b      	uxth	r3, r3
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	4619      	mov	r1, r3
 8002a66:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8002a6a:	f7ff fc2b 	bl	80022c4 <WIZCHIP_WRITE>
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	881b      	ldrh	r3, [r3, #0]
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	4619      	mov	r1, r3
 8002a76:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8002a7a:	f7ff fc23 	bl	80022c4 <WIZCHIP_WRITE>
        break;
 8002a7e:	e067      	b.n	8002b50 <ctlwizchip+0x1d0>
    case CW_GET_INTRTIME:
        *(uint16_t*)arg = getINTLEVEL();
 8002a80:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8002a84:	f7ff fbd2 	bl	800222c <WIZCHIP_READ>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	021b      	lsls	r3, r3, #8
 8002a8c:	b29c      	uxth	r4, r3
 8002a8e:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8002a92:	f7ff fbcb 	bl	800222c <WIZCHIP_READ>
 8002a96:	4603      	mov	r3, r0
 8002a98:	4423      	add	r3, r4
 8002a9a:	b29a      	uxth	r2, r3
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	801a      	strh	r2, [r3, #0]
        break;
 8002aa0:	e056      	b.n	8002b50 <ctlwizchip+0x1d0>
    case CW_GET_INTRTIME:
        *(uint16_t*)arg = getINTPTMR();
        break;
#endif
    case CW_GET_ID:
        ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8002aa2:	4b2e      	ldr	r3, [pc, #184]	@ (8002b5c <ctlwizchip+0x1dc>)
 8002aa4:	789a      	ldrb	r2, [r3, #2]
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	3301      	adds	r3, #1
 8002aae:	4a2b      	ldr	r2, [pc, #172]	@ (8002b5c <ctlwizchip+0x1dc>)
 8002ab0:	78d2      	ldrb	r2, [r2, #3]
 8002ab2:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	3302      	adds	r3, #2
 8002ab8:	4a28      	ldr	r2, [pc, #160]	@ (8002b5c <ctlwizchip+0x1dc>)
 8002aba:	7912      	ldrb	r2, [r2, #4]
 8002abc:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	3303      	adds	r3, #3
 8002ac2:	4a26      	ldr	r2, [pc, #152]	@ (8002b5c <ctlwizchip+0x1dc>)
 8002ac4:	7952      	ldrb	r2, [r2, #5]
 8002ac6:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	3304      	adds	r3, #4
 8002acc:	4a23      	ldr	r2, [pc, #140]	@ (8002b5c <ctlwizchip+0x1dc>)
 8002ace:	7992      	ldrb	r2, [r2, #6]
 8002ad0:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	3305      	adds	r3, #5
 8002ad6:	4a21      	ldr	r2, [pc, #132]	@ (8002b5c <ctlwizchip+0x1dc>)
 8002ad8:	79d2      	ldrb	r2, [r2, #7]
 8002ada:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[6] = 0;
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	3306      	adds	r3, #6
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	701a      	strb	r2, [r3, #0]
        break;
 8002ae4:	e034      	b.n	8002b50 <ctlwizchip+0x1d0>
#endif
#endif
        //teddy 240122
#if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    case CW_RESET_PHY:
        wizphy_reset();
 8002ae6:	f000 fa15 	bl	8002f14 <wizphy_reset>
        break;
 8002aea:	e031      	b.n	8002b50 <ctlwizchip+0x1d0>
    case CW_SET_PHYCONF:
        wizphy_setphyconf((wiz_PhyConf*)arg);
 8002aec:	6838      	ldr	r0, [r7, #0]
 8002aee:	f000 fa38 	bl	8002f62 <wizphy_setphyconf>
        break;
 8002af2:	e02d      	b.n	8002b50 <ctlwizchip+0x1d0>
    case CW_GET_PHYCONF:
        wizphy_getphyconf((wiz_PhyConf*)arg);
 8002af4:	6838      	ldr	r0, [r7, #0]
 8002af6:	f000 fa77 	bl	8002fe8 <wizphy_getphyconf>
        break;
 8002afa:	e029      	b.n	8002b50 <ctlwizchip+0x1d0>
    case CW_GET_PHYSTATUS:
#if 1
        // 20231012 taylor
#if _WIZCHIP_ == W5500
        wizphy_getphystat((wiz_PhyConf*)arg);
 8002afc:	6838      	ldr	r0, [r7, #0]
 8002afe:	f000 fadd 	bl	80030bc <wizphy_getphystat>
#endif
#else
        wizphy_getphystat((wiz_PhyConf*)arg);
#endif
        break;
 8002b02:	e025      	b.n	8002b50 <ctlwizchip+0x1d0>
        //teddy 240122
#if _WIZCHIP_ == W6100 ||_WIZCHIP_ == W6300
        wizphy_setphypmode(*(uint8_t*)arg);
        break;
#else
        return wizphy_setphypmode(*(uint8_t*)arg);
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f000 faf5 	bl	80030f8 <wizphy_setphypmode>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	e01f      	b.n	8002b52 <ctlwizchip+0x1d2>
#endif
#endif
        //teddy 240122
#if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    case CW_GET_PHYPOWMODE:
        tmp = wizphy_getphypmode();
 8002b12:	f000 f9e6 	bl	8002ee2 <wizphy_getphypmode>
 8002b16:	4603      	mov	r3, r0
 8002b18:	75fb      	strb	r3, [r7, #23]
        if ((int8_t)tmp == -1) {
 8002b1a:	7dfb      	ldrb	r3, [r7, #23]
 8002b1c:	2bff      	cmp	r3, #255	@ 0xff
 8002b1e:	d102      	bne.n	8002b26 <ctlwizchip+0x1a6>
            return -1;
 8002b20:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b24:	e015      	b.n	8002b52 <ctlwizchip+0x1d2>
        }
        *(uint8_t*)arg = tmp;
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	7dfa      	ldrb	r2, [r7, #23]
 8002b2a:	701a      	strb	r2, [r3, #0]
        break;
 8002b2c:	e010      	b.n	8002b50 <ctlwizchip+0x1d0>
    case CW_GET_PHYLINK:
        tmp = wizphy_getphylink();
 8002b2e:	f000 f9c2 	bl	8002eb6 <wizphy_getphylink>
 8002b32:	4603      	mov	r3, r0
 8002b34:	75fb      	strb	r3, [r7, #23]
        if ((int8_t)tmp == -1) {
 8002b36:	7dfb      	ldrb	r3, [r7, #23]
 8002b38:	2bff      	cmp	r3, #255	@ 0xff
 8002b3a:	d102      	bne.n	8002b42 <ctlwizchip+0x1c2>
            return -1;
 8002b3c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b40:	e007      	b.n	8002b52 <ctlwizchip+0x1d2>
        }
        *(uint8_t*)arg = tmp;
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	7dfa      	ldrb	r2, [r7, #23]
 8002b46:	701a      	strb	r2, [r3, #0]
        break;
 8002b48:	e002      	b.n	8002b50 <ctlwizchip+0x1d0>
#endif
    default:
        return -1;
 8002b4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b4e:	e000      	b.n	8002b52 <ctlwizchip+0x1d2>
    }
    return 0;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	371c      	adds	r7, #28
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd90      	pop	{r4, r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	20040008 	.word	0x20040008

08002b60 <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg) {
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	4603      	mov	r3, r0
 8002b68:	6039      	str	r1, [r7, #0]
 8002b6a:	71fb      	strb	r3, [r7, #7]

    switch (cntype) {
 8002b6c:	79fb      	ldrb	r3, [r7, #7]
 8002b6e:	2b05      	cmp	r3, #5
 8002b70:	d82c      	bhi.n	8002bcc <ctlnetwork+0x6c>
 8002b72:	a201      	add	r2, pc, #4	@ (adr r2, 8002b78 <ctlnetwork+0x18>)
 8002b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b78:	08002b91 	.word	0x08002b91
 8002b7c:	08002b99 	.word	0x08002b99
 8002b80:	08002ba1 	.word	0x08002ba1
 8002b84:	08002baf 	.word	0x08002baf
 8002b88:	08002bbd 	.word	0x08002bbd
 8002b8c:	08002bc5 	.word	0x08002bc5
    case CN_SET_NETINFO:
        wizchip_setnetinfo((wiz_NetInfo*)arg);
 8002b90:	6838      	ldr	r0, [r7, #0]
 8002b92:	f000 fafb 	bl	800318c <wizchip_setnetinfo>
        break;
 8002b96:	e01c      	b.n	8002bd2 <ctlnetwork+0x72>
    case CN_GET_NETINFO:
        wizchip_getnetinfo((wiz_NetInfo*)arg);
 8002b98:	6838      	ldr	r0, [r7, #0]
 8002b9a:	f000 fb37 	bl	800320c <wizchip_getnetinfo>
        break;
 8002b9e:	e018      	b.n	8002bd2 <ctlnetwork+0x72>
    case CN_SET_NETMODE:
#if (_WIZCHIP_ == W5100 || _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5300 || _WIZCHIP_ == W5500)
        return wizchip_setnetmode(*(netmode_type*)arg);
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f000 fb71 	bl	800328c <wizchip_setnetmode>
 8002baa:	4603      	mov	r3, r0
 8002bac:	e012      	b.n	8002bd4 <ctlnetwork+0x74>
        //teddy 240122
#elif ((_WIZCHIP_ == 6100)||(_WIZCHIP_ == W6300))
        wizchip_setnetmode(*(netmode_type*)arg);
#endif
    case CN_GET_NETMODE:
        *(netmode_type*)arg = wizchip_getnetmode();
 8002bae:	f000 fb8f 	bl	80032d0 <wizchip_getnetmode>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	701a      	strb	r2, [r3, #0]
        break;
 8002bba:	e00a      	b.n	8002bd2 <ctlnetwork+0x72>
    case CN_SET_TIMEOUT:
        wizchip_settimeout((wiz_NetTimeout*)arg);
 8002bbc:	6838      	ldr	r0, [r7, #0]
 8002bbe:	f000 fb8f 	bl	80032e0 <wizchip_settimeout>
        break;
 8002bc2:	e006      	b.n	8002bd2 <ctlnetwork+0x72>
    case CN_GET_TIMEOUT:
        wizchip_gettimeout((wiz_NetTimeout*)arg);
 8002bc4:	6838      	ldr	r0, [r7, #0]
 8002bc6:	f000 fbac 	bl	8003322 <wizchip_gettimeout>
        break;
 8002bca:	e002      	b.n	8002bd2 <ctlnetwork+0x72>
    case CN_GET_PREFER:
        *(uint8_t*)arg = getSLPSR();
        break;
#endif
    default:
        return -1;
 8002bcc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002bd0:	e000      	b.n	8002bd4 <ctlnetwork+0x74>
    }
    return 0;
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <wizchip_sw_reset>:

void wizchip_sw_reset(void) {
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
    uint16_t mr = (uint16_t)getMR();
    setMR(mr | MR_IND);
#endif
    //
    getSHAR(mac);
 8002be2:	1d3b      	adds	r3, r7, #4
 8002be4:	2206      	movs	r2, #6
 8002be6:	4619      	mov	r1, r3
 8002be8:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8002bec:	f7ff fbb8 	bl	8002360 <WIZCHIP_READ_BUF>
    getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8002bf0:	f107 0314 	add.w	r3, r7, #20
 8002bf4:	2204      	movs	r2, #4
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002bfc:	f7ff fbb0 	bl	8002360 <WIZCHIP_READ_BUF>
 8002c00:	f107 0310 	add.w	r3, r7, #16
 8002c04:	2204      	movs	r2, #4
 8002c06:	4619      	mov	r1, r3
 8002c08:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8002c0c:	f7ff fba8 	bl	8002360 <WIZCHIP_READ_BUF>
 8002c10:	f107 030c 	add.w	r3, r7, #12
 8002c14:	2204      	movs	r2, #4
 8002c16:	4619      	mov	r1, r3
 8002c18:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002c1c:	f7ff fba0 	bl	8002360 <WIZCHIP_READ_BUF>
    setMR(MR_RST);
 8002c20:	2180      	movs	r1, #128	@ 0x80
 8002c22:	2000      	movs	r0, #0
 8002c24:	f7ff fb4e 	bl	80022c4 <WIZCHIP_WRITE>
    getMR(); // for delay
 8002c28:	2000      	movs	r0, #0
 8002c2a:	f7ff faff 	bl	800222c <WIZCHIP_READ>
    //A2015051 : For indirect bus mode
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
    setMR(mr | MR_IND);
#endif
    //
    setSHAR(mac);
 8002c2e:	1d3b      	adds	r3, r7, #4
 8002c30:	2206      	movs	r2, #6
 8002c32:	4619      	mov	r1, r3
 8002c34:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8002c38:	f7ff fbf2 	bl	8002420 <WIZCHIP_WRITE_BUF>
    setGAR(gw);
 8002c3c:	f107 0314 	add.w	r3, r7, #20
 8002c40:	2204      	movs	r2, #4
 8002c42:	4619      	mov	r1, r3
 8002c44:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002c48:	f7ff fbea 	bl	8002420 <WIZCHIP_WRITE_BUF>
    setSUBR(sn);
 8002c4c:	f107 0310 	add.w	r3, r7, #16
 8002c50:	2204      	movs	r2, #4
 8002c52:	4619      	mov	r1, r3
 8002c54:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8002c58:	f7ff fbe2 	bl	8002420 <WIZCHIP_WRITE_BUF>
    setSIPR(sip);
 8002c5c:	f107 030c 	add.w	r3, r7, #12
 8002c60:	2204      	movs	r2, #4
 8002c62:	4619      	mov	r1, r3
 8002c64:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002c68:	f7ff fbda 	bl	8002420 <WIZCHIP_WRITE_BUF>
    }
    if (islock & SYSR_NETL) {
        NETLOCK();
    }
#endif
}
 8002c6c:	bf00      	nop
 8002c6e:	3718      	adds	r7, #24
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize) {
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
    int8_t i;
#if _WIZCHIP_ < W5200
    int8_t j;
#endif
    int8_t tmp = 0;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	73bb      	strb	r3, [r7, #14]
    wizchip_sw_reset();
 8002c82:	f7ff ffab 	bl	8002bdc <wizchip_sw_reset>
    if (txsize) {
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d03b      	beq.n	8002d04 <wizchip_init+0x90>
        tmp = 0;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	73bb      	strb	r3, [r7, #14]
        }
        if (tmp % 8) {
            return -1;
        }
#else
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8002c90:	2300      	movs	r3, #0
 8002c92:	73fb      	strb	r3, [r7, #15]
 8002c94:	e015      	b.n	8002cc2 <wizchip_init+0x4e>
            tmp += txsize[i];
 8002c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	4413      	add	r3, r2
 8002c9e:	781a      	ldrb	r2, [r3, #0]
 8002ca0:	7bbb      	ldrb	r3, [r7, #14]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	73bb      	strb	r3, [r7, #14]
#elif  _WIZCHIP_ == W6300
            if (tmp > 32) {
                return -1;
            }
#else
            if (tmp > 16) {
 8002ca8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002cac:	2b10      	cmp	r3, #16
 8002cae:	dd02      	ble.n	8002cb6 <wizchip_init+0x42>
                return -1;
 8002cb0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002cb4:	e066      	b.n	8002d84 <wizchip_init+0x110>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8002cb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	73fb      	strb	r3, [r7, #15]
 8002cc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cc6:	2b07      	cmp	r3, #7
 8002cc8:	dde5      	ble.n	8002c96 <wizchip_init+0x22>
            }
#endif
        }
#endif
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8002cca:	2300      	movs	r3, #0
 8002ccc:	73fb      	strb	r3, [r7, #15]
 8002cce:	e015      	b.n	8002cfc <wizchip_init+0x88>
            while ((txsize[i] >> j != 1) && (txsize[i] != 0)) {
                j++;
            }
            setSn_TXBUF_SIZE(i, j);
#else
            setSn_TXBUF_SIZE(i, txsize[i]);
 8002cd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	00db      	lsls	r3, r3, #3
 8002cda:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ce4:	687a      	ldr	r2, [r7, #4]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	4619      	mov	r1, r3
 8002cec:	f7ff faea 	bl	80022c4 <WIZCHIP_WRITE>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8002cf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	73fb      	strb	r3, [r7, #15]
 8002cfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d00:	2b07      	cmp	r3, #7
 8002d02:	dde5      	ble.n	8002cd0 <wizchip_init+0x5c>
#endif
        }
    }

    if (rxsize) {
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d03b      	beq.n	8002d82 <wizchip_init+0x10e>
        tmp = 0;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	73bb      	strb	r3, [r7, #14]
        }
        if (tmp % 8) {
            return -1;
        }
#else
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8002d0e:	2300      	movs	r3, #0
 8002d10:	73fb      	strb	r3, [r7, #15]
 8002d12:	e015      	b.n	8002d40 <wizchip_init+0xcc>
            tmp += rxsize[i];
 8002d14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	4413      	add	r3, r2
 8002d1c:	781a      	ldrb	r2, [r3, #0]
 8002d1e:	7bbb      	ldrb	r3, [r7, #14]
 8002d20:	4413      	add	r3, r2
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	73bb      	strb	r3, [r7, #14]
#elif  _WIZCHIP_ == W6300
            if (tmp > 32) {
                return -1;
            }
#else
            if (tmp > 16) {
 8002d26:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d2a:	2b10      	cmp	r3, #16
 8002d2c:	dd02      	ble.n	8002d34 <wizchip_init+0xc0>
                return -1;
 8002d2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d32:	e027      	b.n	8002d84 <wizchip_init+0x110>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8002d34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	73fb      	strb	r3, [r7, #15]
 8002d40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d44:	2b07      	cmp	r3, #7
 8002d46:	dde5      	ble.n	8002d14 <wizchip_init+0xa0>
            }
#endif
        }
#endif
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8002d48:	2300      	movs	r3, #0
 8002d4a:	73fb      	strb	r3, [r7, #15]
 8002d4c:	e015      	b.n	8002d7a <wizchip_init+0x106>
            while ((rxsize[i] >> j != 1) && (txsize[i] != 0)) {
                j++;
            }
            setSn_RXBUF_SIZE(i, j);
#else
            setSn_RXBUF_SIZE(i, rxsize[i]);
 8002d4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	3301      	adds	r3, #1
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	4413      	add	r3, r2
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	4619      	mov	r1, r3
 8002d6a:	f7ff faab 	bl	80022c4 <WIZCHIP_WRITE>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8002d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	3301      	adds	r3, #1
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	73fb      	strb	r3, [r7, #15]
 8002d7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d7e:	2b07      	cmp	r3, #7
 8002d80:	dde5      	ble.n	8002d4e <wizchip_init+0xda>
#endif
        }
    }
    return 0;
 8002d82:	2300      	movs	r3, #0
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3710      	adds	r7, #16
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr) {
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	4603      	mov	r3, r0
 8002d94:	80fb      	strh	r3, [r7, #6]
    uint8_t ir  = (uint8_t)intr;
 8002d96:	88fb      	ldrh	r3, [r7, #6]
 8002d98:	73fb      	strb	r3, [r7, #15]
    uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8002d9a:	88fb      	ldrh	r3, [r7, #6]
 8002d9c:	0a1b      	lsrs	r3, r3, #8
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	73bb      	strb	r3, [r7, #14]
    setIR(ir);
    //A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
    setIR(((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)));
#else
    setIR(ir);
 8002da2:	7bfb      	ldrb	r3, [r7, #15]
 8002da4:	f023 030f 	bic.w	r3, r3, #15
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	4619      	mov	r1, r3
 8002dac:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8002db0:	f7ff fa88 	bl	80022c4 <WIZCHIP_WRITE>
    //M20200227 : For clear
    //setSIR(sir);
    for (ir = 0; ir < 8; ir++) {
 8002db4:	2300      	movs	r3, #0
 8002db6:	73fb      	strb	r3, [r7, #15]
 8002db8:	e014      	b.n	8002de4 <wizchip_clrinterrupt+0x58>
        if (sir & (0x01 << ir)) {
 8002dba:	7bba      	ldrb	r2, [r7, #14]
 8002dbc:	7bfb      	ldrb	r3, [r7, #15]
 8002dbe:	fa42 f303 	asr.w	r3, r2, r3
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d009      	beq.n	8002dde <wizchip_clrinterrupt+0x52>
            setSn_IR(ir, 0xff);
 8002dca:	7bfb      	ldrb	r3, [r7, #15]
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	3301      	adds	r3, #1
 8002dd0:	00db      	lsls	r3, r3, #3
 8002dd2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002dd6:	211f      	movs	r1, #31
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff fa73 	bl	80022c4 <WIZCHIP_WRITE>
    for (ir = 0; ir < 8; ir++) {
 8002dde:	7bfb      	ldrb	r3, [r7, #15]
 8002de0:	3301      	adds	r3, #1
 8002de2:	73fb      	strb	r3, [r7, #15]
 8002de4:	7bfb      	ldrb	r3, [r7, #15]
 8002de6:	2b07      	cmp	r3, #7
 8002de8:	d9e7      	bls.n	8002dba <wizchip_clrinterrupt+0x2e>
        }
    }

#endif
}
 8002dea:	bf00      	nop
 8002dec:	bf00      	nop
 8002dee:	3710      	adds	r7, #16
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void) {
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
    uint8_t ir  = 0;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	71fb      	strb	r3, [r7, #7]
    uint8_t sir = 0;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	71bb      	strb	r3, [r7, #6]
    uint32_t ret = 0;
 8002e02:	2300      	movs	r3, #0
 8002e04:	603b      	str	r3, [r7, #0]
#elif _WIZCHIP_  == W5300
    ret = getIR();
    ir = (uint8_t)(ret >> 8);
    sir = (uint8_t)ret;
#else
    ir  = getIR();
 8002e06:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8002e0a:	f7ff fa0f 	bl	800222c <WIZCHIP_READ>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	f023 030f 	bic.w	r3, r3, #15
 8002e14:	71fb      	strb	r3, [r7, #7]
    sir = getSIR();
 8002e16:	f44f 50b8 	mov.w	r0, #5888	@ 0x1700
 8002e1a:	f7ff fa07 	bl	800222c <WIZCHIP_READ>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	71bb      	strb	r3, [r7, #6]
    ir &= ~(1 << 4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
    ir &= ~(1 << 6);
#endif
    ret = sir;
 8002e22:	79bb      	ldrb	r3, [r7, #6]
 8002e24:	603b      	str	r3, [r7, #0]
    ret = (ret << 8) + ir;
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	021a      	lsls	r2, r3, #8
 8002e2a:	79fb      	ldrb	r3, [r7, #7]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	603b      	str	r3, [r7, #0]
    //teddy 240122
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    ret = (((uint32_t)getSLIR()) << 16) | ret;
#endif

    return (intr_kind)ret;
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	b29b      	uxth	r3, r3
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3708      	adds	r7, #8
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr) {
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	4603      	mov	r3, r0
 8002e44:	80fb      	strh	r3, [r7, #6]
    uint8_t imr  = (uint8_t)intr;
 8002e46:	88fb      	ldrh	r3, [r7, #6]
 8002e48:	73fb      	strb	r3, [r7, #15]
    uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8002e4a:	88fb      	ldrh	r3, [r7, #6]
 8002e4c:	0a1b      	lsrs	r3, r3, #8
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	73bb      	strb	r3, [r7, #14]
    setIMR(imr);
    //A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
    setIMR(((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)));
#else
    setIMR(imr);
 8002e52:	7bfb      	ldrb	r3, [r7, #15]
 8002e54:	4619      	mov	r1, r3
 8002e56:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8002e5a:	f7ff fa33 	bl	80022c4 <WIZCHIP_WRITE>
    setSIMR(simr);
 8002e5e:	7bbb      	ldrb	r3, [r7, #14]
 8002e60:	4619      	mov	r1, r3
 8002e62:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8002e66:	f7ff fa2d 	bl	80022c4 <WIZCHIP_WRITE>
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    uint8_t slimr = (uint8_t)((uint32_t)intr >> 16);
    setSLIMR(slimr);
#endif
#endif
}
 8002e6a:	bf00      	nop
 8002e6c:	3710      	adds	r7, #16
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}

08002e72 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void) {
 8002e72:	b580      	push	{r7, lr}
 8002e74:	b082      	sub	sp, #8
 8002e76:	af00      	add	r7, sp, #0
    uint8_t imr  = 0;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	71fb      	strb	r3, [r7, #7]
    uint8_t simr = 0;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	71bb      	strb	r3, [r7, #6]
    uint32_t ret = 0;
 8002e80:	2300      	movs	r3, #0
 8002e82:	603b      	str	r3, [r7, #0]
#elif _WIZCHIP_ == W5300
    ret = getIMR();
    imr = (uint8_t)(ret >> 8);
    simr = (uint8_t)ret;
#else
    imr  = getIMR();
 8002e84:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8002e88:	f7ff f9d0 	bl	800222c <WIZCHIP_READ>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	71fb      	strb	r3, [r7, #7]
    simr = getSIMR();
 8002e90:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8002e94:	f7ff f9ca 	bl	800222c <WIZCHIP_READ>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	71bb      	strb	r3, [r7, #6]
    imr &= ~(1 << 4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
    imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
    ret = simr;
 8002e9c:	79bb      	ldrb	r3, [r7, #6]
 8002e9e:	603b      	str	r3, [r7, #0]
    ret = (ret << 8) + imr;
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	021a      	lsls	r2, r3, #8
 8002ea4:	79fb      	ldrb	r3, [r7, #7]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	603b      	str	r3, [r7, #0]
    //teddy 240122
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    ret = (((uint32_t)getSLIMR()) << 16) | ret;
#endif

    return (intr_kind)ret;
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	b29b      	uxth	r3, r3
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3708      	adds	r7, #8
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}

08002eb6 <wizphy_getphylink>:

int8_t wizphy_getphylink(void) {
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b082      	sub	sp, #8
 8002eba:	af00      	add	r7, sp, #0
    int8_t tmp = PHY_LINK_OFF;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	71fb      	strb	r3, [r7, #7]
#elif   _WIZCHIP_ == W5200
    if (getPHYSTATUS() & PHYSTATUS_LINK) {
        tmp = PHY_LINK_ON;
    }
#elif _WIZCHIP_ == W5500
    if (getPHYCFGR() & PHYCFGR_LNK_ON) {
 8002ec0:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002ec4:	f7ff f9b2 	bl	800222c <WIZCHIP_READ>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	f003 0301 	and.w	r3, r3, #1
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <wizphy_getphylink+0x20>
        tmp = PHY_LINK_ON;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	71fb      	strb	r3, [r7, #7]
#endif

#else
    tmp = -1;
#endif
    return tmp;
 8002ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void) {
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b082      	sub	sp, #8
 8002ee6:	af00      	add	r7, sp, #0
    int8_t tmp = 0;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	71fb      	strb	r3, [r7, #7]
        tmp = PHY_POWER_DOWN;
    } else {
        tmp = PHY_POWER_NORM;
    }
#elif _WIZCHIP_ == 5500
    if ((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN) {
 8002eec:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002ef0:	f7ff f99c 	bl	800222c <WIZCHIP_READ>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002efa:	2b30      	cmp	r3, #48	@ 0x30
 8002efc:	d102      	bne.n	8002f04 <wizphy_getphypmode+0x22>
        tmp = PHY_POWER_DOWN;
 8002efe:	2301      	movs	r3, #1
 8002f00:	71fb      	strb	r3, [r7, #7]
 8002f02:	e001      	b.n	8002f08 <wizphy_getphypmode+0x26>
    } else {
        tmp = PHY_POWER_NORM;
 8002f04:	2300      	movs	r3, #0
 8002f06:	71fb      	strb	r3, [r7, #7]
#endif
    return PHY_POWER_NORM;
#else
    tmp = -1;
#endif
    return tmp;
 8002f08:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3708      	adds	r7, #8
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <wizphy_reset>:
    }
    return -1;
}

#elif _WIZCHIP_ == W5500
void wizphy_reset(void) {
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
    uint8_t tmp = getPHYCFGR();
 8002f1a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002f1e:	f7ff f985 	bl	800222c <WIZCHIP_READ>
 8002f22:	4603      	mov	r3, r0
 8002f24:	71fb      	strb	r3, [r7, #7]
    tmp &= PHYCFGR_RST;
 8002f26:	79fb      	ldrb	r3, [r7, #7]
 8002f28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f2c:	71fb      	strb	r3, [r7, #7]
    setPHYCFGR(tmp);
 8002f2e:	79fb      	ldrb	r3, [r7, #7]
 8002f30:	4619      	mov	r1, r3
 8002f32:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002f36:	f7ff f9c5 	bl	80022c4 <WIZCHIP_WRITE>
    tmp = getPHYCFGR();
 8002f3a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002f3e:	f7ff f975 	bl	800222c <WIZCHIP_READ>
 8002f42:	4603      	mov	r3, r0
 8002f44:	71fb      	strb	r3, [r7, #7]
    tmp |= ~PHYCFGR_RST;
 8002f46:	79fb      	ldrb	r3, [r7, #7]
 8002f48:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002f4c:	71fb      	strb	r3, [r7, #7]
    setPHYCFGR(tmp);
 8002f4e:	79fb      	ldrb	r3, [r7, #7]
 8002f50:	4619      	mov	r1, r3
 8002f52:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002f56:	f7ff f9b5 	bl	80022c4 <WIZCHIP_WRITE>
}
 8002f5a:	bf00      	nop
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}

08002f62 <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf) {
 8002f62:	b580      	push	{r7, lr}
 8002f64:	b084      	sub	sp, #16
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	6078      	str	r0, [r7, #4]
    uint8_t tmp = 0;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	73fb      	strb	r3, [r7, #15]
    if (phyconf->by == PHY_CONFBY_SW) {
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d104      	bne.n	8002f80 <wizphy_setphyconf+0x1e>
        tmp |= PHYCFGR_OPMD;
 8002f76:	7bfb      	ldrb	r3, [r7, #15]
 8002f78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f7c:	73fb      	strb	r3, [r7, #15]
 8002f7e:	e003      	b.n	8002f88 <wizphy_setphyconf+0x26>
    } else {
        tmp &= ~PHYCFGR_OPMD;
 8002f80:	7bfb      	ldrb	r3, [r7, #15]
 8002f82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f86:	73fb      	strb	r3, [r7, #15]
    }
    if (phyconf->mode == PHY_MODE_AUTONEGO) {
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	785b      	ldrb	r3, [r3, #1]
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d104      	bne.n	8002f9a <wizphy_setphyconf+0x38>
        tmp |= PHYCFGR_OPMDC_ALLA;
 8002f90:	7bfb      	ldrb	r3, [r7, #15]
 8002f92:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8002f96:	73fb      	strb	r3, [r7, #15]
 8002f98:	e019      	b.n	8002fce <wizphy_setphyconf+0x6c>
    } else {
        if (phyconf->duplex == PHY_DUPLEX_FULL) {
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	78db      	ldrb	r3, [r3, #3]
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d10d      	bne.n	8002fbe <wizphy_setphyconf+0x5c>
            if (phyconf->speed == PHY_SPEED_100) {
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	789b      	ldrb	r3, [r3, #2]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d104      	bne.n	8002fb4 <wizphy_setphyconf+0x52>
                tmp |= PHYCFGR_OPMDC_100F;
 8002faa:	7bfb      	ldrb	r3, [r7, #15]
 8002fac:	f043 0318 	orr.w	r3, r3, #24
 8002fb0:	73fb      	strb	r3, [r7, #15]
 8002fb2:	e00c      	b.n	8002fce <wizphy_setphyconf+0x6c>
            } else {
                tmp |= PHYCFGR_OPMDC_10F;
 8002fb4:	7bfb      	ldrb	r3, [r7, #15]
 8002fb6:	f043 0308 	orr.w	r3, r3, #8
 8002fba:	73fb      	strb	r3, [r7, #15]
 8002fbc:	e007      	b.n	8002fce <wizphy_setphyconf+0x6c>
            }
        } else {
            if (phyconf->speed == PHY_SPEED_100) {
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	789b      	ldrb	r3, [r3, #2]
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d103      	bne.n	8002fce <wizphy_setphyconf+0x6c>
                tmp |= PHYCFGR_OPMDC_100H;
 8002fc6:	7bfb      	ldrb	r3, [r7, #15]
 8002fc8:	f043 0310 	orr.w	r3, r3, #16
 8002fcc:	73fb      	strb	r3, [r7, #15]
            } else {
                tmp |= PHYCFGR_OPMDC_10H;
            }
        }
    }
    setPHYCFGR(tmp);
 8002fce:	7bfb      	ldrb	r3, [r7, #15]
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002fd6:	f7ff f975 	bl	80022c4 <WIZCHIP_WRITE>
    wizphy_reset();
 8002fda:	f7ff ff9b 	bl	8002f14 <wizphy_reset>
}
 8002fde:	bf00      	nop
 8002fe0:	3710      	adds	r7, #16
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
	...

08002fe8 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf) {
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
    uint8_t tmp = 0;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	73fb      	strb	r3, [r7, #15]
    tmp = getPHYCFGR();
 8002ff4:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002ff8:	f7ff f918 	bl	800222c <WIZCHIP_READ>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	73fb      	strb	r3, [r7, #15]
    phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8003000:	7bfb      	ldrb	r3, [r7, #15]
 8003002:	119b      	asrs	r3, r3, #6
 8003004:	b2db      	uxtb	r3, r3
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	b2da      	uxtb	r2, r3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	701a      	strb	r2, [r3, #0]
    switch (tmp & PHYCFGR_OPMDC_ALLA) {
 8003010:	7bfb      	ldrb	r3, [r7, #15]
 8003012:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003016:	2b20      	cmp	r3, #32
 8003018:	d001      	beq.n	800301e <wizphy_getphyconf+0x36>
 800301a:	2b38      	cmp	r3, #56	@ 0x38
 800301c:	d103      	bne.n	8003026 <wizphy_getphyconf+0x3e>
    case PHYCFGR_OPMDC_ALLA:
    case PHYCFGR_OPMDC_100FA:
        phyconf->mode = PHY_MODE_AUTONEGO;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2201      	movs	r2, #1
 8003022:	705a      	strb	r2, [r3, #1]
        break;
 8003024:	e003      	b.n	800302e <wizphy_getphyconf+0x46>
    default:
        phyconf->mode = PHY_MODE_MANUAL;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	705a      	strb	r2, [r3, #1]
        break;
 800302c:	bf00      	nop
    }
    switch (tmp & PHYCFGR_OPMDC_ALLA) {
 800302e:	7bfb      	ldrb	r3, [r7, #15]
 8003030:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003034:	3b10      	subs	r3, #16
 8003036:	2b10      	cmp	r3, #16
 8003038:	bf8c      	ite	hi
 800303a:	2201      	movhi	r2, #1
 800303c:	2200      	movls	r2, #0
 800303e:	b2d2      	uxtb	r2, r2
 8003040:	2a00      	cmp	r2, #0
 8003042:	d10f      	bne.n	8003064 <wizphy_getphyconf+0x7c>
 8003044:	4a1b      	ldr	r2, [pc, #108]	@ (80030b4 <wizphy_getphyconf+0xcc>)
 8003046:	fa22 f303 	lsr.w	r3, r2, r3
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b00      	cmp	r3, #0
 8003050:	bf14      	ite	ne
 8003052:	2301      	movne	r3, #1
 8003054:	2300      	moveq	r3, #0
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b00      	cmp	r3, #0
 800305a:	d003      	beq.n	8003064 <wizphy_getphyconf+0x7c>
    case PHYCFGR_OPMDC_100FA:
    case PHYCFGR_OPMDC_100F:
    case PHYCFGR_OPMDC_100H:
        phyconf->speed = PHY_SPEED_100;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	709a      	strb	r2, [r3, #2]
        break;
 8003062:	e003      	b.n	800306c <wizphy_getphyconf+0x84>
    default:
        phyconf->speed = PHY_SPEED_10;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	709a      	strb	r2, [r3, #2]
        break;
 800306a:	bf00      	nop
    }
    switch (tmp & PHYCFGR_OPMDC_ALLA) {
 800306c:	7bfb      	ldrb	r3, [r7, #15]
 800306e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003072:	3b08      	subs	r3, #8
 8003074:	2b18      	cmp	r3, #24
 8003076:	bf8c      	ite	hi
 8003078:	2201      	movhi	r2, #1
 800307a:	2200      	movls	r2, #0
 800307c:	b2d2      	uxtb	r2, r2
 800307e:	2a00      	cmp	r2, #0
 8003080:	d10f      	bne.n	80030a2 <wizphy_getphyconf+0xba>
 8003082:	4a0d      	ldr	r2, [pc, #52]	@ (80030b8 <wizphy_getphyconf+0xd0>)
 8003084:	fa22 f303 	lsr.w	r3, r2, r3
 8003088:	f003 0301 	and.w	r3, r3, #1
 800308c:	2b00      	cmp	r3, #0
 800308e:	bf14      	ite	ne
 8003090:	2301      	movne	r3, #1
 8003092:	2300      	moveq	r3, #0
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d003      	beq.n	80030a2 <wizphy_getphyconf+0xba>
    case PHYCFGR_OPMDC_100FA:
    case PHYCFGR_OPMDC_100F:
    case PHYCFGR_OPMDC_10F:
        phyconf->duplex = PHY_DUPLEX_FULL;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2201      	movs	r2, #1
 800309e:	70da      	strb	r2, [r3, #3]
        break;
 80030a0:	e003      	b.n	80030aa <wizphy_getphyconf+0xc2>
    default:
        phyconf->duplex = PHY_DUPLEX_HALF;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	70da      	strb	r2, [r3, #3]
        break;
 80030a8:	bf00      	nop
    }
}
 80030aa:	bf00      	nop
 80030ac:	3710      	adds	r7, #16
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	00010101 	.word	0x00010101
 80030b8:	01010001 	.word	0x01010001

080030bc <wizphy_getphystat>:

void wizphy_getphystat(wiz_PhyConf* phyconf) {
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
    uint8_t tmp = getPHYCFGR();
 80030c4:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80030c8:	f7ff f8b0 	bl	800222c <WIZCHIP_READ>
 80030cc:	4603      	mov	r3, r0
 80030ce:	73fb      	strb	r3, [r7, #15]
    phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
 80030d0:	7bfb      	ldrb	r3, [r7, #15]
 80030d2:	109b      	asrs	r3, r3, #2
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	b2da      	uxtb	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	70da      	strb	r2, [r3, #3]
    phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
 80030e0:	7bfb      	ldrb	r3, [r7, #15]
 80030e2:	105b      	asrs	r3, r3, #1
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	f003 0301 	and.w	r3, r3, #1
 80030ea:	b2da      	uxtb	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	709a      	strb	r2, [r3, #2]
}
 80030f0:	bf00      	nop
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <wizphy_setphypmode>:

int8_t wizphy_setphypmode(uint8_t pmode) {
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	4603      	mov	r3, r0
 8003100:	71fb      	strb	r3, [r7, #7]
    uint8_t tmp = 0;
 8003102:	2300      	movs	r3, #0
 8003104:	73fb      	strb	r3, [r7, #15]
    tmp = getPHYCFGR();
 8003106:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800310a:	f7ff f88f 	bl	800222c <WIZCHIP_READ>
 800310e:	4603      	mov	r3, r0
 8003110:	73fb      	strb	r3, [r7, #15]
    if ((tmp & PHYCFGR_OPMD) == 0) {
 8003112:	7bfb      	ldrb	r3, [r7, #15]
 8003114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003118:	2b00      	cmp	r3, #0
 800311a:	d102      	bne.n	8003122 <wizphy_setphypmode+0x2a>
        return -1;
 800311c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003120:	e030      	b.n	8003184 <wizphy_setphypmode+0x8c>
    }
    tmp &= ~PHYCFGR_OPMDC_ALLA;
 8003122:	7bfb      	ldrb	r3, [r7, #15]
 8003124:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8003128:	73fb      	strb	r3, [r7, #15]
    if (pmode == PHY_POWER_DOWN) {
 800312a:	79fb      	ldrb	r3, [r7, #7]
 800312c:	2b01      	cmp	r3, #1
 800312e:	d104      	bne.n	800313a <wizphy_setphypmode+0x42>
        tmp |= PHYCFGR_OPMDC_PDOWN;
 8003130:	7bfb      	ldrb	r3, [r7, #15]
 8003132:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8003136:	73fb      	strb	r3, [r7, #15]
 8003138:	e003      	b.n	8003142 <wizphy_setphypmode+0x4a>
    } else {
        tmp |= PHYCFGR_OPMDC_ALLA;
 800313a:	7bfb      	ldrb	r3, [r7, #15]
 800313c:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8003140:	73fb      	strb	r3, [r7, #15]
    }
    setPHYCFGR(tmp);
 8003142:	7bfb      	ldrb	r3, [r7, #15]
 8003144:	4619      	mov	r1, r3
 8003146:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800314a:	f7ff f8bb 	bl	80022c4 <WIZCHIP_WRITE>
    wizphy_reset();
 800314e:	f7ff fee1 	bl	8002f14 <wizphy_reset>
    tmp = getPHYCFGR();
 8003152:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8003156:	f7ff f869 	bl	800222c <WIZCHIP_READ>
 800315a:	4603      	mov	r3, r0
 800315c:	73fb      	strb	r3, [r7, #15]
    if (pmode == PHY_POWER_DOWN) {
 800315e:	79fb      	ldrb	r3, [r7, #7]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d106      	bne.n	8003172 <wizphy_setphypmode+0x7a>
        if (tmp & PHYCFGR_OPMDC_PDOWN) {
 8003164:	7bfb      	ldrb	r3, [r7, #15]
 8003166:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800316a:	2b00      	cmp	r3, #0
 800316c:	d008      	beq.n	8003180 <wizphy_setphypmode+0x88>
            return 0;
 800316e:	2300      	movs	r3, #0
 8003170:	e008      	b.n	8003184 <wizphy_setphypmode+0x8c>
        }
    } else {
        if (tmp & PHYCFGR_OPMDC_ALLA) {
 8003172:	7bfb      	ldrb	r3, [r7, #15]
 8003174:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003178:	2b00      	cmp	r3, #0
 800317a:	d001      	beq.n	8003180 <wizphy_setphypmode+0x88>
            return 0;
 800317c:	2300      	movs	r3, #0
 800317e:	e001      	b.n	8003184 <wizphy_setphypmode+0x8c>
        }
    }
    return -1;
 8003180:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003184:	4618      	mov	r0, r3
 8003186:	3710      	adds	r7, #16
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <wizchip_setnetinfo>:


#endif

#if (_WIZCHIP_ == W5100 || _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5300 || _WIZCHIP_ == W5500)
void wizchip_setnetinfo(wiz_NetInfo* pnetinfo) {
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
    setSHAR(pnetinfo->mac);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2206      	movs	r2, #6
 8003198:	4619      	mov	r1, r3
 800319a:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800319e:	f7ff f93f 	bl	8002420 <WIZCHIP_WRITE_BUF>
    setGAR(pnetinfo->gw);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	330e      	adds	r3, #14
 80031a6:	2204      	movs	r2, #4
 80031a8:	4619      	mov	r1, r3
 80031aa:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80031ae:	f7ff f937 	bl	8002420 <WIZCHIP_WRITE_BUF>
    setSUBR(pnetinfo->sn);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	330a      	adds	r3, #10
 80031b6:	2204      	movs	r2, #4
 80031b8:	4619      	mov	r1, r3
 80031ba:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80031be:	f7ff f92f 	bl	8002420 <WIZCHIP_WRITE_BUF>
    setSIPR(pnetinfo->ip);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	3306      	adds	r3, #6
 80031c6:	2204      	movs	r2, #4
 80031c8:	4619      	mov	r1, r3
 80031ca:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80031ce:	f7ff f927 	bl	8002420 <WIZCHIP_WRITE_BUF>
    _DNS_[0] = pnetinfo->dns[0];
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	7c9a      	ldrb	r2, [r3, #18]
 80031d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003204 <wizchip_setnetinfo+0x78>)
 80031d8:	701a      	strb	r2, [r3, #0]
    _DNS_[1] = pnetinfo->dns[1];
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	7cda      	ldrb	r2, [r3, #19]
 80031de:	4b09      	ldr	r3, [pc, #36]	@ (8003204 <wizchip_setnetinfo+0x78>)
 80031e0:	705a      	strb	r2, [r3, #1]
    _DNS_[2] = pnetinfo->dns[2];
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	7d1a      	ldrb	r2, [r3, #20]
 80031e6:	4b07      	ldr	r3, [pc, #28]	@ (8003204 <wizchip_setnetinfo+0x78>)
 80031e8:	709a      	strb	r2, [r3, #2]
    _DNS_[3] = pnetinfo->dns[3];
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	7d5a      	ldrb	r2, [r3, #21]
 80031ee:	4b05      	ldr	r3, [pc, #20]	@ (8003204 <wizchip_setnetinfo+0x78>)
 80031f0:	70da      	strb	r2, [r3, #3]
    _DHCP_   = pnetinfo->dhcp;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	7d9a      	ldrb	r2, [r3, #22]
 80031f6:	4b04      	ldr	r3, [pc, #16]	@ (8003208 <wizchip_setnetinfo+0x7c>)
 80031f8:	701a      	strb	r2, [r3, #0]
}
 80031fa:	bf00      	nop
 80031fc:	3708      	adds	r7, #8
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	200405d0 	.word	0x200405d0
 8003208:	200405d4 	.word	0x200405d4

0800320c <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo) {
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
    getSHAR(pnetinfo->mac);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2206      	movs	r2, #6
 8003218:	4619      	mov	r1, r3
 800321a:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800321e:	f7ff f89f 	bl	8002360 <WIZCHIP_READ_BUF>
    getGAR(pnetinfo->gw);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	330e      	adds	r3, #14
 8003226:	2204      	movs	r2, #4
 8003228:	4619      	mov	r1, r3
 800322a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800322e:	f7ff f897 	bl	8002360 <WIZCHIP_READ_BUF>
    getSUBR(pnetinfo->sn);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	330a      	adds	r3, #10
 8003236:	2204      	movs	r2, #4
 8003238:	4619      	mov	r1, r3
 800323a:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 800323e:	f7ff f88f 	bl	8002360 <WIZCHIP_READ_BUF>
    getSIPR(pnetinfo->ip);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	3306      	adds	r3, #6
 8003246:	2204      	movs	r2, #4
 8003248:	4619      	mov	r1, r3
 800324a:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800324e:	f7ff f887 	bl	8002360 <WIZCHIP_READ_BUF>
    pnetinfo->dns[0] = _DNS_[0];
 8003252:	4b0c      	ldr	r3, [pc, #48]	@ (8003284 <wizchip_getnetinfo+0x78>)
 8003254:	781a      	ldrb	r2, [r3, #0]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	749a      	strb	r2, [r3, #18]
    pnetinfo->dns[1] = _DNS_[1];
 800325a:	4b0a      	ldr	r3, [pc, #40]	@ (8003284 <wizchip_getnetinfo+0x78>)
 800325c:	785a      	ldrb	r2, [r3, #1]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	74da      	strb	r2, [r3, #19]
    pnetinfo->dns[2] = _DNS_[2];
 8003262:	4b08      	ldr	r3, [pc, #32]	@ (8003284 <wizchip_getnetinfo+0x78>)
 8003264:	789a      	ldrb	r2, [r3, #2]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	751a      	strb	r2, [r3, #20]
    pnetinfo->dns[3] = _DNS_[3];
 800326a:	4b06      	ldr	r3, [pc, #24]	@ (8003284 <wizchip_getnetinfo+0x78>)
 800326c:	78da      	ldrb	r2, [r3, #3]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	755a      	strb	r2, [r3, #21]
    pnetinfo->dhcp  = _DHCP_;
 8003272:	4b05      	ldr	r3, [pc, #20]	@ (8003288 <wizchip_getnetinfo+0x7c>)
 8003274:	781a      	ldrb	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	759a      	strb	r2, [r3, #22]
}
 800327a:	bf00      	nop
 800327c:	3708      	adds	r7, #8
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	200405d0 	.word	0x200405d0
 8003288:	200405d4 	.word	0x200405d4

0800328c <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode) {
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0
 8003292:	4603      	mov	r3, r0
 8003294:	71fb      	strb	r3, [r7, #7]
    uint8_t tmp = 0;
 8003296:	2300      	movs	r3, #0
 8003298:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
    if (netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) {
        return -1;
    }
#else
    if (netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) {
 800329a:	79fb      	ldrb	r3, [r7, #7]
 800329c:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d002      	beq.n	80032aa <wizchip_setnetmode+0x1e>
        return -1;
 80032a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80032a8:	e00e      	b.n	80032c8 <wizchip_setnetmode+0x3c>
    }
#endif
    tmp = getMR();
 80032aa:	2000      	movs	r0, #0
 80032ac:	f7fe ffbe 	bl	800222c <WIZCHIP_READ>
 80032b0:	4603      	mov	r3, r0
 80032b2:	73fb      	strb	r3, [r7, #15]
    tmp |= (uint8_t)netmode;
 80032b4:	7bfa      	ldrb	r2, [r7, #15]
 80032b6:	79fb      	ldrb	r3, [r7, #7]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	73fb      	strb	r3, [r7, #15]
    setMR(tmp);
 80032bc:	7bfb      	ldrb	r3, [r7, #15]
 80032be:	4619      	mov	r1, r3
 80032c0:	2000      	movs	r0, #0
 80032c2:	f7fe ffff 	bl	80022c4 <WIZCHIP_WRITE>
    return 0;
 80032c6:	2300      	movs	r3, #0
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3710      	adds	r7, #16
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void) {
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
    return (netmode_type) getMR();
 80032d4:	2000      	movs	r0, #0
 80032d6:	f7fe ffa9 	bl	800222c <WIZCHIP_READ>
 80032da:	4603      	mov	r3, r0
}
 80032dc:	4618      	mov	r0, r3
 80032de:	bd80      	pop	{r7, pc}

080032e0 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime) {
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
    setRCR(nettime->retry_cnt);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	781b      	ldrb	r3, [r3, #0]
 80032ec:	4619      	mov	r1, r3
 80032ee:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 80032f2:	f7fe ffe7 	bl	80022c4 <WIZCHIP_WRITE>
    setRTR(nettime->time_100us);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	885b      	ldrh	r3, [r3, #2]
 80032fa:	0a1b      	lsrs	r3, r3, #8
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	4619      	mov	r1, r3
 8003302:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 8003306:	f7fe ffdd 	bl	80022c4 <WIZCHIP_WRITE>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	885b      	ldrh	r3, [r3, #2]
 800330e:	b2db      	uxtb	r3, r3
 8003310:	4619      	mov	r1, r3
 8003312:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 8003316:	f7fe ffd5 	bl	80022c4 <WIZCHIP_WRITE>
}
 800331a:	bf00      	nop
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime) {
 8003322:	b590      	push	{r4, r7, lr}
 8003324:	b083      	sub	sp, #12
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
    nettime->retry_cnt = getRCR();
 800332a:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 800332e:	f7fe ff7d 	bl	800222c <WIZCHIP_READ>
 8003332:	4603      	mov	r3, r0
 8003334:	461a      	mov	r2, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	701a      	strb	r2, [r3, #0]
    nettime->time_100us = getRTR();
 800333a:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 800333e:	f7fe ff75 	bl	800222c <WIZCHIP_READ>
 8003342:	4603      	mov	r3, r0
 8003344:	021b      	lsls	r3, r3, #8
 8003346:	b29c      	uxth	r4, r3
 8003348:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 800334c:	f7fe ff6e 	bl	800222c <WIZCHIP_READ>
 8003350:	4603      	mov	r3, r0
 8003352:	4423      	add	r3, r4
 8003354:	b29a      	uxth	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	805a      	strh	r2, [r3, #2]
}
 800335a:	bf00      	nop
 800335c:	370c      	adds	r7, #12
 800335e:	46bd      	mov	sp, r7
 8003360:	bd90      	pop	{r4, r7, pc}
	...

08003364 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003364:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800339c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003368:	f7fe ff4e 	bl	8002208 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800336c:	480c      	ldr	r0, [pc, #48]	@ (80033a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800336e:	490d      	ldr	r1, [pc, #52]	@ (80033a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003370:	4a0d      	ldr	r2, [pc, #52]	@ (80033a8 <LoopForever+0xe>)
  movs r3, #0
 8003372:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003374:	e002      	b.n	800337c <LoopCopyDataInit>

08003376 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003376:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003378:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800337a:	3304      	adds	r3, #4

0800337c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800337c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800337e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003380:	d3f9      	bcc.n	8003376 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003382:	4a0a      	ldr	r2, [pc, #40]	@ (80033ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8003384:	4c0a      	ldr	r4, [pc, #40]	@ (80033b0 <LoopForever+0x16>)
  movs r3, #0
 8003386:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003388:	e001      	b.n	800338e <LoopFillZerobss>

0800338a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800338a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800338c:	3204      	adds	r2, #4

0800338e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800338e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003390:	d3fb      	bcc.n	800338a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003392:	f003 fce5 	bl	8006d60 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003396:	f7fd f937 	bl	8000608 <main>

0800339a <LoopForever>:

LoopForever:
    b LoopForever
 800339a:	e7fe      	b.n	800339a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800339c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80033a0:	20040000 	.word	0x20040000
  ldr r1, =_edata
 80033a4:	20040098 	.word	0x20040098
  ldr r2, =_sidata
 80033a8:	08008028 	.word	0x08008028
  ldr r2, =_sbss
 80033ac:	20040098 	.word	0x20040098
  ldr r4, =_ebss
 80033b0:	20040728 	.word	0x20040728

080033b4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80033b4:	e7fe      	b.n	80033b4 <ADC1_IRQHandler>

080033b6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b082      	sub	sp, #8
 80033ba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80033bc:	2300      	movs	r3, #0
 80033be:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033c0:	2003      	movs	r0, #3
 80033c2:	f000 f961 	bl	8003688 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80033c6:	2000      	movs	r0, #0
 80033c8:	f000 f80e 	bl	80033e8 <HAL_InitTick>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d002      	beq.n	80033d8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	71fb      	strb	r3, [r7, #7]
 80033d6:	e001      	b.n	80033dc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80033d8:	f7fe fd92 	bl	8001f00 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80033dc:	79fb      	ldrb	r3, [r7, #7]
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3708      	adds	r7, #8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
	...

080033e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80033f0:	2300      	movs	r3, #0
 80033f2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80033f4:	4b17      	ldr	r3, [pc, #92]	@ (8003454 <HAL_InitTick+0x6c>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d023      	beq.n	8003444 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80033fc:	4b16      	ldr	r3, [pc, #88]	@ (8003458 <HAL_InitTick+0x70>)
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	4b14      	ldr	r3, [pc, #80]	@ (8003454 <HAL_InitTick+0x6c>)
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	4619      	mov	r1, r3
 8003406:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800340a:	fbb3 f3f1 	udiv	r3, r3, r1
 800340e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003412:	4618      	mov	r0, r3
 8003414:	f000 f96d 	bl	80036f2 <HAL_SYSTICK_Config>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d10f      	bne.n	800343e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2b0f      	cmp	r3, #15
 8003422:	d809      	bhi.n	8003438 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003424:	2200      	movs	r2, #0
 8003426:	6879      	ldr	r1, [r7, #4]
 8003428:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800342c:	f000 f937 	bl	800369e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003430:	4a0a      	ldr	r2, [pc, #40]	@ (800345c <HAL_InitTick+0x74>)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6013      	str	r3, [r2, #0]
 8003436:	e007      	b.n	8003448 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	73fb      	strb	r3, [r7, #15]
 800343c:	e004      	b.n	8003448 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	73fb      	strb	r3, [r7, #15]
 8003442:	e001      	b.n	8003448 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003448:	7bfb      	ldrb	r3, [r7, #15]
}
 800344a:	4618      	mov	r0, r3
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	20040038 	.word	0x20040038
 8003458:	20040004 	.word	0x20040004
 800345c:	20040034 	.word	0x20040034

08003460 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003460:	b480      	push	{r7}
 8003462:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003464:	4b06      	ldr	r3, [pc, #24]	@ (8003480 <HAL_IncTick+0x20>)
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	461a      	mov	r2, r3
 800346a:	4b06      	ldr	r3, [pc, #24]	@ (8003484 <HAL_IncTick+0x24>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4413      	add	r3, r2
 8003470:	4a04      	ldr	r2, [pc, #16]	@ (8003484 <HAL_IncTick+0x24>)
 8003472:	6013      	str	r3, [r2, #0]
}
 8003474:	bf00      	nop
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	20040038 	.word	0x20040038
 8003484:	200405d8 	.word	0x200405d8

08003488 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003488:	b480      	push	{r7}
 800348a:	af00      	add	r7, sp, #0
  return uwTick;
 800348c:	4b03      	ldr	r3, [pc, #12]	@ (800349c <HAL_GetTick+0x14>)
 800348e:	681b      	ldr	r3, [r3, #0]
}
 8003490:	4618      	mov	r0, r3
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	200405d8 	.word	0x200405d8

080034a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034a8:	f7ff ffee 	bl	8003488 <HAL_GetTick>
 80034ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034b8:	d005      	beq.n	80034c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80034ba:	4b0a      	ldr	r3, [pc, #40]	@ (80034e4 <HAL_Delay+0x44>)
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	461a      	mov	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	4413      	add	r3, r2
 80034c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80034c6:	bf00      	nop
 80034c8:	f7ff ffde 	bl	8003488 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	68fa      	ldr	r2, [r7, #12]
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d8f7      	bhi.n	80034c8 <HAL_Delay+0x28>
  {
  }
}
 80034d8:	bf00      	nop
 80034da:	bf00      	nop
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	20040038 	.word	0x20040038

080034e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f003 0307 	and.w	r3, r3, #7
 80034f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034f8:	4b0c      	ldr	r3, [pc, #48]	@ (800352c <__NVIC_SetPriorityGrouping+0x44>)
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034fe:	68ba      	ldr	r2, [r7, #8]
 8003500:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003504:	4013      	ands	r3, r2
 8003506:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003510:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003514:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003518:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800351a:	4a04      	ldr	r2, [pc, #16]	@ (800352c <__NVIC_SetPriorityGrouping+0x44>)
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	60d3      	str	r3, [r2, #12]
}
 8003520:	bf00      	nop
 8003522:	3714      	adds	r7, #20
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr
 800352c:	e000ed00 	.word	0xe000ed00

08003530 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003534:	4b04      	ldr	r3, [pc, #16]	@ (8003548 <__NVIC_GetPriorityGrouping+0x18>)
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	0a1b      	lsrs	r3, r3, #8
 800353a:	f003 0307 	and.w	r3, r3, #7
}
 800353e:	4618      	mov	r0, r3
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr
 8003548:	e000ed00 	.word	0xe000ed00

0800354c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	4603      	mov	r3, r0
 8003554:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800355a:	2b00      	cmp	r3, #0
 800355c:	db0b      	blt.n	8003576 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800355e:	79fb      	ldrb	r3, [r7, #7]
 8003560:	f003 021f 	and.w	r2, r3, #31
 8003564:	4907      	ldr	r1, [pc, #28]	@ (8003584 <__NVIC_EnableIRQ+0x38>)
 8003566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800356a:	095b      	lsrs	r3, r3, #5
 800356c:	2001      	movs	r0, #1
 800356e:	fa00 f202 	lsl.w	r2, r0, r2
 8003572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003576:	bf00      	nop
 8003578:	370c      	adds	r7, #12
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop
 8003584:	e000e100 	.word	0xe000e100

08003588 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	4603      	mov	r3, r0
 8003590:	6039      	str	r1, [r7, #0]
 8003592:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003598:	2b00      	cmp	r3, #0
 800359a:	db0a      	blt.n	80035b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	b2da      	uxtb	r2, r3
 80035a0:	490c      	ldr	r1, [pc, #48]	@ (80035d4 <__NVIC_SetPriority+0x4c>)
 80035a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a6:	0112      	lsls	r2, r2, #4
 80035a8:	b2d2      	uxtb	r2, r2
 80035aa:	440b      	add	r3, r1
 80035ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035b0:	e00a      	b.n	80035c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	b2da      	uxtb	r2, r3
 80035b6:	4908      	ldr	r1, [pc, #32]	@ (80035d8 <__NVIC_SetPriority+0x50>)
 80035b8:	79fb      	ldrb	r3, [r7, #7]
 80035ba:	f003 030f 	and.w	r3, r3, #15
 80035be:	3b04      	subs	r3, #4
 80035c0:	0112      	lsls	r2, r2, #4
 80035c2:	b2d2      	uxtb	r2, r2
 80035c4:	440b      	add	r3, r1
 80035c6:	761a      	strb	r2, [r3, #24]
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr
 80035d4:	e000e100 	.word	0xe000e100
 80035d8:	e000ed00 	.word	0xe000ed00

080035dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035dc:	b480      	push	{r7}
 80035de:	b089      	sub	sp, #36	@ 0x24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f003 0307 	and.w	r3, r3, #7
 80035ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	f1c3 0307 	rsb	r3, r3, #7
 80035f6:	2b04      	cmp	r3, #4
 80035f8:	bf28      	it	cs
 80035fa:	2304      	movcs	r3, #4
 80035fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	3304      	adds	r3, #4
 8003602:	2b06      	cmp	r3, #6
 8003604:	d902      	bls.n	800360c <NVIC_EncodePriority+0x30>
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	3b03      	subs	r3, #3
 800360a:	e000      	b.n	800360e <NVIC_EncodePriority+0x32>
 800360c:	2300      	movs	r3, #0
 800360e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003610:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	fa02 f303 	lsl.w	r3, r2, r3
 800361a:	43da      	mvns	r2, r3
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	401a      	ands	r2, r3
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003624:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	fa01 f303 	lsl.w	r3, r1, r3
 800362e:	43d9      	mvns	r1, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003634:	4313      	orrs	r3, r2
         );
}
 8003636:	4618      	mov	r0, r3
 8003638:	3724      	adds	r7, #36	@ 0x24
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
	...

08003644 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	3b01      	subs	r3, #1
 8003650:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003654:	d301      	bcc.n	800365a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003656:	2301      	movs	r3, #1
 8003658:	e00f      	b.n	800367a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800365a:	4a0a      	ldr	r2, [pc, #40]	@ (8003684 <SysTick_Config+0x40>)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	3b01      	subs	r3, #1
 8003660:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003662:	210f      	movs	r1, #15
 8003664:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003668:	f7ff ff8e 	bl	8003588 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800366c:	4b05      	ldr	r3, [pc, #20]	@ (8003684 <SysTick_Config+0x40>)
 800366e:	2200      	movs	r2, #0
 8003670:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003672:	4b04      	ldr	r3, [pc, #16]	@ (8003684 <SysTick_Config+0x40>)
 8003674:	2207      	movs	r2, #7
 8003676:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	3708      	adds	r7, #8
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	e000e010 	.word	0xe000e010

08003688 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f7ff ff29 	bl	80034e8 <__NVIC_SetPriorityGrouping>
}
 8003696:	bf00      	nop
 8003698:	3708      	adds	r7, #8
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}

0800369e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800369e:	b580      	push	{r7, lr}
 80036a0:	b086      	sub	sp, #24
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	4603      	mov	r3, r0
 80036a6:	60b9      	str	r1, [r7, #8]
 80036a8:	607a      	str	r2, [r7, #4]
 80036aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80036ac:	2300      	movs	r3, #0
 80036ae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80036b0:	f7ff ff3e 	bl	8003530 <__NVIC_GetPriorityGrouping>
 80036b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	68b9      	ldr	r1, [r7, #8]
 80036ba:	6978      	ldr	r0, [r7, #20]
 80036bc:	f7ff ff8e 	bl	80035dc <NVIC_EncodePriority>
 80036c0:	4602      	mov	r2, r0
 80036c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036c6:	4611      	mov	r1, r2
 80036c8:	4618      	mov	r0, r3
 80036ca:	f7ff ff5d 	bl	8003588 <__NVIC_SetPriority>
}
 80036ce:	bf00      	nop
 80036d0:	3718      	adds	r7, #24
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036d6:	b580      	push	{r7, lr}
 80036d8:	b082      	sub	sp, #8
 80036da:	af00      	add	r7, sp, #0
 80036dc:	4603      	mov	r3, r0
 80036de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e4:	4618      	mov	r0, r3
 80036e6:	f7ff ff31 	bl	800354c <__NVIC_EnableIRQ>
}
 80036ea:	bf00      	nop
 80036ec:	3708      	adds	r7, #8
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}

080036f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b082      	sub	sp, #8
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f7ff ffa2 	bl	8003644 <SysTick_Config>
 8003700:	4603      	mov	r3, r0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3708      	adds	r7, #8
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
	...

0800370c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800370c:	b480      	push	{r7}
 800370e:	b087      	sub	sp, #28
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003716:	2300      	movs	r3, #0
 8003718:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800371a:	e166      	b.n	80039ea <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	2101      	movs	r1, #1
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	fa01 f303 	lsl.w	r3, r1, r3
 8003728:	4013      	ands	r3, r2
 800372a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2b00      	cmp	r3, #0
 8003730:	f000 8158 	beq.w	80039e4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f003 0303 	and.w	r3, r3, #3
 800373c:	2b01      	cmp	r3, #1
 800373e:	d005      	beq.n	800374c <HAL_GPIO_Init+0x40>
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f003 0303 	and.w	r3, r3, #3
 8003748:	2b02      	cmp	r3, #2
 800374a:	d130      	bne.n	80037ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	005b      	lsls	r3, r3, #1
 8003756:	2203      	movs	r2, #3
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	43db      	mvns	r3, r3
 800375e:	693a      	ldr	r2, [r7, #16]
 8003760:	4013      	ands	r3, r2
 8003762:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	68da      	ldr	r2, [r3, #12]
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	693a      	ldr	r2, [r7, #16]
 8003772:	4313      	orrs	r3, r2
 8003774:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	693a      	ldr	r2, [r7, #16]
 800377a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003782:	2201      	movs	r2, #1
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	43db      	mvns	r3, r3
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	4013      	ands	r3, r2
 8003790:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	091b      	lsrs	r3, r3, #4
 8003798:	f003 0201 	and.w	r2, r3, #1
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	fa02 f303 	lsl.w	r3, r2, r3
 80037a2:	693a      	ldr	r2, [r7, #16]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	693a      	ldr	r2, [r7, #16]
 80037ac:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f003 0303 	and.w	r3, r3, #3
 80037b6:	2b03      	cmp	r3, #3
 80037b8:	d017      	beq.n	80037ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	2203      	movs	r2, #3
 80037c6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ca:	43db      	mvns	r3, r3
 80037cc:	693a      	ldr	r2, [r7, #16]
 80037ce:	4013      	ands	r3, r2
 80037d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	689a      	ldr	r2, [r3, #8]
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	fa02 f303 	lsl.w	r3, r2, r3
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	693a      	ldr	r2, [r7, #16]
 80037e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f003 0303 	and.w	r3, r3, #3
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d123      	bne.n	800383e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	08da      	lsrs	r2, r3, #3
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	3208      	adds	r2, #8
 80037fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003802:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	f003 0307 	and.w	r3, r3, #7
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	220f      	movs	r2, #15
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	43db      	mvns	r3, r3
 8003814:	693a      	ldr	r2, [r7, #16]
 8003816:	4013      	ands	r3, r2
 8003818:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	691a      	ldr	r2, [r3, #16]
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	f003 0307 	and.w	r3, r3, #7
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	fa02 f303 	lsl.w	r3, r2, r3
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	4313      	orrs	r3, r2
 800382e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	08da      	lsrs	r2, r3, #3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	3208      	adds	r2, #8
 8003838:	6939      	ldr	r1, [r7, #16]
 800383a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	005b      	lsls	r3, r3, #1
 8003848:	2203      	movs	r2, #3
 800384a:	fa02 f303 	lsl.w	r3, r2, r3
 800384e:	43db      	mvns	r3, r3
 8003850:	693a      	ldr	r2, [r7, #16]
 8003852:	4013      	ands	r3, r2
 8003854:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f003 0203 	and.w	r2, r3, #3
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	005b      	lsls	r3, r3, #1
 8003862:	fa02 f303 	lsl.w	r3, r2, r3
 8003866:	693a      	ldr	r2, [r7, #16]
 8003868:	4313      	orrs	r3, r2
 800386a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	693a      	ldr	r2, [r7, #16]
 8003870:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800387a:	2b00      	cmp	r3, #0
 800387c:	f000 80b2 	beq.w	80039e4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003880:	4b61      	ldr	r3, [pc, #388]	@ (8003a08 <HAL_GPIO_Init+0x2fc>)
 8003882:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003884:	4a60      	ldr	r2, [pc, #384]	@ (8003a08 <HAL_GPIO_Init+0x2fc>)
 8003886:	f043 0301 	orr.w	r3, r3, #1
 800388a:	6613      	str	r3, [r2, #96]	@ 0x60
 800388c:	4b5e      	ldr	r3, [pc, #376]	@ (8003a08 <HAL_GPIO_Init+0x2fc>)
 800388e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003890:	f003 0301 	and.w	r3, r3, #1
 8003894:	60bb      	str	r3, [r7, #8]
 8003896:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003898:	4a5c      	ldr	r2, [pc, #368]	@ (8003a0c <HAL_GPIO_Init+0x300>)
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	089b      	lsrs	r3, r3, #2
 800389e:	3302      	adds	r3, #2
 80038a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	f003 0303 	and.w	r3, r3, #3
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	220f      	movs	r2, #15
 80038b0:	fa02 f303 	lsl.w	r3, r2, r3
 80038b4:	43db      	mvns	r3, r3
 80038b6:	693a      	ldr	r2, [r7, #16]
 80038b8:	4013      	ands	r3, r2
 80038ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80038c2:	d02b      	beq.n	800391c <HAL_GPIO_Init+0x210>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4a52      	ldr	r2, [pc, #328]	@ (8003a10 <HAL_GPIO_Init+0x304>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d025      	beq.n	8003918 <HAL_GPIO_Init+0x20c>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	4a51      	ldr	r2, [pc, #324]	@ (8003a14 <HAL_GPIO_Init+0x308>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d01f      	beq.n	8003914 <HAL_GPIO_Init+0x208>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	4a50      	ldr	r2, [pc, #320]	@ (8003a18 <HAL_GPIO_Init+0x30c>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d019      	beq.n	8003910 <HAL_GPIO_Init+0x204>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	4a4f      	ldr	r2, [pc, #316]	@ (8003a1c <HAL_GPIO_Init+0x310>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d013      	beq.n	800390c <HAL_GPIO_Init+0x200>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	4a4e      	ldr	r2, [pc, #312]	@ (8003a20 <HAL_GPIO_Init+0x314>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d00d      	beq.n	8003908 <HAL_GPIO_Init+0x1fc>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	4a4d      	ldr	r2, [pc, #308]	@ (8003a24 <HAL_GPIO_Init+0x318>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d007      	beq.n	8003904 <HAL_GPIO_Init+0x1f8>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	4a4c      	ldr	r2, [pc, #304]	@ (8003a28 <HAL_GPIO_Init+0x31c>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d101      	bne.n	8003900 <HAL_GPIO_Init+0x1f4>
 80038fc:	2307      	movs	r3, #7
 80038fe:	e00e      	b.n	800391e <HAL_GPIO_Init+0x212>
 8003900:	2308      	movs	r3, #8
 8003902:	e00c      	b.n	800391e <HAL_GPIO_Init+0x212>
 8003904:	2306      	movs	r3, #6
 8003906:	e00a      	b.n	800391e <HAL_GPIO_Init+0x212>
 8003908:	2305      	movs	r3, #5
 800390a:	e008      	b.n	800391e <HAL_GPIO_Init+0x212>
 800390c:	2304      	movs	r3, #4
 800390e:	e006      	b.n	800391e <HAL_GPIO_Init+0x212>
 8003910:	2303      	movs	r3, #3
 8003912:	e004      	b.n	800391e <HAL_GPIO_Init+0x212>
 8003914:	2302      	movs	r3, #2
 8003916:	e002      	b.n	800391e <HAL_GPIO_Init+0x212>
 8003918:	2301      	movs	r3, #1
 800391a:	e000      	b.n	800391e <HAL_GPIO_Init+0x212>
 800391c:	2300      	movs	r3, #0
 800391e:	697a      	ldr	r2, [r7, #20]
 8003920:	f002 0203 	and.w	r2, r2, #3
 8003924:	0092      	lsls	r2, r2, #2
 8003926:	4093      	lsls	r3, r2
 8003928:	693a      	ldr	r2, [r7, #16]
 800392a:	4313      	orrs	r3, r2
 800392c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800392e:	4937      	ldr	r1, [pc, #220]	@ (8003a0c <HAL_GPIO_Init+0x300>)
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	089b      	lsrs	r3, r3, #2
 8003934:	3302      	adds	r3, #2
 8003936:	693a      	ldr	r2, [r7, #16]
 8003938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800393c:	4b3b      	ldr	r3, [pc, #236]	@ (8003a2c <HAL_GPIO_Init+0x320>)
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	43db      	mvns	r3, r3
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	4013      	ands	r3, r2
 800394a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003954:	2b00      	cmp	r3, #0
 8003956:	d003      	beq.n	8003960 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003958:	693a      	ldr	r2, [r7, #16]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	4313      	orrs	r3, r2
 800395e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003960:	4a32      	ldr	r2, [pc, #200]	@ (8003a2c <HAL_GPIO_Init+0x320>)
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003966:	4b31      	ldr	r3, [pc, #196]	@ (8003a2c <HAL_GPIO_Init+0x320>)
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	43db      	mvns	r3, r3
 8003970:	693a      	ldr	r2, [r7, #16]
 8003972:	4013      	ands	r3, r2
 8003974:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d003      	beq.n	800398a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003982:	693a      	ldr	r2, [r7, #16]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	4313      	orrs	r3, r2
 8003988:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800398a:	4a28      	ldr	r2, [pc, #160]	@ (8003a2c <HAL_GPIO_Init+0x320>)
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003990:	4b26      	ldr	r3, [pc, #152]	@ (8003a2c <HAL_GPIO_Init+0x320>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	43db      	mvns	r3, r3
 800399a:	693a      	ldr	r2, [r7, #16]
 800399c:	4013      	ands	r3, r2
 800399e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d003      	beq.n	80039b4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80039ac:	693a      	ldr	r2, [r7, #16]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039b4:	4a1d      	ldr	r2, [pc, #116]	@ (8003a2c <HAL_GPIO_Init+0x320>)
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80039ba:	4b1c      	ldr	r3, [pc, #112]	@ (8003a2c <HAL_GPIO_Init+0x320>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	43db      	mvns	r3, r3
 80039c4:	693a      	ldr	r2, [r7, #16]
 80039c6:	4013      	ands	r3, r2
 80039c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80039d6:	693a      	ldr	r2, [r7, #16]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	4313      	orrs	r3, r2
 80039dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80039de:	4a13      	ldr	r2, [pc, #76]	@ (8003a2c <HAL_GPIO_Init+0x320>)
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	3301      	adds	r3, #1
 80039e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	fa22 f303 	lsr.w	r3, r2, r3
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	f47f ae91 	bne.w	800371c <HAL_GPIO_Init+0x10>
  }
}
 80039fa:	bf00      	nop
 80039fc:	bf00      	nop
 80039fe:	371c      	adds	r7, #28
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr
 8003a08:	40021000 	.word	0x40021000
 8003a0c:	40010000 	.word	0x40010000
 8003a10:	48000400 	.word	0x48000400
 8003a14:	48000800 	.word	0x48000800
 8003a18:	48000c00 	.word	0x48000c00
 8003a1c:	48001000 	.word	0x48001000
 8003a20:	48001400 	.word	0x48001400
 8003a24:	48001800 	.word	0x48001800
 8003a28:	48001c00 	.word	0x48001c00
 8003a2c:	40010400 	.word	0x40010400

08003a30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	460b      	mov	r3, r1
 8003a3a:	807b      	strh	r3, [r7, #2]
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a40:	787b      	ldrb	r3, [r7, #1]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d003      	beq.n	8003a4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a46:	887a      	ldrh	r2, [r7, #2]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a4c:	e002      	b.n	8003a54 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a4e:	887a      	ldrh	r2, [r7, #2]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003a54:	bf00      	nop
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	4603      	mov	r3, r0
 8003a68:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a6a:	4b08      	ldr	r3, [pc, #32]	@ (8003a8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a6c:	695a      	ldr	r2, [r3, #20]
 8003a6e:	88fb      	ldrh	r3, [r7, #6]
 8003a70:	4013      	ands	r3, r2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d006      	beq.n	8003a84 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a76:	4a05      	ldr	r2, [pc, #20]	@ (8003a8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a78:	88fb      	ldrh	r3, [r7, #6]
 8003a7a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a7c:	88fb      	ldrh	r3, [r7, #6]
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f000 f806 	bl	8003a90 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a84:	bf00      	nop
 8003a86:	3708      	adds	r7, #8
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	40010400 	.word	0x40010400

08003a90 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	4603      	mov	r3, r0
 8003a98:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
	...

08003aa8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003aac:	4b0d      	ldr	r3, [pc, #52]	@ (8003ae4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003ab4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ab8:	d102      	bne.n	8003ac0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003aba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003abe:	e00b      	b.n	8003ad8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003ac0:	4b08      	ldr	r3, [pc, #32]	@ (8003ae4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003ac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ac6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ace:	d102      	bne.n	8003ad6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003ad0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ad4:	e000      	b.n	8003ad8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003ad6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	40007000 	.word	0x40007000

08003ae8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b085      	sub	sp, #20
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d141      	bne.n	8003b7a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003af6:	4b4b      	ldr	r3, [pc, #300]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003afe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b02:	d131      	bne.n	8003b68 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b04:	4b47      	ldr	r3, [pc, #284]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b0a:	4a46      	ldr	r2, [pc, #280]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b10:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b14:	4b43      	ldr	r3, [pc, #268]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003b1c:	4a41      	ldr	r2, [pc, #260]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b22:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003b24:	4b40      	ldr	r3, [pc, #256]	@ (8003c28 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2232      	movs	r2, #50	@ 0x32
 8003b2a:	fb02 f303 	mul.w	r3, r2, r3
 8003b2e:	4a3f      	ldr	r2, [pc, #252]	@ (8003c2c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003b30:	fba2 2303 	umull	r2, r3, r2, r3
 8003b34:	0c9b      	lsrs	r3, r3, #18
 8003b36:	3301      	adds	r3, #1
 8003b38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b3a:	e002      	b.n	8003b42 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b42:	4b38      	ldr	r3, [pc, #224]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b4e:	d102      	bne.n	8003b56 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d1f2      	bne.n	8003b3c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b56:	4b33      	ldr	r3, [pc, #204]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b62:	d158      	bne.n	8003c16 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e057      	b.n	8003c18 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b68:	4b2e      	ldr	r3, [pc, #184]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b6e:	4a2d      	ldr	r2, [pc, #180]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b74:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003b78:	e04d      	b.n	8003c16 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b80:	d141      	bne.n	8003c06 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b82:	4b28      	ldr	r3, [pc, #160]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b8e:	d131      	bne.n	8003bf4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b90:	4b24      	ldr	r3, [pc, #144]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b96:	4a23      	ldr	r2, [pc, #140]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ba0:	4b20      	ldr	r3, [pc, #128]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003ba8:	4a1e      	ldr	r2, [pc, #120]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003baa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003bae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003bb0:	4b1d      	ldr	r3, [pc, #116]	@ (8003c28 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2232      	movs	r2, #50	@ 0x32
 8003bb6:	fb02 f303 	mul.w	r3, r2, r3
 8003bba:	4a1c      	ldr	r2, [pc, #112]	@ (8003c2c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc0:	0c9b      	lsrs	r3, r3, #18
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003bc6:	e002      	b.n	8003bce <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	3b01      	subs	r3, #1
 8003bcc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003bce:	4b15      	ldr	r3, [pc, #84]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bda:	d102      	bne.n	8003be2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d1f2      	bne.n	8003bc8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003be2:	4b10      	ldr	r3, [pc, #64]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bee:	d112      	bne.n	8003c16 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	e011      	b.n	8003c18 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bfa:	4a0a      	ldr	r2, [pc, #40]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c00:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003c04:	e007      	b.n	8003c16 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003c06:	4b07      	ldr	r3, [pc, #28]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003c0e:	4a05      	ldr	r2, [pc, #20]	@ (8003c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c10:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003c14:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003c16:	2300      	movs	r3, #0
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3714      	adds	r7, #20
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr
 8003c24:	40007000 	.word	0x40007000
 8003c28:	20040004 	.word	0x20040004
 8003c2c:	431bde83 	.word	0x431bde83

08003c30 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003c30:	b480      	push	{r7}
 8003c32:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003c34:	4b05      	ldr	r3, [pc, #20]	@ (8003c4c <HAL_PWREx_EnableVddIO2+0x1c>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	4a04      	ldr	r2, [pc, #16]	@ (8003c4c <HAL_PWREx_EnableVddIO2+0x1c>)
 8003c3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c3e:	6053      	str	r3, [r2, #4]
}
 8003c40:	bf00      	nop
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	40007000 	.word	0x40007000

08003c50 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b088      	sub	sp, #32
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d102      	bne.n	8003c64 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	f000 bc08 	b.w	8004474 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c64:	4b96      	ldr	r3, [pc, #600]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f003 030c 	and.w	r3, r3, #12
 8003c6c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c6e:	4b94      	ldr	r3, [pc, #592]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	f003 0303 	and.w	r3, r3, #3
 8003c76:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0310 	and.w	r3, r3, #16
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 80e4 	beq.w	8003e4e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d007      	beq.n	8003c9c <HAL_RCC_OscConfig+0x4c>
 8003c8c:	69bb      	ldr	r3, [r7, #24]
 8003c8e:	2b0c      	cmp	r3, #12
 8003c90:	f040 808b 	bne.w	8003daa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	f040 8087 	bne.w	8003daa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c9c:	4b88      	ldr	r3, [pc, #544]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0302 	and.w	r3, r3, #2
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d005      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x64>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d101      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e3df      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6a1a      	ldr	r2, [r3, #32]
 8003cb8:	4b81      	ldr	r3, [pc, #516]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0308 	and.w	r3, r3, #8
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d004      	beq.n	8003cce <HAL_RCC_OscConfig+0x7e>
 8003cc4:	4b7e      	ldr	r3, [pc, #504]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ccc:	e005      	b.n	8003cda <HAL_RCC_OscConfig+0x8a>
 8003cce:	4b7c      	ldr	r3, [pc, #496]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003cd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cd4:	091b      	lsrs	r3, r3, #4
 8003cd6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d223      	bcs.n	8003d26 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a1b      	ldr	r3, [r3, #32]
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f000 fdcc 	bl	8004880 <RCC_SetFlashLatencyFromMSIRange>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e3c0      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003cf2:	4b73      	ldr	r3, [pc, #460]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a72      	ldr	r2, [pc, #456]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003cf8:	f043 0308 	orr.w	r3, r3, #8
 8003cfc:	6013      	str	r3, [r2, #0]
 8003cfe:	4b70      	ldr	r3, [pc, #448]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6a1b      	ldr	r3, [r3, #32]
 8003d0a:	496d      	ldr	r1, [pc, #436]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d10:	4b6b      	ldr	r3, [pc, #428]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	69db      	ldr	r3, [r3, #28]
 8003d1c:	021b      	lsls	r3, r3, #8
 8003d1e:	4968      	ldr	r1, [pc, #416]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003d20:	4313      	orrs	r3, r2
 8003d22:	604b      	str	r3, [r1, #4]
 8003d24:	e025      	b.n	8003d72 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d26:	4b66      	ldr	r3, [pc, #408]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a65      	ldr	r2, [pc, #404]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003d2c:	f043 0308 	orr.w	r3, r3, #8
 8003d30:	6013      	str	r3, [r2, #0]
 8003d32:	4b63      	ldr	r3, [pc, #396]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	4960      	ldr	r1, [pc, #384]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d44:	4b5e      	ldr	r3, [pc, #376]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	69db      	ldr	r3, [r3, #28]
 8003d50:	021b      	lsls	r3, r3, #8
 8003d52:	495b      	ldr	r1, [pc, #364]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d109      	bne.n	8003d72 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a1b      	ldr	r3, [r3, #32]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f000 fd8c 	bl	8004880 <RCC_SetFlashLatencyFromMSIRange>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d001      	beq.n	8003d72 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e380      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d72:	f000 fcc1 	bl	80046f8 <HAL_RCC_GetSysClockFreq>
 8003d76:	4602      	mov	r2, r0
 8003d78:	4b51      	ldr	r3, [pc, #324]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	091b      	lsrs	r3, r3, #4
 8003d7e:	f003 030f 	and.w	r3, r3, #15
 8003d82:	4950      	ldr	r1, [pc, #320]	@ (8003ec4 <HAL_RCC_OscConfig+0x274>)
 8003d84:	5ccb      	ldrb	r3, [r1, r3]
 8003d86:	f003 031f 	and.w	r3, r3, #31
 8003d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d8e:	4a4e      	ldr	r2, [pc, #312]	@ (8003ec8 <HAL_RCC_OscConfig+0x278>)
 8003d90:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003d92:	4b4e      	ldr	r3, [pc, #312]	@ (8003ecc <HAL_RCC_OscConfig+0x27c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7ff fb26 	bl	80033e8 <HAL_InitTick>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003da0:	7bfb      	ldrb	r3, [r7, #15]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d052      	beq.n	8003e4c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003da6:	7bfb      	ldrb	r3, [r7, #15]
 8003da8:	e364      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d032      	beq.n	8003e18 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003db2:	4b43      	ldr	r3, [pc, #268]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a42      	ldr	r2, [pc, #264]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003db8:	f043 0301 	orr.w	r3, r3, #1
 8003dbc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003dbe:	f7ff fb63 	bl	8003488 <HAL_GetTick>
 8003dc2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003dc4:	e008      	b.n	8003dd8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003dc6:	f7ff fb5f 	bl	8003488 <HAL_GetTick>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	d901      	bls.n	8003dd8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e34d      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003dd8:	4b39      	ldr	r3, [pc, #228]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d0f0      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003de4:	4b36      	ldr	r3, [pc, #216]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a35      	ldr	r2, [pc, #212]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003dea:	f043 0308 	orr.w	r3, r3, #8
 8003dee:	6013      	str	r3, [r2, #0]
 8003df0:	4b33      	ldr	r3, [pc, #204]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6a1b      	ldr	r3, [r3, #32]
 8003dfc:	4930      	ldr	r1, [pc, #192]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e02:	4b2f      	ldr	r3, [pc, #188]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	69db      	ldr	r3, [r3, #28]
 8003e0e:	021b      	lsls	r3, r3, #8
 8003e10:	492b      	ldr	r1, [pc, #172]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	604b      	str	r3, [r1, #4]
 8003e16:	e01a      	b.n	8003e4e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003e18:	4b29      	ldr	r3, [pc, #164]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a28      	ldr	r2, [pc, #160]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003e1e:	f023 0301 	bic.w	r3, r3, #1
 8003e22:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e24:	f7ff fb30 	bl	8003488 <HAL_GetTick>
 8003e28:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003e2a:	e008      	b.n	8003e3e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e2c:	f7ff fb2c 	bl	8003488 <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e31a      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003e3e:	4b20      	ldr	r3, [pc, #128]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1f0      	bne.n	8003e2c <HAL_RCC_OscConfig+0x1dc>
 8003e4a:	e000      	b.n	8003e4e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e4c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0301 	and.w	r3, r3, #1
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d073      	beq.n	8003f42 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	2b08      	cmp	r3, #8
 8003e5e:	d005      	beq.n	8003e6c <HAL_RCC_OscConfig+0x21c>
 8003e60:	69bb      	ldr	r3, [r7, #24]
 8003e62:	2b0c      	cmp	r3, #12
 8003e64:	d10e      	bne.n	8003e84 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	2b03      	cmp	r3, #3
 8003e6a:	d10b      	bne.n	8003e84 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e6c:	4b14      	ldr	r3, [pc, #80]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d063      	beq.n	8003f40 <HAL_RCC_OscConfig+0x2f0>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d15f      	bne.n	8003f40 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e2f7      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e8c:	d106      	bne.n	8003e9c <HAL_RCC_OscConfig+0x24c>
 8003e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a0b      	ldr	r2, [pc, #44]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003e94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e98:	6013      	str	r3, [r2, #0]
 8003e9a:	e025      	b.n	8003ee8 <HAL_RCC_OscConfig+0x298>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ea4:	d114      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x280>
 8003ea6:	4b06      	ldr	r3, [pc, #24]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a05      	ldr	r2, [pc, #20]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003eac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003eb0:	6013      	str	r3, [r2, #0]
 8003eb2:	4b03      	ldr	r3, [pc, #12]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a02      	ldr	r2, [pc, #8]	@ (8003ec0 <HAL_RCC_OscConfig+0x270>)
 8003eb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ebc:	6013      	str	r3, [r2, #0]
 8003ebe:	e013      	b.n	8003ee8 <HAL_RCC_OscConfig+0x298>
 8003ec0:	40021000 	.word	0x40021000
 8003ec4:	08007f74 	.word	0x08007f74
 8003ec8:	20040004 	.word	0x20040004
 8003ecc:	20040034 	.word	0x20040034
 8003ed0:	4ba0      	ldr	r3, [pc, #640]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a9f      	ldr	r2, [pc, #636]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8003ed6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eda:	6013      	str	r3, [r2, #0]
 8003edc:	4b9d      	ldr	r3, [pc, #628]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a9c      	ldr	r2, [pc, #624]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8003ee2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ee6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d013      	beq.n	8003f18 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef0:	f7ff faca 	bl	8003488 <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ef8:	f7ff fac6 	bl	8003488 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b64      	cmp	r3, #100	@ 0x64
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e2b4      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f0a:	4b92      	ldr	r3, [pc, #584]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d0f0      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x2a8>
 8003f16:	e014      	b.n	8003f42 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f18:	f7ff fab6 	bl	8003488 <HAL_GetTick>
 8003f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f1e:	e008      	b.n	8003f32 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f20:	f7ff fab2 	bl	8003488 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b64      	cmp	r3, #100	@ 0x64
 8003f2c:	d901      	bls.n	8003f32 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e2a0      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f32:	4b88      	ldr	r3, [pc, #544]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1f0      	bne.n	8003f20 <HAL_RCC_OscConfig+0x2d0>
 8003f3e:	e000      	b.n	8003f42 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0302 	and.w	r3, r3, #2
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d060      	beq.n	8004010 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003f4e:	69bb      	ldr	r3, [r7, #24]
 8003f50:	2b04      	cmp	r3, #4
 8003f52:	d005      	beq.n	8003f60 <HAL_RCC_OscConfig+0x310>
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	2b0c      	cmp	r3, #12
 8003f58:	d119      	bne.n	8003f8e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	d116      	bne.n	8003f8e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f60:	4b7c      	ldr	r3, [pc, #496]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d005      	beq.n	8003f78 <HAL_RCC_OscConfig+0x328>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e27d      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f78:	4b76      	ldr	r3, [pc, #472]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	061b      	lsls	r3, r3, #24
 8003f86:	4973      	ldr	r1, [pc, #460]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f8c:	e040      	b.n	8004010 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d023      	beq.n	8003fde <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f96:	4b6f      	ldr	r3, [pc, #444]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a6e      	ldr	r2, [pc, #440]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8003f9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fa0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa2:	f7ff fa71 	bl	8003488 <HAL_GetTick>
 8003fa6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fa8:	e008      	b.n	8003fbc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003faa:	f7ff fa6d 	bl	8003488 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d901      	bls.n	8003fbc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	e25b      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fbc:	4b65      	ldr	r3, [pc, #404]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d0f0      	beq.n	8003faa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fc8:	4b62      	ldr	r3, [pc, #392]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	691b      	ldr	r3, [r3, #16]
 8003fd4:	061b      	lsls	r3, r3, #24
 8003fd6:	495f      	ldr	r1, [pc, #380]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	604b      	str	r3, [r1, #4]
 8003fdc:	e018      	b.n	8004010 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fde:	4b5d      	ldr	r3, [pc, #372]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a5c      	ldr	r2, [pc, #368]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8003fe4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003fe8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fea:	f7ff fa4d 	bl	8003488 <HAL_GetTick>
 8003fee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ff0:	e008      	b.n	8004004 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ff2:	f7ff fa49 	bl	8003488 <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d901      	bls.n	8004004 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	e237      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004004:	4b53      	ldr	r3, [pc, #332]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800400c:	2b00      	cmp	r3, #0
 800400e:	d1f0      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0308 	and.w	r3, r3, #8
 8004018:	2b00      	cmp	r3, #0
 800401a:	d03c      	beq.n	8004096 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	695b      	ldr	r3, [r3, #20]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d01c      	beq.n	800405e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004024:	4b4b      	ldr	r3, [pc, #300]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8004026:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800402a:	4a4a      	ldr	r2, [pc, #296]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 800402c:	f043 0301 	orr.w	r3, r3, #1
 8004030:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004034:	f7ff fa28 	bl	8003488 <HAL_GetTick>
 8004038:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800403a:	e008      	b.n	800404e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800403c:	f7ff fa24 	bl	8003488 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b02      	cmp	r3, #2
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e212      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800404e:	4b41      	ldr	r3, [pc, #260]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8004050:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004054:	f003 0302 	and.w	r3, r3, #2
 8004058:	2b00      	cmp	r3, #0
 800405a:	d0ef      	beq.n	800403c <HAL_RCC_OscConfig+0x3ec>
 800405c:	e01b      	b.n	8004096 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800405e:	4b3d      	ldr	r3, [pc, #244]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8004060:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004064:	4a3b      	ldr	r2, [pc, #236]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8004066:	f023 0301 	bic.w	r3, r3, #1
 800406a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800406e:	f7ff fa0b 	bl	8003488 <HAL_GetTick>
 8004072:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004074:	e008      	b.n	8004088 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004076:	f7ff fa07 	bl	8003488 <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b02      	cmp	r3, #2
 8004082:	d901      	bls.n	8004088 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e1f5      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004088:	4b32      	ldr	r3, [pc, #200]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 800408a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800408e:	f003 0302 	and.w	r3, r3, #2
 8004092:	2b00      	cmp	r3, #0
 8004094:	d1ef      	bne.n	8004076 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 0304 	and.w	r3, r3, #4
 800409e:	2b00      	cmp	r3, #0
 80040a0:	f000 80a6 	beq.w	80041f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040a4:	2300      	movs	r3, #0
 80040a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80040a8:	4b2a      	ldr	r3, [pc, #168]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 80040aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d10d      	bne.n	80040d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040b4:	4b27      	ldr	r3, [pc, #156]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 80040b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040b8:	4a26      	ldr	r2, [pc, #152]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 80040ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040be:	6593      	str	r3, [r2, #88]	@ 0x58
 80040c0:	4b24      	ldr	r3, [pc, #144]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 80040c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040c8:	60bb      	str	r3, [r7, #8]
 80040ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040cc:	2301      	movs	r3, #1
 80040ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040d0:	4b21      	ldr	r3, [pc, #132]	@ (8004158 <HAL_RCC_OscConfig+0x508>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d118      	bne.n	800410e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040dc:	4b1e      	ldr	r3, [pc, #120]	@ (8004158 <HAL_RCC_OscConfig+0x508>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a1d      	ldr	r2, [pc, #116]	@ (8004158 <HAL_RCC_OscConfig+0x508>)
 80040e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040e8:	f7ff f9ce 	bl	8003488 <HAL_GetTick>
 80040ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040ee:	e008      	b.n	8004102 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040f0:	f7ff f9ca 	bl	8003488 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e1b8      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004102:	4b15      	ldr	r3, [pc, #84]	@ (8004158 <HAL_RCC_OscConfig+0x508>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800410a:	2b00      	cmp	r3, #0
 800410c:	d0f0      	beq.n	80040f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	2b01      	cmp	r3, #1
 8004114:	d108      	bne.n	8004128 <HAL_RCC_OscConfig+0x4d8>
 8004116:	4b0f      	ldr	r3, [pc, #60]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8004118:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800411c:	4a0d      	ldr	r2, [pc, #52]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 800411e:	f043 0301 	orr.w	r3, r3, #1
 8004122:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004126:	e029      	b.n	800417c <HAL_RCC_OscConfig+0x52c>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	2b05      	cmp	r3, #5
 800412e:	d115      	bne.n	800415c <HAL_RCC_OscConfig+0x50c>
 8004130:	4b08      	ldr	r3, [pc, #32]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8004132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004136:	4a07      	ldr	r2, [pc, #28]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8004138:	f043 0304 	orr.w	r3, r3, #4
 800413c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004140:	4b04      	ldr	r3, [pc, #16]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8004142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004146:	4a03      	ldr	r2, [pc, #12]	@ (8004154 <HAL_RCC_OscConfig+0x504>)
 8004148:	f043 0301 	orr.w	r3, r3, #1
 800414c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004150:	e014      	b.n	800417c <HAL_RCC_OscConfig+0x52c>
 8004152:	bf00      	nop
 8004154:	40021000 	.word	0x40021000
 8004158:	40007000 	.word	0x40007000
 800415c:	4b9d      	ldr	r3, [pc, #628]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 800415e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004162:	4a9c      	ldr	r2, [pc, #624]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 8004164:	f023 0301 	bic.w	r3, r3, #1
 8004168:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800416c:	4b99      	ldr	r3, [pc, #612]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 800416e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004172:	4a98      	ldr	r2, [pc, #608]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 8004174:	f023 0304 	bic.w	r3, r3, #4
 8004178:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d016      	beq.n	80041b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004184:	f7ff f980 	bl	8003488 <HAL_GetTick>
 8004188:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800418a:	e00a      	b.n	80041a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800418c:	f7ff f97c 	bl	8003488 <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	f241 3288 	movw	r2, #5000	@ 0x1388
 800419a:	4293      	cmp	r3, r2
 800419c:	d901      	bls.n	80041a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800419e:	2303      	movs	r3, #3
 80041a0:	e168      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041a2:	4b8c      	ldr	r3, [pc, #560]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 80041a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041a8:	f003 0302 	and.w	r3, r3, #2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d0ed      	beq.n	800418c <HAL_RCC_OscConfig+0x53c>
 80041b0:	e015      	b.n	80041de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041b2:	f7ff f969 	bl	8003488 <HAL_GetTick>
 80041b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041b8:	e00a      	b.n	80041d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041ba:	f7ff f965 	bl	8003488 <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d901      	bls.n	80041d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80041cc:	2303      	movs	r3, #3
 80041ce:	e151      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041d0:	4b80      	ldr	r3, [pc, #512]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 80041d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041d6:	f003 0302 	and.w	r3, r3, #2
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d1ed      	bne.n	80041ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041de:	7ffb      	ldrb	r3, [r7, #31]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d105      	bne.n	80041f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041e4:	4b7b      	ldr	r3, [pc, #492]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 80041e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041e8:	4a7a      	ldr	r2, [pc, #488]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 80041ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041ee:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0320 	and.w	r3, r3, #32
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d03c      	beq.n	8004276 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004200:	2b00      	cmp	r3, #0
 8004202:	d01c      	beq.n	800423e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004204:	4b73      	ldr	r3, [pc, #460]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 8004206:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800420a:	4a72      	ldr	r2, [pc, #456]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 800420c:	f043 0301 	orr.w	r3, r3, #1
 8004210:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004214:	f7ff f938 	bl	8003488 <HAL_GetTick>
 8004218:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800421a:	e008      	b.n	800422e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800421c:	f7ff f934 	bl	8003488 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e122      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800422e:	4b69      	ldr	r3, [pc, #420]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 8004230:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004234:	f003 0302 	and.w	r3, r3, #2
 8004238:	2b00      	cmp	r3, #0
 800423a:	d0ef      	beq.n	800421c <HAL_RCC_OscConfig+0x5cc>
 800423c:	e01b      	b.n	8004276 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800423e:	4b65      	ldr	r3, [pc, #404]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 8004240:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004244:	4a63      	ldr	r2, [pc, #396]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 8004246:	f023 0301 	bic.w	r3, r3, #1
 800424a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800424e:	f7ff f91b 	bl	8003488 <HAL_GetTick>
 8004252:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004254:	e008      	b.n	8004268 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004256:	f7ff f917 	bl	8003488 <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	2b02      	cmp	r3, #2
 8004262:	d901      	bls.n	8004268 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	e105      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004268:	4b5a      	ldr	r3, [pc, #360]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 800426a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800426e:	f003 0302 	and.w	r3, r3, #2
 8004272:	2b00      	cmp	r3, #0
 8004274:	d1ef      	bne.n	8004256 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800427a:	2b00      	cmp	r3, #0
 800427c:	f000 80f9 	beq.w	8004472 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004284:	2b02      	cmp	r3, #2
 8004286:	f040 80cf 	bne.w	8004428 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800428a:	4b52      	ldr	r3, [pc, #328]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	f003 0203 	and.w	r2, r3, #3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800429a:	429a      	cmp	r2, r3
 800429c:	d12c      	bne.n	80042f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042a8:	3b01      	subs	r3, #1
 80042aa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d123      	bne.n	80042f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042ba:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80042bc:	429a      	cmp	r2, r3
 80042be:	d11b      	bne.n	80042f8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ca:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d113      	bne.n	80042f8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042da:	085b      	lsrs	r3, r3, #1
 80042dc:	3b01      	subs	r3, #1
 80042de:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d109      	bne.n	80042f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ee:	085b      	lsrs	r3, r3, #1
 80042f0:	3b01      	subs	r3, #1
 80042f2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d071      	beq.n	80043dc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80042f8:	69bb      	ldr	r3, [r7, #24]
 80042fa:	2b0c      	cmp	r3, #12
 80042fc:	d068      	beq.n	80043d0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80042fe:	4b35      	ldr	r3, [pc, #212]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004306:	2b00      	cmp	r3, #0
 8004308:	d105      	bne.n	8004316 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800430a:	4b32      	ldr	r3, [pc, #200]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004312:	2b00      	cmp	r3, #0
 8004314:	d001      	beq.n	800431a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e0ac      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800431a:	4b2e      	ldr	r3, [pc, #184]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a2d      	ldr	r2, [pc, #180]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 8004320:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004324:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004326:	f7ff f8af 	bl	8003488 <HAL_GetTick>
 800432a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800432c:	e008      	b.n	8004340 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800432e:	f7ff f8ab 	bl	8003488 <HAL_GetTick>
 8004332:	4602      	mov	r2, r0
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	2b02      	cmp	r3, #2
 800433a:	d901      	bls.n	8004340 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800433c:	2303      	movs	r3, #3
 800433e:	e099      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004340:	4b24      	ldr	r3, [pc, #144]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d1f0      	bne.n	800432e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800434c:	4b21      	ldr	r3, [pc, #132]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 800434e:	68da      	ldr	r2, [r3, #12]
 8004350:	4b21      	ldr	r3, [pc, #132]	@ (80043d8 <HAL_RCC_OscConfig+0x788>)
 8004352:	4013      	ands	r3, r2
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800435c:	3a01      	subs	r2, #1
 800435e:	0112      	lsls	r2, r2, #4
 8004360:	4311      	orrs	r1, r2
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004366:	0212      	lsls	r2, r2, #8
 8004368:	4311      	orrs	r1, r2
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800436e:	0852      	lsrs	r2, r2, #1
 8004370:	3a01      	subs	r2, #1
 8004372:	0552      	lsls	r2, r2, #21
 8004374:	4311      	orrs	r1, r2
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800437a:	0852      	lsrs	r2, r2, #1
 800437c:	3a01      	subs	r2, #1
 800437e:	0652      	lsls	r2, r2, #25
 8004380:	4311      	orrs	r1, r2
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004386:	06d2      	lsls	r2, r2, #27
 8004388:	430a      	orrs	r2, r1
 800438a:	4912      	ldr	r1, [pc, #72]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 800438c:	4313      	orrs	r3, r2
 800438e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004390:	4b10      	ldr	r3, [pc, #64]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a0f      	ldr	r2, [pc, #60]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 8004396:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800439a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800439c:	4b0d      	ldr	r3, [pc, #52]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	4a0c      	ldr	r2, [pc, #48]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 80043a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043a6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80043a8:	f7ff f86e 	bl	8003488 <HAL_GetTick>
 80043ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043ae:	e008      	b.n	80043c2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043b0:	f7ff f86a 	bl	8003488 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d901      	bls.n	80043c2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e058      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043c2:	4b04      	ldr	r3, [pc, #16]	@ (80043d4 <HAL_RCC_OscConfig+0x784>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d0f0      	beq.n	80043b0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80043ce:	e050      	b.n	8004472 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e04f      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
 80043d4:	40021000 	.word	0x40021000
 80043d8:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043dc:	4b27      	ldr	r3, [pc, #156]	@ (800447c <HAL_RCC_OscConfig+0x82c>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d144      	bne.n	8004472 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80043e8:	4b24      	ldr	r3, [pc, #144]	@ (800447c <HAL_RCC_OscConfig+0x82c>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a23      	ldr	r2, [pc, #140]	@ (800447c <HAL_RCC_OscConfig+0x82c>)
 80043ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043f2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80043f4:	4b21      	ldr	r3, [pc, #132]	@ (800447c <HAL_RCC_OscConfig+0x82c>)
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	4a20      	ldr	r2, [pc, #128]	@ (800447c <HAL_RCC_OscConfig+0x82c>)
 80043fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043fe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004400:	f7ff f842 	bl	8003488 <HAL_GetTick>
 8004404:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004406:	e008      	b.n	800441a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004408:	f7ff f83e 	bl	8003488 <HAL_GetTick>
 800440c:	4602      	mov	r2, r0
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	2b02      	cmp	r3, #2
 8004414:	d901      	bls.n	800441a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004416:	2303      	movs	r3, #3
 8004418:	e02c      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800441a:	4b18      	ldr	r3, [pc, #96]	@ (800447c <HAL_RCC_OscConfig+0x82c>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004422:	2b00      	cmp	r3, #0
 8004424:	d0f0      	beq.n	8004408 <HAL_RCC_OscConfig+0x7b8>
 8004426:	e024      	b.n	8004472 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	2b0c      	cmp	r3, #12
 800442c:	d01f      	beq.n	800446e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800442e:	4b13      	ldr	r3, [pc, #76]	@ (800447c <HAL_RCC_OscConfig+0x82c>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a12      	ldr	r2, [pc, #72]	@ (800447c <HAL_RCC_OscConfig+0x82c>)
 8004434:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004438:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800443a:	f7ff f825 	bl	8003488 <HAL_GetTick>
 800443e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004440:	e008      	b.n	8004454 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004442:	f7ff f821 	bl	8003488 <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	2b02      	cmp	r3, #2
 800444e:	d901      	bls.n	8004454 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004450:	2303      	movs	r3, #3
 8004452:	e00f      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004454:	4b09      	ldr	r3, [pc, #36]	@ (800447c <HAL_RCC_OscConfig+0x82c>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d1f0      	bne.n	8004442 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004460:	4b06      	ldr	r3, [pc, #24]	@ (800447c <HAL_RCC_OscConfig+0x82c>)
 8004462:	68da      	ldr	r2, [r3, #12]
 8004464:	4905      	ldr	r1, [pc, #20]	@ (800447c <HAL_RCC_OscConfig+0x82c>)
 8004466:	4b06      	ldr	r3, [pc, #24]	@ (8004480 <HAL_RCC_OscConfig+0x830>)
 8004468:	4013      	ands	r3, r2
 800446a:	60cb      	str	r3, [r1, #12]
 800446c:	e001      	b.n	8004472 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e000      	b.n	8004474 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004472:	2300      	movs	r3, #0
}
 8004474:	4618      	mov	r0, r3
 8004476:	3720      	adds	r7, #32
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}
 800447c:	40021000 	.word	0x40021000
 8004480:	feeefffc 	.word	0xfeeefffc

08004484 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b086      	sub	sp, #24
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800448e:	2300      	movs	r3, #0
 8004490:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d101      	bne.n	800449c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	e11d      	b.n	80046d8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800449c:	4b90      	ldr	r3, [pc, #576]	@ (80046e0 <HAL_RCC_ClockConfig+0x25c>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 030f 	and.w	r3, r3, #15
 80044a4:	683a      	ldr	r2, [r7, #0]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d910      	bls.n	80044cc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044aa:	4b8d      	ldr	r3, [pc, #564]	@ (80046e0 <HAL_RCC_ClockConfig+0x25c>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f023 020f 	bic.w	r2, r3, #15
 80044b2:	498b      	ldr	r1, [pc, #556]	@ (80046e0 <HAL_RCC_ClockConfig+0x25c>)
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ba:	4b89      	ldr	r3, [pc, #548]	@ (80046e0 <HAL_RCC_ClockConfig+0x25c>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 030f 	and.w	r3, r3, #15
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d001      	beq.n	80044cc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e105      	b.n	80046d8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0302 	and.w	r3, r3, #2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d010      	beq.n	80044fa <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	689a      	ldr	r2, [r3, #8]
 80044dc:	4b81      	ldr	r3, [pc, #516]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d908      	bls.n	80044fa <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044e8:	4b7e      	ldr	r3, [pc, #504]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	497b      	ldr	r1, [pc, #492]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 80044f6:	4313      	orrs	r3, r2
 80044f8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0301 	and.w	r3, r3, #1
 8004502:	2b00      	cmp	r3, #0
 8004504:	d079      	beq.n	80045fa <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	2b03      	cmp	r3, #3
 800450c:	d11e      	bne.n	800454c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800450e:	4b75      	ldr	r3, [pc, #468]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d101      	bne.n	800451e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e0dc      	b.n	80046d8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800451e:	f000 fa09 	bl	8004934 <RCC_GetSysClockFreqFromPLLSource>
 8004522:	4603      	mov	r3, r0
 8004524:	4a70      	ldr	r2, [pc, #448]	@ (80046e8 <HAL_RCC_ClockConfig+0x264>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d946      	bls.n	80045b8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800452a:	4b6e      	ldr	r3, [pc, #440]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d140      	bne.n	80045b8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004536:	4b6b      	ldr	r3, [pc, #428]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800453e:	4a69      	ldr	r2, [pc, #420]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 8004540:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004544:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004546:	2380      	movs	r3, #128	@ 0x80
 8004548:	617b      	str	r3, [r7, #20]
 800454a:	e035      	b.n	80045b8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	2b02      	cmp	r3, #2
 8004552:	d107      	bne.n	8004564 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004554:	4b63      	ldr	r3, [pc, #396]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d115      	bne.n	800458c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e0b9      	b.n	80046d8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d107      	bne.n	800457c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800456c:	4b5d      	ldr	r3, [pc, #372]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0302 	and.w	r3, r3, #2
 8004574:	2b00      	cmp	r3, #0
 8004576:	d109      	bne.n	800458c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e0ad      	b.n	80046d8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800457c:	4b59      	ldr	r3, [pc, #356]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004584:	2b00      	cmp	r3, #0
 8004586:	d101      	bne.n	800458c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	e0a5      	b.n	80046d8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800458c:	f000 f8b4 	bl	80046f8 <HAL_RCC_GetSysClockFreq>
 8004590:	4603      	mov	r3, r0
 8004592:	4a55      	ldr	r2, [pc, #340]	@ (80046e8 <HAL_RCC_ClockConfig+0x264>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d90f      	bls.n	80045b8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004598:	4b52      	ldr	r3, [pc, #328]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d109      	bne.n	80045b8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80045a4:	4b4f      	ldr	r3, [pc, #316]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80045ac:	4a4d      	ldr	r2, [pc, #308]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 80045ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045b2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80045b4:	2380      	movs	r3, #128	@ 0x80
 80045b6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80045b8:	4b4a      	ldr	r3, [pc, #296]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f023 0203 	bic.w	r2, r3, #3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	4947      	ldr	r1, [pc, #284]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045ca:	f7fe ff5d 	bl	8003488 <HAL_GetTick>
 80045ce:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045d0:	e00a      	b.n	80045e8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045d2:	f7fe ff59 	bl	8003488 <HAL_GetTick>
 80045d6:	4602      	mov	r2, r0
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d901      	bls.n	80045e8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80045e4:	2303      	movs	r3, #3
 80045e6:	e077      	b.n	80046d8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045e8:	4b3e      	ldr	r3, [pc, #248]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f003 020c 	and.w	r2, r3, #12
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d1eb      	bne.n	80045d2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	2b80      	cmp	r3, #128	@ 0x80
 80045fe:	d105      	bne.n	800460c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004600:	4b38      	ldr	r3, [pc, #224]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	4a37      	ldr	r2, [pc, #220]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 8004606:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800460a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0302 	and.w	r3, r3, #2
 8004614:	2b00      	cmp	r3, #0
 8004616:	d010      	beq.n	800463a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689a      	ldr	r2, [r3, #8]
 800461c:	4b31      	ldr	r3, [pc, #196]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004624:	429a      	cmp	r2, r3
 8004626:	d208      	bcs.n	800463a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004628:	4b2e      	ldr	r3, [pc, #184]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	492b      	ldr	r1, [pc, #172]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 8004636:	4313      	orrs	r3, r2
 8004638:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800463a:	4b29      	ldr	r3, [pc, #164]	@ (80046e0 <HAL_RCC_ClockConfig+0x25c>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 030f 	and.w	r3, r3, #15
 8004642:	683a      	ldr	r2, [r7, #0]
 8004644:	429a      	cmp	r2, r3
 8004646:	d210      	bcs.n	800466a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004648:	4b25      	ldr	r3, [pc, #148]	@ (80046e0 <HAL_RCC_ClockConfig+0x25c>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f023 020f 	bic.w	r2, r3, #15
 8004650:	4923      	ldr	r1, [pc, #140]	@ (80046e0 <HAL_RCC_ClockConfig+0x25c>)
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	4313      	orrs	r3, r2
 8004656:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004658:	4b21      	ldr	r3, [pc, #132]	@ (80046e0 <HAL_RCC_ClockConfig+0x25c>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 030f 	and.w	r3, r3, #15
 8004660:	683a      	ldr	r2, [r7, #0]
 8004662:	429a      	cmp	r2, r3
 8004664:	d001      	beq.n	800466a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e036      	b.n	80046d8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0304 	and.w	r3, r3, #4
 8004672:	2b00      	cmp	r3, #0
 8004674:	d008      	beq.n	8004688 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004676:	4b1b      	ldr	r3, [pc, #108]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	4918      	ldr	r1, [pc, #96]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 8004684:	4313      	orrs	r3, r2
 8004686:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 0308 	and.w	r3, r3, #8
 8004690:	2b00      	cmp	r3, #0
 8004692:	d009      	beq.n	80046a8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004694:	4b13      	ldr	r3, [pc, #76]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	691b      	ldr	r3, [r3, #16]
 80046a0:	00db      	lsls	r3, r3, #3
 80046a2:	4910      	ldr	r1, [pc, #64]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 80046a4:	4313      	orrs	r3, r2
 80046a6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80046a8:	f000 f826 	bl	80046f8 <HAL_RCC_GetSysClockFreq>
 80046ac:	4602      	mov	r2, r0
 80046ae:	4b0d      	ldr	r3, [pc, #52]	@ (80046e4 <HAL_RCC_ClockConfig+0x260>)
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	091b      	lsrs	r3, r3, #4
 80046b4:	f003 030f 	and.w	r3, r3, #15
 80046b8:	490c      	ldr	r1, [pc, #48]	@ (80046ec <HAL_RCC_ClockConfig+0x268>)
 80046ba:	5ccb      	ldrb	r3, [r1, r3]
 80046bc:	f003 031f 	and.w	r3, r3, #31
 80046c0:	fa22 f303 	lsr.w	r3, r2, r3
 80046c4:	4a0a      	ldr	r2, [pc, #40]	@ (80046f0 <HAL_RCC_ClockConfig+0x26c>)
 80046c6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80046c8:	4b0a      	ldr	r3, [pc, #40]	@ (80046f4 <HAL_RCC_ClockConfig+0x270>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4618      	mov	r0, r3
 80046ce:	f7fe fe8b 	bl	80033e8 <HAL_InitTick>
 80046d2:	4603      	mov	r3, r0
 80046d4:	73fb      	strb	r3, [r7, #15]

  return status;
 80046d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3718      	adds	r7, #24
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	40022000 	.word	0x40022000
 80046e4:	40021000 	.word	0x40021000
 80046e8:	04c4b400 	.word	0x04c4b400
 80046ec:	08007f74 	.word	0x08007f74
 80046f0:	20040004 	.word	0x20040004
 80046f4:	20040034 	.word	0x20040034

080046f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b089      	sub	sp, #36	@ 0x24
 80046fc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80046fe:	2300      	movs	r3, #0
 8004700:	61fb      	str	r3, [r7, #28]
 8004702:	2300      	movs	r3, #0
 8004704:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004706:	4b3e      	ldr	r3, [pc, #248]	@ (8004800 <HAL_RCC_GetSysClockFreq+0x108>)
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f003 030c 	and.w	r3, r3, #12
 800470e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004710:	4b3b      	ldr	r3, [pc, #236]	@ (8004800 <HAL_RCC_GetSysClockFreq+0x108>)
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	f003 0303 	and.w	r3, r3, #3
 8004718:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d005      	beq.n	800472c <HAL_RCC_GetSysClockFreq+0x34>
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	2b0c      	cmp	r3, #12
 8004724:	d121      	bne.n	800476a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2b01      	cmp	r3, #1
 800472a:	d11e      	bne.n	800476a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800472c:	4b34      	ldr	r3, [pc, #208]	@ (8004800 <HAL_RCC_GetSysClockFreq+0x108>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0308 	and.w	r3, r3, #8
 8004734:	2b00      	cmp	r3, #0
 8004736:	d107      	bne.n	8004748 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004738:	4b31      	ldr	r3, [pc, #196]	@ (8004800 <HAL_RCC_GetSysClockFreq+0x108>)
 800473a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800473e:	0a1b      	lsrs	r3, r3, #8
 8004740:	f003 030f 	and.w	r3, r3, #15
 8004744:	61fb      	str	r3, [r7, #28]
 8004746:	e005      	b.n	8004754 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004748:	4b2d      	ldr	r3, [pc, #180]	@ (8004800 <HAL_RCC_GetSysClockFreq+0x108>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	091b      	lsrs	r3, r3, #4
 800474e:	f003 030f 	and.w	r3, r3, #15
 8004752:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004754:	4a2b      	ldr	r2, [pc, #172]	@ (8004804 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800475c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d10d      	bne.n	8004780 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004768:	e00a      	b.n	8004780 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	2b04      	cmp	r3, #4
 800476e:	d102      	bne.n	8004776 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004770:	4b25      	ldr	r3, [pc, #148]	@ (8004808 <HAL_RCC_GetSysClockFreq+0x110>)
 8004772:	61bb      	str	r3, [r7, #24]
 8004774:	e004      	b.n	8004780 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	2b08      	cmp	r3, #8
 800477a:	d101      	bne.n	8004780 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800477c:	4b23      	ldr	r3, [pc, #140]	@ (800480c <HAL_RCC_GetSysClockFreq+0x114>)
 800477e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	2b0c      	cmp	r3, #12
 8004784:	d134      	bne.n	80047f0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004786:	4b1e      	ldr	r3, [pc, #120]	@ (8004800 <HAL_RCC_GetSysClockFreq+0x108>)
 8004788:	68db      	ldr	r3, [r3, #12]
 800478a:	f003 0303 	and.w	r3, r3, #3
 800478e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	2b02      	cmp	r3, #2
 8004794:	d003      	beq.n	800479e <HAL_RCC_GetSysClockFreq+0xa6>
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	2b03      	cmp	r3, #3
 800479a:	d003      	beq.n	80047a4 <HAL_RCC_GetSysClockFreq+0xac>
 800479c:	e005      	b.n	80047aa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800479e:	4b1a      	ldr	r3, [pc, #104]	@ (8004808 <HAL_RCC_GetSysClockFreq+0x110>)
 80047a0:	617b      	str	r3, [r7, #20]
      break;
 80047a2:	e005      	b.n	80047b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80047a4:	4b19      	ldr	r3, [pc, #100]	@ (800480c <HAL_RCC_GetSysClockFreq+0x114>)
 80047a6:	617b      	str	r3, [r7, #20]
      break;
 80047a8:	e002      	b.n	80047b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	617b      	str	r3, [r7, #20]
      break;
 80047ae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80047b0:	4b13      	ldr	r3, [pc, #76]	@ (8004800 <HAL_RCC_GetSysClockFreq+0x108>)
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	091b      	lsrs	r3, r3, #4
 80047b6:	f003 030f 	and.w	r3, r3, #15
 80047ba:	3301      	adds	r3, #1
 80047bc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80047be:	4b10      	ldr	r3, [pc, #64]	@ (8004800 <HAL_RCC_GetSysClockFreq+0x108>)
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	0a1b      	lsrs	r3, r3, #8
 80047c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047c8:	697a      	ldr	r2, [r7, #20]
 80047ca:	fb03 f202 	mul.w	r2, r3, r2
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047d4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80047d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004800 <HAL_RCC_GetSysClockFreq+0x108>)
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	0e5b      	lsrs	r3, r3, #25
 80047dc:	f003 0303 	and.w	r3, r3, #3
 80047e0:	3301      	adds	r3, #1
 80047e2:	005b      	lsls	r3, r3, #1
 80047e4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80047e6:	697a      	ldr	r2, [r7, #20]
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80047f0:	69bb      	ldr	r3, [r7, #24]
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3724      	adds	r7, #36	@ 0x24
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	40021000 	.word	0x40021000
 8004804:	08007f8c 	.word	0x08007f8c
 8004808:	00f42400 	.word	0x00f42400
 800480c:	007a1200 	.word	0x007a1200

08004810 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004810:	b480      	push	{r7}
 8004812:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004814:	4b03      	ldr	r3, [pc, #12]	@ (8004824 <HAL_RCC_GetHCLKFreq+0x14>)
 8004816:	681b      	ldr	r3, [r3, #0]
}
 8004818:	4618      	mov	r0, r3
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	20040004 	.word	0x20040004

08004828 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800482c:	f7ff fff0 	bl	8004810 <HAL_RCC_GetHCLKFreq>
 8004830:	4602      	mov	r2, r0
 8004832:	4b06      	ldr	r3, [pc, #24]	@ (800484c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	0a1b      	lsrs	r3, r3, #8
 8004838:	f003 0307 	and.w	r3, r3, #7
 800483c:	4904      	ldr	r1, [pc, #16]	@ (8004850 <HAL_RCC_GetPCLK1Freq+0x28>)
 800483e:	5ccb      	ldrb	r3, [r1, r3]
 8004840:	f003 031f 	and.w	r3, r3, #31
 8004844:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004848:	4618      	mov	r0, r3
 800484a:	bd80      	pop	{r7, pc}
 800484c:	40021000 	.word	0x40021000
 8004850:	08007f84 	.word	0x08007f84

08004854 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004858:	f7ff ffda 	bl	8004810 <HAL_RCC_GetHCLKFreq>
 800485c:	4602      	mov	r2, r0
 800485e:	4b06      	ldr	r3, [pc, #24]	@ (8004878 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	0adb      	lsrs	r3, r3, #11
 8004864:	f003 0307 	and.w	r3, r3, #7
 8004868:	4904      	ldr	r1, [pc, #16]	@ (800487c <HAL_RCC_GetPCLK2Freq+0x28>)
 800486a:	5ccb      	ldrb	r3, [r1, r3]
 800486c:	f003 031f 	and.w	r3, r3, #31
 8004870:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004874:	4618      	mov	r0, r3
 8004876:	bd80      	pop	{r7, pc}
 8004878:	40021000 	.word	0x40021000
 800487c:	08007f84 	.word	0x08007f84

08004880 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b086      	sub	sp, #24
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004888:	2300      	movs	r3, #0
 800488a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800488c:	4b27      	ldr	r3, [pc, #156]	@ (800492c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800488e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004890:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004894:	2b00      	cmp	r3, #0
 8004896:	d003      	beq.n	80048a0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004898:	f7ff f906 	bl	8003aa8 <HAL_PWREx_GetVoltageRange>
 800489c:	6178      	str	r0, [r7, #20]
 800489e:	e014      	b.n	80048ca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80048a0:	4b22      	ldr	r3, [pc, #136]	@ (800492c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80048a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048a4:	4a21      	ldr	r2, [pc, #132]	@ (800492c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80048a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80048ac:	4b1f      	ldr	r3, [pc, #124]	@ (800492c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80048ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048b4:	60fb      	str	r3, [r7, #12]
 80048b6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80048b8:	f7ff f8f6 	bl	8003aa8 <HAL_PWREx_GetVoltageRange>
 80048bc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80048be:	4b1b      	ldr	r3, [pc, #108]	@ (800492c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80048c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048c2:	4a1a      	ldr	r2, [pc, #104]	@ (800492c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80048c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048c8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048d0:	d10b      	bne.n	80048ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2b80      	cmp	r3, #128	@ 0x80
 80048d6:	d913      	bls.n	8004900 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2ba0      	cmp	r3, #160	@ 0xa0
 80048dc:	d902      	bls.n	80048e4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80048de:	2302      	movs	r3, #2
 80048e0:	613b      	str	r3, [r7, #16]
 80048e2:	e00d      	b.n	8004900 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80048e4:	2301      	movs	r3, #1
 80048e6:	613b      	str	r3, [r7, #16]
 80048e8:	e00a      	b.n	8004900 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80048ee:	d902      	bls.n	80048f6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80048f0:	2302      	movs	r3, #2
 80048f2:	613b      	str	r3, [r7, #16]
 80048f4:	e004      	b.n	8004900 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2b70      	cmp	r3, #112	@ 0x70
 80048fa:	d101      	bne.n	8004900 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80048fc:	2301      	movs	r3, #1
 80048fe:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004900:	4b0b      	ldr	r3, [pc, #44]	@ (8004930 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f023 020f 	bic.w	r2, r3, #15
 8004908:	4909      	ldr	r1, [pc, #36]	@ (8004930 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	4313      	orrs	r3, r2
 800490e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004910:	4b07      	ldr	r3, [pc, #28]	@ (8004930 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 030f 	and.w	r3, r3, #15
 8004918:	693a      	ldr	r2, [r7, #16]
 800491a:	429a      	cmp	r2, r3
 800491c:	d001      	beq.n	8004922 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e000      	b.n	8004924 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3718      	adds	r7, #24
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}
 800492c:	40021000 	.word	0x40021000
 8004930:	40022000 	.word	0x40022000

08004934 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004934:	b480      	push	{r7}
 8004936:	b087      	sub	sp, #28
 8004938:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800493a:	4b2d      	ldr	r3, [pc, #180]	@ (80049f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	f003 0303 	and.w	r3, r3, #3
 8004942:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2b03      	cmp	r3, #3
 8004948:	d00b      	beq.n	8004962 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2b03      	cmp	r3, #3
 800494e:	d825      	bhi.n	800499c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d008      	beq.n	8004968 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2b02      	cmp	r3, #2
 800495a:	d11f      	bne.n	800499c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800495c:	4b25      	ldr	r3, [pc, #148]	@ (80049f4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800495e:	613b      	str	r3, [r7, #16]
    break;
 8004960:	e01f      	b.n	80049a2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004962:	4b25      	ldr	r3, [pc, #148]	@ (80049f8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004964:	613b      	str	r3, [r7, #16]
    break;
 8004966:	e01c      	b.n	80049a2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004968:	4b21      	ldr	r3, [pc, #132]	@ (80049f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 0308 	and.w	r3, r3, #8
 8004970:	2b00      	cmp	r3, #0
 8004972:	d107      	bne.n	8004984 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004974:	4b1e      	ldr	r3, [pc, #120]	@ (80049f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004976:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800497a:	0a1b      	lsrs	r3, r3, #8
 800497c:	f003 030f 	and.w	r3, r3, #15
 8004980:	617b      	str	r3, [r7, #20]
 8004982:	e005      	b.n	8004990 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004984:	4b1a      	ldr	r3, [pc, #104]	@ (80049f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	091b      	lsrs	r3, r3, #4
 800498a:	f003 030f 	and.w	r3, r3, #15
 800498e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004990:	4a1a      	ldr	r2, [pc, #104]	@ (80049fc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004998:	613b      	str	r3, [r7, #16]
    break;
 800499a:	e002      	b.n	80049a2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800499c:	2300      	movs	r3, #0
 800499e:	613b      	str	r3, [r7, #16]
    break;
 80049a0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80049a2:	4b13      	ldr	r3, [pc, #76]	@ (80049f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	091b      	lsrs	r3, r3, #4
 80049a8:	f003 030f 	and.w	r3, r3, #15
 80049ac:	3301      	adds	r3, #1
 80049ae:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80049b0:	4b0f      	ldr	r3, [pc, #60]	@ (80049f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	0a1b      	lsrs	r3, r3, #8
 80049b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049ba:	693a      	ldr	r2, [r7, #16]
 80049bc:	fb03 f202 	mul.w	r2, r3, r2
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80049c6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80049c8:	4b09      	ldr	r3, [pc, #36]	@ (80049f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	0e5b      	lsrs	r3, r3, #25
 80049ce:	f003 0303 	and.w	r3, r3, #3
 80049d2:	3301      	adds	r3, #1
 80049d4:	005b      	lsls	r3, r3, #1
 80049d6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80049d8:	693a      	ldr	r2, [r7, #16]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80049e0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80049e2:	683b      	ldr	r3, [r7, #0]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	371c      	adds	r7, #28
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr
 80049f0:	40021000 	.word	0x40021000
 80049f4:	00f42400 	.word	0x00f42400
 80049f8:	007a1200 	.word	0x007a1200
 80049fc:	08007f8c 	.word	0x08007f8c

08004a00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b086      	sub	sp, #24
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004a08:	2300      	movs	r3, #0
 8004a0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d040      	beq.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a20:	2b80      	cmp	r3, #128	@ 0x80
 8004a22:	d02a      	beq.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004a24:	2b80      	cmp	r3, #128	@ 0x80
 8004a26:	d825      	bhi.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004a28:	2b60      	cmp	r3, #96	@ 0x60
 8004a2a:	d026      	beq.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004a2c:	2b60      	cmp	r3, #96	@ 0x60
 8004a2e:	d821      	bhi.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004a30:	2b40      	cmp	r3, #64	@ 0x40
 8004a32:	d006      	beq.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004a34:	2b40      	cmp	r3, #64	@ 0x40
 8004a36:	d81d      	bhi.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d009      	beq.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004a3c:	2b20      	cmp	r3, #32
 8004a3e:	d010      	beq.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004a40:	e018      	b.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004a42:	4b89      	ldr	r3, [pc, #548]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a44:	68db      	ldr	r3, [r3, #12]
 8004a46:	4a88      	ldr	r2, [pc, #544]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a4c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a4e:	e015      	b.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	3304      	adds	r3, #4
 8004a54:	2100      	movs	r1, #0
 8004a56:	4618      	mov	r0, r3
 8004a58:	f000 fb02 	bl	8005060 <RCCEx_PLLSAI1_Config>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a60:	e00c      	b.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	3320      	adds	r3, #32
 8004a66:	2100      	movs	r1, #0
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f000 fbed 	bl	8005248 <RCCEx_PLLSAI2_Config>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a72:	e003      	b.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	74fb      	strb	r3, [r7, #19]
      break;
 8004a78:	e000      	b.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004a7a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a7c:	7cfb      	ldrb	r3, [r7, #19]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d10b      	bne.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a82:	4b79      	ldr	r3, [pc, #484]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a84:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a88:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a90:	4975      	ldr	r1, [pc, #468]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a92:	4313      	orrs	r3, r2
 8004a94:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004a98:	e001      	b.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a9a:	7cfb      	ldrb	r3, [r7, #19]
 8004a9c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d047      	beq.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ab2:	d030      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004ab4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ab8:	d82a      	bhi.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004aba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004abe:	d02a      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004ac0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ac4:	d824      	bhi.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004ac6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004aca:	d008      	beq.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004acc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ad0:	d81e      	bhi.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d00a      	beq.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004ad6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ada:	d010      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004adc:	e018      	b.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ade:	4b62      	ldr	r3, [pc, #392]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	4a61      	ldr	r2, [pc, #388]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ae4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ae8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004aea:	e015      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	3304      	adds	r3, #4
 8004af0:	2100      	movs	r1, #0
 8004af2:	4618      	mov	r0, r3
 8004af4:	f000 fab4 	bl	8005060 <RCCEx_PLLSAI1_Config>
 8004af8:	4603      	mov	r3, r0
 8004afa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004afc:	e00c      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	3320      	adds	r3, #32
 8004b02:	2100      	movs	r1, #0
 8004b04:	4618      	mov	r0, r3
 8004b06:	f000 fb9f 	bl	8005248 <RCCEx_PLLSAI2_Config>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004b0e:	e003      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	74fb      	strb	r3, [r7, #19]
      break;
 8004b14:	e000      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004b16:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b18:	7cfb      	ldrb	r3, [r7, #19]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d10b      	bne.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004b1e:	4b52      	ldr	r3, [pc, #328]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b20:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b24:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b2c:	494e      	ldr	r1, [pc, #312]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004b34:	e001      	b.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b36:	7cfb      	ldrb	r3, [r7, #19]
 8004b38:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	f000 809f 	beq.w	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004b4c:	4b46      	ldr	r3, [pc, #280]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d101      	bne.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e000      	b.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d00d      	beq.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b62:	4b41      	ldr	r3, [pc, #260]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b66:	4a40      	ldr	r2, [pc, #256]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b6e:	4b3e      	ldr	r3, [pc, #248]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b76:	60bb      	str	r3, [r7, #8]
 8004b78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b7e:	4b3b      	ldr	r3, [pc, #236]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a3a      	ldr	r2, [pc, #232]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004b84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b88:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b8a:	f7fe fc7d 	bl	8003488 <HAL_GetTick>
 8004b8e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004b90:	e009      	b.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b92:	f7fe fc79 	bl	8003488 <HAL_GetTick>
 8004b96:	4602      	mov	r2, r0
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	d902      	bls.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	74fb      	strb	r3, [r7, #19]
        break;
 8004ba4:	e005      	b.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004ba6:	4b31      	ldr	r3, [pc, #196]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d0ef      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004bb2:	7cfb      	ldrb	r3, [r7, #19]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d15b      	bne.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004bb8:	4b2b      	ldr	r3, [pc, #172]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bc2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d01f      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d019      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004bd6:	4b24      	ldr	r3, [pc, #144]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004be0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004be2:	4b21      	ldr	r3, [pc, #132]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004be8:	4a1f      	ldr	r2, [pc, #124]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004bf2:	4b1d      	ldr	r3, [pc, #116]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bf8:	4a1b      	ldr	r2, [pc, #108]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bfe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004c02:	4a19      	ldr	r2, [pc, #100]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	f003 0301 	and.w	r3, r3, #1
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d016      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c14:	f7fe fc38 	bl	8003488 <HAL_GetTick>
 8004c18:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c1a:	e00b      	b.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c1c:	f7fe fc34 	bl	8003488 <HAL_GetTick>
 8004c20:	4602      	mov	r2, r0
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d902      	bls.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	74fb      	strb	r3, [r7, #19]
            break;
 8004c32:	e006      	b.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c34:	4b0c      	ldr	r3, [pc, #48]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c3a:	f003 0302 	and.w	r3, r3, #2
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d0ec      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004c42:	7cfb      	ldrb	r3, [r7, #19]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d10c      	bne.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c48:	4b07      	ldr	r3, [pc, #28]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c4e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c58:	4903      	ldr	r1, [pc, #12]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004c60:	e008      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c62:	7cfb      	ldrb	r3, [r7, #19]
 8004c64:	74bb      	strb	r3, [r7, #18]
 8004c66:	e005      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004c68:	40021000 	.word	0x40021000
 8004c6c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c70:	7cfb      	ldrb	r3, [r7, #19]
 8004c72:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c74:	7c7b      	ldrb	r3, [r7, #17]
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d105      	bne.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c7a:	4ba0      	ldr	r3, [pc, #640]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c7e:	4a9f      	ldr	r2, [pc, #636]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c84:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 0301 	and.w	r3, r3, #1
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00a      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c92:	4b9a      	ldr	r3, [pc, #616]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c98:	f023 0203 	bic.w	r2, r3, #3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ca0:	4996      	ldr	r1, [pc, #600]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0302 	and.w	r3, r3, #2
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d00a      	beq.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004cb4:	4b91      	ldr	r3, [pc, #580]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cba:	f023 020c 	bic.w	r2, r3, #12
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc2:	498e      	ldr	r1, [pc, #568]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0304 	and.w	r3, r3, #4
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00a      	beq.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004cd6:	4b89      	ldr	r3, [pc, #548]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cdc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ce4:	4985      	ldr	r1, [pc, #532]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0308 	and.w	r3, r3, #8
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d00a      	beq.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004cf8:	4b80      	ldr	r3, [pc, #512]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cfe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d06:	497d      	ldr	r1, [pc, #500]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 0310 	and.w	r3, r3, #16
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d00a      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004d1a:	4b78      	ldr	r3, [pc, #480]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d28:	4974      	ldr	r1, [pc, #464]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 0320 	and.w	r3, r3, #32
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d00a      	beq.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d3c:	4b6f      	ldr	r3, [pc, #444]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d42:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d4a:	496c      	ldr	r1, [pc, #432]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00a      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d5e:	4b67      	ldr	r3, [pc, #412]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d64:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d6c:	4963      	ldr	r1, [pc, #396]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d00a      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004d80:	4b5e      	ldr	r3, [pc, #376]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d8e:	495b      	ldr	r1, [pc, #364]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d90:	4313      	orrs	r3, r2
 8004d92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d00a      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004da2:	4b56      	ldr	r3, [pc, #344]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004da8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004db0:	4952      	ldr	r1, [pc, #328]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d00a      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004dc4:	4b4d      	ldr	r3, [pc, #308]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dca:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dd2:	494a      	ldr	r1, [pc, #296]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00a      	beq.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004de6:	4b45      	ldr	r3, [pc, #276]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004df4:	4941      	ldr	r1, [pc, #260]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004df6:	4313      	orrs	r3, r2
 8004df8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d00a      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004e08:	4b3c      	ldr	r3, [pc, #240]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e0e:	f023 0203 	bic.w	r2, r3, #3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e16:	4939      	ldr	r1, [pc, #228]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d028      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e2a:	4b34      	ldr	r3, [pc, #208]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e30:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e38:	4930      	ldr	r1, [pc, #192]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e48:	d106      	bne.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e4a:	4b2c      	ldr	r3, [pc, #176]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	4a2b      	ldr	r2, [pc, #172]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e50:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e54:	60d3      	str	r3, [r2, #12]
 8004e56:	e011      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e5c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004e60:	d10c      	bne.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	3304      	adds	r3, #4
 8004e66:	2101      	movs	r1, #1
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f000 f8f9 	bl	8005060 <RCCEx_PLLSAI1_Config>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004e72:	7cfb      	ldrb	r3, [r7, #19]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d001      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004e78:	7cfb      	ldrb	r3, [r7, #19]
 8004e7a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d04d      	beq.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e90:	d108      	bne.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004e92:	4b1a      	ldr	r3, [pc, #104]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e94:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e98:	4a18      	ldr	r2, [pc, #96]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004e9e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004ea2:	e012      	b.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004ea4:	4b15      	ldr	r3, [pc, #84]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ea6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004eaa:	4a14      	ldr	r2, [pc, #80]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004eac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004eb0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004eb4:	4b11      	ldr	r3, [pc, #68]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004ec2:	490e      	ldr	r1, [pc, #56]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004ece:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ed2:	d106      	bne.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ed4:	4b09      	ldr	r3, [pc, #36]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	4a08      	ldr	r2, [pc, #32]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004eda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ede:	60d3      	str	r3, [r2, #12]
 8004ee0:	e020      	b.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004ee6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004eea:	d109      	bne.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004eec:	4b03      	ldr	r3, [pc, #12]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	4a02      	ldr	r2, [pc, #8]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ef2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ef6:	60d3      	str	r3, [r2, #12]
 8004ef8:	e014      	b.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004efa:	bf00      	nop
 8004efc:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f04:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f08:	d10c      	bne.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	3304      	adds	r3, #4
 8004f0e:	2101      	movs	r1, #1
 8004f10:	4618      	mov	r0, r3
 8004f12:	f000 f8a5 	bl	8005060 <RCCEx_PLLSAI1_Config>
 8004f16:	4603      	mov	r3, r0
 8004f18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f1a:	7cfb      	ldrb	r3, [r7, #19]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d001      	beq.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004f20:	7cfb      	ldrb	r3, [r7, #19]
 8004f22:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d028      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f30:	4b4a      	ldr	r3, [pc, #296]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f36:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f3e:	4947      	ldr	r1, [pc, #284]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f40:	4313      	orrs	r3, r2
 8004f42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f4e:	d106      	bne.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f50:	4b42      	ldr	r3, [pc, #264]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	4a41      	ldr	r2, [pc, #260]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f5a:	60d3      	str	r3, [r2, #12]
 8004f5c:	e011      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f62:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f66:	d10c      	bne.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	3304      	adds	r3, #4
 8004f6c:	2101      	movs	r1, #1
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f000 f876 	bl	8005060 <RCCEx_PLLSAI1_Config>
 8004f74:	4603      	mov	r3, r0
 8004f76:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f78:	7cfb      	ldrb	r3, [r7, #19]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d001      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004f7e:	7cfb      	ldrb	r3, [r7, #19]
 8004f80:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d01e      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004f8e:	4b33      	ldr	r3, [pc, #204]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f94:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f9e:	492f      	ldr	r1, [pc, #188]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004fb0:	d10c      	bne.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	3304      	adds	r3, #4
 8004fb6:	2102      	movs	r1, #2
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f000 f851 	bl	8005060 <RCCEx_PLLSAI1_Config>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004fc2:	7cfb      	ldrb	r3, [r7, #19]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d001      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004fc8:	7cfb      	ldrb	r3, [r7, #19]
 8004fca:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d00b      	beq.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004fd8:	4b20      	ldr	r3, [pc, #128]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fda:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fde:	f023 0204 	bic.w	r2, r3, #4
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fe8:	491c      	ldr	r1, [pc, #112]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fea:	4313      	orrs	r3, r2
 8004fec:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d00b      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004ffc:	4b17      	ldr	r3, [pc, #92]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ffe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005002:	f023 0218 	bic.w	r2, r3, #24
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800500c:	4913      	ldr	r1, [pc, #76]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800500e:	4313      	orrs	r3, r2
 8005010:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800501c:	2b00      	cmp	r3, #0
 800501e:	d017      	beq.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005020:	4b0e      	ldr	r3, [pc, #56]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005022:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005026:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005030:	490a      	ldr	r1, [pc, #40]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005032:	4313      	orrs	r3, r2
 8005034:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800503e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005042:	d105      	bne.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005044:	4b05      	ldr	r3, [pc, #20]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	4a04      	ldr	r2, [pc, #16]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800504a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800504e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005050:	7cbb      	ldrb	r3, [r7, #18]
}
 8005052:	4618      	mov	r0, r3
 8005054:	3718      	adds	r7, #24
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	40021000 	.word	0x40021000

08005060 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b084      	sub	sp, #16
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800506a:	2300      	movs	r3, #0
 800506c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800506e:	4b72      	ldr	r3, [pc, #456]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005070:	68db      	ldr	r3, [r3, #12]
 8005072:	f003 0303 	and.w	r3, r3, #3
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00e      	beq.n	8005098 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800507a:	4b6f      	ldr	r3, [pc, #444]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	f003 0203 	and.w	r2, r3, #3
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	429a      	cmp	r2, r3
 8005088:	d103      	bne.n	8005092 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
       ||
 800508e:	2b00      	cmp	r3, #0
 8005090:	d142      	bne.n	8005118 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	73fb      	strb	r3, [r7, #15]
 8005096:	e03f      	b.n	8005118 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2b03      	cmp	r3, #3
 800509e:	d018      	beq.n	80050d2 <RCCEx_PLLSAI1_Config+0x72>
 80050a0:	2b03      	cmp	r3, #3
 80050a2:	d825      	bhi.n	80050f0 <RCCEx_PLLSAI1_Config+0x90>
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d002      	beq.n	80050ae <RCCEx_PLLSAI1_Config+0x4e>
 80050a8:	2b02      	cmp	r3, #2
 80050aa:	d009      	beq.n	80050c0 <RCCEx_PLLSAI1_Config+0x60>
 80050ac:	e020      	b.n	80050f0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80050ae:	4b62      	ldr	r3, [pc, #392]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 0302 	and.w	r3, r3, #2
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d11d      	bne.n	80050f6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050be:	e01a      	b.n	80050f6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80050c0:	4b5d      	ldr	r3, [pc, #372]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d116      	bne.n	80050fa <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050d0:	e013      	b.n	80050fa <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80050d2:	4b59      	ldr	r3, [pc, #356]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d10f      	bne.n	80050fe <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80050de:	4b56      	ldr	r3, [pc, #344]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d109      	bne.n	80050fe <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80050ee:	e006      	b.n	80050fe <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	73fb      	strb	r3, [r7, #15]
      break;
 80050f4:	e004      	b.n	8005100 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80050f6:	bf00      	nop
 80050f8:	e002      	b.n	8005100 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80050fa:	bf00      	nop
 80050fc:	e000      	b.n	8005100 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80050fe:	bf00      	nop
    }

    if(status == HAL_OK)
 8005100:	7bfb      	ldrb	r3, [r7, #15]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d108      	bne.n	8005118 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005106:	4b4c      	ldr	r3, [pc, #304]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	f023 0203 	bic.w	r2, r3, #3
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4949      	ldr	r1, [pc, #292]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005114:	4313      	orrs	r3, r2
 8005116:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005118:	7bfb      	ldrb	r3, [r7, #15]
 800511a:	2b00      	cmp	r3, #0
 800511c:	f040 8086 	bne.w	800522c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005120:	4b45      	ldr	r3, [pc, #276]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a44      	ldr	r2, [pc, #272]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005126:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800512a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800512c:	f7fe f9ac 	bl	8003488 <HAL_GetTick>
 8005130:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005132:	e009      	b.n	8005148 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005134:	f7fe f9a8 	bl	8003488 <HAL_GetTick>
 8005138:	4602      	mov	r2, r0
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	2b02      	cmp	r3, #2
 8005140:	d902      	bls.n	8005148 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	73fb      	strb	r3, [r7, #15]
        break;
 8005146:	e005      	b.n	8005154 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005148:	4b3b      	ldr	r3, [pc, #236]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d1ef      	bne.n	8005134 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005154:	7bfb      	ldrb	r3, [r7, #15]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d168      	bne.n	800522c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d113      	bne.n	8005188 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005160:	4b35      	ldr	r3, [pc, #212]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005162:	691a      	ldr	r2, [r3, #16]
 8005164:	4b35      	ldr	r3, [pc, #212]	@ (800523c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005166:	4013      	ands	r3, r2
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	6892      	ldr	r2, [r2, #8]
 800516c:	0211      	lsls	r1, r2, #8
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	68d2      	ldr	r2, [r2, #12]
 8005172:	06d2      	lsls	r2, r2, #27
 8005174:	4311      	orrs	r1, r2
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	6852      	ldr	r2, [r2, #4]
 800517a:	3a01      	subs	r2, #1
 800517c:	0112      	lsls	r2, r2, #4
 800517e:	430a      	orrs	r2, r1
 8005180:	492d      	ldr	r1, [pc, #180]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005182:	4313      	orrs	r3, r2
 8005184:	610b      	str	r3, [r1, #16]
 8005186:	e02d      	b.n	80051e4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d115      	bne.n	80051ba <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800518e:	4b2a      	ldr	r3, [pc, #168]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005190:	691a      	ldr	r2, [r3, #16]
 8005192:	4b2b      	ldr	r3, [pc, #172]	@ (8005240 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005194:	4013      	ands	r3, r2
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	6892      	ldr	r2, [r2, #8]
 800519a:	0211      	lsls	r1, r2, #8
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	6912      	ldr	r2, [r2, #16]
 80051a0:	0852      	lsrs	r2, r2, #1
 80051a2:	3a01      	subs	r2, #1
 80051a4:	0552      	lsls	r2, r2, #21
 80051a6:	4311      	orrs	r1, r2
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	6852      	ldr	r2, [r2, #4]
 80051ac:	3a01      	subs	r2, #1
 80051ae:	0112      	lsls	r2, r2, #4
 80051b0:	430a      	orrs	r2, r1
 80051b2:	4921      	ldr	r1, [pc, #132]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051b4:	4313      	orrs	r3, r2
 80051b6:	610b      	str	r3, [r1, #16]
 80051b8:	e014      	b.n	80051e4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80051ba:	4b1f      	ldr	r3, [pc, #124]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051bc:	691a      	ldr	r2, [r3, #16]
 80051be:	4b21      	ldr	r3, [pc, #132]	@ (8005244 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051c0:	4013      	ands	r3, r2
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	6892      	ldr	r2, [r2, #8]
 80051c6:	0211      	lsls	r1, r2, #8
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	6952      	ldr	r2, [r2, #20]
 80051cc:	0852      	lsrs	r2, r2, #1
 80051ce:	3a01      	subs	r2, #1
 80051d0:	0652      	lsls	r2, r2, #25
 80051d2:	4311      	orrs	r1, r2
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	6852      	ldr	r2, [r2, #4]
 80051d8:	3a01      	subs	r2, #1
 80051da:	0112      	lsls	r2, r2, #4
 80051dc:	430a      	orrs	r2, r1
 80051de:	4916      	ldr	r1, [pc, #88]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051e0:	4313      	orrs	r3, r2
 80051e2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80051e4:	4b14      	ldr	r3, [pc, #80]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a13      	ldr	r2, [pc, #76]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80051ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051f0:	f7fe f94a 	bl	8003488 <HAL_GetTick>
 80051f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80051f6:	e009      	b.n	800520c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80051f8:	f7fe f946 	bl	8003488 <HAL_GetTick>
 80051fc:	4602      	mov	r2, r0
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	1ad3      	subs	r3, r2, r3
 8005202:	2b02      	cmp	r3, #2
 8005204:	d902      	bls.n	800520c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005206:	2303      	movs	r3, #3
 8005208:	73fb      	strb	r3, [r7, #15]
          break;
 800520a:	e005      	b.n	8005218 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800520c:	4b0a      	ldr	r3, [pc, #40]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d0ef      	beq.n	80051f8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005218:	7bfb      	ldrb	r3, [r7, #15]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d106      	bne.n	800522c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800521e:	4b06      	ldr	r3, [pc, #24]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005220:	691a      	ldr	r2, [r3, #16]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	699b      	ldr	r3, [r3, #24]
 8005226:	4904      	ldr	r1, [pc, #16]	@ (8005238 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005228:	4313      	orrs	r3, r2
 800522a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800522c:	7bfb      	ldrb	r3, [r7, #15]
}
 800522e:	4618      	mov	r0, r3
 8005230:	3710      	adds	r7, #16
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
 8005236:	bf00      	nop
 8005238:	40021000 	.word	0x40021000
 800523c:	07ff800f 	.word	0x07ff800f
 8005240:	ff9f800f 	.word	0xff9f800f
 8005244:	f9ff800f 	.word	0xf9ff800f

08005248 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b084      	sub	sp, #16
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005252:	2300      	movs	r3, #0
 8005254:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005256:	4b72      	ldr	r3, [pc, #456]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	f003 0303 	and.w	r3, r3, #3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d00e      	beq.n	8005280 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005262:	4b6f      	ldr	r3, [pc, #444]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	f003 0203 	and.w	r2, r3, #3
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	429a      	cmp	r2, r3
 8005270:	d103      	bne.n	800527a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
       ||
 8005276:	2b00      	cmp	r3, #0
 8005278:	d142      	bne.n	8005300 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	73fb      	strb	r3, [r7, #15]
 800527e:	e03f      	b.n	8005300 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2b03      	cmp	r3, #3
 8005286:	d018      	beq.n	80052ba <RCCEx_PLLSAI2_Config+0x72>
 8005288:	2b03      	cmp	r3, #3
 800528a:	d825      	bhi.n	80052d8 <RCCEx_PLLSAI2_Config+0x90>
 800528c:	2b01      	cmp	r3, #1
 800528e:	d002      	beq.n	8005296 <RCCEx_PLLSAI2_Config+0x4e>
 8005290:	2b02      	cmp	r3, #2
 8005292:	d009      	beq.n	80052a8 <RCCEx_PLLSAI2_Config+0x60>
 8005294:	e020      	b.n	80052d8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005296:	4b62      	ldr	r3, [pc, #392]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 0302 	and.w	r3, r3, #2
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d11d      	bne.n	80052de <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052a6:	e01a      	b.n	80052de <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80052a8:	4b5d      	ldr	r3, [pc, #372]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d116      	bne.n	80052e2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052b8:	e013      	b.n	80052e2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80052ba:	4b59      	ldr	r3, [pc, #356]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d10f      	bne.n	80052e6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80052c6:	4b56      	ldr	r3, [pc, #344]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d109      	bne.n	80052e6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80052d6:	e006      	b.n	80052e6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	73fb      	strb	r3, [r7, #15]
      break;
 80052dc:	e004      	b.n	80052e8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80052de:	bf00      	nop
 80052e0:	e002      	b.n	80052e8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80052e2:	bf00      	nop
 80052e4:	e000      	b.n	80052e8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80052e6:	bf00      	nop
    }

    if(status == HAL_OK)
 80052e8:	7bfb      	ldrb	r3, [r7, #15]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d108      	bne.n	8005300 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80052ee:	4b4c      	ldr	r3, [pc, #304]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	f023 0203 	bic.w	r2, r3, #3
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4949      	ldr	r1, [pc, #292]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 80052fc:	4313      	orrs	r3, r2
 80052fe:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005300:	7bfb      	ldrb	r3, [r7, #15]
 8005302:	2b00      	cmp	r3, #0
 8005304:	f040 8086 	bne.w	8005414 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005308:	4b45      	ldr	r3, [pc, #276]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a44      	ldr	r2, [pc, #272]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 800530e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005312:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005314:	f7fe f8b8 	bl	8003488 <HAL_GetTick>
 8005318:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800531a:	e009      	b.n	8005330 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800531c:	f7fe f8b4 	bl	8003488 <HAL_GetTick>
 8005320:	4602      	mov	r2, r0
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	2b02      	cmp	r3, #2
 8005328:	d902      	bls.n	8005330 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800532a:	2303      	movs	r3, #3
 800532c:	73fb      	strb	r3, [r7, #15]
        break;
 800532e:	e005      	b.n	800533c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005330:	4b3b      	ldr	r3, [pc, #236]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1ef      	bne.n	800531c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800533c:	7bfb      	ldrb	r3, [r7, #15]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d168      	bne.n	8005414 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d113      	bne.n	8005370 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005348:	4b35      	ldr	r3, [pc, #212]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 800534a:	695a      	ldr	r2, [r3, #20]
 800534c:	4b35      	ldr	r3, [pc, #212]	@ (8005424 <RCCEx_PLLSAI2_Config+0x1dc>)
 800534e:	4013      	ands	r3, r2
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	6892      	ldr	r2, [r2, #8]
 8005354:	0211      	lsls	r1, r2, #8
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	68d2      	ldr	r2, [r2, #12]
 800535a:	06d2      	lsls	r2, r2, #27
 800535c:	4311      	orrs	r1, r2
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	6852      	ldr	r2, [r2, #4]
 8005362:	3a01      	subs	r2, #1
 8005364:	0112      	lsls	r2, r2, #4
 8005366:	430a      	orrs	r2, r1
 8005368:	492d      	ldr	r1, [pc, #180]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 800536a:	4313      	orrs	r3, r2
 800536c:	614b      	str	r3, [r1, #20]
 800536e:	e02d      	b.n	80053cc <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	2b01      	cmp	r3, #1
 8005374:	d115      	bne.n	80053a2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005376:	4b2a      	ldr	r3, [pc, #168]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005378:	695a      	ldr	r2, [r3, #20]
 800537a:	4b2b      	ldr	r3, [pc, #172]	@ (8005428 <RCCEx_PLLSAI2_Config+0x1e0>)
 800537c:	4013      	ands	r3, r2
 800537e:	687a      	ldr	r2, [r7, #4]
 8005380:	6892      	ldr	r2, [r2, #8]
 8005382:	0211      	lsls	r1, r2, #8
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	6912      	ldr	r2, [r2, #16]
 8005388:	0852      	lsrs	r2, r2, #1
 800538a:	3a01      	subs	r2, #1
 800538c:	0552      	lsls	r2, r2, #21
 800538e:	4311      	orrs	r1, r2
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	6852      	ldr	r2, [r2, #4]
 8005394:	3a01      	subs	r2, #1
 8005396:	0112      	lsls	r2, r2, #4
 8005398:	430a      	orrs	r2, r1
 800539a:	4921      	ldr	r1, [pc, #132]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 800539c:	4313      	orrs	r3, r2
 800539e:	614b      	str	r3, [r1, #20]
 80053a0:	e014      	b.n	80053cc <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80053a2:	4b1f      	ldr	r3, [pc, #124]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053a4:	695a      	ldr	r2, [r3, #20]
 80053a6:	4b21      	ldr	r3, [pc, #132]	@ (800542c <RCCEx_PLLSAI2_Config+0x1e4>)
 80053a8:	4013      	ands	r3, r2
 80053aa:	687a      	ldr	r2, [r7, #4]
 80053ac:	6892      	ldr	r2, [r2, #8]
 80053ae:	0211      	lsls	r1, r2, #8
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	6952      	ldr	r2, [r2, #20]
 80053b4:	0852      	lsrs	r2, r2, #1
 80053b6:	3a01      	subs	r2, #1
 80053b8:	0652      	lsls	r2, r2, #25
 80053ba:	4311      	orrs	r1, r2
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	6852      	ldr	r2, [r2, #4]
 80053c0:	3a01      	subs	r2, #1
 80053c2:	0112      	lsls	r2, r2, #4
 80053c4:	430a      	orrs	r2, r1
 80053c6:	4916      	ldr	r1, [pc, #88]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053c8:	4313      	orrs	r3, r2
 80053ca:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80053cc:	4b14      	ldr	r3, [pc, #80]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a13      	ldr	r2, [pc, #76]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053d6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053d8:	f7fe f856 	bl	8003488 <HAL_GetTick>
 80053dc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80053de:	e009      	b.n	80053f4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80053e0:	f7fe f852 	bl	8003488 <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	2b02      	cmp	r3, #2
 80053ec:	d902      	bls.n	80053f4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	73fb      	strb	r3, [r7, #15]
          break;
 80053f2:	e005      	b.n	8005400 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80053f4:	4b0a      	ldr	r3, [pc, #40]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d0ef      	beq.n	80053e0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005400:	7bfb      	ldrb	r3, [r7, #15]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d106      	bne.n	8005414 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005406:	4b06      	ldr	r3, [pc, #24]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005408:	695a      	ldr	r2, [r3, #20]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	699b      	ldr	r3, [r3, #24]
 800540e:	4904      	ldr	r1, [pc, #16]	@ (8005420 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005410:	4313      	orrs	r3, r2
 8005412:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005414:	7bfb      	ldrb	r3, [r7, #15]
}
 8005416:	4618      	mov	r0, r3
 8005418:	3710      	adds	r7, #16
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	40021000 	.word	0x40021000
 8005424:	07ff800f 	.word	0x07ff800f
 8005428:	ff9f800f 	.word	0xff9f800f
 800542c:	f9ff800f 	.word	0xf9ff800f

08005430 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b084      	sub	sp, #16
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d101      	bne.n	8005442 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	e095      	b.n	800556e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005446:	2b00      	cmp	r3, #0
 8005448:	d108      	bne.n	800545c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005452:	d009      	beq.n	8005468 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	61da      	str	r2, [r3, #28]
 800545a:	e005      	b.n	8005468 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2200      	movs	r2, #0
 800546c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005474:	b2db      	uxtb	r3, r3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d106      	bne.n	8005488 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f7fc fdc0 	bl	8002008 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2202      	movs	r2, #2
 800548c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800549e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	68db      	ldr	r3, [r3, #12]
 80054a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054a8:	d902      	bls.n	80054b0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80054aa:	2300      	movs	r3, #0
 80054ac:	60fb      	str	r3, [r7, #12]
 80054ae:	e002      	b.n	80054b6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80054b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80054b4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80054be:	d007      	beq.n	80054d0 <HAL_SPI_Init+0xa0>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054c8:	d002      	beq.n	80054d0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2200      	movs	r2, #0
 80054ce:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80054e0:	431a      	orrs	r2, r3
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	691b      	ldr	r3, [r3, #16]
 80054e6:	f003 0302 	and.w	r3, r3, #2
 80054ea:	431a      	orrs	r2, r3
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	695b      	ldr	r3, [r3, #20]
 80054f0:	f003 0301 	and.w	r3, r3, #1
 80054f4:	431a      	orrs	r2, r3
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	699b      	ldr	r3, [r3, #24]
 80054fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054fe:	431a      	orrs	r2, r3
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	69db      	ldr	r3, [r3, #28]
 8005504:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005508:	431a      	orrs	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a1b      	ldr	r3, [r3, #32]
 800550e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005512:	ea42 0103 	orr.w	r1, r2, r3
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800551a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	430a      	orrs	r2, r1
 8005524:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	699b      	ldr	r3, [r3, #24]
 800552a:	0c1b      	lsrs	r3, r3, #16
 800552c:	f003 0204 	and.w	r2, r3, #4
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005534:	f003 0310 	and.w	r3, r3, #16
 8005538:	431a      	orrs	r2, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800553e:	f003 0308 	and.w	r3, r3, #8
 8005542:	431a      	orrs	r2, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800554c:	ea42 0103 	orr.w	r1, r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	430a      	orrs	r2, r1
 800555c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800556c:	2300      	movs	r3, #0
}
 800556e:	4618      	mov	r0, r3
 8005570:	3710      	adds	r7, #16
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}

08005576 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005576:	b580      	push	{r7, lr}
 8005578:	b08a      	sub	sp, #40	@ 0x28
 800557a:	af00      	add	r7, sp, #0
 800557c:	60f8      	str	r0, [r7, #12]
 800557e:	60b9      	str	r1, [r7, #8]
 8005580:	607a      	str	r2, [r7, #4]
 8005582:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005584:	2301      	movs	r3, #1
 8005586:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005588:	f7fd ff7e 	bl	8003488 <HAL_GetTick>
 800558c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005594:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800559c:	887b      	ldrh	r3, [r7, #2]
 800559e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80055a0:	887b      	ldrh	r3, [r7, #2]
 80055a2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80055a4:	7ffb      	ldrb	r3, [r7, #31]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d00c      	beq.n	80055c4 <HAL_SPI_TransmitReceive+0x4e>
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80055b0:	d106      	bne.n	80055c0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d102      	bne.n	80055c0 <HAL_SPI_TransmitReceive+0x4a>
 80055ba:	7ffb      	ldrb	r3, [r7, #31]
 80055bc:	2b04      	cmp	r3, #4
 80055be:	d001      	beq.n	80055c4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80055c0:	2302      	movs	r3, #2
 80055c2:	e1f3      	b.n	80059ac <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d005      	beq.n	80055d6 <HAL_SPI_TransmitReceive+0x60>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d002      	beq.n	80055d6 <HAL_SPI_TransmitReceive+0x60>
 80055d0:	887b      	ldrh	r3, [r7, #2]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d101      	bne.n	80055da <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e1e8      	b.n	80059ac <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d101      	bne.n	80055e8 <HAL_SPI_TransmitReceive+0x72>
 80055e4:	2302      	movs	r3, #2
 80055e6:	e1e1      	b.n	80059ac <HAL_SPI_TransmitReceive+0x436>
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80055f6:	b2db      	uxtb	r3, r3
 80055f8:	2b04      	cmp	r3, #4
 80055fa:	d003      	beq.n	8005604 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2205      	movs	r2, #5
 8005600:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2200      	movs	r2, #0
 8005608:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	887a      	ldrh	r2, [r7, #2]
 8005614:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	887a      	ldrh	r2, [r7, #2]
 800561c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	68ba      	ldr	r2, [r7, #8]
 8005624:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	887a      	ldrh	r2, [r7, #2]
 800562a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	887a      	ldrh	r2, [r7, #2]
 8005630:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2200      	movs	r2, #0
 800563c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005646:	d802      	bhi.n	800564e <HAL_SPI_TransmitReceive+0xd8>
 8005648:	8abb      	ldrh	r3, [r7, #20]
 800564a:	2b01      	cmp	r3, #1
 800564c:	d908      	bls.n	8005660 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	685a      	ldr	r2, [r3, #4]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800565c:	605a      	str	r2, [r3, #4]
 800565e:	e007      	b.n	8005670 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	685a      	ldr	r2, [r3, #4]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800566e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800567a:	2b40      	cmp	r3, #64	@ 0x40
 800567c:	d007      	beq.n	800568e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800568c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005696:	f240 8083 	bls.w	80057a0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d002      	beq.n	80056a8 <HAL_SPI_TransmitReceive+0x132>
 80056a2:	8afb      	ldrh	r3, [r7, #22]
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d16f      	bne.n	8005788 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ac:	881a      	ldrh	r2, [r3, #0]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b8:	1c9a      	adds	r2, r3, #2
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	3b01      	subs	r3, #1
 80056c6:	b29a      	uxth	r2, r3
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056cc:	e05c      	b.n	8005788 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	f003 0302 	and.w	r3, r3, #2
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d11b      	bne.n	8005714 <HAL_SPI_TransmitReceive+0x19e>
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d016      	beq.n	8005714 <HAL_SPI_TransmitReceive+0x19e>
 80056e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d113      	bne.n	8005714 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056f0:	881a      	ldrh	r2, [r3, #0]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056fc:	1c9a      	adds	r2, r3, #2
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005706:	b29b      	uxth	r3, r3
 8005708:	3b01      	subs	r3, #1
 800570a:	b29a      	uxth	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005710:	2300      	movs	r3, #0
 8005712:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	f003 0301 	and.w	r3, r3, #1
 800571e:	2b01      	cmp	r3, #1
 8005720:	d11c      	bne.n	800575c <HAL_SPI_TransmitReceive+0x1e6>
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005728:	b29b      	uxth	r3, r3
 800572a:	2b00      	cmp	r3, #0
 800572c:	d016      	beq.n	800575c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	68da      	ldr	r2, [r3, #12]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005738:	b292      	uxth	r2, r2
 800573a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005740:	1c9a      	adds	r2, r3, #2
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800574c:	b29b      	uxth	r3, r3
 800574e:	3b01      	subs	r3, #1
 8005750:	b29a      	uxth	r2, r3
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005758:	2301      	movs	r3, #1
 800575a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800575c:	f7fd fe94 	bl	8003488 <HAL_GetTick>
 8005760:	4602      	mov	r2, r0
 8005762:	6a3b      	ldr	r3, [r7, #32]
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005768:	429a      	cmp	r2, r3
 800576a:	d80d      	bhi.n	8005788 <HAL_SPI_TransmitReceive+0x212>
 800576c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800576e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005772:	d009      	beq.n	8005788 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005784:	2303      	movs	r3, #3
 8005786:	e111      	b.n	80059ac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800578c:	b29b      	uxth	r3, r3
 800578e:	2b00      	cmp	r3, #0
 8005790:	d19d      	bne.n	80056ce <HAL_SPI_TransmitReceive+0x158>
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005798:	b29b      	uxth	r3, r3
 800579a:	2b00      	cmp	r3, #0
 800579c:	d197      	bne.n	80056ce <HAL_SPI_TransmitReceive+0x158>
 800579e:	e0e5      	b.n	800596c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d003      	beq.n	80057b0 <HAL_SPI_TransmitReceive+0x23a>
 80057a8:	8afb      	ldrh	r3, [r7, #22]
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	f040 80d1 	bne.w	8005952 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d912      	bls.n	80057e0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057be:	881a      	ldrh	r2, [r3, #0]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ca:	1c9a      	adds	r2, r3, #2
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	3b02      	subs	r3, #2
 80057d8:	b29a      	uxth	r2, r3
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80057de:	e0b8      	b.n	8005952 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	330c      	adds	r3, #12
 80057ea:	7812      	ldrb	r2, [r2, #0]
 80057ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057f2:	1c5a      	adds	r2, r3, #1
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	3b01      	subs	r3, #1
 8005800:	b29a      	uxth	r2, r3
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005806:	e0a4      	b.n	8005952 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	f003 0302 	and.w	r3, r3, #2
 8005812:	2b02      	cmp	r3, #2
 8005814:	d134      	bne.n	8005880 <HAL_SPI_TransmitReceive+0x30a>
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800581a:	b29b      	uxth	r3, r3
 800581c:	2b00      	cmp	r3, #0
 800581e:	d02f      	beq.n	8005880 <HAL_SPI_TransmitReceive+0x30a>
 8005820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005822:	2b01      	cmp	r3, #1
 8005824:	d12c      	bne.n	8005880 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800582a:	b29b      	uxth	r3, r3
 800582c:	2b01      	cmp	r3, #1
 800582e:	d912      	bls.n	8005856 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005834:	881a      	ldrh	r2, [r3, #0]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005840:	1c9a      	adds	r2, r3, #2
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800584a:	b29b      	uxth	r3, r3
 800584c:	3b02      	subs	r3, #2
 800584e:	b29a      	uxth	r2, r3
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005854:	e012      	b.n	800587c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	330c      	adds	r3, #12
 8005860:	7812      	ldrb	r2, [r2, #0]
 8005862:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005868:	1c5a      	adds	r2, r3, #1
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005872:	b29b      	uxth	r3, r3
 8005874:	3b01      	subs	r3, #1
 8005876:	b29a      	uxth	r2, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800587c:	2300      	movs	r3, #0
 800587e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f003 0301 	and.w	r3, r3, #1
 800588a:	2b01      	cmp	r3, #1
 800588c:	d148      	bne.n	8005920 <HAL_SPI_TransmitReceive+0x3aa>
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005894:	b29b      	uxth	r3, r3
 8005896:	2b00      	cmp	r3, #0
 8005898:	d042      	beq.n	8005920 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80058a0:	b29b      	uxth	r3, r3
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d923      	bls.n	80058ee <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	68da      	ldr	r2, [r3, #12]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b0:	b292      	uxth	r2, r2
 80058b2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b8:	1c9a      	adds	r2, r3, #2
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	3b02      	subs	r3, #2
 80058c8:	b29a      	uxth	r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d81f      	bhi.n	800591c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	685a      	ldr	r2, [r3, #4]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80058ea:	605a      	str	r2, [r3, #4]
 80058ec:	e016      	b.n	800591c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f103 020c 	add.w	r2, r3, #12
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058fa:	7812      	ldrb	r2, [r2, #0]
 80058fc:	b2d2      	uxtb	r2, r2
 80058fe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005904:	1c5a      	adds	r2, r3, #1
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005910:	b29b      	uxth	r3, r3
 8005912:	3b01      	subs	r3, #1
 8005914:	b29a      	uxth	r2, r3
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800591c:	2301      	movs	r3, #1
 800591e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005920:	f7fd fdb2 	bl	8003488 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	6a3b      	ldr	r3, [r7, #32]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800592c:	429a      	cmp	r2, r3
 800592e:	d803      	bhi.n	8005938 <HAL_SPI_TransmitReceive+0x3c2>
 8005930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005932:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005936:	d102      	bne.n	800593e <HAL_SPI_TransmitReceive+0x3c8>
 8005938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800593a:	2b00      	cmp	r3, #0
 800593c:	d109      	bne.n	8005952 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2201      	movs	r2, #1
 8005942:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2200      	movs	r2, #0
 800594a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800594e:	2303      	movs	r3, #3
 8005950:	e02c      	b.n	80059ac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005956:	b29b      	uxth	r3, r3
 8005958:	2b00      	cmp	r3, #0
 800595a:	f47f af55 	bne.w	8005808 <HAL_SPI_TransmitReceive+0x292>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005964:	b29b      	uxth	r3, r3
 8005966:	2b00      	cmp	r3, #0
 8005968:	f47f af4e 	bne.w	8005808 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800596c:	6a3a      	ldr	r2, [r7, #32]
 800596e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005970:	68f8      	ldr	r0, [r7, #12]
 8005972:	f000 f93d 	bl	8005bf0 <SPI_EndRxTxTransaction>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d008      	beq.n	800598e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2220      	movs	r2, #32
 8005980:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e00e      	b.n	80059ac <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2201      	movs	r2, #1
 8005992:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2200      	movs	r2, #0
 800599a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d001      	beq.n	80059aa <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e000      	b.n	80059ac <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80059aa:	2300      	movs	r3, #0
  }
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3728      	adds	r7, #40	@ 0x28
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}

080059b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b088      	sub	sp, #32
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	603b      	str	r3, [r7, #0]
 80059c0:	4613      	mov	r3, r2
 80059c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80059c4:	f7fd fd60 	bl	8003488 <HAL_GetTick>
 80059c8:	4602      	mov	r2, r0
 80059ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059cc:	1a9b      	subs	r3, r3, r2
 80059ce:	683a      	ldr	r2, [r7, #0]
 80059d0:	4413      	add	r3, r2
 80059d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80059d4:	f7fd fd58 	bl	8003488 <HAL_GetTick>
 80059d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80059da:	4b39      	ldr	r3, [pc, #228]	@ (8005ac0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	015b      	lsls	r3, r3, #5
 80059e0:	0d1b      	lsrs	r3, r3, #20
 80059e2:	69fa      	ldr	r2, [r7, #28]
 80059e4:	fb02 f303 	mul.w	r3, r2, r3
 80059e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059ea:	e054      	b.n	8005a96 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059f2:	d050      	beq.n	8005a96 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80059f4:	f7fd fd48 	bl	8003488 <HAL_GetTick>
 80059f8:	4602      	mov	r2, r0
 80059fa:	69bb      	ldr	r3, [r7, #24]
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	69fa      	ldr	r2, [r7, #28]
 8005a00:	429a      	cmp	r2, r3
 8005a02:	d902      	bls.n	8005a0a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d13d      	bne.n	8005a86 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	685a      	ldr	r2, [r3, #4]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005a18:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a22:	d111      	bne.n	8005a48 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a2c:	d004      	beq.n	8005a38 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a36:	d107      	bne.n	8005a48 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a46:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a50:	d10f      	bne.n	8005a72 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a60:	601a      	str	r2, [r3, #0]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005a70:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2201      	movs	r2, #1
 8005a76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e017      	b.n	8005ab6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d101      	bne.n	8005a90 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	3b01      	subs	r3, #1
 8005a94:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	689a      	ldr	r2, [r3, #8]
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	68ba      	ldr	r2, [r7, #8]
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	bf0c      	ite	eq
 8005aa6:	2301      	moveq	r3, #1
 8005aa8:	2300      	movne	r3, #0
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	461a      	mov	r2, r3
 8005aae:	79fb      	ldrb	r3, [r7, #7]
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d19b      	bne.n	80059ec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3720      	adds	r7, #32
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	bf00      	nop
 8005ac0:	20040004 	.word	0x20040004

08005ac4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b08a      	sub	sp, #40	@ 0x28
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	607a      	str	r2, [r7, #4]
 8005ad0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005ad6:	f7fd fcd7 	bl	8003488 <HAL_GetTick>
 8005ada:	4602      	mov	r2, r0
 8005adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ade:	1a9b      	subs	r3, r3, r2
 8005ae0:	683a      	ldr	r2, [r7, #0]
 8005ae2:	4413      	add	r3, r2
 8005ae4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005ae6:	f7fd fccf 	bl	8003488 <HAL_GetTick>
 8005aea:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	330c      	adds	r3, #12
 8005af2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005af4:	4b3d      	ldr	r3, [pc, #244]	@ (8005bec <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	4613      	mov	r3, r2
 8005afa:	009b      	lsls	r3, r3, #2
 8005afc:	4413      	add	r3, r2
 8005afe:	00da      	lsls	r2, r3, #3
 8005b00:	1ad3      	subs	r3, r2, r3
 8005b02:	0d1b      	lsrs	r3, r3, #20
 8005b04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b06:	fb02 f303 	mul.w	r3, r2, r3
 8005b0a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005b0c:	e060      	b.n	8005bd0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005b14:	d107      	bne.n	8005b26 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d104      	bne.n	8005b26 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005b1c:	69fb      	ldr	r3, [r7, #28]
 8005b1e:	781b      	ldrb	r3, [r3, #0]
 8005b20:	b2db      	uxtb	r3, r3
 8005b22:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005b24:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b2c:	d050      	beq.n	8005bd0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005b2e:	f7fd fcab 	bl	8003488 <HAL_GetTick>
 8005b32:	4602      	mov	r2, r0
 8005b34:	6a3b      	ldr	r3, [r7, #32]
 8005b36:	1ad3      	subs	r3, r2, r3
 8005b38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d902      	bls.n	8005b44 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d13d      	bne.n	8005bc0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	685a      	ldr	r2, [r3, #4]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005b52:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b5c:	d111      	bne.n	8005b82 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b66:	d004      	beq.n	8005b72 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b70:	d107      	bne.n	8005b82 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b80:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b8a:	d10f      	bne.n	8005bac <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b9a:	601a      	str	r2, [r3, #0]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005baa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	e010      	b.n	8005be2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005bc0:	69bb      	ldr	r3, [r7, #24]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d101      	bne.n	8005bca <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005bca:	69bb      	ldr	r3, [r7, #24]
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	689a      	ldr	r2, [r3, #8]
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	4013      	ands	r3, r2
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d196      	bne.n	8005b0e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005be0:	2300      	movs	r3, #0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3728      	adds	r7, #40	@ 0x28
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	20040004 	.word	0x20040004

08005bf0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b086      	sub	sp, #24
 8005bf4:	af02      	add	r7, sp, #8
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	9300      	str	r3, [sp, #0]
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005c08:	68f8      	ldr	r0, [r7, #12]
 8005c0a:	f7ff ff5b 	bl	8005ac4 <SPI_WaitFifoStateUntilTimeout>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d007      	beq.n	8005c24 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c18:	f043 0220 	orr.w	r2, r3, #32
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005c20:	2303      	movs	r3, #3
 8005c22:	e027      	b.n	8005c74 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	9300      	str	r3, [sp, #0]
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	2180      	movs	r1, #128	@ 0x80
 8005c2e:	68f8      	ldr	r0, [r7, #12]
 8005c30:	f7ff fec0 	bl	80059b4 <SPI_WaitFlagStateUntilTimeout>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d007      	beq.n	8005c4a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c3e:	f043 0220 	orr.w	r2, r3, #32
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005c46:	2303      	movs	r3, #3
 8005c48:	e014      	b.n	8005c74 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	9300      	str	r3, [sp, #0]
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005c56:	68f8      	ldr	r0, [r7, #12]
 8005c58:	f7ff ff34 	bl	8005ac4 <SPI_WaitFifoStateUntilTimeout>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d007      	beq.n	8005c72 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c66:	f043 0220 	orr.w	r2, r3, #32
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005c6e:	2303      	movs	r3, #3
 8005c70:	e000      	b.n	8005c74 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005c72:	2300      	movs	r3, #0
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3710      	adds	r7, #16
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}

08005c7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b082      	sub	sp, #8
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d101      	bne.n	8005c8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e042      	b.n	8005d14 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d106      	bne.n	8005ca6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f7fc f951 	bl	8001f48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2224      	movs	r2, #36	@ 0x24
 8005caa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f022 0201 	bic.w	r2, r2, #1
 8005cbc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d002      	beq.n	8005ccc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f000 fbb2 	bl	8006430 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f000 f8b3 	bl	8005e38 <UART_SetConfig>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d101      	bne.n	8005cdc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e01b      	b.n	8005d14 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	685a      	ldr	r2, [r3, #4]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005cea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	689a      	ldr	r2, [r3, #8]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005cfa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	681a      	ldr	r2, [r3, #0]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f042 0201 	orr.w	r2, r2, #1
 8005d0a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f000 fc31 	bl	8006574 <UART_CheckIdleState>
 8005d12:	4603      	mov	r3, r0
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3708      	adds	r7, #8
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b08a      	sub	sp, #40	@ 0x28
 8005d20:	af02      	add	r7, sp, #8
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	60b9      	str	r1, [r7, #8]
 8005d26:	603b      	str	r3, [r7, #0]
 8005d28:	4613      	mov	r3, r2
 8005d2a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d32:	2b20      	cmp	r3, #32
 8005d34:	d17b      	bne.n	8005e2e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d002      	beq.n	8005d42 <HAL_UART_Transmit+0x26>
 8005d3c:	88fb      	ldrh	r3, [r7, #6]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d101      	bne.n	8005d46 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	e074      	b.n	8005e30 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2221      	movs	r2, #33	@ 0x21
 8005d52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d56:	f7fd fb97 	bl	8003488 <HAL_GetTick>
 8005d5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	88fa      	ldrh	r2, [r7, #6]
 8005d60:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	88fa      	ldrh	r2, [r7, #6]
 8005d68:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	689b      	ldr	r3, [r3, #8]
 8005d70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d74:	d108      	bne.n	8005d88 <HAL_UART_Transmit+0x6c>
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d104      	bne.n	8005d88 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	61bb      	str	r3, [r7, #24]
 8005d86:	e003      	b.n	8005d90 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005d90:	e030      	b.n	8005df4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	9300      	str	r3, [sp, #0]
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	2180      	movs	r1, #128	@ 0x80
 8005d9c:	68f8      	ldr	r0, [r7, #12]
 8005d9e:	f000 fc93 	bl	80066c8 <UART_WaitOnFlagUntilTimeout>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d005      	beq.n	8005db4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2220      	movs	r2, #32
 8005dac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005db0:	2303      	movs	r3, #3
 8005db2:	e03d      	b.n	8005e30 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005db4:	69fb      	ldr	r3, [r7, #28]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d10b      	bne.n	8005dd2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	881a      	ldrh	r2, [r3, #0]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005dc6:	b292      	uxth	r2, r2
 8005dc8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	3302      	adds	r3, #2
 8005dce:	61bb      	str	r3, [r7, #24]
 8005dd0:	e007      	b.n	8005de2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005dd2:	69fb      	ldr	r3, [r7, #28]
 8005dd4:	781a      	ldrb	r2, [r3, #0]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005ddc:	69fb      	ldr	r3, [r7, #28]
 8005dde:	3301      	adds	r3, #1
 8005de0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	3b01      	subs	r3, #1
 8005dec:	b29a      	uxth	r2, r3
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d1c8      	bne.n	8005d92 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	9300      	str	r3, [sp, #0]
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	2200      	movs	r2, #0
 8005e08:	2140      	movs	r1, #64	@ 0x40
 8005e0a:	68f8      	ldr	r0, [r7, #12]
 8005e0c:	f000 fc5c 	bl	80066c8 <UART_WaitOnFlagUntilTimeout>
 8005e10:	4603      	mov	r3, r0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d005      	beq.n	8005e22 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2220      	movs	r2, #32
 8005e1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	e006      	b.n	8005e30 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2220      	movs	r2, #32
 8005e26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	e000      	b.n	8005e30 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005e2e:	2302      	movs	r3, #2
  }
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3720      	adds	r7, #32
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}

08005e38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e3c:	b08c      	sub	sp, #48	@ 0x30
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005e42:	2300      	movs	r3, #0
 8005e44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	689a      	ldr	r2, [r3, #8]
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	691b      	ldr	r3, [r3, #16]
 8005e50:	431a      	orrs	r2, r3
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	695b      	ldr	r3, [r3, #20]
 8005e56:	431a      	orrs	r2, r3
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	69db      	ldr	r3, [r3, #28]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	4baa      	ldr	r3, [pc, #680]	@ (8006110 <UART_SetConfig+0x2d8>)
 8005e68:	4013      	ands	r3, r2
 8005e6a:	697a      	ldr	r2, [r7, #20]
 8005e6c:	6812      	ldr	r2, [r2, #0]
 8005e6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e70:	430b      	orrs	r3, r1
 8005e72:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	68da      	ldr	r2, [r3, #12]
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	430a      	orrs	r2, r1
 8005e88:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a9f      	ldr	r2, [pc, #636]	@ (8006114 <UART_SetConfig+0x2dc>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d004      	beq.n	8005ea4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	6a1b      	ldr	r3, [r3, #32]
 8005e9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005eae:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005eb2:	697a      	ldr	r2, [r7, #20]
 8005eb4:	6812      	ldr	r2, [r2, #0]
 8005eb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005eb8:	430b      	orrs	r3, r1
 8005eba:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ec2:	f023 010f 	bic.w	r1, r3, #15
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	430a      	orrs	r2, r1
 8005ed0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a90      	ldr	r2, [pc, #576]	@ (8006118 <UART_SetConfig+0x2e0>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d125      	bne.n	8005f28 <UART_SetConfig+0xf0>
 8005edc:	4b8f      	ldr	r3, [pc, #572]	@ (800611c <UART_SetConfig+0x2e4>)
 8005ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ee2:	f003 0303 	and.w	r3, r3, #3
 8005ee6:	2b03      	cmp	r3, #3
 8005ee8:	d81a      	bhi.n	8005f20 <UART_SetConfig+0xe8>
 8005eea:	a201      	add	r2, pc, #4	@ (adr r2, 8005ef0 <UART_SetConfig+0xb8>)
 8005eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef0:	08005f01 	.word	0x08005f01
 8005ef4:	08005f11 	.word	0x08005f11
 8005ef8:	08005f09 	.word	0x08005f09
 8005efc:	08005f19 	.word	0x08005f19
 8005f00:	2301      	movs	r3, #1
 8005f02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f06:	e116      	b.n	8006136 <UART_SetConfig+0x2fe>
 8005f08:	2302      	movs	r3, #2
 8005f0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f0e:	e112      	b.n	8006136 <UART_SetConfig+0x2fe>
 8005f10:	2304      	movs	r3, #4
 8005f12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f16:	e10e      	b.n	8006136 <UART_SetConfig+0x2fe>
 8005f18:	2308      	movs	r3, #8
 8005f1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f1e:	e10a      	b.n	8006136 <UART_SetConfig+0x2fe>
 8005f20:	2310      	movs	r3, #16
 8005f22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f26:	e106      	b.n	8006136 <UART_SetConfig+0x2fe>
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a7c      	ldr	r2, [pc, #496]	@ (8006120 <UART_SetConfig+0x2e8>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d138      	bne.n	8005fa4 <UART_SetConfig+0x16c>
 8005f32:	4b7a      	ldr	r3, [pc, #488]	@ (800611c <UART_SetConfig+0x2e4>)
 8005f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f38:	f003 030c 	and.w	r3, r3, #12
 8005f3c:	2b0c      	cmp	r3, #12
 8005f3e:	d82d      	bhi.n	8005f9c <UART_SetConfig+0x164>
 8005f40:	a201      	add	r2, pc, #4	@ (adr r2, 8005f48 <UART_SetConfig+0x110>)
 8005f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f46:	bf00      	nop
 8005f48:	08005f7d 	.word	0x08005f7d
 8005f4c:	08005f9d 	.word	0x08005f9d
 8005f50:	08005f9d 	.word	0x08005f9d
 8005f54:	08005f9d 	.word	0x08005f9d
 8005f58:	08005f8d 	.word	0x08005f8d
 8005f5c:	08005f9d 	.word	0x08005f9d
 8005f60:	08005f9d 	.word	0x08005f9d
 8005f64:	08005f9d 	.word	0x08005f9d
 8005f68:	08005f85 	.word	0x08005f85
 8005f6c:	08005f9d 	.word	0x08005f9d
 8005f70:	08005f9d 	.word	0x08005f9d
 8005f74:	08005f9d 	.word	0x08005f9d
 8005f78:	08005f95 	.word	0x08005f95
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f82:	e0d8      	b.n	8006136 <UART_SetConfig+0x2fe>
 8005f84:	2302      	movs	r3, #2
 8005f86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f8a:	e0d4      	b.n	8006136 <UART_SetConfig+0x2fe>
 8005f8c:	2304      	movs	r3, #4
 8005f8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f92:	e0d0      	b.n	8006136 <UART_SetConfig+0x2fe>
 8005f94:	2308      	movs	r3, #8
 8005f96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f9a:	e0cc      	b.n	8006136 <UART_SetConfig+0x2fe>
 8005f9c:	2310      	movs	r3, #16
 8005f9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fa2:	e0c8      	b.n	8006136 <UART_SetConfig+0x2fe>
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a5e      	ldr	r2, [pc, #376]	@ (8006124 <UART_SetConfig+0x2ec>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d125      	bne.n	8005ffa <UART_SetConfig+0x1c2>
 8005fae:	4b5b      	ldr	r3, [pc, #364]	@ (800611c <UART_SetConfig+0x2e4>)
 8005fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fb4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005fb8:	2b30      	cmp	r3, #48	@ 0x30
 8005fba:	d016      	beq.n	8005fea <UART_SetConfig+0x1b2>
 8005fbc:	2b30      	cmp	r3, #48	@ 0x30
 8005fbe:	d818      	bhi.n	8005ff2 <UART_SetConfig+0x1ba>
 8005fc0:	2b20      	cmp	r3, #32
 8005fc2:	d00a      	beq.n	8005fda <UART_SetConfig+0x1a2>
 8005fc4:	2b20      	cmp	r3, #32
 8005fc6:	d814      	bhi.n	8005ff2 <UART_SetConfig+0x1ba>
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d002      	beq.n	8005fd2 <UART_SetConfig+0x19a>
 8005fcc:	2b10      	cmp	r3, #16
 8005fce:	d008      	beq.n	8005fe2 <UART_SetConfig+0x1aa>
 8005fd0:	e00f      	b.n	8005ff2 <UART_SetConfig+0x1ba>
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fd8:	e0ad      	b.n	8006136 <UART_SetConfig+0x2fe>
 8005fda:	2302      	movs	r3, #2
 8005fdc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fe0:	e0a9      	b.n	8006136 <UART_SetConfig+0x2fe>
 8005fe2:	2304      	movs	r3, #4
 8005fe4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fe8:	e0a5      	b.n	8006136 <UART_SetConfig+0x2fe>
 8005fea:	2308      	movs	r3, #8
 8005fec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ff0:	e0a1      	b.n	8006136 <UART_SetConfig+0x2fe>
 8005ff2:	2310      	movs	r3, #16
 8005ff4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ff8:	e09d      	b.n	8006136 <UART_SetConfig+0x2fe>
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a4a      	ldr	r2, [pc, #296]	@ (8006128 <UART_SetConfig+0x2f0>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d125      	bne.n	8006050 <UART_SetConfig+0x218>
 8006004:	4b45      	ldr	r3, [pc, #276]	@ (800611c <UART_SetConfig+0x2e4>)
 8006006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800600a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800600e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006010:	d016      	beq.n	8006040 <UART_SetConfig+0x208>
 8006012:	2bc0      	cmp	r3, #192	@ 0xc0
 8006014:	d818      	bhi.n	8006048 <UART_SetConfig+0x210>
 8006016:	2b80      	cmp	r3, #128	@ 0x80
 8006018:	d00a      	beq.n	8006030 <UART_SetConfig+0x1f8>
 800601a:	2b80      	cmp	r3, #128	@ 0x80
 800601c:	d814      	bhi.n	8006048 <UART_SetConfig+0x210>
 800601e:	2b00      	cmp	r3, #0
 8006020:	d002      	beq.n	8006028 <UART_SetConfig+0x1f0>
 8006022:	2b40      	cmp	r3, #64	@ 0x40
 8006024:	d008      	beq.n	8006038 <UART_SetConfig+0x200>
 8006026:	e00f      	b.n	8006048 <UART_SetConfig+0x210>
 8006028:	2300      	movs	r3, #0
 800602a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800602e:	e082      	b.n	8006136 <UART_SetConfig+0x2fe>
 8006030:	2302      	movs	r3, #2
 8006032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006036:	e07e      	b.n	8006136 <UART_SetConfig+0x2fe>
 8006038:	2304      	movs	r3, #4
 800603a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800603e:	e07a      	b.n	8006136 <UART_SetConfig+0x2fe>
 8006040:	2308      	movs	r3, #8
 8006042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006046:	e076      	b.n	8006136 <UART_SetConfig+0x2fe>
 8006048:	2310      	movs	r3, #16
 800604a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800604e:	e072      	b.n	8006136 <UART_SetConfig+0x2fe>
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a35      	ldr	r2, [pc, #212]	@ (800612c <UART_SetConfig+0x2f4>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d12a      	bne.n	80060b0 <UART_SetConfig+0x278>
 800605a:	4b30      	ldr	r3, [pc, #192]	@ (800611c <UART_SetConfig+0x2e4>)
 800605c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006060:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006064:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006068:	d01a      	beq.n	80060a0 <UART_SetConfig+0x268>
 800606a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800606e:	d81b      	bhi.n	80060a8 <UART_SetConfig+0x270>
 8006070:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006074:	d00c      	beq.n	8006090 <UART_SetConfig+0x258>
 8006076:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800607a:	d815      	bhi.n	80060a8 <UART_SetConfig+0x270>
 800607c:	2b00      	cmp	r3, #0
 800607e:	d003      	beq.n	8006088 <UART_SetConfig+0x250>
 8006080:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006084:	d008      	beq.n	8006098 <UART_SetConfig+0x260>
 8006086:	e00f      	b.n	80060a8 <UART_SetConfig+0x270>
 8006088:	2300      	movs	r3, #0
 800608a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800608e:	e052      	b.n	8006136 <UART_SetConfig+0x2fe>
 8006090:	2302      	movs	r3, #2
 8006092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006096:	e04e      	b.n	8006136 <UART_SetConfig+0x2fe>
 8006098:	2304      	movs	r3, #4
 800609a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800609e:	e04a      	b.n	8006136 <UART_SetConfig+0x2fe>
 80060a0:	2308      	movs	r3, #8
 80060a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060a6:	e046      	b.n	8006136 <UART_SetConfig+0x2fe>
 80060a8:	2310      	movs	r3, #16
 80060aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ae:	e042      	b.n	8006136 <UART_SetConfig+0x2fe>
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a17      	ldr	r2, [pc, #92]	@ (8006114 <UART_SetConfig+0x2dc>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d13a      	bne.n	8006130 <UART_SetConfig+0x2f8>
 80060ba:	4b18      	ldr	r3, [pc, #96]	@ (800611c <UART_SetConfig+0x2e4>)
 80060bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060c0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80060c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80060c8:	d01a      	beq.n	8006100 <UART_SetConfig+0x2c8>
 80060ca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80060ce:	d81b      	bhi.n	8006108 <UART_SetConfig+0x2d0>
 80060d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060d4:	d00c      	beq.n	80060f0 <UART_SetConfig+0x2b8>
 80060d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060da:	d815      	bhi.n	8006108 <UART_SetConfig+0x2d0>
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d003      	beq.n	80060e8 <UART_SetConfig+0x2b0>
 80060e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060e4:	d008      	beq.n	80060f8 <UART_SetConfig+0x2c0>
 80060e6:	e00f      	b.n	8006108 <UART_SetConfig+0x2d0>
 80060e8:	2300      	movs	r3, #0
 80060ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ee:	e022      	b.n	8006136 <UART_SetConfig+0x2fe>
 80060f0:	2302      	movs	r3, #2
 80060f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060f6:	e01e      	b.n	8006136 <UART_SetConfig+0x2fe>
 80060f8:	2304      	movs	r3, #4
 80060fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060fe:	e01a      	b.n	8006136 <UART_SetConfig+0x2fe>
 8006100:	2308      	movs	r3, #8
 8006102:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006106:	e016      	b.n	8006136 <UART_SetConfig+0x2fe>
 8006108:	2310      	movs	r3, #16
 800610a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800610e:	e012      	b.n	8006136 <UART_SetConfig+0x2fe>
 8006110:	cfff69f3 	.word	0xcfff69f3
 8006114:	40008000 	.word	0x40008000
 8006118:	40013800 	.word	0x40013800
 800611c:	40021000 	.word	0x40021000
 8006120:	40004400 	.word	0x40004400
 8006124:	40004800 	.word	0x40004800
 8006128:	40004c00 	.word	0x40004c00
 800612c:	40005000 	.word	0x40005000
 8006130:	2310      	movs	r3, #16
 8006132:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4aae      	ldr	r2, [pc, #696]	@ (80063f4 <UART_SetConfig+0x5bc>)
 800613c:	4293      	cmp	r3, r2
 800613e:	f040 8097 	bne.w	8006270 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006142:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006146:	2b08      	cmp	r3, #8
 8006148:	d823      	bhi.n	8006192 <UART_SetConfig+0x35a>
 800614a:	a201      	add	r2, pc, #4	@ (adr r2, 8006150 <UART_SetConfig+0x318>)
 800614c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006150:	08006175 	.word	0x08006175
 8006154:	08006193 	.word	0x08006193
 8006158:	0800617d 	.word	0x0800617d
 800615c:	08006193 	.word	0x08006193
 8006160:	08006183 	.word	0x08006183
 8006164:	08006193 	.word	0x08006193
 8006168:	08006193 	.word	0x08006193
 800616c:	08006193 	.word	0x08006193
 8006170:	0800618b 	.word	0x0800618b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006174:	f7fe fb58 	bl	8004828 <HAL_RCC_GetPCLK1Freq>
 8006178:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800617a:	e010      	b.n	800619e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800617c:	4b9e      	ldr	r3, [pc, #632]	@ (80063f8 <UART_SetConfig+0x5c0>)
 800617e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006180:	e00d      	b.n	800619e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006182:	f7fe fab9 	bl	80046f8 <HAL_RCC_GetSysClockFreq>
 8006186:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006188:	e009      	b.n	800619e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800618a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800618e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006190:	e005      	b.n	800619e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006192:	2300      	movs	r3, #0
 8006194:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800619c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800619e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	f000 8130 	beq.w	8006406 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061aa:	4a94      	ldr	r2, [pc, #592]	@ (80063fc <UART_SetConfig+0x5c4>)
 80061ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80061b0:	461a      	mov	r2, r3
 80061b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80061b8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	685a      	ldr	r2, [r3, #4]
 80061be:	4613      	mov	r3, r2
 80061c0:	005b      	lsls	r3, r3, #1
 80061c2:	4413      	add	r3, r2
 80061c4:	69ba      	ldr	r2, [r7, #24]
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d305      	bcc.n	80061d6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80061d0:	69ba      	ldr	r2, [r7, #24]
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d903      	bls.n	80061de <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80061dc:	e113      	b.n	8006406 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80061de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e0:	2200      	movs	r2, #0
 80061e2:	60bb      	str	r3, [r7, #8]
 80061e4:	60fa      	str	r2, [r7, #12]
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ea:	4a84      	ldr	r2, [pc, #528]	@ (80063fc <UART_SetConfig+0x5c4>)
 80061ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80061f0:	b29b      	uxth	r3, r3
 80061f2:	2200      	movs	r2, #0
 80061f4:	603b      	str	r3, [r7, #0]
 80061f6:	607a      	str	r2, [r7, #4]
 80061f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006200:	f7fa f856 	bl	80002b0 <__aeabi_uldivmod>
 8006204:	4602      	mov	r2, r0
 8006206:	460b      	mov	r3, r1
 8006208:	4610      	mov	r0, r2
 800620a:	4619      	mov	r1, r3
 800620c:	f04f 0200 	mov.w	r2, #0
 8006210:	f04f 0300 	mov.w	r3, #0
 8006214:	020b      	lsls	r3, r1, #8
 8006216:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800621a:	0202      	lsls	r2, r0, #8
 800621c:	6979      	ldr	r1, [r7, #20]
 800621e:	6849      	ldr	r1, [r1, #4]
 8006220:	0849      	lsrs	r1, r1, #1
 8006222:	2000      	movs	r0, #0
 8006224:	460c      	mov	r4, r1
 8006226:	4605      	mov	r5, r0
 8006228:	eb12 0804 	adds.w	r8, r2, r4
 800622c:	eb43 0905 	adc.w	r9, r3, r5
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	469a      	mov	sl, r3
 8006238:	4693      	mov	fp, r2
 800623a:	4652      	mov	r2, sl
 800623c:	465b      	mov	r3, fp
 800623e:	4640      	mov	r0, r8
 8006240:	4649      	mov	r1, r9
 8006242:	f7fa f835 	bl	80002b0 <__aeabi_uldivmod>
 8006246:	4602      	mov	r2, r0
 8006248:	460b      	mov	r3, r1
 800624a:	4613      	mov	r3, r2
 800624c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800624e:	6a3b      	ldr	r3, [r7, #32]
 8006250:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006254:	d308      	bcc.n	8006268 <UART_SetConfig+0x430>
 8006256:	6a3b      	ldr	r3, [r7, #32]
 8006258:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800625c:	d204      	bcs.n	8006268 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	6a3a      	ldr	r2, [r7, #32]
 8006264:	60da      	str	r2, [r3, #12]
 8006266:	e0ce      	b.n	8006406 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800626e:	e0ca      	b.n	8006406 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	69db      	ldr	r3, [r3, #28]
 8006274:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006278:	d166      	bne.n	8006348 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800627a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800627e:	2b08      	cmp	r3, #8
 8006280:	d827      	bhi.n	80062d2 <UART_SetConfig+0x49a>
 8006282:	a201      	add	r2, pc, #4	@ (adr r2, 8006288 <UART_SetConfig+0x450>)
 8006284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006288:	080062ad 	.word	0x080062ad
 800628c:	080062b5 	.word	0x080062b5
 8006290:	080062bd 	.word	0x080062bd
 8006294:	080062d3 	.word	0x080062d3
 8006298:	080062c3 	.word	0x080062c3
 800629c:	080062d3 	.word	0x080062d3
 80062a0:	080062d3 	.word	0x080062d3
 80062a4:	080062d3 	.word	0x080062d3
 80062a8:	080062cb 	.word	0x080062cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062ac:	f7fe fabc 	bl	8004828 <HAL_RCC_GetPCLK1Freq>
 80062b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062b2:	e014      	b.n	80062de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062b4:	f7fe face 	bl	8004854 <HAL_RCC_GetPCLK2Freq>
 80062b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062ba:	e010      	b.n	80062de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062bc:	4b4e      	ldr	r3, [pc, #312]	@ (80063f8 <UART_SetConfig+0x5c0>)
 80062be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062c0:	e00d      	b.n	80062de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062c2:	f7fe fa19 	bl	80046f8 <HAL_RCC_GetSysClockFreq>
 80062c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062c8:	e009      	b.n	80062de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062d0:	e005      	b.n	80062de <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80062d2:	2300      	movs	r3, #0
 80062d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80062dc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80062de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	f000 8090 	beq.w	8006406 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ea:	4a44      	ldr	r2, [pc, #272]	@ (80063fc <UART_SetConfig+0x5c4>)
 80062ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062f0:	461a      	mov	r2, r3
 80062f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80062f8:	005a      	lsls	r2, r3, #1
 80062fa:	697b      	ldr	r3, [r7, #20]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	085b      	lsrs	r3, r3, #1
 8006300:	441a      	add	r2, r3
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	fbb2 f3f3 	udiv	r3, r2, r3
 800630a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800630c:	6a3b      	ldr	r3, [r7, #32]
 800630e:	2b0f      	cmp	r3, #15
 8006310:	d916      	bls.n	8006340 <UART_SetConfig+0x508>
 8006312:	6a3b      	ldr	r3, [r7, #32]
 8006314:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006318:	d212      	bcs.n	8006340 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800631a:	6a3b      	ldr	r3, [r7, #32]
 800631c:	b29b      	uxth	r3, r3
 800631e:	f023 030f 	bic.w	r3, r3, #15
 8006322:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006324:	6a3b      	ldr	r3, [r7, #32]
 8006326:	085b      	lsrs	r3, r3, #1
 8006328:	b29b      	uxth	r3, r3
 800632a:	f003 0307 	and.w	r3, r3, #7
 800632e:	b29a      	uxth	r2, r3
 8006330:	8bfb      	ldrh	r3, [r7, #30]
 8006332:	4313      	orrs	r3, r2
 8006334:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	8bfa      	ldrh	r2, [r7, #30]
 800633c:	60da      	str	r2, [r3, #12]
 800633e:	e062      	b.n	8006406 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006340:	2301      	movs	r3, #1
 8006342:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006346:	e05e      	b.n	8006406 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006348:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800634c:	2b08      	cmp	r3, #8
 800634e:	d828      	bhi.n	80063a2 <UART_SetConfig+0x56a>
 8006350:	a201      	add	r2, pc, #4	@ (adr r2, 8006358 <UART_SetConfig+0x520>)
 8006352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006356:	bf00      	nop
 8006358:	0800637d 	.word	0x0800637d
 800635c:	08006385 	.word	0x08006385
 8006360:	0800638d 	.word	0x0800638d
 8006364:	080063a3 	.word	0x080063a3
 8006368:	08006393 	.word	0x08006393
 800636c:	080063a3 	.word	0x080063a3
 8006370:	080063a3 	.word	0x080063a3
 8006374:	080063a3 	.word	0x080063a3
 8006378:	0800639b 	.word	0x0800639b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800637c:	f7fe fa54 	bl	8004828 <HAL_RCC_GetPCLK1Freq>
 8006380:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006382:	e014      	b.n	80063ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006384:	f7fe fa66 	bl	8004854 <HAL_RCC_GetPCLK2Freq>
 8006388:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800638a:	e010      	b.n	80063ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800638c:	4b1a      	ldr	r3, [pc, #104]	@ (80063f8 <UART_SetConfig+0x5c0>)
 800638e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006390:	e00d      	b.n	80063ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006392:	f7fe f9b1 	bl	80046f8 <HAL_RCC_GetSysClockFreq>
 8006396:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006398:	e009      	b.n	80063ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800639a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800639e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80063a0:	e005      	b.n	80063ae <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80063a2:	2300      	movs	r3, #0
 80063a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80063ac:	bf00      	nop
    }

    if (pclk != 0U)
 80063ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d028      	beq.n	8006406 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063b8:	4a10      	ldr	r2, [pc, #64]	@ (80063fc <UART_SetConfig+0x5c4>)
 80063ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063be:	461a      	mov	r2, r3
 80063c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c2:	fbb3 f2f2 	udiv	r2, r3, r2
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	085b      	lsrs	r3, r3, #1
 80063cc:	441a      	add	r2, r3
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80063d6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063d8:	6a3b      	ldr	r3, [r7, #32]
 80063da:	2b0f      	cmp	r3, #15
 80063dc:	d910      	bls.n	8006400 <UART_SetConfig+0x5c8>
 80063de:	6a3b      	ldr	r3, [r7, #32]
 80063e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063e4:	d20c      	bcs.n	8006400 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80063e6:	6a3b      	ldr	r3, [r7, #32]
 80063e8:	b29a      	uxth	r2, r3
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	60da      	str	r2, [r3, #12]
 80063f0:	e009      	b.n	8006406 <UART_SetConfig+0x5ce>
 80063f2:	bf00      	nop
 80063f4:	40008000 	.word	0x40008000
 80063f8:	00f42400 	.word	0x00f42400
 80063fc:	08007fbc 	.word	0x08007fbc
      }
      else
      {
        ret = HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	2201      	movs	r2, #1
 800640a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	2201      	movs	r2, #1
 8006412:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	2200      	movs	r2, #0
 800641a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	2200      	movs	r2, #0
 8006420:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006422:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006426:	4618      	mov	r0, r3
 8006428:	3730      	adds	r7, #48	@ 0x30
 800642a:	46bd      	mov	sp, r7
 800642c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006430 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006430:	b480      	push	{r7}
 8006432:	b083      	sub	sp, #12
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800643c:	f003 0308 	and.w	r3, r3, #8
 8006440:	2b00      	cmp	r3, #0
 8006442:	d00a      	beq.n	800645a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	430a      	orrs	r2, r1
 8006458:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800645e:	f003 0301 	and.w	r3, r3, #1
 8006462:	2b00      	cmp	r3, #0
 8006464:	d00a      	beq.n	800647c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	430a      	orrs	r2, r1
 800647a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006480:	f003 0302 	and.w	r3, r3, #2
 8006484:	2b00      	cmp	r3, #0
 8006486:	d00a      	beq.n	800649e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	430a      	orrs	r2, r1
 800649c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064a2:	f003 0304 	and.w	r3, r3, #4
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00a      	beq.n	80064c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	430a      	orrs	r2, r1
 80064be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064c4:	f003 0310 	and.w	r3, r3, #16
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d00a      	beq.n	80064e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	430a      	orrs	r2, r1
 80064e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e6:	f003 0320 	and.w	r3, r3, #32
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00a      	beq.n	8006504 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	430a      	orrs	r2, r1
 8006502:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006508:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800650c:	2b00      	cmp	r3, #0
 800650e:	d01a      	beq.n	8006546 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	430a      	orrs	r2, r1
 8006524:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800652a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800652e:	d10a      	bne.n	8006546 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	430a      	orrs	r2, r1
 8006544:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800654a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00a      	beq.n	8006568 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	430a      	orrs	r2, r1
 8006566:	605a      	str	r2, [r3, #4]
  }
}
 8006568:	bf00      	nop
 800656a:	370c      	adds	r7, #12
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b098      	sub	sp, #96	@ 0x60
 8006578:	af02      	add	r7, sp, #8
 800657a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006584:	f7fc ff80 	bl	8003488 <HAL_GetTick>
 8006588:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f003 0308 	and.w	r3, r3, #8
 8006594:	2b08      	cmp	r3, #8
 8006596:	d12f      	bne.n	80065f8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006598:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800659c:	9300      	str	r3, [sp, #0]
 800659e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80065a0:	2200      	movs	r2, #0
 80065a2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 f88e 	bl	80066c8 <UART_WaitOnFlagUntilTimeout>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d022      	beq.n	80065f8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065ba:	e853 3f00 	ldrex	r3, [r3]
 80065be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80065c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	461a      	mov	r2, r3
 80065ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80065d2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065d8:	e841 2300 	strex	r3, r2, [r1]
 80065dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80065de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d1e6      	bne.n	80065b2 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2220      	movs	r2, #32
 80065e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2200      	movs	r2, #0
 80065f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80065f4:	2303      	movs	r3, #3
 80065f6:	e063      	b.n	80066c0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f003 0304 	and.w	r3, r3, #4
 8006602:	2b04      	cmp	r3, #4
 8006604:	d149      	bne.n	800669a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006606:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800660a:	9300      	str	r3, [sp, #0]
 800660c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800660e:	2200      	movs	r2, #0
 8006610:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f000 f857 	bl	80066c8 <UART_WaitOnFlagUntilTimeout>
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d03c      	beq.n	800669a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006628:	e853 3f00 	ldrex	r3, [r3]
 800662c:	623b      	str	r3, [r7, #32]
   return(result);
 800662e:	6a3b      	ldr	r3, [r7, #32]
 8006630:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006634:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	461a      	mov	r2, r3
 800663c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800663e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006640:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006642:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006644:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006646:	e841 2300 	strex	r3, r2, [r1]
 800664a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800664c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1e6      	bne.n	8006620 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	3308      	adds	r3, #8
 8006658:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	e853 3f00 	ldrex	r3, [r3]
 8006660:	60fb      	str	r3, [r7, #12]
   return(result);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	f023 0301 	bic.w	r3, r3, #1
 8006668:	64bb      	str	r3, [r7, #72]	@ 0x48
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	3308      	adds	r3, #8
 8006670:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006672:	61fa      	str	r2, [r7, #28]
 8006674:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006676:	69b9      	ldr	r1, [r7, #24]
 8006678:	69fa      	ldr	r2, [r7, #28]
 800667a:	e841 2300 	strex	r3, r2, [r1]
 800667e:	617b      	str	r3, [r7, #20]
   return(result);
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d1e5      	bne.n	8006652 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2220      	movs	r2, #32
 800668a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2200      	movs	r2, #0
 8006692:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006696:	2303      	movs	r3, #3
 8006698:	e012      	b.n	80066c0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2220      	movs	r2, #32
 800669e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2220      	movs	r2, #32
 80066a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2200      	movs	r2, #0
 80066b4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2200      	movs	r2, #0
 80066ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80066be:	2300      	movs	r3, #0
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3758      	adds	r7, #88	@ 0x58
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	603b      	str	r3, [r7, #0]
 80066d4:	4613      	mov	r3, r2
 80066d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066d8:	e04f      	b.n	800677a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066da:	69bb      	ldr	r3, [r7, #24]
 80066dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80066e0:	d04b      	beq.n	800677a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066e2:	f7fc fed1 	bl	8003488 <HAL_GetTick>
 80066e6:	4602      	mov	r2, r0
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	1ad3      	subs	r3, r2, r3
 80066ec:	69ba      	ldr	r2, [r7, #24]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d302      	bcc.n	80066f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80066f2:	69bb      	ldr	r3, [r7, #24]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d101      	bne.n	80066fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80066f8:	2303      	movs	r3, #3
 80066fa:	e04e      	b.n	800679a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f003 0304 	and.w	r3, r3, #4
 8006706:	2b00      	cmp	r3, #0
 8006708:	d037      	beq.n	800677a <UART_WaitOnFlagUntilTimeout+0xb2>
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	2b80      	cmp	r3, #128	@ 0x80
 800670e:	d034      	beq.n	800677a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	2b40      	cmp	r3, #64	@ 0x40
 8006714:	d031      	beq.n	800677a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	69db      	ldr	r3, [r3, #28]
 800671c:	f003 0308 	and.w	r3, r3, #8
 8006720:	2b08      	cmp	r3, #8
 8006722:	d110      	bne.n	8006746 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	2208      	movs	r2, #8
 800672a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800672c:	68f8      	ldr	r0, [r7, #12]
 800672e:	f000 f838 	bl	80067a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2208      	movs	r2, #8
 8006736:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	e029      	b.n	800679a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	69db      	ldr	r3, [r3, #28]
 800674c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006750:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006754:	d111      	bne.n	800677a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800675e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006760:	68f8      	ldr	r0, [r7, #12]
 8006762:	f000 f81e 	bl	80067a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2220      	movs	r2, #32
 800676a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2200      	movs	r2, #0
 8006772:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006776:	2303      	movs	r3, #3
 8006778:	e00f      	b.n	800679a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	69da      	ldr	r2, [r3, #28]
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	4013      	ands	r3, r2
 8006784:	68ba      	ldr	r2, [r7, #8]
 8006786:	429a      	cmp	r2, r3
 8006788:	bf0c      	ite	eq
 800678a:	2301      	moveq	r3, #1
 800678c:	2300      	movne	r3, #0
 800678e:	b2db      	uxtb	r3, r3
 8006790:	461a      	mov	r2, r3
 8006792:	79fb      	ldrb	r3, [r7, #7]
 8006794:	429a      	cmp	r2, r3
 8006796:	d0a0      	beq.n	80066da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006798:	2300      	movs	r3, #0
}
 800679a:	4618      	mov	r0, r3
 800679c:	3710      	adds	r7, #16
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}

080067a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80067a2:	b480      	push	{r7}
 80067a4:	b095      	sub	sp, #84	@ 0x54
 80067a6:	af00      	add	r7, sp, #0
 80067a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067b2:	e853 3f00 	ldrex	r3, [r3]
 80067b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80067b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	461a      	mov	r2, r3
 80067c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80067ca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80067ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80067d0:	e841 2300 	strex	r3, r2, [r1]
 80067d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80067d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d1e6      	bne.n	80067aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	3308      	adds	r3, #8
 80067e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067e4:	6a3b      	ldr	r3, [r7, #32]
 80067e6:	e853 3f00 	ldrex	r3, [r3]
 80067ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80067ec:	69fb      	ldr	r3, [r7, #28]
 80067ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80067f2:	f023 0301 	bic.w	r3, r3, #1
 80067f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	3308      	adds	r3, #8
 80067fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006800:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006802:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006804:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006806:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006808:	e841 2300 	strex	r3, r2, [r1]
 800680c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800680e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006810:	2b00      	cmp	r3, #0
 8006812:	d1e3      	bne.n	80067dc <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006818:	2b01      	cmp	r3, #1
 800681a:	d118      	bne.n	800684e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	e853 3f00 	ldrex	r3, [r3]
 8006828:	60bb      	str	r3, [r7, #8]
   return(result);
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	f023 0310 	bic.w	r3, r3, #16
 8006830:	647b      	str	r3, [r7, #68]	@ 0x44
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	461a      	mov	r2, r3
 8006838:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800683a:	61bb      	str	r3, [r7, #24]
 800683c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800683e:	6979      	ldr	r1, [r7, #20]
 8006840:	69ba      	ldr	r2, [r7, #24]
 8006842:	e841 2300 	strex	r3, r2, [r1]
 8006846:	613b      	str	r3, [r7, #16]
   return(result);
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d1e6      	bne.n	800681c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2220      	movs	r2, #32
 8006852:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006862:	bf00      	nop
 8006864:	3754      	adds	r7, #84	@ 0x54
 8006866:	46bd      	mov	sp, r7
 8006868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686c:	4770      	bx	lr

0800686e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800686e:	b480      	push	{r7}
 8006870:	b085      	sub	sp, #20
 8006872:	af00      	add	r7, sp, #0
 8006874:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800687c:	2b01      	cmp	r3, #1
 800687e:	d101      	bne.n	8006884 <HAL_UARTEx_DisableFifoMode+0x16>
 8006880:	2302      	movs	r3, #2
 8006882:	e027      	b.n	80068d4 <HAL_UARTEx_DisableFifoMode+0x66>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2224      	movs	r2, #36	@ 0x24
 8006890:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f022 0201 	bic.w	r2, r2, #1
 80068aa:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80068b2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2200      	movs	r2, #0
 80068b8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68fa      	ldr	r2, [r7, #12]
 80068c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2220      	movs	r2, #32
 80068c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2200      	movs	r2, #0
 80068ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80068d2:	2300      	movs	r3, #0
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3714      	adds	r7, #20
 80068d8:	46bd      	mov	sp, r7
 80068da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068de:	4770      	bx	lr

080068e0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b084      	sub	sp, #16
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d101      	bne.n	80068f8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80068f4:	2302      	movs	r3, #2
 80068f6:	e02d      	b.n	8006954 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2201      	movs	r2, #1
 80068fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2224      	movs	r2, #36	@ 0x24
 8006904:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f022 0201 	bic.w	r2, r2, #1
 800691e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	689b      	ldr	r3, [r3, #8]
 8006926:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	683a      	ldr	r2, [r7, #0]
 8006930:	430a      	orrs	r2, r1
 8006932:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f000 f84f 	bl	80069d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68fa      	ldr	r2, [r7, #12]
 8006940:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2220      	movs	r2, #32
 8006946:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006952:	2300      	movs	r3, #0
}
 8006954:	4618      	mov	r0, r3
 8006956:	3710      	adds	r7, #16
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}

0800695c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b084      	sub	sp, #16
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800696c:	2b01      	cmp	r3, #1
 800696e:	d101      	bne.n	8006974 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006970:	2302      	movs	r3, #2
 8006972:	e02d      	b.n	80069d0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2201      	movs	r2, #1
 8006978:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2224      	movs	r2, #36	@ 0x24
 8006980:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f022 0201 	bic.w	r2, r2, #1
 800699a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	689b      	ldr	r3, [r3, #8]
 80069a2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	683a      	ldr	r2, [r7, #0]
 80069ac:	430a      	orrs	r2, r1
 80069ae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f000 f811 	bl	80069d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	68fa      	ldr	r2, [r7, #12]
 80069bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2220      	movs	r2, #32
 80069c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2200      	movs	r2, #0
 80069ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80069ce:	2300      	movs	r3, #0
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3710      	adds	r7, #16
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}

080069d8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80069d8:	b480      	push	{r7}
 80069da:	b085      	sub	sp, #20
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d108      	bne.n	80069fa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2201      	movs	r2, #1
 80069ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2201      	movs	r2, #1
 80069f4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80069f8:	e031      	b.n	8006a5e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80069fa:	2308      	movs	r3, #8
 80069fc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80069fe:	2308      	movs	r3, #8
 8006a00:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	0e5b      	lsrs	r3, r3, #25
 8006a0a:	b2db      	uxtb	r3, r3
 8006a0c:	f003 0307 	and.w	r3, r3, #7
 8006a10:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	0f5b      	lsrs	r3, r3, #29
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	f003 0307 	and.w	r3, r3, #7
 8006a20:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006a22:	7bbb      	ldrb	r3, [r7, #14]
 8006a24:	7b3a      	ldrb	r2, [r7, #12]
 8006a26:	4911      	ldr	r1, [pc, #68]	@ (8006a6c <UARTEx_SetNbDataToProcess+0x94>)
 8006a28:	5c8a      	ldrb	r2, [r1, r2]
 8006a2a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006a2e:	7b3a      	ldrb	r2, [r7, #12]
 8006a30:	490f      	ldr	r1, [pc, #60]	@ (8006a70 <UARTEx_SetNbDataToProcess+0x98>)
 8006a32:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006a34:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a38:	b29a      	uxth	r2, r3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006a40:	7bfb      	ldrb	r3, [r7, #15]
 8006a42:	7b7a      	ldrb	r2, [r7, #13]
 8006a44:	4909      	ldr	r1, [pc, #36]	@ (8006a6c <UARTEx_SetNbDataToProcess+0x94>)
 8006a46:	5c8a      	ldrb	r2, [r1, r2]
 8006a48:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006a4c:	7b7a      	ldrb	r2, [r7, #13]
 8006a4e:	4908      	ldr	r1, [pc, #32]	@ (8006a70 <UARTEx_SetNbDataToProcess+0x98>)
 8006a50:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006a52:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a56:	b29a      	uxth	r2, r3
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006a5e:	bf00      	nop
 8006a60:	3714      	adds	r7, #20
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	08007fd4 	.word	0x08007fd4
 8006a70:	08007fdc 	.word	0x08007fdc

08006a74 <sniprintf>:
 8006a74:	b40c      	push	{r2, r3}
 8006a76:	b530      	push	{r4, r5, lr}
 8006a78:	4b18      	ldr	r3, [pc, #96]	@ (8006adc <sniprintf+0x68>)
 8006a7a:	1e0c      	subs	r4, r1, #0
 8006a7c:	681d      	ldr	r5, [r3, #0]
 8006a7e:	b09d      	sub	sp, #116	@ 0x74
 8006a80:	da08      	bge.n	8006a94 <sniprintf+0x20>
 8006a82:	238b      	movs	r3, #139	@ 0x8b
 8006a84:	602b      	str	r3, [r5, #0]
 8006a86:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a8a:	b01d      	add	sp, #116	@ 0x74
 8006a8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006a90:	b002      	add	sp, #8
 8006a92:	4770      	bx	lr
 8006a94:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006a98:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006a9c:	f04f 0300 	mov.w	r3, #0
 8006aa0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006aa2:	bf14      	ite	ne
 8006aa4:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8006aa8:	4623      	moveq	r3, r4
 8006aaa:	9304      	str	r3, [sp, #16]
 8006aac:	9307      	str	r3, [sp, #28]
 8006aae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006ab2:	9002      	str	r0, [sp, #8]
 8006ab4:	9006      	str	r0, [sp, #24]
 8006ab6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006aba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006abc:	ab21      	add	r3, sp, #132	@ 0x84
 8006abe:	a902      	add	r1, sp, #8
 8006ac0:	4628      	mov	r0, r5
 8006ac2:	9301      	str	r3, [sp, #4]
 8006ac4:	f000 f9ce 	bl	8006e64 <_svfiprintf_r>
 8006ac8:	1c43      	adds	r3, r0, #1
 8006aca:	bfbc      	itt	lt
 8006acc:	238b      	movlt	r3, #139	@ 0x8b
 8006ace:	602b      	strlt	r3, [r5, #0]
 8006ad0:	2c00      	cmp	r4, #0
 8006ad2:	d0da      	beq.n	8006a8a <sniprintf+0x16>
 8006ad4:	9b02      	ldr	r3, [sp, #8]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	701a      	strb	r2, [r3, #0]
 8006ada:	e7d6      	b.n	8006a8a <sniprintf+0x16>
 8006adc:	20040048 	.word	0x20040048

08006ae0 <std>:
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	b510      	push	{r4, lr}
 8006ae4:	4604      	mov	r4, r0
 8006ae6:	e9c0 3300 	strd	r3, r3, [r0]
 8006aea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006aee:	6083      	str	r3, [r0, #8]
 8006af0:	8181      	strh	r1, [r0, #12]
 8006af2:	6643      	str	r3, [r0, #100]	@ 0x64
 8006af4:	81c2      	strh	r2, [r0, #14]
 8006af6:	6183      	str	r3, [r0, #24]
 8006af8:	4619      	mov	r1, r3
 8006afa:	2208      	movs	r2, #8
 8006afc:	305c      	adds	r0, #92	@ 0x5c
 8006afe:	f000 f921 	bl	8006d44 <memset>
 8006b02:	4b0d      	ldr	r3, [pc, #52]	@ (8006b38 <std+0x58>)
 8006b04:	6263      	str	r3, [r4, #36]	@ 0x24
 8006b06:	4b0d      	ldr	r3, [pc, #52]	@ (8006b3c <std+0x5c>)
 8006b08:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8006b40 <std+0x60>)
 8006b0c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8006b44 <std+0x64>)
 8006b10:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b12:	4b0d      	ldr	r3, [pc, #52]	@ (8006b48 <std+0x68>)
 8006b14:	6224      	str	r4, [r4, #32]
 8006b16:	429c      	cmp	r4, r3
 8006b18:	d006      	beq.n	8006b28 <std+0x48>
 8006b1a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006b1e:	4294      	cmp	r4, r2
 8006b20:	d002      	beq.n	8006b28 <std+0x48>
 8006b22:	33d0      	adds	r3, #208	@ 0xd0
 8006b24:	429c      	cmp	r4, r3
 8006b26:	d105      	bne.n	8006b34 <std+0x54>
 8006b28:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006b2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b30:	f000 b93a 	b.w	8006da8 <__retarget_lock_init_recursive>
 8006b34:	bd10      	pop	{r4, pc}
 8006b36:	bf00      	nop
 8006b38:	080078ad 	.word	0x080078ad
 8006b3c:	080078cf 	.word	0x080078cf
 8006b40:	08007907 	.word	0x08007907
 8006b44:	0800792b 	.word	0x0800792b
 8006b48:	200405dc 	.word	0x200405dc

08006b4c <stdio_exit_handler>:
 8006b4c:	4a02      	ldr	r2, [pc, #8]	@ (8006b58 <stdio_exit_handler+0xc>)
 8006b4e:	4903      	ldr	r1, [pc, #12]	@ (8006b5c <stdio_exit_handler+0x10>)
 8006b50:	4803      	ldr	r0, [pc, #12]	@ (8006b60 <stdio_exit_handler+0x14>)
 8006b52:	f000 b869 	b.w	8006c28 <_fwalk_sglue>
 8006b56:	bf00      	nop
 8006b58:	2004003c 	.word	0x2004003c
 8006b5c:	08007845 	.word	0x08007845
 8006b60:	2004004c 	.word	0x2004004c

08006b64 <cleanup_stdio>:
 8006b64:	6841      	ldr	r1, [r0, #4]
 8006b66:	4b0c      	ldr	r3, [pc, #48]	@ (8006b98 <cleanup_stdio+0x34>)
 8006b68:	4299      	cmp	r1, r3
 8006b6a:	b510      	push	{r4, lr}
 8006b6c:	4604      	mov	r4, r0
 8006b6e:	d001      	beq.n	8006b74 <cleanup_stdio+0x10>
 8006b70:	f000 fe68 	bl	8007844 <_fflush_r>
 8006b74:	68a1      	ldr	r1, [r4, #8]
 8006b76:	4b09      	ldr	r3, [pc, #36]	@ (8006b9c <cleanup_stdio+0x38>)
 8006b78:	4299      	cmp	r1, r3
 8006b7a:	d002      	beq.n	8006b82 <cleanup_stdio+0x1e>
 8006b7c:	4620      	mov	r0, r4
 8006b7e:	f000 fe61 	bl	8007844 <_fflush_r>
 8006b82:	68e1      	ldr	r1, [r4, #12]
 8006b84:	4b06      	ldr	r3, [pc, #24]	@ (8006ba0 <cleanup_stdio+0x3c>)
 8006b86:	4299      	cmp	r1, r3
 8006b88:	d004      	beq.n	8006b94 <cleanup_stdio+0x30>
 8006b8a:	4620      	mov	r0, r4
 8006b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b90:	f000 be58 	b.w	8007844 <_fflush_r>
 8006b94:	bd10      	pop	{r4, pc}
 8006b96:	bf00      	nop
 8006b98:	200405dc 	.word	0x200405dc
 8006b9c:	20040644 	.word	0x20040644
 8006ba0:	200406ac 	.word	0x200406ac

08006ba4 <global_stdio_init.part.0>:
 8006ba4:	b510      	push	{r4, lr}
 8006ba6:	4b0b      	ldr	r3, [pc, #44]	@ (8006bd4 <global_stdio_init.part.0+0x30>)
 8006ba8:	4c0b      	ldr	r4, [pc, #44]	@ (8006bd8 <global_stdio_init.part.0+0x34>)
 8006baa:	4a0c      	ldr	r2, [pc, #48]	@ (8006bdc <global_stdio_init.part.0+0x38>)
 8006bac:	601a      	str	r2, [r3, #0]
 8006bae:	4620      	mov	r0, r4
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	2104      	movs	r1, #4
 8006bb4:	f7ff ff94 	bl	8006ae0 <std>
 8006bb8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	2109      	movs	r1, #9
 8006bc0:	f7ff ff8e 	bl	8006ae0 <std>
 8006bc4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006bc8:	2202      	movs	r2, #2
 8006bca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bce:	2112      	movs	r1, #18
 8006bd0:	f7ff bf86 	b.w	8006ae0 <std>
 8006bd4:	20040714 	.word	0x20040714
 8006bd8:	200405dc 	.word	0x200405dc
 8006bdc:	08006b4d 	.word	0x08006b4d

08006be0 <__sfp_lock_acquire>:
 8006be0:	4801      	ldr	r0, [pc, #4]	@ (8006be8 <__sfp_lock_acquire+0x8>)
 8006be2:	f000 b8e2 	b.w	8006daa <__retarget_lock_acquire_recursive>
 8006be6:	bf00      	nop
 8006be8:	20040719 	.word	0x20040719

08006bec <__sfp_lock_release>:
 8006bec:	4801      	ldr	r0, [pc, #4]	@ (8006bf4 <__sfp_lock_release+0x8>)
 8006bee:	f000 b8dd 	b.w	8006dac <__retarget_lock_release_recursive>
 8006bf2:	bf00      	nop
 8006bf4:	20040719 	.word	0x20040719

08006bf8 <__sinit>:
 8006bf8:	b510      	push	{r4, lr}
 8006bfa:	4604      	mov	r4, r0
 8006bfc:	f7ff fff0 	bl	8006be0 <__sfp_lock_acquire>
 8006c00:	6a23      	ldr	r3, [r4, #32]
 8006c02:	b11b      	cbz	r3, 8006c0c <__sinit+0x14>
 8006c04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c08:	f7ff bff0 	b.w	8006bec <__sfp_lock_release>
 8006c0c:	4b04      	ldr	r3, [pc, #16]	@ (8006c20 <__sinit+0x28>)
 8006c0e:	6223      	str	r3, [r4, #32]
 8006c10:	4b04      	ldr	r3, [pc, #16]	@ (8006c24 <__sinit+0x2c>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d1f5      	bne.n	8006c04 <__sinit+0xc>
 8006c18:	f7ff ffc4 	bl	8006ba4 <global_stdio_init.part.0>
 8006c1c:	e7f2      	b.n	8006c04 <__sinit+0xc>
 8006c1e:	bf00      	nop
 8006c20:	08006b65 	.word	0x08006b65
 8006c24:	20040714 	.word	0x20040714

08006c28 <_fwalk_sglue>:
 8006c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c2c:	4607      	mov	r7, r0
 8006c2e:	4688      	mov	r8, r1
 8006c30:	4614      	mov	r4, r2
 8006c32:	2600      	movs	r6, #0
 8006c34:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c38:	f1b9 0901 	subs.w	r9, r9, #1
 8006c3c:	d505      	bpl.n	8006c4a <_fwalk_sglue+0x22>
 8006c3e:	6824      	ldr	r4, [r4, #0]
 8006c40:	2c00      	cmp	r4, #0
 8006c42:	d1f7      	bne.n	8006c34 <_fwalk_sglue+0xc>
 8006c44:	4630      	mov	r0, r6
 8006c46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c4a:	89ab      	ldrh	r3, [r5, #12]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d907      	bls.n	8006c60 <_fwalk_sglue+0x38>
 8006c50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c54:	3301      	adds	r3, #1
 8006c56:	d003      	beq.n	8006c60 <_fwalk_sglue+0x38>
 8006c58:	4629      	mov	r1, r5
 8006c5a:	4638      	mov	r0, r7
 8006c5c:	47c0      	blx	r8
 8006c5e:	4306      	orrs	r6, r0
 8006c60:	3568      	adds	r5, #104	@ 0x68
 8006c62:	e7e9      	b.n	8006c38 <_fwalk_sglue+0x10>

08006c64 <iprintf>:
 8006c64:	b40f      	push	{r0, r1, r2, r3}
 8006c66:	b507      	push	{r0, r1, r2, lr}
 8006c68:	4906      	ldr	r1, [pc, #24]	@ (8006c84 <iprintf+0x20>)
 8006c6a:	ab04      	add	r3, sp, #16
 8006c6c:	6808      	ldr	r0, [r1, #0]
 8006c6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c72:	6881      	ldr	r1, [r0, #8]
 8006c74:	9301      	str	r3, [sp, #4]
 8006c76:	f000 fa1b 	bl	80070b0 <_vfiprintf_r>
 8006c7a:	b003      	add	sp, #12
 8006c7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c80:	b004      	add	sp, #16
 8006c82:	4770      	bx	lr
 8006c84:	20040048 	.word	0x20040048

08006c88 <_puts_r>:
 8006c88:	6a03      	ldr	r3, [r0, #32]
 8006c8a:	b570      	push	{r4, r5, r6, lr}
 8006c8c:	6884      	ldr	r4, [r0, #8]
 8006c8e:	4605      	mov	r5, r0
 8006c90:	460e      	mov	r6, r1
 8006c92:	b90b      	cbnz	r3, 8006c98 <_puts_r+0x10>
 8006c94:	f7ff ffb0 	bl	8006bf8 <__sinit>
 8006c98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c9a:	07db      	lsls	r3, r3, #31
 8006c9c:	d405      	bmi.n	8006caa <_puts_r+0x22>
 8006c9e:	89a3      	ldrh	r3, [r4, #12]
 8006ca0:	0598      	lsls	r0, r3, #22
 8006ca2:	d402      	bmi.n	8006caa <_puts_r+0x22>
 8006ca4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ca6:	f000 f880 	bl	8006daa <__retarget_lock_acquire_recursive>
 8006caa:	89a3      	ldrh	r3, [r4, #12]
 8006cac:	0719      	lsls	r1, r3, #28
 8006cae:	d502      	bpl.n	8006cb6 <_puts_r+0x2e>
 8006cb0:	6923      	ldr	r3, [r4, #16]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d135      	bne.n	8006d22 <_puts_r+0x9a>
 8006cb6:	4621      	mov	r1, r4
 8006cb8:	4628      	mov	r0, r5
 8006cba:	f000 fea7 	bl	8007a0c <__swsetup_r>
 8006cbe:	b380      	cbz	r0, 8006d22 <_puts_r+0x9a>
 8006cc0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8006cc4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006cc6:	07da      	lsls	r2, r3, #31
 8006cc8:	d405      	bmi.n	8006cd6 <_puts_r+0x4e>
 8006cca:	89a3      	ldrh	r3, [r4, #12]
 8006ccc:	059b      	lsls	r3, r3, #22
 8006cce:	d402      	bmi.n	8006cd6 <_puts_r+0x4e>
 8006cd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006cd2:	f000 f86b 	bl	8006dac <__retarget_lock_release_recursive>
 8006cd6:	4628      	mov	r0, r5
 8006cd8:	bd70      	pop	{r4, r5, r6, pc}
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	da04      	bge.n	8006ce8 <_puts_r+0x60>
 8006cde:	69a2      	ldr	r2, [r4, #24]
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	dc17      	bgt.n	8006d14 <_puts_r+0x8c>
 8006ce4:	290a      	cmp	r1, #10
 8006ce6:	d015      	beq.n	8006d14 <_puts_r+0x8c>
 8006ce8:	6823      	ldr	r3, [r4, #0]
 8006cea:	1c5a      	adds	r2, r3, #1
 8006cec:	6022      	str	r2, [r4, #0]
 8006cee:	7019      	strb	r1, [r3, #0]
 8006cf0:	68a3      	ldr	r3, [r4, #8]
 8006cf2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006cf6:	3b01      	subs	r3, #1
 8006cf8:	60a3      	str	r3, [r4, #8]
 8006cfa:	2900      	cmp	r1, #0
 8006cfc:	d1ed      	bne.n	8006cda <_puts_r+0x52>
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	da11      	bge.n	8006d26 <_puts_r+0x9e>
 8006d02:	4622      	mov	r2, r4
 8006d04:	210a      	movs	r1, #10
 8006d06:	4628      	mov	r0, r5
 8006d08:	f000 fe41 	bl	800798e <__swbuf_r>
 8006d0c:	3001      	adds	r0, #1
 8006d0e:	d0d7      	beq.n	8006cc0 <_puts_r+0x38>
 8006d10:	250a      	movs	r5, #10
 8006d12:	e7d7      	b.n	8006cc4 <_puts_r+0x3c>
 8006d14:	4622      	mov	r2, r4
 8006d16:	4628      	mov	r0, r5
 8006d18:	f000 fe39 	bl	800798e <__swbuf_r>
 8006d1c:	3001      	adds	r0, #1
 8006d1e:	d1e7      	bne.n	8006cf0 <_puts_r+0x68>
 8006d20:	e7ce      	b.n	8006cc0 <_puts_r+0x38>
 8006d22:	3e01      	subs	r6, #1
 8006d24:	e7e4      	b.n	8006cf0 <_puts_r+0x68>
 8006d26:	6823      	ldr	r3, [r4, #0]
 8006d28:	1c5a      	adds	r2, r3, #1
 8006d2a:	6022      	str	r2, [r4, #0]
 8006d2c:	220a      	movs	r2, #10
 8006d2e:	701a      	strb	r2, [r3, #0]
 8006d30:	e7ee      	b.n	8006d10 <_puts_r+0x88>
	...

08006d34 <puts>:
 8006d34:	4b02      	ldr	r3, [pc, #8]	@ (8006d40 <puts+0xc>)
 8006d36:	4601      	mov	r1, r0
 8006d38:	6818      	ldr	r0, [r3, #0]
 8006d3a:	f7ff bfa5 	b.w	8006c88 <_puts_r>
 8006d3e:	bf00      	nop
 8006d40:	20040048 	.word	0x20040048

08006d44 <memset>:
 8006d44:	4402      	add	r2, r0
 8006d46:	4603      	mov	r3, r0
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d100      	bne.n	8006d4e <memset+0xa>
 8006d4c:	4770      	bx	lr
 8006d4e:	f803 1b01 	strb.w	r1, [r3], #1
 8006d52:	e7f9      	b.n	8006d48 <memset+0x4>

08006d54 <__errno>:
 8006d54:	4b01      	ldr	r3, [pc, #4]	@ (8006d5c <__errno+0x8>)
 8006d56:	6818      	ldr	r0, [r3, #0]
 8006d58:	4770      	bx	lr
 8006d5a:	bf00      	nop
 8006d5c:	20040048 	.word	0x20040048

08006d60 <__libc_init_array>:
 8006d60:	b570      	push	{r4, r5, r6, lr}
 8006d62:	4d0d      	ldr	r5, [pc, #52]	@ (8006d98 <__libc_init_array+0x38>)
 8006d64:	4c0d      	ldr	r4, [pc, #52]	@ (8006d9c <__libc_init_array+0x3c>)
 8006d66:	1b64      	subs	r4, r4, r5
 8006d68:	10a4      	asrs	r4, r4, #2
 8006d6a:	2600      	movs	r6, #0
 8006d6c:	42a6      	cmp	r6, r4
 8006d6e:	d109      	bne.n	8006d84 <__libc_init_array+0x24>
 8006d70:	4d0b      	ldr	r5, [pc, #44]	@ (8006da0 <__libc_init_array+0x40>)
 8006d72:	4c0c      	ldr	r4, [pc, #48]	@ (8006da4 <__libc_init_array+0x44>)
 8006d74:	f000 fff4 	bl	8007d60 <_init>
 8006d78:	1b64      	subs	r4, r4, r5
 8006d7a:	10a4      	asrs	r4, r4, #2
 8006d7c:	2600      	movs	r6, #0
 8006d7e:	42a6      	cmp	r6, r4
 8006d80:	d105      	bne.n	8006d8e <__libc_init_array+0x2e>
 8006d82:	bd70      	pop	{r4, r5, r6, pc}
 8006d84:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d88:	4798      	blx	r3
 8006d8a:	3601      	adds	r6, #1
 8006d8c:	e7ee      	b.n	8006d6c <__libc_init_array+0xc>
 8006d8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d92:	4798      	blx	r3
 8006d94:	3601      	adds	r6, #1
 8006d96:	e7f2      	b.n	8006d7e <__libc_init_array+0x1e>
 8006d98:	08008020 	.word	0x08008020
 8006d9c:	08008020 	.word	0x08008020
 8006da0:	08008020 	.word	0x08008020
 8006da4:	08008024 	.word	0x08008024

08006da8 <__retarget_lock_init_recursive>:
 8006da8:	4770      	bx	lr

08006daa <__retarget_lock_acquire_recursive>:
 8006daa:	4770      	bx	lr

08006dac <__retarget_lock_release_recursive>:
 8006dac:	4770      	bx	lr

08006dae <__ssputs_r>:
 8006dae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006db2:	688e      	ldr	r6, [r1, #8]
 8006db4:	461f      	mov	r7, r3
 8006db6:	42be      	cmp	r6, r7
 8006db8:	680b      	ldr	r3, [r1, #0]
 8006dba:	4682      	mov	sl, r0
 8006dbc:	460c      	mov	r4, r1
 8006dbe:	4690      	mov	r8, r2
 8006dc0:	d82d      	bhi.n	8006e1e <__ssputs_r+0x70>
 8006dc2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006dc6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006dca:	d026      	beq.n	8006e1a <__ssputs_r+0x6c>
 8006dcc:	6965      	ldr	r5, [r4, #20]
 8006dce:	6909      	ldr	r1, [r1, #16]
 8006dd0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006dd4:	eba3 0901 	sub.w	r9, r3, r1
 8006dd8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ddc:	1c7b      	adds	r3, r7, #1
 8006dde:	444b      	add	r3, r9
 8006de0:	106d      	asrs	r5, r5, #1
 8006de2:	429d      	cmp	r5, r3
 8006de4:	bf38      	it	cc
 8006de6:	461d      	movcc	r5, r3
 8006de8:	0553      	lsls	r3, r2, #21
 8006dea:	d527      	bpl.n	8006e3c <__ssputs_r+0x8e>
 8006dec:	4629      	mov	r1, r5
 8006dee:	f000 fa99 	bl	8007324 <_malloc_r>
 8006df2:	4606      	mov	r6, r0
 8006df4:	b360      	cbz	r0, 8006e50 <__ssputs_r+0xa2>
 8006df6:	6921      	ldr	r1, [r4, #16]
 8006df8:	464a      	mov	r2, r9
 8006dfa:	f000 ff51 	bl	8007ca0 <memcpy>
 8006dfe:	89a3      	ldrh	r3, [r4, #12]
 8006e00:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006e04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e08:	81a3      	strh	r3, [r4, #12]
 8006e0a:	6126      	str	r6, [r4, #16]
 8006e0c:	6165      	str	r5, [r4, #20]
 8006e0e:	444e      	add	r6, r9
 8006e10:	eba5 0509 	sub.w	r5, r5, r9
 8006e14:	6026      	str	r6, [r4, #0]
 8006e16:	60a5      	str	r5, [r4, #8]
 8006e18:	463e      	mov	r6, r7
 8006e1a:	42be      	cmp	r6, r7
 8006e1c:	d900      	bls.n	8006e20 <__ssputs_r+0x72>
 8006e1e:	463e      	mov	r6, r7
 8006e20:	6820      	ldr	r0, [r4, #0]
 8006e22:	4632      	mov	r2, r6
 8006e24:	4641      	mov	r1, r8
 8006e26:	f000 fea9 	bl	8007b7c <memmove>
 8006e2a:	68a3      	ldr	r3, [r4, #8]
 8006e2c:	1b9b      	subs	r3, r3, r6
 8006e2e:	60a3      	str	r3, [r4, #8]
 8006e30:	6823      	ldr	r3, [r4, #0]
 8006e32:	4433      	add	r3, r6
 8006e34:	6023      	str	r3, [r4, #0]
 8006e36:	2000      	movs	r0, #0
 8006e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e3c:	462a      	mov	r2, r5
 8006e3e:	f000 fd78 	bl	8007932 <_realloc_r>
 8006e42:	4606      	mov	r6, r0
 8006e44:	2800      	cmp	r0, #0
 8006e46:	d1e0      	bne.n	8006e0a <__ssputs_r+0x5c>
 8006e48:	6921      	ldr	r1, [r4, #16]
 8006e4a:	4650      	mov	r0, sl
 8006e4c:	f000 ff36 	bl	8007cbc <_free_r>
 8006e50:	230c      	movs	r3, #12
 8006e52:	f8ca 3000 	str.w	r3, [sl]
 8006e56:	89a3      	ldrh	r3, [r4, #12]
 8006e58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e5c:	81a3      	strh	r3, [r4, #12]
 8006e5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e62:	e7e9      	b.n	8006e38 <__ssputs_r+0x8a>

08006e64 <_svfiprintf_r>:
 8006e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e68:	4698      	mov	r8, r3
 8006e6a:	898b      	ldrh	r3, [r1, #12]
 8006e6c:	061b      	lsls	r3, r3, #24
 8006e6e:	b09d      	sub	sp, #116	@ 0x74
 8006e70:	4607      	mov	r7, r0
 8006e72:	460d      	mov	r5, r1
 8006e74:	4614      	mov	r4, r2
 8006e76:	d510      	bpl.n	8006e9a <_svfiprintf_r+0x36>
 8006e78:	690b      	ldr	r3, [r1, #16]
 8006e7a:	b973      	cbnz	r3, 8006e9a <_svfiprintf_r+0x36>
 8006e7c:	2140      	movs	r1, #64	@ 0x40
 8006e7e:	f000 fa51 	bl	8007324 <_malloc_r>
 8006e82:	6028      	str	r0, [r5, #0]
 8006e84:	6128      	str	r0, [r5, #16]
 8006e86:	b930      	cbnz	r0, 8006e96 <_svfiprintf_r+0x32>
 8006e88:	230c      	movs	r3, #12
 8006e8a:	603b      	str	r3, [r7, #0]
 8006e8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e90:	b01d      	add	sp, #116	@ 0x74
 8006e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e96:	2340      	movs	r3, #64	@ 0x40
 8006e98:	616b      	str	r3, [r5, #20]
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e9e:	2320      	movs	r3, #32
 8006ea0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006ea4:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ea8:	2330      	movs	r3, #48	@ 0x30
 8006eaa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007048 <_svfiprintf_r+0x1e4>
 8006eae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006eb2:	f04f 0901 	mov.w	r9, #1
 8006eb6:	4623      	mov	r3, r4
 8006eb8:	469a      	mov	sl, r3
 8006eba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ebe:	b10a      	cbz	r2, 8006ec4 <_svfiprintf_r+0x60>
 8006ec0:	2a25      	cmp	r2, #37	@ 0x25
 8006ec2:	d1f9      	bne.n	8006eb8 <_svfiprintf_r+0x54>
 8006ec4:	ebba 0b04 	subs.w	fp, sl, r4
 8006ec8:	d00b      	beq.n	8006ee2 <_svfiprintf_r+0x7e>
 8006eca:	465b      	mov	r3, fp
 8006ecc:	4622      	mov	r2, r4
 8006ece:	4629      	mov	r1, r5
 8006ed0:	4638      	mov	r0, r7
 8006ed2:	f7ff ff6c 	bl	8006dae <__ssputs_r>
 8006ed6:	3001      	adds	r0, #1
 8006ed8:	f000 80a7 	beq.w	800702a <_svfiprintf_r+0x1c6>
 8006edc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ede:	445a      	add	r2, fp
 8006ee0:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ee2:	f89a 3000 	ldrb.w	r3, [sl]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	f000 809f 	beq.w	800702a <_svfiprintf_r+0x1c6>
 8006eec:	2300      	movs	r3, #0
 8006eee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ef2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ef6:	f10a 0a01 	add.w	sl, sl, #1
 8006efa:	9304      	str	r3, [sp, #16]
 8006efc:	9307      	str	r3, [sp, #28]
 8006efe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006f02:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f04:	4654      	mov	r4, sl
 8006f06:	2205      	movs	r2, #5
 8006f08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f0c:	484e      	ldr	r0, [pc, #312]	@ (8007048 <_svfiprintf_r+0x1e4>)
 8006f0e:	f7f9 f97f 	bl	8000210 <memchr>
 8006f12:	9a04      	ldr	r2, [sp, #16]
 8006f14:	b9d8      	cbnz	r0, 8006f4e <_svfiprintf_r+0xea>
 8006f16:	06d0      	lsls	r0, r2, #27
 8006f18:	bf44      	itt	mi
 8006f1a:	2320      	movmi	r3, #32
 8006f1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f20:	0711      	lsls	r1, r2, #28
 8006f22:	bf44      	itt	mi
 8006f24:	232b      	movmi	r3, #43	@ 0x2b
 8006f26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f2a:	f89a 3000 	ldrb.w	r3, [sl]
 8006f2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f30:	d015      	beq.n	8006f5e <_svfiprintf_r+0xfa>
 8006f32:	9a07      	ldr	r2, [sp, #28]
 8006f34:	4654      	mov	r4, sl
 8006f36:	2000      	movs	r0, #0
 8006f38:	f04f 0c0a 	mov.w	ip, #10
 8006f3c:	4621      	mov	r1, r4
 8006f3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f42:	3b30      	subs	r3, #48	@ 0x30
 8006f44:	2b09      	cmp	r3, #9
 8006f46:	d94b      	bls.n	8006fe0 <_svfiprintf_r+0x17c>
 8006f48:	b1b0      	cbz	r0, 8006f78 <_svfiprintf_r+0x114>
 8006f4a:	9207      	str	r2, [sp, #28]
 8006f4c:	e014      	b.n	8006f78 <_svfiprintf_r+0x114>
 8006f4e:	eba0 0308 	sub.w	r3, r0, r8
 8006f52:	fa09 f303 	lsl.w	r3, r9, r3
 8006f56:	4313      	orrs	r3, r2
 8006f58:	9304      	str	r3, [sp, #16]
 8006f5a:	46a2      	mov	sl, r4
 8006f5c:	e7d2      	b.n	8006f04 <_svfiprintf_r+0xa0>
 8006f5e:	9b03      	ldr	r3, [sp, #12]
 8006f60:	1d19      	adds	r1, r3, #4
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	9103      	str	r1, [sp, #12]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	bfbb      	ittet	lt
 8006f6a:	425b      	neglt	r3, r3
 8006f6c:	f042 0202 	orrlt.w	r2, r2, #2
 8006f70:	9307      	strge	r3, [sp, #28]
 8006f72:	9307      	strlt	r3, [sp, #28]
 8006f74:	bfb8      	it	lt
 8006f76:	9204      	strlt	r2, [sp, #16]
 8006f78:	7823      	ldrb	r3, [r4, #0]
 8006f7a:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f7c:	d10a      	bne.n	8006f94 <_svfiprintf_r+0x130>
 8006f7e:	7863      	ldrb	r3, [r4, #1]
 8006f80:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f82:	d132      	bne.n	8006fea <_svfiprintf_r+0x186>
 8006f84:	9b03      	ldr	r3, [sp, #12]
 8006f86:	1d1a      	adds	r2, r3, #4
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	9203      	str	r2, [sp, #12]
 8006f8c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006f90:	3402      	adds	r4, #2
 8006f92:	9305      	str	r3, [sp, #20]
 8006f94:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007058 <_svfiprintf_r+0x1f4>
 8006f98:	7821      	ldrb	r1, [r4, #0]
 8006f9a:	2203      	movs	r2, #3
 8006f9c:	4650      	mov	r0, sl
 8006f9e:	f7f9 f937 	bl	8000210 <memchr>
 8006fa2:	b138      	cbz	r0, 8006fb4 <_svfiprintf_r+0x150>
 8006fa4:	9b04      	ldr	r3, [sp, #16]
 8006fa6:	eba0 000a 	sub.w	r0, r0, sl
 8006faa:	2240      	movs	r2, #64	@ 0x40
 8006fac:	4082      	lsls	r2, r0
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	3401      	adds	r4, #1
 8006fb2:	9304      	str	r3, [sp, #16]
 8006fb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fb8:	4824      	ldr	r0, [pc, #144]	@ (800704c <_svfiprintf_r+0x1e8>)
 8006fba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006fbe:	2206      	movs	r2, #6
 8006fc0:	f7f9 f926 	bl	8000210 <memchr>
 8006fc4:	2800      	cmp	r0, #0
 8006fc6:	d036      	beq.n	8007036 <_svfiprintf_r+0x1d2>
 8006fc8:	4b21      	ldr	r3, [pc, #132]	@ (8007050 <_svfiprintf_r+0x1ec>)
 8006fca:	bb1b      	cbnz	r3, 8007014 <_svfiprintf_r+0x1b0>
 8006fcc:	9b03      	ldr	r3, [sp, #12]
 8006fce:	3307      	adds	r3, #7
 8006fd0:	f023 0307 	bic.w	r3, r3, #7
 8006fd4:	3308      	adds	r3, #8
 8006fd6:	9303      	str	r3, [sp, #12]
 8006fd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fda:	4433      	add	r3, r6
 8006fdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fde:	e76a      	b.n	8006eb6 <_svfiprintf_r+0x52>
 8006fe0:	fb0c 3202 	mla	r2, ip, r2, r3
 8006fe4:	460c      	mov	r4, r1
 8006fe6:	2001      	movs	r0, #1
 8006fe8:	e7a8      	b.n	8006f3c <_svfiprintf_r+0xd8>
 8006fea:	2300      	movs	r3, #0
 8006fec:	3401      	adds	r4, #1
 8006fee:	9305      	str	r3, [sp, #20]
 8006ff0:	4619      	mov	r1, r3
 8006ff2:	f04f 0c0a 	mov.w	ip, #10
 8006ff6:	4620      	mov	r0, r4
 8006ff8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ffc:	3a30      	subs	r2, #48	@ 0x30
 8006ffe:	2a09      	cmp	r2, #9
 8007000:	d903      	bls.n	800700a <_svfiprintf_r+0x1a6>
 8007002:	2b00      	cmp	r3, #0
 8007004:	d0c6      	beq.n	8006f94 <_svfiprintf_r+0x130>
 8007006:	9105      	str	r1, [sp, #20]
 8007008:	e7c4      	b.n	8006f94 <_svfiprintf_r+0x130>
 800700a:	fb0c 2101 	mla	r1, ip, r1, r2
 800700e:	4604      	mov	r4, r0
 8007010:	2301      	movs	r3, #1
 8007012:	e7f0      	b.n	8006ff6 <_svfiprintf_r+0x192>
 8007014:	ab03      	add	r3, sp, #12
 8007016:	9300      	str	r3, [sp, #0]
 8007018:	462a      	mov	r2, r5
 800701a:	4b0e      	ldr	r3, [pc, #56]	@ (8007054 <_svfiprintf_r+0x1f0>)
 800701c:	a904      	add	r1, sp, #16
 800701e:	4638      	mov	r0, r7
 8007020:	f3af 8000 	nop.w
 8007024:	1c42      	adds	r2, r0, #1
 8007026:	4606      	mov	r6, r0
 8007028:	d1d6      	bne.n	8006fd8 <_svfiprintf_r+0x174>
 800702a:	89ab      	ldrh	r3, [r5, #12]
 800702c:	065b      	lsls	r3, r3, #25
 800702e:	f53f af2d 	bmi.w	8006e8c <_svfiprintf_r+0x28>
 8007032:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007034:	e72c      	b.n	8006e90 <_svfiprintf_r+0x2c>
 8007036:	ab03      	add	r3, sp, #12
 8007038:	9300      	str	r3, [sp, #0]
 800703a:	462a      	mov	r2, r5
 800703c:	4b05      	ldr	r3, [pc, #20]	@ (8007054 <_svfiprintf_r+0x1f0>)
 800703e:	a904      	add	r1, sp, #16
 8007040:	4638      	mov	r0, r7
 8007042:	f000 fa5d 	bl	8007500 <_printf_i>
 8007046:	e7ed      	b.n	8007024 <_svfiprintf_r+0x1c0>
 8007048:	08007fe4 	.word	0x08007fe4
 800704c:	08007fee 	.word	0x08007fee
 8007050:	00000000 	.word	0x00000000
 8007054:	08006daf 	.word	0x08006daf
 8007058:	08007fea 	.word	0x08007fea

0800705c <__sfputc_r>:
 800705c:	6893      	ldr	r3, [r2, #8]
 800705e:	3b01      	subs	r3, #1
 8007060:	2b00      	cmp	r3, #0
 8007062:	b410      	push	{r4}
 8007064:	6093      	str	r3, [r2, #8]
 8007066:	da08      	bge.n	800707a <__sfputc_r+0x1e>
 8007068:	6994      	ldr	r4, [r2, #24]
 800706a:	42a3      	cmp	r3, r4
 800706c:	db01      	blt.n	8007072 <__sfputc_r+0x16>
 800706e:	290a      	cmp	r1, #10
 8007070:	d103      	bne.n	800707a <__sfputc_r+0x1e>
 8007072:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007076:	f000 bc8a 	b.w	800798e <__swbuf_r>
 800707a:	6813      	ldr	r3, [r2, #0]
 800707c:	1c58      	adds	r0, r3, #1
 800707e:	6010      	str	r0, [r2, #0]
 8007080:	7019      	strb	r1, [r3, #0]
 8007082:	4608      	mov	r0, r1
 8007084:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007088:	4770      	bx	lr

0800708a <__sfputs_r>:
 800708a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800708c:	4606      	mov	r6, r0
 800708e:	460f      	mov	r7, r1
 8007090:	4614      	mov	r4, r2
 8007092:	18d5      	adds	r5, r2, r3
 8007094:	42ac      	cmp	r4, r5
 8007096:	d101      	bne.n	800709c <__sfputs_r+0x12>
 8007098:	2000      	movs	r0, #0
 800709a:	e007      	b.n	80070ac <__sfputs_r+0x22>
 800709c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070a0:	463a      	mov	r2, r7
 80070a2:	4630      	mov	r0, r6
 80070a4:	f7ff ffda 	bl	800705c <__sfputc_r>
 80070a8:	1c43      	adds	r3, r0, #1
 80070aa:	d1f3      	bne.n	8007094 <__sfputs_r+0xa>
 80070ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080070b0 <_vfiprintf_r>:
 80070b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070b4:	460d      	mov	r5, r1
 80070b6:	b09d      	sub	sp, #116	@ 0x74
 80070b8:	4614      	mov	r4, r2
 80070ba:	4698      	mov	r8, r3
 80070bc:	4606      	mov	r6, r0
 80070be:	b118      	cbz	r0, 80070c8 <_vfiprintf_r+0x18>
 80070c0:	6a03      	ldr	r3, [r0, #32]
 80070c2:	b90b      	cbnz	r3, 80070c8 <_vfiprintf_r+0x18>
 80070c4:	f7ff fd98 	bl	8006bf8 <__sinit>
 80070c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80070ca:	07d9      	lsls	r1, r3, #31
 80070cc:	d405      	bmi.n	80070da <_vfiprintf_r+0x2a>
 80070ce:	89ab      	ldrh	r3, [r5, #12]
 80070d0:	059a      	lsls	r2, r3, #22
 80070d2:	d402      	bmi.n	80070da <_vfiprintf_r+0x2a>
 80070d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80070d6:	f7ff fe68 	bl	8006daa <__retarget_lock_acquire_recursive>
 80070da:	89ab      	ldrh	r3, [r5, #12]
 80070dc:	071b      	lsls	r3, r3, #28
 80070de:	d501      	bpl.n	80070e4 <_vfiprintf_r+0x34>
 80070e0:	692b      	ldr	r3, [r5, #16]
 80070e2:	b99b      	cbnz	r3, 800710c <_vfiprintf_r+0x5c>
 80070e4:	4629      	mov	r1, r5
 80070e6:	4630      	mov	r0, r6
 80070e8:	f000 fc90 	bl	8007a0c <__swsetup_r>
 80070ec:	b170      	cbz	r0, 800710c <_vfiprintf_r+0x5c>
 80070ee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80070f0:	07dc      	lsls	r4, r3, #31
 80070f2:	d504      	bpl.n	80070fe <_vfiprintf_r+0x4e>
 80070f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80070f8:	b01d      	add	sp, #116	@ 0x74
 80070fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070fe:	89ab      	ldrh	r3, [r5, #12]
 8007100:	0598      	lsls	r0, r3, #22
 8007102:	d4f7      	bmi.n	80070f4 <_vfiprintf_r+0x44>
 8007104:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007106:	f7ff fe51 	bl	8006dac <__retarget_lock_release_recursive>
 800710a:	e7f3      	b.n	80070f4 <_vfiprintf_r+0x44>
 800710c:	2300      	movs	r3, #0
 800710e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007110:	2320      	movs	r3, #32
 8007112:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007116:	f8cd 800c 	str.w	r8, [sp, #12]
 800711a:	2330      	movs	r3, #48	@ 0x30
 800711c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80072cc <_vfiprintf_r+0x21c>
 8007120:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007124:	f04f 0901 	mov.w	r9, #1
 8007128:	4623      	mov	r3, r4
 800712a:	469a      	mov	sl, r3
 800712c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007130:	b10a      	cbz	r2, 8007136 <_vfiprintf_r+0x86>
 8007132:	2a25      	cmp	r2, #37	@ 0x25
 8007134:	d1f9      	bne.n	800712a <_vfiprintf_r+0x7a>
 8007136:	ebba 0b04 	subs.w	fp, sl, r4
 800713a:	d00b      	beq.n	8007154 <_vfiprintf_r+0xa4>
 800713c:	465b      	mov	r3, fp
 800713e:	4622      	mov	r2, r4
 8007140:	4629      	mov	r1, r5
 8007142:	4630      	mov	r0, r6
 8007144:	f7ff ffa1 	bl	800708a <__sfputs_r>
 8007148:	3001      	adds	r0, #1
 800714a:	f000 80a7 	beq.w	800729c <_vfiprintf_r+0x1ec>
 800714e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007150:	445a      	add	r2, fp
 8007152:	9209      	str	r2, [sp, #36]	@ 0x24
 8007154:	f89a 3000 	ldrb.w	r3, [sl]
 8007158:	2b00      	cmp	r3, #0
 800715a:	f000 809f 	beq.w	800729c <_vfiprintf_r+0x1ec>
 800715e:	2300      	movs	r3, #0
 8007160:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007164:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007168:	f10a 0a01 	add.w	sl, sl, #1
 800716c:	9304      	str	r3, [sp, #16]
 800716e:	9307      	str	r3, [sp, #28]
 8007170:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007174:	931a      	str	r3, [sp, #104]	@ 0x68
 8007176:	4654      	mov	r4, sl
 8007178:	2205      	movs	r2, #5
 800717a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800717e:	4853      	ldr	r0, [pc, #332]	@ (80072cc <_vfiprintf_r+0x21c>)
 8007180:	f7f9 f846 	bl	8000210 <memchr>
 8007184:	9a04      	ldr	r2, [sp, #16]
 8007186:	b9d8      	cbnz	r0, 80071c0 <_vfiprintf_r+0x110>
 8007188:	06d1      	lsls	r1, r2, #27
 800718a:	bf44      	itt	mi
 800718c:	2320      	movmi	r3, #32
 800718e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007192:	0713      	lsls	r3, r2, #28
 8007194:	bf44      	itt	mi
 8007196:	232b      	movmi	r3, #43	@ 0x2b
 8007198:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800719c:	f89a 3000 	ldrb.w	r3, [sl]
 80071a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80071a2:	d015      	beq.n	80071d0 <_vfiprintf_r+0x120>
 80071a4:	9a07      	ldr	r2, [sp, #28]
 80071a6:	4654      	mov	r4, sl
 80071a8:	2000      	movs	r0, #0
 80071aa:	f04f 0c0a 	mov.w	ip, #10
 80071ae:	4621      	mov	r1, r4
 80071b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071b4:	3b30      	subs	r3, #48	@ 0x30
 80071b6:	2b09      	cmp	r3, #9
 80071b8:	d94b      	bls.n	8007252 <_vfiprintf_r+0x1a2>
 80071ba:	b1b0      	cbz	r0, 80071ea <_vfiprintf_r+0x13a>
 80071bc:	9207      	str	r2, [sp, #28]
 80071be:	e014      	b.n	80071ea <_vfiprintf_r+0x13a>
 80071c0:	eba0 0308 	sub.w	r3, r0, r8
 80071c4:	fa09 f303 	lsl.w	r3, r9, r3
 80071c8:	4313      	orrs	r3, r2
 80071ca:	9304      	str	r3, [sp, #16]
 80071cc:	46a2      	mov	sl, r4
 80071ce:	e7d2      	b.n	8007176 <_vfiprintf_r+0xc6>
 80071d0:	9b03      	ldr	r3, [sp, #12]
 80071d2:	1d19      	adds	r1, r3, #4
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	9103      	str	r1, [sp, #12]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	bfbb      	ittet	lt
 80071dc:	425b      	neglt	r3, r3
 80071de:	f042 0202 	orrlt.w	r2, r2, #2
 80071e2:	9307      	strge	r3, [sp, #28]
 80071e4:	9307      	strlt	r3, [sp, #28]
 80071e6:	bfb8      	it	lt
 80071e8:	9204      	strlt	r2, [sp, #16]
 80071ea:	7823      	ldrb	r3, [r4, #0]
 80071ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80071ee:	d10a      	bne.n	8007206 <_vfiprintf_r+0x156>
 80071f0:	7863      	ldrb	r3, [r4, #1]
 80071f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80071f4:	d132      	bne.n	800725c <_vfiprintf_r+0x1ac>
 80071f6:	9b03      	ldr	r3, [sp, #12]
 80071f8:	1d1a      	adds	r2, r3, #4
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	9203      	str	r2, [sp, #12]
 80071fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007202:	3402      	adds	r4, #2
 8007204:	9305      	str	r3, [sp, #20]
 8007206:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80072dc <_vfiprintf_r+0x22c>
 800720a:	7821      	ldrb	r1, [r4, #0]
 800720c:	2203      	movs	r2, #3
 800720e:	4650      	mov	r0, sl
 8007210:	f7f8 fffe 	bl	8000210 <memchr>
 8007214:	b138      	cbz	r0, 8007226 <_vfiprintf_r+0x176>
 8007216:	9b04      	ldr	r3, [sp, #16]
 8007218:	eba0 000a 	sub.w	r0, r0, sl
 800721c:	2240      	movs	r2, #64	@ 0x40
 800721e:	4082      	lsls	r2, r0
 8007220:	4313      	orrs	r3, r2
 8007222:	3401      	adds	r4, #1
 8007224:	9304      	str	r3, [sp, #16]
 8007226:	f814 1b01 	ldrb.w	r1, [r4], #1
 800722a:	4829      	ldr	r0, [pc, #164]	@ (80072d0 <_vfiprintf_r+0x220>)
 800722c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007230:	2206      	movs	r2, #6
 8007232:	f7f8 ffed 	bl	8000210 <memchr>
 8007236:	2800      	cmp	r0, #0
 8007238:	d03f      	beq.n	80072ba <_vfiprintf_r+0x20a>
 800723a:	4b26      	ldr	r3, [pc, #152]	@ (80072d4 <_vfiprintf_r+0x224>)
 800723c:	bb1b      	cbnz	r3, 8007286 <_vfiprintf_r+0x1d6>
 800723e:	9b03      	ldr	r3, [sp, #12]
 8007240:	3307      	adds	r3, #7
 8007242:	f023 0307 	bic.w	r3, r3, #7
 8007246:	3308      	adds	r3, #8
 8007248:	9303      	str	r3, [sp, #12]
 800724a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800724c:	443b      	add	r3, r7
 800724e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007250:	e76a      	b.n	8007128 <_vfiprintf_r+0x78>
 8007252:	fb0c 3202 	mla	r2, ip, r2, r3
 8007256:	460c      	mov	r4, r1
 8007258:	2001      	movs	r0, #1
 800725a:	e7a8      	b.n	80071ae <_vfiprintf_r+0xfe>
 800725c:	2300      	movs	r3, #0
 800725e:	3401      	adds	r4, #1
 8007260:	9305      	str	r3, [sp, #20]
 8007262:	4619      	mov	r1, r3
 8007264:	f04f 0c0a 	mov.w	ip, #10
 8007268:	4620      	mov	r0, r4
 800726a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800726e:	3a30      	subs	r2, #48	@ 0x30
 8007270:	2a09      	cmp	r2, #9
 8007272:	d903      	bls.n	800727c <_vfiprintf_r+0x1cc>
 8007274:	2b00      	cmp	r3, #0
 8007276:	d0c6      	beq.n	8007206 <_vfiprintf_r+0x156>
 8007278:	9105      	str	r1, [sp, #20]
 800727a:	e7c4      	b.n	8007206 <_vfiprintf_r+0x156>
 800727c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007280:	4604      	mov	r4, r0
 8007282:	2301      	movs	r3, #1
 8007284:	e7f0      	b.n	8007268 <_vfiprintf_r+0x1b8>
 8007286:	ab03      	add	r3, sp, #12
 8007288:	9300      	str	r3, [sp, #0]
 800728a:	462a      	mov	r2, r5
 800728c:	4b12      	ldr	r3, [pc, #72]	@ (80072d8 <_vfiprintf_r+0x228>)
 800728e:	a904      	add	r1, sp, #16
 8007290:	4630      	mov	r0, r6
 8007292:	f3af 8000 	nop.w
 8007296:	4607      	mov	r7, r0
 8007298:	1c78      	adds	r0, r7, #1
 800729a:	d1d6      	bne.n	800724a <_vfiprintf_r+0x19a>
 800729c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800729e:	07d9      	lsls	r1, r3, #31
 80072a0:	d405      	bmi.n	80072ae <_vfiprintf_r+0x1fe>
 80072a2:	89ab      	ldrh	r3, [r5, #12]
 80072a4:	059a      	lsls	r2, r3, #22
 80072a6:	d402      	bmi.n	80072ae <_vfiprintf_r+0x1fe>
 80072a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072aa:	f7ff fd7f 	bl	8006dac <__retarget_lock_release_recursive>
 80072ae:	89ab      	ldrh	r3, [r5, #12]
 80072b0:	065b      	lsls	r3, r3, #25
 80072b2:	f53f af1f 	bmi.w	80070f4 <_vfiprintf_r+0x44>
 80072b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072b8:	e71e      	b.n	80070f8 <_vfiprintf_r+0x48>
 80072ba:	ab03      	add	r3, sp, #12
 80072bc:	9300      	str	r3, [sp, #0]
 80072be:	462a      	mov	r2, r5
 80072c0:	4b05      	ldr	r3, [pc, #20]	@ (80072d8 <_vfiprintf_r+0x228>)
 80072c2:	a904      	add	r1, sp, #16
 80072c4:	4630      	mov	r0, r6
 80072c6:	f000 f91b 	bl	8007500 <_printf_i>
 80072ca:	e7e4      	b.n	8007296 <_vfiprintf_r+0x1e6>
 80072cc:	08007fe4 	.word	0x08007fe4
 80072d0:	08007fee 	.word	0x08007fee
 80072d4:	00000000 	.word	0x00000000
 80072d8:	0800708b 	.word	0x0800708b
 80072dc:	08007fea 	.word	0x08007fea

080072e0 <sbrk_aligned>:
 80072e0:	b570      	push	{r4, r5, r6, lr}
 80072e2:	4e0f      	ldr	r6, [pc, #60]	@ (8007320 <sbrk_aligned+0x40>)
 80072e4:	460c      	mov	r4, r1
 80072e6:	6831      	ldr	r1, [r6, #0]
 80072e8:	4605      	mov	r5, r0
 80072ea:	b911      	cbnz	r1, 80072f2 <sbrk_aligned+0x12>
 80072ec:	f000 fc94 	bl	8007c18 <_sbrk_r>
 80072f0:	6030      	str	r0, [r6, #0]
 80072f2:	4621      	mov	r1, r4
 80072f4:	4628      	mov	r0, r5
 80072f6:	f000 fc8f 	bl	8007c18 <_sbrk_r>
 80072fa:	1c43      	adds	r3, r0, #1
 80072fc:	d103      	bne.n	8007306 <sbrk_aligned+0x26>
 80072fe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007302:	4620      	mov	r0, r4
 8007304:	bd70      	pop	{r4, r5, r6, pc}
 8007306:	1cc4      	adds	r4, r0, #3
 8007308:	f024 0403 	bic.w	r4, r4, #3
 800730c:	42a0      	cmp	r0, r4
 800730e:	d0f8      	beq.n	8007302 <sbrk_aligned+0x22>
 8007310:	1a21      	subs	r1, r4, r0
 8007312:	4628      	mov	r0, r5
 8007314:	f000 fc80 	bl	8007c18 <_sbrk_r>
 8007318:	3001      	adds	r0, #1
 800731a:	d1f2      	bne.n	8007302 <sbrk_aligned+0x22>
 800731c:	e7ef      	b.n	80072fe <sbrk_aligned+0x1e>
 800731e:	bf00      	nop
 8007320:	2004071c 	.word	0x2004071c

08007324 <_malloc_r>:
 8007324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007328:	1ccd      	adds	r5, r1, #3
 800732a:	f025 0503 	bic.w	r5, r5, #3
 800732e:	3508      	adds	r5, #8
 8007330:	2d0c      	cmp	r5, #12
 8007332:	bf38      	it	cc
 8007334:	250c      	movcc	r5, #12
 8007336:	2d00      	cmp	r5, #0
 8007338:	4606      	mov	r6, r0
 800733a:	db01      	blt.n	8007340 <_malloc_r+0x1c>
 800733c:	42a9      	cmp	r1, r5
 800733e:	d904      	bls.n	800734a <_malloc_r+0x26>
 8007340:	230c      	movs	r3, #12
 8007342:	6033      	str	r3, [r6, #0]
 8007344:	2000      	movs	r0, #0
 8007346:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800734a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007420 <_malloc_r+0xfc>
 800734e:	f000 faa1 	bl	8007894 <__malloc_lock>
 8007352:	f8d8 3000 	ldr.w	r3, [r8]
 8007356:	461c      	mov	r4, r3
 8007358:	bb44      	cbnz	r4, 80073ac <_malloc_r+0x88>
 800735a:	4629      	mov	r1, r5
 800735c:	4630      	mov	r0, r6
 800735e:	f7ff ffbf 	bl	80072e0 <sbrk_aligned>
 8007362:	1c43      	adds	r3, r0, #1
 8007364:	4604      	mov	r4, r0
 8007366:	d158      	bne.n	800741a <_malloc_r+0xf6>
 8007368:	f8d8 4000 	ldr.w	r4, [r8]
 800736c:	4627      	mov	r7, r4
 800736e:	2f00      	cmp	r7, #0
 8007370:	d143      	bne.n	80073fa <_malloc_r+0xd6>
 8007372:	2c00      	cmp	r4, #0
 8007374:	d04b      	beq.n	800740e <_malloc_r+0xea>
 8007376:	6823      	ldr	r3, [r4, #0]
 8007378:	4639      	mov	r1, r7
 800737a:	4630      	mov	r0, r6
 800737c:	eb04 0903 	add.w	r9, r4, r3
 8007380:	f000 fc4a 	bl	8007c18 <_sbrk_r>
 8007384:	4581      	cmp	r9, r0
 8007386:	d142      	bne.n	800740e <_malloc_r+0xea>
 8007388:	6821      	ldr	r1, [r4, #0]
 800738a:	1a6d      	subs	r5, r5, r1
 800738c:	4629      	mov	r1, r5
 800738e:	4630      	mov	r0, r6
 8007390:	f7ff ffa6 	bl	80072e0 <sbrk_aligned>
 8007394:	3001      	adds	r0, #1
 8007396:	d03a      	beq.n	800740e <_malloc_r+0xea>
 8007398:	6823      	ldr	r3, [r4, #0]
 800739a:	442b      	add	r3, r5
 800739c:	6023      	str	r3, [r4, #0]
 800739e:	f8d8 3000 	ldr.w	r3, [r8]
 80073a2:	685a      	ldr	r2, [r3, #4]
 80073a4:	bb62      	cbnz	r2, 8007400 <_malloc_r+0xdc>
 80073a6:	f8c8 7000 	str.w	r7, [r8]
 80073aa:	e00f      	b.n	80073cc <_malloc_r+0xa8>
 80073ac:	6822      	ldr	r2, [r4, #0]
 80073ae:	1b52      	subs	r2, r2, r5
 80073b0:	d420      	bmi.n	80073f4 <_malloc_r+0xd0>
 80073b2:	2a0b      	cmp	r2, #11
 80073b4:	d917      	bls.n	80073e6 <_malloc_r+0xc2>
 80073b6:	1961      	adds	r1, r4, r5
 80073b8:	42a3      	cmp	r3, r4
 80073ba:	6025      	str	r5, [r4, #0]
 80073bc:	bf18      	it	ne
 80073be:	6059      	strne	r1, [r3, #4]
 80073c0:	6863      	ldr	r3, [r4, #4]
 80073c2:	bf08      	it	eq
 80073c4:	f8c8 1000 	streq.w	r1, [r8]
 80073c8:	5162      	str	r2, [r4, r5]
 80073ca:	604b      	str	r3, [r1, #4]
 80073cc:	4630      	mov	r0, r6
 80073ce:	f000 fa67 	bl	80078a0 <__malloc_unlock>
 80073d2:	f104 000b 	add.w	r0, r4, #11
 80073d6:	1d23      	adds	r3, r4, #4
 80073d8:	f020 0007 	bic.w	r0, r0, #7
 80073dc:	1ac2      	subs	r2, r0, r3
 80073de:	bf1c      	itt	ne
 80073e0:	1a1b      	subne	r3, r3, r0
 80073e2:	50a3      	strne	r3, [r4, r2]
 80073e4:	e7af      	b.n	8007346 <_malloc_r+0x22>
 80073e6:	6862      	ldr	r2, [r4, #4]
 80073e8:	42a3      	cmp	r3, r4
 80073ea:	bf0c      	ite	eq
 80073ec:	f8c8 2000 	streq.w	r2, [r8]
 80073f0:	605a      	strne	r2, [r3, #4]
 80073f2:	e7eb      	b.n	80073cc <_malloc_r+0xa8>
 80073f4:	4623      	mov	r3, r4
 80073f6:	6864      	ldr	r4, [r4, #4]
 80073f8:	e7ae      	b.n	8007358 <_malloc_r+0x34>
 80073fa:	463c      	mov	r4, r7
 80073fc:	687f      	ldr	r7, [r7, #4]
 80073fe:	e7b6      	b.n	800736e <_malloc_r+0x4a>
 8007400:	461a      	mov	r2, r3
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	42a3      	cmp	r3, r4
 8007406:	d1fb      	bne.n	8007400 <_malloc_r+0xdc>
 8007408:	2300      	movs	r3, #0
 800740a:	6053      	str	r3, [r2, #4]
 800740c:	e7de      	b.n	80073cc <_malloc_r+0xa8>
 800740e:	230c      	movs	r3, #12
 8007410:	6033      	str	r3, [r6, #0]
 8007412:	4630      	mov	r0, r6
 8007414:	f000 fa44 	bl	80078a0 <__malloc_unlock>
 8007418:	e794      	b.n	8007344 <_malloc_r+0x20>
 800741a:	6005      	str	r5, [r0, #0]
 800741c:	e7d6      	b.n	80073cc <_malloc_r+0xa8>
 800741e:	bf00      	nop
 8007420:	20040720 	.word	0x20040720

08007424 <_printf_common>:
 8007424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007428:	4616      	mov	r6, r2
 800742a:	4698      	mov	r8, r3
 800742c:	688a      	ldr	r2, [r1, #8]
 800742e:	690b      	ldr	r3, [r1, #16]
 8007430:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007434:	4293      	cmp	r3, r2
 8007436:	bfb8      	it	lt
 8007438:	4613      	movlt	r3, r2
 800743a:	6033      	str	r3, [r6, #0]
 800743c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007440:	4607      	mov	r7, r0
 8007442:	460c      	mov	r4, r1
 8007444:	b10a      	cbz	r2, 800744a <_printf_common+0x26>
 8007446:	3301      	adds	r3, #1
 8007448:	6033      	str	r3, [r6, #0]
 800744a:	6823      	ldr	r3, [r4, #0]
 800744c:	0699      	lsls	r1, r3, #26
 800744e:	bf42      	ittt	mi
 8007450:	6833      	ldrmi	r3, [r6, #0]
 8007452:	3302      	addmi	r3, #2
 8007454:	6033      	strmi	r3, [r6, #0]
 8007456:	6825      	ldr	r5, [r4, #0]
 8007458:	f015 0506 	ands.w	r5, r5, #6
 800745c:	d106      	bne.n	800746c <_printf_common+0x48>
 800745e:	f104 0a19 	add.w	sl, r4, #25
 8007462:	68e3      	ldr	r3, [r4, #12]
 8007464:	6832      	ldr	r2, [r6, #0]
 8007466:	1a9b      	subs	r3, r3, r2
 8007468:	42ab      	cmp	r3, r5
 800746a:	dc26      	bgt.n	80074ba <_printf_common+0x96>
 800746c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007470:	6822      	ldr	r2, [r4, #0]
 8007472:	3b00      	subs	r3, #0
 8007474:	bf18      	it	ne
 8007476:	2301      	movne	r3, #1
 8007478:	0692      	lsls	r2, r2, #26
 800747a:	d42b      	bmi.n	80074d4 <_printf_common+0xb0>
 800747c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007480:	4641      	mov	r1, r8
 8007482:	4638      	mov	r0, r7
 8007484:	47c8      	blx	r9
 8007486:	3001      	adds	r0, #1
 8007488:	d01e      	beq.n	80074c8 <_printf_common+0xa4>
 800748a:	6823      	ldr	r3, [r4, #0]
 800748c:	6922      	ldr	r2, [r4, #16]
 800748e:	f003 0306 	and.w	r3, r3, #6
 8007492:	2b04      	cmp	r3, #4
 8007494:	bf02      	ittt	eq
 8007496:	68e5      	ldreq	r5, [r4, #12]
 8007498:	6833      	ldreq	r3, [r6, #0]
 800749a:	1aed      	subeq	r5, r5, r3
 800749c:	68a3      	ldr	r3, [r4, #8]
 800749e:	bf0c      	ite	eq
 80074a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80074a4:	2500      	movne	r5, #0
 80074a6:	4293      	cmp	r3, r2
 80074a8:	bfc4      	itt	gt
 80074aa:	1a9b      	subgt	r3, r3, r2
 80074ac:	18ed      	addgt	r5, r5, r3
 80074ae:	2600      	movs	r6, #0
 80074b0:	341a      	adds	r4, #26
 80074b2:	42b5      	cmp	r5, r6
 80074b4:	d11a      	bne.n	80074ec <_printf_common+0xc8>
 80074b6:	2000      	movs	r0, #0
 80074b8:	e008      	b.n	80074cc <_printf_common+0xa8>
 80074ba:	2301      	movs	r3, #1
 80074bc:	4652      	mov	r2, sl
 80074be:	4641      	mov	r1, r8
 80074c0:	4638      	mov	r0, r7
 80074c2:	47c8      	blx	r9
 80074c4:	3001      	adds	r0, #1
 80074c6:	d103      	bne.n	80074d0 <_printf_common+0xac>
 80074c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80074cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074d0:	3501      	adds	r5, #1
 80074d2:	e7c6      	b.n	8007462 <_printf_common+0x3e>
 80074d4:	18e1      	adds	r1, r4, r3
 80074d6:	1c5a      	adds	r2, r3, #1
 80074d8:	2030      	movs	r0, #48	@ 0x30
 80074da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80074de:	4422      	add	r2, r4
 80074e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80074e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80074e8:	3302      	adds	r3, #2
 80074ea:	e7c7      	b.n	800747c <_printf_common+0x58>
 80074ec:	2301      	movs	r3, #1
 80074ee:	4622      	mov	r2, r4
 80074f0:	4641      	mov	r1, r8
 80074f2:	4638      	mov	r0, r7
 80074f4:	47c8      	blx	r9
 80074f6:	3001      	adds	r0, #1
 80074f8:	d0e6      	beq.n	80074c8 <_printf_common+0xa4>
 80074fa:	3601      	adds	r6, #1
 80074fc:	e7d9      	b.n	80074b2 <_printf_common+0x8e>
	...

08007500 <_printf_i>:
 8007500:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007504:	7e0f      	ldrb	r7, [r1, #24]
 8007506:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007508:	2f78      	cmp	r7, #120	@ 0x78
 800750a:	4691      	mov	r9, r2
 800750c:	4680      	mov	r8, r0
 800750e:	460c      	mov	r4, r1
 8007510:	469a      	mov	sl, r3
 8007512:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007516:	d807      	bhi.n	8007528 <_printf_i+0x28>
 8007518:	2f62      	cmp	r7, #98	@ 0x62
 800751a:	d80a      	bhi.n	8007532 <_printf_i+0x32>
 800751c:	2f00      	cmp	r7, #0
 800751e:	f000 80d1 	beq.w	80076c4 <_printf_i+0x1c4>
 8007522:	2f58      	cmp	r7, #88	@ 0x58
 8007524:	f000 80b8 	beq.w	8007698 <_printf_i+0x198>
 8007528:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800752c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007530:	e03a      	b.n	80075a8 <_printf_i+0xa8>
 8007532:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007536:	2b15      	cmp	r3, #21
 8007538:	d8f6      	bhi.n	8007528 <_printf_i+0x28>
 800753a:	a101      	add	r1, pc, #4	@ (adr r1, 8007540 <_printf_i+0x40>)
 800753c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007540:	08007599 	.word	0x08007599
 8007544:	080075ad 	.word	0x080075ad
 8007548:	08007529 	.word	0x08007529
 800754c:	08007529 	.word	0x08007529
 8007550:	08007529 	.word	0x08007529
 8007554:	08007529 	.word	0x08007529
 8007558:	080075ad 	.word	0x080075ad
 800755c:	08007529 	.word	0x08007529
 8007560:	08007529 	.word	0x08007529
 8007564:	08007529 	.word	0x08007529
 8007568:	08007529 	.word	0x08007529
 800756c:	080076ab 	.word	0x080076ab
 8007570:	080075d7 	.word	0x080075d7
 8007574:	08007665 	.word	0x08007665
 8007578:	08007529 	.word	0x08007529
 800757c:	08007529 	.word	0x08007529
 8007580:	080076cd 	.word	0x080076cd
 8007584:	08007529 	.word	0x08007529
 8007588:	080075d7 	.word	0x080075d7
 800758c:	08007529 	.word	0x08007529
 8007590:	08007529 	.word	0x08007529
 8007594:	0800766d 	.word	0x0800766d
 8007598:	6833      	ldr	r3, [r6, #0]
 800759a:	1d1a      	adds	r2, r3, #4
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	6032      	str	r2, [r6, #0]
 80075a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80075a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80075a8:	2301      	movs	r3, #1
 80075aa:	e09c      	b.n	80076e6 <_printf_i+0x1e6>
 80075ac:	6833      	ldr	r3, [r6, #0]
 80075ae:	6820      	ldr	r0, [r4, #0]
 80075b0:	1d19      	adds	r1, r3, #4
 80075b2:	6031      	str	r1, [r6, #0]
 80075b4:	0606      	lsls	r6, r0, #24
 80075b6:	d501      	bpl.n	80075bc <_printf_i+0xbc>
 80075b8:	681d      	ldr	r5, [r3, #0]
 80075ba:	e003      	b.n	80075c4 <_printf_i+0xc4>
 80075bc:	0645      	lsls	r5, r0, #25
 80075be:	d5fb      	bpl.n	80075b8 <_printf_i+0xb8>
 80075c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80075c4:	2d00      	cmp	r5, #0
 80075c6:	da03      	bge.n	80075d0 <_printf_i+0xd0>
 80075c8:	232d      	movs	r3, #45	@ 0x2d
 80075ca:	426d      	negs	r5, r5
 80075cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075d0:	4858      	ldr	r0, [pc, #352]	@ (8007734 <_printf_i+0x234>)
 80075d2:	230a      	movs	r3, #10
 80075d4:	e011      	b.n	80075fa <_printf_i+0xfa>
 80075d6:	6821      	ldr	r1, [r4, #0]
 80075d8:	6833      	ldr	r3, [r6, #0]
 80075da:	0608      	lsls	r0, r1, #24
 80075dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80075e0:	d402      	bmi.n	80075e8 <_printf_i+0xe8>
 80075e2:	0649      	lsls	r1, r1, #25
 80075e4:	bf48      	it	mi
 80075e6:	b2ad      	uxthmi	r5, r5
 80075e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80075ea:	4852      	ldr	r0, [pc, #328]	@ (8007734 <_printf_i+0x234>)
 80075ec:	6033      	str	r3, [r6, #0]
 80075ee:	bf14      	ite	ne
 80075f0:	230a      	movne	r3, #10
 80075f2:	2308      	moveq	r3, #8
 80075f4:	2100      	movs	r1, #0
 80075f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80075fa:	6866      	ldr	r6, [r4, #4]
 80075fc:	60a6      	str	r6, [r4, #8]
 80075fe:	2e00      	cmp	r6, #0
 8007600:	db05      	blt.n	800760e <_printf_i+0x10e>
 8007602:	6821      	ldr	r1, [r4, #0]
 8007604:	432e      	orrs	r6, r5
 8007606:	f021 0104 	bic.w	r1, r1, #4
 800760a:	6021      	str	r1, [r4, #0]
 800760c:	d04b      	beq.n	80076a6 <_printf_i+0x1a6>
 800760e:	4616      	mov	r6, r2
 8007610:	fbb5 f1f3 	udiv	r1, r5, r3
 8007614:	fb03 5711 	mls	r7, r3, r1, r5
 8007618:	5dc7      	ldrb	r7, [r0, r7]
 800761a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800761e:	462f      	mov	r7, r5
 8007620:	42bb      	cmp	r3, r7
 8007622:	460d      	mov	r5, r1
 8007624:	d9f4      	bls.n	8007610 <_printf_i+0x110>
 8007626:	2b08      	cmp	r3, #8
 8007628:	d10b      	bne.n	8007642 <_printf_i+0x142>
 800762a:	6823      	ldr	r3, [r4, #0]
 800762c:	07df      	lsls	r7, r3, #31
 800762e:	d508      	bpl.n	8007642 <_printf_i+0x142>
 8007630:	6923      	ldr	r3, [r4, #16]
 8007632:	6861      	ldr	r1, [r4, #4]
 8007634:	4299      	cmp	r1, r3
 8007636:	bfde      	ittt	le
 8007638:	2330      	movle	r3, #48	@ 0x30
 800763a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800763e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007642:	1b92      	subs	r2, r2, r6
 8007644:	6122      	str	r2, [r4, #16]
 8007646:	f8cd a000 	str.w	sl, [sp]
 800764a:	464b      	mov	r3, r9
 800764c:	aa03      	add	r2, sp, #12
 800764e:	4621      	mov	r1, r4
 8007650:	4640      	mov	r0, r8
 8007652:	f7ff fee7 	bl	8007424 <_printf_common>
 8007656:	3001      	adds	r0, #1
 8007658:	d14a      	bne.n	80076f0 <_printf_i+0x1f0>
 800765a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800765e:	b004      	add	sp, #16
 8007660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007664:	6823      	ldr	r3, [r4, #0]
 8007666:	f043 0320 	orr.w	r3, r3, #32
 800766a:	6023      	str	r3, [r4, #0]
 800766c:	4832      	ldr	r0, [pc, #200]	@ (8007738 <_printf_i+0x238>)
 800766e:	2778      	movs	r7, #120	@ 0x78
 8007670:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007674:	6823      	ldr	r3, [r4, #0]
 8007676:	6831      	ldr	r1, [r6, #0]
 8007678:	061f      	lsls	r7, r3, #24
 800767a:	f851 5b04 	ldr.w	r5, [r1], #4
 800767e:	d402      	bmi.n	8007686 <_printf_i+0x186>
 8007680:	065f      	lsls	r7, r3, #25
 8007682:	bf48      	it	mi
 8007684:	b2ad      	uxthmi	r5, r5
 8007686:	6031      	str	r1, [r6, #0]
 8007688:	07d9      	lsls	r1, r3, #31
 800768a:	bf44      	itt	mi
 800768c:	f043 0320 	orrmi.w	r3, r3, #32
 8007690:	6023      	strmi	r3, [r4, #0]
 8007692:	b11d      	cbz	r5, 800769c <_printf_i+0x19c>
 8007694:	2310      	movs	r3, #16
 8007696:	e7ad      	b.n	80075f4 <_printf_i+0xf4>
 8007698:	4826      	ldr	r0, [pc, #152]	@ (8007734 <_printf_i+0x234>)
 800769a:	e7e9      	b.n	8007670 <_printf_i+0x170>
 800769c:	6823      	ldr	r3, [r4, #0]
 800769e:	f023 0320 	bic.w	r3, r3, #32
 80076a2:	6023      	str	r3, [r4, #0]
 80076a4:	e7f6      	b.n	8007694 <_printf_i+0x194>
 80076a6:	4616      	mov	r6, r2
 80076a8:	e7bd      	b.n	8007626 <_printf_i+0x126>
 80076aa:	6833      	ldr	r3, [r6, #0]
 80076ac:	6825      	ldr	r5, [r4, #0]
 80076ae:	6961      	ldr	r1, [r4, #20]
 80076b0:	1d18      	adds	r0, r3, #4
 80076b2:	6030      	str	r0, [r6, #0]
 80076b4:	062e      	lsls	r6, r5, #24
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	d501      	bpl.n	80076be <_printf_i+0x1be>
 80076ba:	6019      	str	r1, [r3, #0]
 80076bc:	e002      	b.n	80076c4 <_printf_i+0x1c4>
 80076be:	0668      	lsls	r0, r5, #25
 80076c0:	d5fb      	bpl.n	80076ba <_printf_i+0x1ba>
 80076c2:	8019      	strh	r1, [r3, #0]
 80076c4:	2300      	movs	r3, #0
 80076c6:	6123      	str	r3, [r4, #16]
 80076c8:	4616      	mov	r6, r2
 80076ca:	e7bc      	b.n	8007646 <_printf_i+0x146>
 80076cc:	6833      	ldr	r3, [r6, #0]
 80076ce:	1d1a      	adds	r2, r3, #4
 80076d0:	6032      	str	r2, [r6, #0]
 80076d2:	681e      	ldr	r6, [r3, #0]
 80076d4:	6862      	ldr	r2, [r4, #4]
 80076d6:	2100      	movs	r1, #0
 80076d8:	4630      	mov	r0, r6
 80076da:	f7f8 fd99 	bl	8000210 <memchr>
 80076de:	b108      	cbz	r0, 80076e4 <_printf_i+0x1e4>
 80076e0:	1b80      	subs	r0, r0, r6
 80076e2:	6060      	str	r0, [r4, #4]
 80076e4:	6863      	ldr	r3, [r4, #4]
 80076e6:	6123      	str	r3, [r4, #16]
 80076e8:	2300      	movs	r3, #0
 80076ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076ee:	e7aa      	b.n	8007646 <_printf_i+0x146>
 80076f0:	6923      	ldr	r3, [r4, #16]
 80076f2:	4632      	mov	r2, r6
 80076f4:	4649      	mov	r1, r9
 80076f6:	4640      	mov	r0, r8
 80076f8:	47d0      	blx	sl
 80076fa:	3001      	adds	r0, #1
 80076fc:	d0ad      	beq.n	800765a <_printf_i+0x15a>
 80076fe:	6823      	ldr	r3, [r4, #0]
 8007700:	079b      	lsls	r3, r3, #30
 8007702:	d413      	bmi.n	800772c <_printf_i+0x22c>
 8007704:	68e0      	ldr	r0, [r4, #12]
 8007706:	9b03      	ldr	r3, [sp, #12]
 8007708:	4298      	cmp	r0, r3
 800770a:	bfb8      	it	lt
 800770c:	4618      	movlt	r0, r3
 800770e:	e7a6      	b.n	800765e <_printf_i+0x15e>
 8007710:	2301      	movs	r3, #1
 8007712:	4632      	mov	r2, r6
 8007714:	4649      	mov	r1, r9
 8007716:	4640      	mov	r0, r8
 8007718:	47d0      	blx	sl
 800771a:	3001      	adds	r0, #1
 800771c:	d09d      	beq.n	800765a <_printf_i+0x15a>
 800771e:	3501      	adds	r5, #1
 8007720:	68e3      	ldr	r3, [r4, #12]
 8007722:	9903      	ldr	r1, [sp, #12]
 8007724:	1a5b      	subs	r3, r3, r1
 8007726:	42ab      	cmp	r3, r5
 8007728:	dcf2      	bgt.n	8007710 <_printf_i+0x210>
 800772a:	e7eb      	b.n	8007704 <_printf_i+0x204>
 800772c:	2500      	movs	r5, #0
 800772e:	f104 0619 	add.w	r6, r4, #25
 8007732:	e7f5      	b.n	8007720 <_printf_i+0x220>
 8007734:	08007ff5 	.word	0x08007ff5
 8007738:	08008006 	.word	0x08008006

0800773c <__sflush_r>:
 800773c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007740:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007744:	0716      	lsls	r6, r2, #28
 8007746:	4605      	mov	r5, r0
 8007748:	460c      	mov	r4, r1
 800774a:	d454      	bmi.n	80077f6 <__sflush_r+0xba>
 800774c:	684b      	ldr	r3, [r1, #4]
 800774e:	2b00      	cmp	r3, #0
 8007750:	dc02      	bgt.n	8007758 <__sflush_r+0x1c>
 8007752:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007754:	2b00      	cmp	r3, #0
 8007756:	dd48      	ble.n	80077ea <__sflush_r+0xae>
 8007758:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800775a:	2e00      	cmp	r6, #0
 800775c:	d045      	beq.n	80077ea <__sflush_r+0xae>
 800775e:	2300      	movs	r3, #0
 8007760:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007764:	682f      	ldr	r7, [r5, #0]
 8007766:	6a21      	ldr	r1, [r4, #32]
 8007768:	602b      	str	r3, [r5, #0]
 800776a:	d030      	beq.n	80077ce <__sflush_r+0x92>
 800776c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800776e:	89a3      	ldrh	r3, [r4, #12]
 8007770:	0759      	lsls	r1, r3, #29
 8007772:	d505      	bpl.n	8007780 <__sflush_r+0x44>
 8007774:	6863      	ldr	r3, [r4, #4]
 8007776:	1ad2      	subs	r2, r2, r3
 8007778:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800777a:	b10b      	cbz	r3, 8007780 <__sflush_r+0x44>
 800777c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800777e:	1ad2      	subs	r2, r2, r3
 8007780:	2300      	movs	r3, #0
 8007782:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007784:	6a21      	ldr	r1, [r4, #32]
 8007786:	4628      	mov	r0, r5
 8007788:	47b0      	blx	r6
 800778a:	1c43      	adds	r3, r0, #1
 800778c:	89a3      	ldrh	r3, [r4, #12]
 800778e:	d106      	bne.n	800779e <__sflush_r+0x62>
 8007790:	6829      	ldr	r1, [r5, #0]
 8007792:	291d      	cmp	r1, #29
 8007794:	d82b      	bhi.n	80077ee <__sflush_r+0xb2>
 8007796:	4a2a      	ldr	r2, [pc, #168]	@ (8007840 <__sflush_r+0x104>)
 8007798:	40ca      	lsrs	r2, r1
 800779a:	07d6      	lsls	r6, r2, #31
 800779c:	d527      	bpl.n	80077ee <__sflush_r+0xb2>
 800779e:	2200      	movs	r2, #0
 80077a0:	6062      	str	r2, [r4, #4]
 80077a2:	04d9      	lsls	r1, r3, #19
 80077a4:	6922      	ldr	r2, [r4, #16]
 80077a6:	6022      	str	r2, [r4, #0]
 80077a8:	d504      	bpl.n	80077b4 <__sflush_r+0x78>
 80077aa:	1c42      	adds	r2, r0, #1
 80077ac:	d101      	bne.n	80077b2 <__sflush_r+0x76>
 80077ae:	682b      	ldr	r3, [r5, #0]
 80077b0:	b903      	cbnz	r3, 80077b4 <__sflush_r+0x78>
 80077b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80077b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80077b6:	602f      	str	r7, [r5, #0]
 80077b8:	b1b9      	cbz	r1, 80077ea <__sflush_r+0xae>
 80077ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80077be:	4299      	cmp	r1, r3
 80077c0:	d002      	beq.n	80077c8 <__sflush_r+0x8c>
 80077c2:	4628      	mov	r0, r5
 80077c4:	f000 fa7a 	bl	8007cbc <_free_r>
 80077c8:	2300      	movs	r3, #0
 80077ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80077cc:	e00d      	b.n	80077ea <__sflush_r+0xae>
 80077ce:	2301      	movs	r3, #1
 80077d0:	4628      	mov	r0, r5
 80077d2:	47b0      	blx	r6
 80077d4:	4602      	mov	r2, r0
 80077d6:	1c50      	adds	r0, r2, #1
 80077d8:	d1c9      	bne.n	800776e <__sflush_r+0x32>
 80077da:	682b      	ldr	r3, [r5, #0]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d0c6      	beq.n	800776e <__sflush_r+0x32>
 80077e0:	2b1d      	cmp	r3, #29
 80077e2:	d001      	beq.n	80077e8 <__sflush_r+0xac>
 80077e4:	2b16      	cmp	r3, #22
 80077e6:	d11e      	bne.n	8007826 <__sflush_r+0xea>
 80077e8:	602f      	str	r7, [r5, #0]
 80077ea:	2000      	movs	r0, #0
 80077ec:	e022      	b.n	8007834 <__sflush_r+0xf8>
 80077ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077f2:	b21b      	sxth	r3, r3
 80077f4:	e01b      	b.n	800782e <__sflush_r+0xf2>
 80077f6:	690f      	ldr	r7, [r1, #16]
 80077f8:	2f00      	cmp	r7, #0
 80077fa:	d0f6      	beq.n	80077ea <__sflush_r+0xae>
 80077fc:	0793      	lsls	r3, r2, #30
 80077fe:	680e      	ldr	r6, [r1, #0]
 8007800:	bf08      	it	eq
 8007802:	694b      	ldreq	r3, [r1, #20]
 8007804:	600f      	str	r7, [r1, #0]
 8007806:	bf18      	it	ne
 8007808:	2300      	movne	r3, #0
 800780a:	eba6 0807 	sub.w	r8, r6, r7
 800780e:	608b      	str	r3, [r1, #8]
 8007810:	f1b8 0f00 	cmp.w	r8, #0
 8007814:	dde9      	ble.n	80077ea <__sflush_r+0xae>
 8007816:	6a21      	ldr	r1, [r4, #32]
 8007818:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800781a:	4643      	mov	r3, r8
 800781c:	463a      	mov	r2, r7
 800781e:	4628      	mov	r0, r5
 8007820:	47b0      	blx	r6
 8007822:	2800      	cmp	r0, #0
 8007824:	dc08      	bgt.n	8007838 <__sflush_r+0xfc>
 8007826:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800782a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800782e:	81a3      	strh	r3, [r4, #12]
 8007830:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007838:	4407      	add	r7, r0
 800783a:	eba8 0800 	sub.w	r8, r8, r0
 800783e:	e7e7      	b.n	8007810 <__sflush_r+0xd4>
 8007840:	20400001 	.word	0x20400001

08007844 <_fflush_r>:
 8007844:	b538      	push	{r3, r4, r5, lr}
 8007846:	690b      	ldr	r3, [r1, #16]
 8007848:	4605      	mov	r5, r0
 800784a:	460c      	mov	r4, r1
 800784c:	b913      	cbnz	r3, 8007854 <_fflush_r+0x10>
 800784e:	2500      	movs	r5, #0
 8007850:	4628      	mov	r0, r5
 8007852:	bd38      	pop	{r3, r4, r5, pc}
 8007854:	b118      	cbz	r0, 800785e <_fflush_r+0x1a>
 8007856:	6a03      	ldr	r3, [r0, #32]
 8007858:	b90b      	cbnz	r3, 800785e <_fflush_r+0x1a>
 800785a:	f7ff f9cd 	bl	8006bf8 <__sinit>
 800785e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d0f3      	beq.n	800784e <_fflush_r+0xa>
 8007866:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007868:	07d0      	lsls	r0, r2, #31
 800786a:	d404      	bmi.n	8007876 <_fflush_r+0x32>
 800786c:	0599      	lsls	r1, r3, #22
 800786e:	d402      	bmi.n	8007876 <_fflush_r+0x32>
 8007870:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007872:	f7ff fa9a 	bl	8006daa <__retarget_lock_acquire_recursive>
 8007876:	4628      	mov	r0, r5
 8007878:	4621      	mov	r1, r4
 800787a:	f7ff ff5f 	bl	800773c <__sflush_r>
 800787e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007880:	07da      	lsls	r2, r3, #31
 8007882:	4605      	mov	r5, r0
 8007884:	d4e4      	bmi.n	8007850 <_fflush_r+0xc>
 8007886:	89a3      	ldrh	r3, [r4, #12]
 8007888:	059b      	lsls	r3, r3, #22
 800788a:	d4e1      	bmi.n	8007850 <_fflush_r+0xc>
 800788c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800788e:	f7ff fa8d 	bl	8006dac <__retarget_lock_release_recursive>
 8007892:	e7dd      	b.n	8007850 <_fflush_r+0xc>

08007894 <__malloc_lock>:
 8007894:	4801      	ldr	r0, [pc, #4]	@ (800789c <__malloc_lock+0x8>)
 8007896:	f7ff ba88 	b.w	8006daa <__retarget_lock_acquire_recursive>
 800789a:	bf00      	nop
 800789c:	20040718 	.word	0x20040718

080078a0 <__malloc_unlock>:
 80078a0:	4801      	ldr	r0, [pc, #4]	@ (80078a8 <__malloc_unlock+0x8>)
 80078a2:	f7ff ba83 	b.w	8006dac <__retarget_lock_release_recursive>
 80078a6:	bf00      	nop
 80078a8:	20040718 	.word	0x20040718

080078ac <__sread>:
 80078ac:	b510      	push	{r4, lr}
 80078ae:	460c      	mov	r4, r1
 80078b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078b4:	f000 f99e 	bl	8007bf4 <_read_r>
 80078b8:	2800      	cmp	r0, #0
 80078ba:	bfab      	itete	ge
 80078bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80078be:	89a3      	ldrhlt	r3, [r4, #12]
 80078c0:	181b      	addge	r3, r3, r0
 80078c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80078c6:	bfac      	ite	ge
 80078c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80078ca:	81a3      	strhlt	r3, [r4, #12]
 80078cc:	bd10      	pop	{r4, pc}

080078ce <__swrite>:
 80078ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078d2:	461f      	mov	r7, r3
 80078d4:	898b      	ldrh	r3, [r1, #12]
 80078d6:	05db      	lsls	r3, r3, #23
 80078d8:	4605      	mov	r5, r0
 80078da:	460c      	mov	r4, r1
 80078dc:	4616      	mov	r6, r2
 80078de:	d505      	bpl.n	80078ec <__swrite+0x1e>
 80078e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078e4:	2302      	movs	r3, #2
 80078e6:	2200      	movs	r2, #0
 80078e8:	f000 f972 	bl	8007bd0 <_lseek_r>
 80078ec:	89a3      	ldrh	r3, [r4, #12]
 80078ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80078f6:	81a3      	strh	r3, [r4, #12]
 80078f8:	4632      	mov	r2, r6
 80078fa:	463b      	mov	r3, r7
 80078fc:	4628      	mov	r0, r5
 80078fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007902:	f000 b999 	b.w	8007c38 <_write_r>

08007906 <__sseek>:
 8007906:	b510      	push	{r4, lr}
 8007908:	460c      	mov	r4, r1
 800790a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800790e:	f000 f95f 	bl	8007bd0 <_lseek_r>
 8007912:	1c43      	adds	r3, r0, #1
 8007914:	89a3      	ldrh	r3, [r4, #12]
 8007916:	bf15      	itete	ne
 8007918:	6560      	strne	r0, [r4, #84]	@ 0x54
 800791a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800791e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007922:	81a3      	strheq	r3, [r4, #12]
 8007924:	bf18      	it	ne
 8007926:	81a3      	strhne	r3, [r4, #12]
 8007928:	bd10      	pop	{r4, pc}

0800792a <__sclose>:
 800792a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800792e:	f000 b995 	b.w	8007c5c <_close_r>

08007932 <_realloc_r>:
 8007932:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007936:	4607      	mov	r7, r0
 8007938:	4614      	mov	r4, r2
 800793a:	460d      	mov	r5, r1
 800793c:	b921      	cbnz	r1, 8007948 <_realloc_r+0x16>
 800793e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007942:	4611      	mov	r1, r2
 8007944:	f7ff bcee 	b.w	8007324 <_malloc_r>
 8007948:	b92a      	cbnz	r2, 8007956 <_realloc_r+0x24>
 800794a:	f000 f9b7 	bl	8007cbc <_free_r>
 800794e:	4625      	mov	r5, r4
 8007950:	4628      	mov	r0, r5
 8007952:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007956:	f000 f9fb 	bl	8007d50 <_malloc_usable_size_r>
 800795a:	4284      	cmp	r4, r0
 800795c:	4606      	mov	r6, r0
 800795e:	d802      	bhi.n	8007966 <_realloc_r+0x34>
 8007960:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007964:	d8f4      	bhi.n	8007950 <_realloc_r+0x1e>
 8007966:	4621      	mov	r1, r4
 8007968:	4638      	mov	r0, r7
 800796a:	f7ff fcdb 	bl	8007324 <_malloc_r>
 800796e:	4680      	mov	r8, r0
 8007970:	b908      	cbnz	r0, 8007976 <_realloc_r+0x44>
 8007972:	4645      	mov	r5, r8
 8007974:	e7ec      	b.n	8007950 <_realloc_r+0x1e>
 8007976:	42b4      	cmp	r4, r6
 8007978:	4622      	mov	r2, r4
 800797a:	4629      	mov	r1, r5
 800797c:	bf28      	it	cs
 800797e:	4632      	movcs	r2, r6
 8007980:	f000 f98e 	bl	8007ca0 <memcpy>
 8007984:	4629      	mov	r1, r5
 8007986:	4638      	mov	r0, r7
 8007988:	f000 f998 	bl	8007cbc <_free_r>
 800798c:	e7f1      	b.n	8007972 <_realloc_r+0x40>

0800798e <__swbuf_r>:
 800798e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007990:	460e      	mov	r6, r1
 8007992:	4614      	mov	r4, r2
 8007994:	4605      	mov	r5, r0
 8007996:	b118      	cbz	r0, 80079a0 <__swbuf_r+0x12>
 8007998:	6a03      	ldr	r3, [r0, #32]
 800799a:	b90b      	cbnz	r3, 80079a0 <__swbuf_r+0x12>
 800799c:	f7ff f92c 	bl	8006bf8 <__sinit>
 80079a0:	69a3      	ldr	r3, [r4, #24]
 80079a2:	60a3      	str	r3, [r4, #8]
 80079a4:	89a3      	ldrh	r3, [r4, #12]
 80079a6:	071a      	lsls	r2, r3, #28
 80079a8:	d501      	bpl.n	80079ae <__swbuf_r+0x20>
 80079aa:	6923      	ldr	r3, [r4, #16]
 80079ac:	b943      	cbnz	r3, 80079c0 <__swbuf_r+0x32>
 80079ae:	4621      	mov	r1, r4
 80079b0:	4628      	mov	r0, r5
 80079b2:	f000 f82b 	bl	8007a0c <__swsetup_r>
 80079b6:	b118      	cbz	r0, 80079c0 <__swbuf_r+0x32>
 80079b8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80079bc:	4638      	mov	r0, r7
 80079be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079c0:	6823      	ldr	r3, [r4, #0]
 80079c2:	6922      	ldr	r2, [r4, #16]
 80079c4:	1a98      	subs	r0, r3, r2
 80079c6:	6963      	ldr	r3, [r4, #20]
 80079c8:	b2f6      	uxtb	r6, r6
 80079ca:	4283      	cmp	r3, r0
 80079cc:	4637      	mov	r7, r6
 80079ce:	dc05      	bgt.n	80079dc <__swbuf_r+0x4e>
 80079d0:	4621      	mov	r1, r4
 80079d2:	4628      	mov	r0, r5
 80079d4:	f7ff ff36 	bl	8007844 <_fflush_r>
 80079d8:	2800      	cmp	r0, #0
 80079da:	d1ed      	bne.n	80079b8 <__swbuf_r+0x2a>
 80079dc:	68a3      	ldr	r3, [r4, #8]
 80079de:	3b01      	subs	r3, #1
 80079e0:	60a3      	str	r3, [r4, #8]
 80079e2:	6823      	ldr	r3, [r4, #0]
 80079e4:	1c5a      	adds	r2, r3, #1
 80079e6:	6022      	str	r2, [r4, #0]
 80079e8:	701e      	strb	r6, [r3, #0]
 80079ea:	6962      	ldr	r2, [r4, #20]
 80079ec:	1c43      	adds	r3, r0, #1
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d004      	beq.n	80079fc <__swbuf_r+0x6e>
 80079f2:	89a3      	ldrh	r3, [r4, #12]
 80079f4:	07db      	lsls	r3, r3, #31
 80079f6:	d5e1      	bpl.n	80079bc <__swbuf_r+0x2e>
 80079f8:	2e0a      	cmp	r6, #10
 80079fa:	d1df      	bne.n	80079bc <__swbuf_r+0x2e>
 80079fc:	4621      	mov	r1, r4
 80079fe:	4628      	mov	r0, r5
 8007a00:	f7ff ff20 	bl	8007844 <_fflush_r>
 8007a04:	2800      	cmp	r0, #0
 8007a06:	d0d9      	beq.n	80079bc <__swbuf_r+0x2e>
 8007a08:	e7d6      	b.n	80079b8 <__swbuf_r+0x2a>
	...

08007a0c <__swsetup_r>:
 8007a0c:	b538      	push	{r3, r4, r5, lr}
 8007a0e:	4b29      	ldr	r3, [pc, #164]	@ (8007ab4 <__swsetup_r+0xa8>)
 8007a10:	4605      	mov	r5, r0
 8007a12:	6818      	ldr	r0, [r3, #0]
 8007a14:	460c      	mov	r4, r1
 8007a16:	b118      	cbz	r0, 8007a20 <__swsetup_r+0x14>
 8007a18:	6a03      	ldr	r3, [r0, #32]
 8007a1a:	b90b      	cbnz	r3, 8007a20 <__swsetup_r+0x14>
 8007a1c:	f7ff f8ec 	bl	8006bf8 <__sinit>
 8007a20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a24:	0719      	lsls	r1, r3, #28
 8007a26:	d422      	bmi.n	8007a6e <__swsetup_r+0x62>
 8007a28:	06da      	lsls	r2, r3, #27
 8007a2a:	d407      	bmi.n	8007a3c <__swsetup_r+0x30>
 8007a2c:	2209      	movs	r2, #9
 8007a2e:	602a      	str	r2, [r5, #0]
 8007a30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a34:	81a3      	strh	r3, [r4, #12]
 8007a36:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a3a:	e033      	b.n	8007aa4 <__swsetup_r+0x98>
 8007a3c:	0758      	lsls	r0, r3, #29
 8007a3e:	d512      	bpl.n	8007a66 <__swsetup_r+0x5a>
 8007a40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a42:	b141      	cbz	r1, 8007a56 <__swsetup_r+0x4a>
 8007a44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a48:	4299      	cmp	r1, r3
 8007a4a:	d002      	beq.n	8007a52 <__swsetup_r+0x46>
 8007a4c:	4628      	mov	r0, r5
 8007a4e:	f000 f935 	bl	8007cbc <_free_r>
 8007a52:	2300      	movs	r3, #0
 8007a54:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a56:	89a3      	ldrh	r3, [r4, #12]
 8007a58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007a5c:	81a3      	strh	r3, [r4, #12]
 8007a5e:	2300      	movs	r3, #0
 8007a60:	6063      	str	r3, [r4, #4]
 8007a62:	6923      	ldr	r3, [r4, #16]
 8007a64:	6023      	str	r3, [r4, #0]
 8007a66:	89a3      	ldrh	r3, [r4, #12]
 8007a68:	f043 0308 	orr.w	r3, r3, #8
 8007a6c:	81a3      	strh	r3, [r4, #12]
 8007a6e:	6923      	ldr	r3, [r4, #16]
 8007a70:	b94b      	cbnz	r3, 8007a86 <__swsetup_r+0x7a>
 8007a72:	89a3      	ldrh	r3, [r4, #12]
 8007a74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007a78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a7c:	d003      	beq.n	8007a86 <__swsetup_r+0x7a>
 8007a7e:	4621      	mov	r1, r4
 8007a80:	4628      	mov	r0, r5
 8007a82:	f000 f83f 	bl	8007b04 <__smakebuf_r>
 8007a86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a8a:	f013 0201 	ands.w	r2, r3, #1
 8007a8e:	d00a      	beq.n	8007aa6 <__swsetup_r+0x9a>
 8007a90:	2200      	movs	r2, #0
 8007a92:	60a2      	str	r2, [r4, #8]
 8007a94:	6962      	ldr	r2, [r4, #20]
 8007a96:	4252      	negs	r2, r2
 8007a98:	61a2      	str	r2, [r4, #24]
 8007a9a:	6922      	ldr	r2, [r4, #16]
 8007a9c:	b942      	cbnz	r2, 8007ab0 <__swsetup_r+0xa4>
 8007a9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007aa2:	d1c5      	bne.n	8007a30 <__swsetup_r+0x24>
 8007aa4:	bd38      	pop	{r3, r4, r5, pc}
 8007aa6:	0799      	lsls	r1, r3, #30
 8007aa8:	bf58      	it	pl
 8007aaa:	6962      	ldrpl	r2, [r4, #20]
 8007aac:	60a2      	str	r2, [r4, #8]
 8007aae:	e7f4      	b.n	8007a9a <__swsetup_r+0x8e>
 8007ab0:	2000      	movs	r0, #0
 8007ab2:	e7f7      	b.n	8007aa4 <__swsetup_r+0x98>
 8007ab4:	20040048 	.word	0x20040048

08007ab8 <__swhatbuf_r>:
 8007ab8:	b570      	push	{r4, r5, r6, lr}
 8007aba:	460c      	mov	r4, r1
 8007abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ac0:	2900      	cmp	r1, #0
 8007ac2:	b096      	sub	sp, #88	@ 0x58
 8007ac4:	4615      	mov	r5, r2
 8007ac6:	461e      	mov	r6, r3
 8007ac8:	da0d      	bge.n	8007ae6 <__swhatbuf_r+0x2e>
 8007aca:	89a3      	ldrh	r3, [r4, #12]
 8007acc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007ad0:	f04f 0100 	mov.w	r1, #0
 8007ad4:	bf14      	ite	ne
 8007ad6:	2340      	movne	r3, #64	@ 0x40
 8007ad8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007adc:	2000      	movs	r0, #0
 8007ade:	6031      	str	r1, [r6, #0]
 8007ae0:	602b      	str	r3, [r5, #0]
 8007ae2:	b016      	add	sp, #88	@ 0x58
 8007ae4:	bd70      	pop	{r4, r5, r6, pc}
 8007ae6:	466a      	mov	r2, sp
 8007ae8:	f000 f8c8 	bl	8007c7c <_fstat_r>
 8007aec:	2800      	cmp	r0, #0
 8007aee:	dbec      	blt.n	8007aca <__swhatbuf_r+0x12>
 8007af0:	9901      	ldr	r1, [sp, #4]
 8007af2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007af6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007afa:	4259      	negs	r1, r3
 8007afc:	4159      	adcs	r1, r3
 8007afe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b02:	e7eb      	b.n	8007adc <__swhatbuf_r+0x24>

08007b04 <__smakebuf_r>:
 8007b04:	898b      	ldrh	r3, [r1, #12]
 8007b06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b08:	079d      	lsls	r5, r3, #30
 8007b0a:	4606      	mov	r6, r0
 8007b0c:	460c      	mov	r4, r1
 8007b0e:	d507      	bpl.n	8007b20 <__smakebuf_r+0x1c>
 8007b10:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007b14:	6023      	str	r3, [r4, #0]
 8007b16:	6123      	str	r3, [r4, #16]
 8007b18:	2301      	movs	r3, #1
 8007b1a:	6163      	str	r3, [r4, #20]
 8007b1c:	b003      	add	sp, #12
 8007b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b20:	ab01      	add	r3, sp, #4
 8007b22:	466a      	mov	r2, sp
 8007b24:	f7ff ffc8 	bl	8007ab8 <__swhatbuf_r>
 8007b28:	9f00      	ldr	r7, [sp, #0]
 8007b2a:	4605      	mov	r5, r0
 8007b2c:	4639      	mov	r1, r7
 8007b2e:	4630      	mov	r0, r6
 8007b30:	f7ff fbf8 	bl	8007324 <_malloc_r>
 8007b34:	b948      	cbnz	r0, 8007b4a <__smakebuf_r+0x46>
 8007b36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b3a:	059a      	lsls	r2, r3, #22
 8007b3c:	d4ee      	bmi.n	8007b1c <__smakebuf_r+0x18>
 8007b3e:	f023 0303 	bic.w	r3, r3, #3
 8007b42:	f043 0302 	orr.w	r3, r3, #2
 8007b46:	81a3      	strh	r3, [r4, #12]
 8007b48:	e7e2      	b.n	8007b10 <__smakebuf_r+0xc>
 8007b4a:	89a3      	ldrh	r3, [r4, #12]
 8007b4c:	6020      	str	r0, [r4, #0]
 8007b4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b52:	81a3      	strh	r3, [r4, #12]
 8007b54:	9b01      	ldr	r3, [sp, #4]
 8007b56:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007b5a:	b15b      	cbz	r3, 8007b74 <__smakebuf_r+0x70>
 8007b5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b60:	4630      	mov	r0, r6
 8007b62:	f000 f825 	bl	8007bb0 <_isatty_r>
 8007b66:	b128      	cbz	r0, 8007b74 <__smakebuf_r+0x70>
 8007b68:	89a3      	ldrh	r3, [r4, #12]
 8007b6a:	f023 0303 	bic.w	r3, r3, #3
 8007b6e:	f043 0301 	orr.w	r3, r3, #1
 8007b72:	81a3      	strh	r3, [r4, #12]
 8007b74:	89a3      	ldrh	r3, [r4, #12]
 8007b76:	431d      	orrs	r5, r3
 8007b78:	81a5      	strh	r5, [r4, #12]
 8007b7a:	e7cf      	b.n	8007b1c <__smakebuf_r+0x18>

08007b7c <memmove>:
 8007b7c:	4288      	cmp	r0, r1
 8007b7e:	b510      	push	{r4, lr}
 8007b80:	eb01 0402 	add.w	r4, r1, r2
 8007b84:	d902      	bls.n	8007b8c <memmove+0x10>
 8007b86:	4284      	cmp	r4, r0
 8007b88:	4623      	mov	r3, r4
 8007b8a:	d807      	bhi.n	8007b9c <memmove+0x20>
 8007b8c:	1e43      	subs	r3, r0, #1
 8007b8e:	42a1      	cmp	r1, r4
 8007b90:	d008      	beq.n	8007ba4 <memmove+0x28>
 8007b92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b96:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b9a:	e7f8      	b.n	8007b8e <memmove+0x12>
 8007b9c:	4402      	add	r2, r0
 8007b9e:	4601      	mov	r1, r0
 8007ba0:	428a      	cmp	r2, r1
 8007ba2:	d100      	bne.n	8007ba6 <memmove+0x2a>
 8007ba4:	bd10      	pop	{r4, pc}
 8007ba6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007baa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007bae:	e7f7      	b.n	8007ba0 <memmove+0x24>

08007bb0 <_isatty_r>:
 8007bb0:	b538      	push	{r3, r4, r5, lr}
 8007bb2:	4d06      	ldr	r5, [pc, #24]	@ (8007bcc <_isatty_r+0x1c>)
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	4604      	mov	r4, r0
 8007bb8:	4608      	mov	r0, r1
 8007bba:	602b      	str	r3, [r5, #0]
 8007bbc:	f7fa fad6 	bl	800216c <_isatty>
 8007bc0:	1c43      	adds	r3, r0, #1
 8007bc2:	d102      	bne.n	8007bca <_isatty_r+0x1a>
 8007bc4:	682b      	ldr	r3, [r5, #0]
 8007bc6:	b103      	cbz	r3, 8007bca <_isatty_r+0x1a>
 8007bc8:	6023      	str	r3, [r4, #0]
 8007bca:	bd38      	pop	{r3, r4, r5, pc}
 8007bcc:	20040724 	.word	0x20040724

08007bd0 <_lseek_r>:
 8007bd0:	b538      	push	{r3, r4, r5, lr}
 8007bd2:	4d07      	ldr	r5, [pc, #28]	@ (8007bf0 <_lseek_r+0x20>)
 8007bd4:	4604      	mov	r4, r0
 8007bd6:	4608      	mov	r0, r1
 8007bd8:	4611      	mov	r1, r2
 8007bda:	2200      	movs	r2, #0
 8007bdc:	602a      	str	r2, [r5, #0]
 8007bde:	461a      	mov	r2, r3
 8007be0:	f7fa facf 	bl	8002182 <_lseek>
 8007be4:	1c43      	adds	r3, r0, #1
 8007be6:	d102      	bne.n	8007bee <_lseek_r+0x1e>
 8007be8:	682b      	ldr	r3, [r5, #0]
 8007bea:	b103      	cbz	r3, 8007bee <_lseek_r+0x1e>
 8007bec:	6023      	str	r3, [r4, #0]
 8007bee:	bd38      	pop	{r3, r4, r5, pc}
 8007bf0:	20040724 	.word	0x20040724

08007bf4 <_read_r>:
 8007bf4:	b538      	push	{r3, r4, r5, lr}
 8007bf6:	4d07      	ldr	r5, [pc, #28]	@ (8007c14 <_read_r+0x20>)
 8007bf8:	4604      	mov	r4, r0
 8007bfa:	4608      	mov	r0, r1
 8007bfc:	4611      	mov	r1, r2
 8007bfe:	2200      	movs	r2, #0
 8007c00:	602a      	str	r2, [r5, #0]
 8007c02:	461a      	mov	r2, r3
 8007c04:	f7fa fa79 	bl	80020fa <_read>
 8007c08:	1c43      	adds	r3, r0, #1
 8007c0a:	d102      	bne.n	8007c12 <_read_r+0x1e>
 8007c0c:	682b      	ldr	r3, [r5, #0]
 8007c0e:	b103      	cbz	r3, 8007c12 <_read_r+0x1e>
 8007c10:	6023      	str	r3, [r4, #0]
 8007c12:	bd38      	pop	{r3, r4, r5, pc}
 8007c14:	20040724 	.word	0x20040724

08007c18 <_sbrk_r>:
 8007c18:	b538      	push	{r3, r4, r5, lr}
 8007c1a:	4d06      	ldr	r5, [pc, #24]	@ (8007c34 <_sbrk_r+0x1c>)
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	4604      	mov	r4, r0
 8007c20:	4608      	mov	r0, r1
 8007c22:	602b      	str	r3, [r5, #0]
 8007c24:	f7fa faba 	bl	800219c <_sbrk>
 8007c28:	1c43      	adds	r3, r0, #1
 8007c2a:	d102      	bne.n	8007c32 <_sbrk_r+0x1a>
 8007c2c:	682b      	ldr	r3, [r5, #0]
 8007c2e:	b103      	cbz	r3, 8007c32 <_sbrk_r+0x1a>
 8007c30:	6023      	str	r3, [r4, #0]
 8007c32:	bd38      	pop	{r3, r4, r5, pc}
 8007c34:	20040724 	.word	0x20040724

08007c38 <_write_r>:
 8007c38:	b538      	push	{r3, r4, r5, lr}
 8007c3a:	4d07      	ldr	r5, [pc, #28]	@ (8007c58 <_write_r+0x20>)
 8007c3c:	4604      	mov	r4, r0
 8007c3e:	4608      	mov	r0, r1
 8007c40:	4611      	mov	r1, r2
 8007c42:	2200      	movs	r2, #0
 8007c44:	602a      	str	r2, [r5, #0]
 8007c46:	461a      	mov	r2, r3
 8007c48:	f7f8 fcc8 	bl	80005dc <_write>
 8007c4c:	1c43      	adds	r3, r0, #1
 8007c4e:	d102      	bne.n	8007c56 <_write_r+0x1e>
 8007c50:	682b      	ldr	r3, [r5, #0]
 8007c52:	b103      	cbz	r3, 8007c56 <_write_r+0x1e>
 8007c54:	6023      	str	r3, [r4, #0]
 8007c56:	bd38      	pop	{r3, r4, r5, pc}
 8007c58:	20040724 	.word	0x20040724

08007c5c <_close_r>:
 8007c5c:	b538      	push	{r3, r4, r5, lr}
 8007c5e:	4d06      	ldr	r5, [pc, #24]	@ (8007c78 <_close_r+0x1c>)
 8007c60:	2300      	movs	r3, #0
 8007c62:	4604      	mov	r4, r0
 8007c64:	4608      	mov	r0, r1
 8007c66:	602b      	str	r3, [r5, #0]
 8007c68:	f7fa fa64 	bl	8002134 <_close>
 8007c6c:	1c43      	adds	r3, r0, #1
 8007c6e:	d102      	bne.n	8007c76 <_close_r+0x1a>
 8007c70:	682b      	ldr	r3, [r5, #0]
 8007c72:	b103      	cbz	r3, 8007c76 <_close_r+0x1a>
 8007c74:	6023      	str	r3, [r4, #0]
 8007c76:	bd38      	pop	{r3, r4, r5, pc}
 8007c78:	20040724 	.word	0x20040724

08007c7c <_fstat_r>:
 8007c7c:	b538      	push	{r3, r4, r5, lr}
 8007c7e:	4d07      	ldr	r5, [pc, #28]	@ (8007c9c <_fstat_r+0x20>)
 8007c80:	2300      	movs	r3, #0
 8007c82:	4604      	mov	r4, r0
 8007c84:	4608      	mov	r0, r1
 8007c86:	4611      	mov	r1, r2
 8007c88:	602b      	str	r3, [r5, #0]
 8007c8a:	f7fa fa5f 	bl	800214c <_fstat>
 8007c8e:	1c43      	adds	r3, r0, #1
 8007c90:	d102      	bne.n	8007c98 <_fstat_r+0x1c>
 8007c92:	682b      	ldr	r3, [r5, #0]
 8007c94:	b103      	cbz	r3, 8007c98 <_fstat_r+0x1c>
 8007c96:	6023      	str	r3, [r4, #0]
 8007c98:	bd38      	pop	{r3, r4, r5, pc}
 8007c9a:	bf00      	nop
 8007c9c:	20040724 	.word	0x20040724

08007ca0 <memcpy>:
 8007ca0:	440a      	add	r2, r1
 8007ca2:	4291      	cmp	r1, r2
 8007ca4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007ca8:	d100      	bne.n	8007cac <memcpy+0xc>
 8007caa:	4770      	bx	lr
 8007cac:	b510      	push	{r4, lr}
 8007cae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cb6:	4291      	cmp	r1, r2
 8007cb8:	d1f9      	bne.n	8007cae <memcpy+0xe>
 8007cba:	bd10      	pop	{r4, pc}

08007cbc <_free_r>:
 8007cbc:	b538      	push	{r3, r4, r5, lr}
 8007cbe:	4605      	mov	r5, r0
 8007cc0:	2900      	cmp	r1, #0
 8007cc2:	d041      	beq.n	8007d48 <_free_r+0x8c>
 8007cc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cc8:	1f0c      	subs	r4, r1, #4
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	bfb8      	it	lt
 8007cce:	18e4      	addlt	r4, r4, r3
 8007cd0:	f7ff fde0 	bl	8007894 <__malloc_lock>
 8007cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8007d4c <_free_r+0x90>)
 8007cd6:	6813      	ldr	r3, [r2, #0]
 8007cd8:	b933      	cbnz	r3, 8007ce8 <_free_r+0x2c>
 8007cda:	6063      	str	r3, [r4, #4]
 8007cdc:	6014      	str	r4, [r2, #0]
 8007cde:	4628      	mov	r0, r5
 8007ce0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ce4:	f7ff bddc 	b.w	80078a0 <__malloc_unlock>
 8007ce8:	42a3      	cmp	r3, r4
 8007cea:	d908      	bls.n	8007cfe <_free_r+0x42>
 8007cec:	6820      	ldr	r0, [r4, #0]
 8007cee:	1821      	adds	r1, r4, r0
 8007cf0:	428b      	cmp	r3, r1
 8007cf2:	bf01      	itttt	eq
 8007cf4:	6819      	ldreq	r1, [r3, #0]
 8007cf6:	685b      	ldreq	r3, [r3, #4]
 8007cf8:	1809      	addeq	r1, r1, r0
 8007cfa:	6021      	streq	r1, [r4, #0]
 8007cfc:	e7ed      	b.n	8007cda <_free_r+0x1e>
 8007cfe:	461a      	mov	r2, r3
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	b10b      	cbz	r3, 8007d08 <_free_r+0x4c>
 8007d04:	42a3      	cmp	r3, r4
 8007d06:	d9fa      	bls.n	8007cfe <_free_r+0x42>
 8007d08:	6811      	ldr	r1, [r2, #0]
 8007d0a:	1850      	adds	r0, r2, r1
 8007d0c:	42a0      	cmp	r0, r4
 8007d0e:	d10b      	bne.n	8007d28 <_free_r+0x6c>
 8007d10:	6820      	ldr	r0, [r4, #0]
 8007d12:	4401      	add	r1, r0
 8007d14:	1850      	adds	r0, r2, r1
 8007d16:	4283      	cmp	r3, r0
 8007d18:	6011      	str	r1, [r2, #0]
 8007d1a:	d1e0      	bne.n	8007cde <_free_r+0x22>
 8007d1c:	6818      	ldr	r0, [r3, #0]
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	6053      	str	r3, [r2, #4]
 8007d22:	4408      	add	r0, r1
 8007d24:	6010      	str	r0, [r2, #0]
 8007d26:	e7da      	b.n	8007cde <_free_r+0x22>
 8007d28:	d902      	bls.n	8007d30 <_free_r+0x74>
 8007d2a:	230c      	movs	r3, #12
 8007d2c:	602b      	str	r3, [r5, #0]
 8007d2e:	e7d6      	b.n	8007cde <_free_r+0x22>
 8007d30:	6820      	ldr	r0, [r4, #0]
 8007d32:	1821      	adds	r1, r4, r0
 8007d34:	428b      	cmp	r3, r1
 8007d36:	bf04      	itt	eq
 8007d38:	6819      	ldreq	r1, [r3, #0]
 8007d3a:	685b      	ldreq	r3, [r3, #4]
 8007d3c:	6063      	str	r3, [r4, #4]
 8007d3e:	bf04      	itt	eq
 8007d40:	1809      	addeq	r1, r1, r0
 8007d42:	6021      	streq	r1, [r4, #0]
 8007d44:	6054      	str	r4, [r2, #4]
 8007d46:	e7ca      	b.n	8007cde <_free_r+0x22>
 8007d48:	bd38      	pop	{r3, r4, r5, pc}
 8007d4a:	bf00      	nop
 8007d4c:	20040720 	.word	0x20040720

08007d50 <_malloc_usable_size_r>:
 8007d50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d54:	1f18      	subs	r0, r3, #4
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	bfbc      	itt	lt
 8007d5a:	580b      	ldrlt	r3, [r1, r0]
 8007d5c:	18c0      	addlt	r0, r0, r3
 8007d5e:	4770      	bx	lr

08007d60 <_init>:
 8007d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d62:	bf00      	nop
 8007d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d66:	bc08      	pop	{r3}
 8007d68:	469e      	mov	lr, r3
 8007d6a:	4770      	bx	lr

08007d6c <_fini>:
 8007d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d6e:	bf00      	nop
 8007d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d72:	bc08      	pop	{r3}
 8007d74:	469e      	mov	lr, r3
 8007d76:	4770      	bx	lr
