verilog work "regs.v"
verilog work "top.v"
