wb_dma_ch_pri_enc/wire_pri27_out 1.438013 -0.968542 0.308833 0.278737 1.945125 0.755337 1.262761 0.885473 -0.041576 -1.486334 1.262453 -0.089318 -0.395899 1.997646 1.407952 0.641288 0.367533 0.511662 -0.498515 -2.515264
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 0.786066 -0.306606 0.593627 -1.322123 0.788600 -0.569332 -0.269768 1.561865 -1.134224 -2.816408 0.768046 0.753242 1.221882 3.693350 1.627594 1.579378 -1.543717 -2.202667 -2.993810 -2.686573
wb_dma_ch_sel/always_5/stmt_1/expr_1 -0.282523 2.268116 1.143190 0.579692 0.606468 0.216019 2.590702 0.761415 -0.754149 -1.357727 1.072331 0.945830 3.025909 -0.682689 0.255616 1.275412 -3.415766 -4.786867 -3.139029 1.510015
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.584444 -0.452571 0.259071 -2.347471 -0.196503 -0.704370 1.395728 -1.094191 -4.368526 1.033004 -1.485871 -0.508901 0.317098 -2.612787 -2.113162 -0.604556 2.417606 -0.130475 -1.930753 -0.703403
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.070296 -0.059796 -0.119734 -1.740297 1.674959 -0.032666 -0.382052 -0.318627 -0.505256 3.042181 0.609633 -1.466856 -0.993119 2.089782 1.338154 1.272419 1.649554 1.788776 0.210740 -4.681743
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.372923 -0.085127 0.328529 -0.535278 1.874759 1.168419 -0.322911 0.756242 0.163460 0.412620 0.614409 -0.477131 -1.097203 1.619738 1.498180 0.620821 2.553886 0.630636 -0.521633 -3.091107
wb_dma_ch_rf/assign_1_ch_adr0 1.036637 1.443378 -1.219387 1.843065 1.934798 2.500618 -1.709606 0.104617 -1.377409 2.628615 -0.308842 -1.612307 -1.489135 -2.007147 -2.097186 -0.173321 5.454927 -3.174235 3.151524 2.936011
wb_dma_ch_rf/reg_ch_busy -1.217446 0.655830 0.356246 -1.447134 -0.574254 -1.100134 2.260135 -2.419726 -5.485991 1.990723 -2.871802 0.433104 0.267107 -3.059745 -3.290247 -0.002360 2.244248 -0.770154 -3.205719 0.268331
wb_dma_wb_slv/always_5 -0.442101 -1.302006 -0.986501 2.076754 1.045858 0.459651 -2.738883 -2.367282 3.054061 -5.048257 -0.134022 -1.451290 3.443265 -3.868277 1.612706 -4.051068 -0.177463 -0.297408 -0.716880 0.408656
wb_dma_wb_slv/always_4 -1.630374 1.320937 -3.909852 1.212722 0.667084 3.761236 -8.343991 -5.891619 -3.754903 -1.367000 -2.028064 -0.784205 2.012711 2.850957 -1.300199 -2.463694 -1.321037 -3.729300 0.476841 2.083378
wb_dma_wb_slv/always_3 -0.184754 1.597659 -0.965100 -2.429092 1.209122 -3.310289 -4.534944 -0.867365 -3.773392 1.392322 -3.795679 -1.838107 -0.226350 1.510395 -1.090733 2.717895 3.659992 -1.694458 1.356687 0.247561
wb_dma_wb_slv/always_1 -0.259235 2.347372 -1.141532 0.384704 -1.293496 1.015531 -5.691694 -3.491260 -6.615351 -1.139571 -3.092399 0.043742 1.158387 -1.313578 -5.325634 -1.438469 -0.496531 -4.328147 1.031234 0.252299
wb_dma_ch_sel/always_44/case_1/cond 0.050451 0.199994 -0.493624 0.645920 3.409239 3.426657 -3.583571 -0.142901 -1.867283 2.607265 -0.209201 -3.103193 1.164587 -1.213882 -0.560000 -0.277584 6.476305 -3.609879 2.813061 -1.302306
wb_dma_rf/wire_ch0_csr 1.246858 2.056770 -0.288211 -1.554310 -2.884060 0.767479 -1.343834 -0.785259 -4.917479 -1.006448 -3.436466 -0.012133 0.184129 -1.910578 -5.778728 -1.679919 1.150132 -2.697474 -0.228748 3.138290
wb_dma_de/wire_done 1.156093 2.811506 -0.868007 -1.159643 -1.257354 -1.166671 1.607875 -0.300577 0.028922 -2.295930 -0.309749 1.318045 -2.247552 1.558567 0.308899 0.617217 -1.655823 -0.518924 -3.730018 0.198177
wb_dma_ch_pri_enc/wire_pri11_out 1.446171 -0.949515 0.264069 0.220033 1.815759 0.668841 1.345693 0.827679 0.101660 -1.473919 1.286948 -0.081469 -0.413897 1.849951 1.381507 0.605858 0.273265 0.641416 -0.513719 -2.482345
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.348211 2.833977 -1.053661 -3.287292 -2.959157 -3.408895 2.618744 -1.420334 1.012223 1.240312 -0.258780 0.580576 -2.628537 0.042238 0.182285 1.325063 -3.353036 2.179586 -3.288759 -0.847633
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.656018 -0.492592 -0.004512 -2.090940 0.074225 -1.693655 2.289587 -0.263073 0.855901 2.256255 1.163123 -0.961358 -0.935769 0.440605 1.185114 1.351897 -1.213923 3.107308 -0.159297 -3.422427
wb_dma_de/always_13/stmt_1 2.377925 2.579543 1.018658 0.941821 2.015604 -0.669777 3.946708 1.814015 -1.408212 -2.434030 0.269258 0.328601 1.200365 0.428695 -0.346418 1.382345 0.189086 -3.933073 -3.170578 0.678263
wb_dma_de/always_4/if_1 1.851600 3.101974 -1.139339 0.314394 0.412566 -0.677121 2.797682 -1.986971 0.571294 -1.478579 -0.140369 0.104242 -2.111003 -0.868968 -0.012229 0.090185 -0.493368 0.488324 -2.936300 -0.456029
wb_dma_ch_arb/input_req -0.232479 1.040251 -0.993206 -6.912124 -0.649977 -0.474423 -1.423765 2.114256 -1.608164 0.903846 0.334621 -3.412704 -1.744293 0.703349 1.606603 -2.300849 4.109370 1.113405 -0.494581 -2.214798
wb_dma_ch_pri_enc/wire_pri20_out 1.482385 -0.974521 0.323035 0.181125 1.920615 0.724275 1.442545 0.913245 0.101711 -1.524584 1.351471 -0.122075 -0.444308 1.949891 1.485840 0.665756 0.314829 0.650322 -0.543564 -2.639774
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.732168 1.473100 -1.315113 0.250587 1.270821 0.570641 0.335799 -0.207913 2.177134 -2.435348 0.816030 -1.982147 -0.068043 -3.026968 0.682840 -2.085265 1.958806 -1.093884 -0.362715 1.617851
wb_dma_ch_rf/always_26/if_1/if_1 -0.894379 3.774914 2.488153 0.328035 1.628615 -2.309964 0.738296 1.334695 -1.807654 -0.540045 -2.120400 0.226242 2.618785 -0.193435 -0.502509 0.965159 0.458055 -3.131187 -2.528269 -0.998669
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -1.543688 2.543849 0.365738 -0.044920 -0.837251 1.802800 -0.025392 0.179464 -2.320240 3.953871 -0.360052 1.711354 -1.858580 2.973396 -1.202963 1.049011 -0.507761 -0.054265 -0.365120 0.190315
wb_dma_ch_sel/assign_145_req_p0/expr_1 -0.123686 2.010109 -0.610067 1.628370 1.917612 -0.145560 0.335279 -2.067833 1.208780 -1.527393 -0.579672 -0.841024 1.020755 -1.589597 1.041090 -1.536056 0.904756 -0.544223 -2.372981 -0.159626
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.905594 -0.443077 0.376935 -0.833035 0.202680 -0.470621 2.288683 0.756872 1.485614 -0.579901 1.121319 0.082426 -0.968682 -0.008332 1.307838 0.583152 -0.456354 1.855856 -1.037732 -1.743922
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -2.325132 0.731605 0.283366 -0.216184 -0.316099 1.886065 0.252749 -0.462413 -1.651869 1.033969 0.366099 0.948711 0.657256 0.155674 -0.234629 -0.776910 -2.099880 -0.804607 -0.194428 1.573284
wb_dma_ch_sel/wire_ch_sel 1.812125 1.782144 -0.707704 -0.682096 -0.198415 -1.562454 0.716879 -1.233999 -3.941132 2.309674 -1.559040 -2.134713 0.406185 -2.581862 -3.557465 0.226094 3.449966 -2.460746 -0.318009 0.155794
wb_dma_rf/inst_u19 2.996425 0.530535 -0.930843 0.497091 2.993294 1.241569 1.619824 0.619242 2.037493 -3.782113 1.991947 -1.935319 -0.401139 -1.165718 1.956910 -1.464331 2.200087 -0.571401 -0.907766 -0.816112
wb_dma_rf/inst_u18 2.973500 0.373439 -0.888343 0.532112 3.015777 1.323434 1.575975 0.595132 2.074086 -3.792319 1.985003 -1.920482 -0.332810 -1.211060 1.974113 -1.503309 2.201350 -0.494996 -0.810801 -0.887322
wb_dma_rf/inst_u17 3.157227 0.386369 -0.974315 0.632240 3.108073 1.314058 1.622044 0.524911 2.190682 -4.181263 2.055917 -1.978442 -0.339992 -1.254635 2.024754 -1.607133 2.176544 -0.518887 -0.926061 -0.907529
wb_dma_rf/inst_u16 3.008370 0.439892 -1.001907 0.519008 2.998890 1.283818 1.505955 0.585373 2.153047 -3.800363 1.992171 -1.981321 -0.379824 -1.250441 1.936386 -1.535687 2.209353 -0.525339 -0.793049 -0.789003
wb_dma_rf/inst_u15 3.029484 0.490375 -0.968383 0.490753 3.001975 1.279942 1.516192 0.563991 2.021152 -3.827542 1.914520 -1.968249 -0.428916 -1.123905 1.927357 -1.501753 2.176673 -0.547506 -0.854437 -0.861287
wb_dma_rf/inst_u14 3.060679 0.483465 -0.982674 0.429750 2.916390 1.160852 1.744234 0.605843 2.294636 -3.813720 2.039991 -2.012362 -0.482620 -1.329579 2.071709 -1.506525 2.090070 -0.373539 -0.914120 -0.873618
wb_dma_rf/inst_u13 2.979064 0.417332 -0.962620 0.559362 3.034735 1.311112 1.555104 0.566253 2.102620 -3.947050 1.943542 -1.951102 -0.311466 -1.288904 1.974874 -1.534653 2.189452 -0.565999 -0.870437 -0.818944
wb_dma_rf/inst_u12 2.973106 0.454765 -0.974676 0.545138 2.940286 1.299325 1.496374 0.544482 2.069969 -3.777975 1.936242 -1.969144 -0.387110 -1.238540 1.949052 -1.474614 2.183612 -0.531820 -0.776342 -0.778488
wb_dma_rf/inst_u11 3.091850 0.477958 -0.925495 0.482561 3.099786 1.281120 1.650501 0.684268 2.084377 -3.765378 2.054265 -2.010994 -0.466097 -1.119487 2.016354 -1.436356 2.268622 -0.530802 -0.828254 -0.935744
wb_dma_rf/inst_u10 3.060918 0.443849 -0.924492 0.477186 3.010957 1.206116 1.757621 0.650388 2.252325 -3.883420 2.074401 -1.953146 -0.426801 -1.245838 2.053620 -1.476095 2.175325 -0.439808 -0.932815 -0.882105
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 4.041537 3.895027 -4.751871 1.945318 -1.164228 -2.279781 0.182766 -5.634095 2.250063 -1.815617 -0.647349 -1.896598 -3.861237 -1.863152 -1.629282 -1.563215 -2.813582 2.362289 1.320810 1.169208
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -1.280909 -0.505163 0.175402 1.266265 5.226138 3.108869 1.050569 2.346195 -0.831471 0.699892 1.292318 0.061546 0.274483 5.936452 3.062862 -1.046334 3.297410 -0.472818 -0.530211 1.447537
wb_dma/input_wb1_ack_i -1.698573 2.908900 0.309781 -2.938033 1.128995 -0.493309 -1.530444 1.151587 -3.219307 1.672458 -1.441238 0.222837 -1.024082 0.835681 -0.631315 -1.600555 1.559496 -0.659314 -1.677092 -0.471213
wb_dma/wire_slv0_we -0.133472 1.790653 -1.072872 -1.432655 1.225634 -3.412236 -3.965763 -1.783995 -4.066475 1.657549 -4.462103 -1.452923 -0.031223 1.496523 -1.655879 3.072301 3.690961 -1.993132 0.760337 0.680541
wb_dma_ch_rf/reg_ch_sz_inf -1.467988 0.984690 0.604725 1.449238 -0.927879 -0.321934 1.177254 -1.569526 -1.311246 1.616982 -1.638305 2.024692 -0.249471 -0.406407 -1.619845 0.995678 -0.987913 -0.135719 -1.386193 1.085433
wb_dma_ch_rf -2.230327 3.942850 -0.646931 -1.819170 -0.950165 0.038929 -3.207602 -1.371290 -5.003654 4.274932 -3.251172 -0.192532 -0.157596 1.950009 -2.836087 0.686677 2.034624 -2.380384 -0.531677 1.887165
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 0.976319 3.293175 -1.181371 -2.376674 -0.784696 -3.081303 1.286865 -2.132567 -0.986765 -0.187869 -0.431296 0.016836 -0.424812 1.371444 0.261905 1.753467 -3.136833 -0.798909 -4.470002 -2.371301
wb_dma_ch_sel/input_ch1_txsz -0.163583 -0.774526 0.207737 -0.483832 -0.178683 0.599327 -1.927793 1.714942 -1.737726 -1.772384 0.006575 1.172111 0.304834 4.184137 0.504460 0.634032 -0.645688 -1.963893 -0.406199 -0.139548
wb_dma/wire_ch3_txsz 1.461379 -0.970306 0.306401 0.266297 1.920408 0.749618 1.355488 0.892648 0.060509 -1.486925 1.275952 -0.106084 -0.413446 1.959731 1.388431 0.641440 0.310128 0.573902 -0.507983 -2.572390
wb_dma_ch_sel/assign_7_pri2 0.865200 -0.404182 0.378421 -0.860820 0.226735 -0.486483 2.229324 0.770628 1.400566 -0.500312 1.086673 0.078851 -0.949203 0.088388 1.265527 0.561851 -0.396193 1.758064 -1.009449 -1.727518
wb_dma_ch_pri_enc/inst_u30 1.449685 -0.979585 0.302042 0.239502 1.889654 0.741759 1.355039 0.875235 0.011741 -1.495946 1.295093 -0.095542 -0.427222 1.973485 1.435560 0.621249 0.338347 0.590769 -0.516268 -2.570835
wb_dma/assign_3_dma_nd 2.947395 2.644217 -1.659615 -2.127550 -0.167370 -1.509180 2.680961 -0.436846 3.325868 -2.289331 1.435668 -1.821633 -2.410655 -2.218730 1.561910 -0.972537 -0.193362 1.845511 -2.142809 -0.884763
wb_dma_ch_rf/assign_6_pointer -0.362860 1.897188 0.412218 -0.845585 1.126584 2.112993 2.726359 0.550757 -4.330242 5.031087 0.375381 1.124843 -3.403323 5.558104 -0.973987 1.248157 0.372560 2.383388 0.081229 -2.572725
wb_dma_ch_rf/wire_ch_adr0_dewe -0.292054 -1.763413 0.770670 1.684232 1.684142 1.709198 -0.139831 0.965608 0.238523 -0.847809 0.506178 -0.058197 1.557996 -0.862537 0.386333 -0.639493 1.665500 -1.176502 0.858817 0.758657
wb_dma_ch_pri_enc/always_2/if_1/cond 1.424451 -0.952112 0.280467 0.244479 1.902451 0.749888 1.288078 0.838935 -0.034758 -1.464337 1.228852 -0.082016 -0.425854 1.960067 1.341861 0.647095 0.348064 0.485525 -0.495322 -2.522053
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 1.329566 -0.389060 0.494450 0.206490 2.508693 1.723841 2.760439 1.280107 -2.548514 -0.665243 0.583549 0.322245 -1.942778 2.943864 0.112528 -0.101802 2.058960 1.394372 -0.071708 -1.739230
wb_dma_ch_sel/input_ch0_txsz 1.339585 3.513873 -0.848126 -1.088153 -0.483578 -1.868667 1.275116 -1.185080 -0.449989 -3.213601 -0.492981 0.920724 -0.380170 0.870453 0.377794 0.914281 -2.353682 -2.249973 -5.467482 -0.781900
wb_dma_ch_sel/always_2 2.900535 2.661578 -1.681740 -2.144572 -0.200347 -1.533792 2.668802 -0.530834 3.348511 -2.261180 1.438131 -1.827060 -2.439969 -2.282102 1.580223 -0.984928 -0.218705 1.833653 -2.143564 -0.809565
wb_dma_ch_sel/always_3 2.420082 1.619030 -1.840979 -3.735799 -0.491271 -2.055005 0.634247 0.055822 1.084679 -1.225095 1.457165 -1.726176 -1.910767 1.961206 1.915885 0.291254 -1.652171 1.193000 -1.609011 -2.645845
wb_dma_rf/input_de_txsz_we 0.139498 0.240679 -0.209117 -0.150987 -2.812150 -1.350780 1.884189 -1.371159 1.819894 -4.389490 -0.457383 2.690815 -0.991131 -1.205792 0.422409 -0.307256 -3.952476 1.249882 -4.351894 0.335005
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.418999 -0.226685 0.418854 -0.538278 1.974784 1.220696 -0.227908 0.896806 0.226546 0.370583 0.724500 -0.463526 -1.124528 1.786009 1.650495 0.713091 2.544304 0.806565 -0.535336 -3.333946
wb_dma_ch_sel/assign_145_req_p0 -0.159571 1.801616 -0.563486 1.614413 1.937708 -0.098268 0.375130 -2.027627 1.357564 -1.690889 -0.515644 -0.797230 1.046208 -1.580023 1.179675 -1.579021 0.801112 -0.406753 -2.393208 -0.328743
wb_dma_de/always_3/if_1/if_1/cond -1.650712 0.513617 -0.223544 -0.221567 -0.062299 -1.058822 -2.276451 -1.162575 0.593229 0.350569 -0.887641 -0.809944 1.687135 -0.045022 0.851636 -1.131854 -0.415386 0.199918 -0.397282 -0.554441
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.327411 -0.170559 0.394930 -0.536524 1.946653 1.276365 -0.399816 0.818779 0.199256 0.391992 0.625905 -0.473849 -1.055529 1.673754 1.548983 0.599222 2.609925 0.717736 -0.494151 -3.231789
wb_dma_rf/always_1/case_1 -2.746944 5.176331 0.109513 -3.198738 0.016144 1.865158 -3.568952 -4.013460 -7.757889 4.320572 -4.403515 0.909017 -0.077778 -3.893228 -6.429918 0.944157 -1.560109 -3.748407 0.412723 0.934945
wb_dma_rf/always_2/if_1/if_1/stmt_1 -2.488448 1.199491 0.305264 -0.165578 1.492090 2.240571 -0.602759 -2.499871 -3.524011 0.189703 -1.249416 0.389510 1.156228 -1.443481 -0.825106 -0.669394 -0.668010 -0.810113 -0.927544 -0.095279
wb_dma_ch_sel/assign_99_valid/expr_1 0.840814 4.021750 -2.447015 0.794259 2.112429 -1.480152 -2.146133 -1.719348 1.904608 4.116682 0.298056 -3.688510 1.732963 0.004669 0.765186 0.792268 1.726357 -3.838533 0.473508 2.070378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.757959 1.300356 -1.288807 0.349128 1.297962 0.648798 0.329542 -0.263867 2.237929 -2.615144 0.872785 -1.939236 0.051046 -3.164722 0.715395 -2.172277 1.880137 -1.028500 -0.353936 1.596372
wb_dma_wb_slv/reg_slv_adr -0.395578 2.235178 -0.992752 0.340508 -1.480113 1.094415 -5.670753 -3.231916 -6.420983 -0.817778 -3.045286 0.230835 1.006081 -1.209944 -5.318371 -1.369517 -0.605183 -4.051351 1.184833 0.267419
wb_dma_ch_sel/assign_8_pri2 0.917536 -0.469042 0.411145 -0.841349 0.294607 -0.433484 2.323636 0.839075 1.424860 -0.605670 1.151636 0.082629 -0.962956 0.141321 1.309168 0.613130 -0.402332 1.804305 -1.018113 -1.800000
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.497023 0.950208 0.600748 1.453383 -0.933572 -0.291101 1.202507 -1.559611 -1.372635 1.590915 -1.645774 2.096469 -0.272819 -0.397989 -1.634664 1.027817 -1.018724 -0.137823 -1.400214 1.103258
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.602392 1.302617 0.107433 -0.582433 0.184465 -0.296536 -1.888392 0.063753 -1.558980 2.250838 -1.394761 0.033232 -0.198607 1.684711 0.109471 1.234999 1.464758 -0.292947 0.147253 0.366616
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.346339 -0.860148 0.274004 0.181411 1.750394 0.652312 1.306740 0.827269 -0.002074 -1.346981 1.236241 -0.079283 -0.461714 1.865542 1.345832 0.612557 0.334118 0.555190 -0.500497 -2.424995
wb_dma/wire_paused -2.468162 0.700321 0.358058 -0.029611 -0.218738 2.029250 0.407546 -0.502007 -1.740178 0.900862 0.394073 1.183010 0.789758 0.109876 -0.219220 -0.806103 -2.276076 -0.899226 -0.380095 1.672688
wb_dma_ch_rf/always_8/stmt_1/expr_1 -1.323346 0.637589 0.340676 -1.424557 -0.779890 -1.128227 2.233656 -2.356216 -5.532649 2.087069 -2.817834 0.558415 0.270700 -2.961655 -3.366390 0.034621 1.998688 -0.799418 -3.146142 0.394882
wb_dma/wire_ch1_adr1 -0.225850 -0.001265 -0.463992 -1.302490 -0.255909 -1.319798 0.150549 -1.122864 -0.482383 2.710439 0.057780 -0.963484 -0.016087 0.398779 -0.042363 0.765058 -1.011604 1.384379 0.672395 -1.750696
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -0.586951 1.812447 -2.190343 -1.620180 -0.858801 -0.248570 0.701457 0.388082 -2.849371 3.136116 1.103179 -1.511132 0.268752 2.223441 -0.779479 -1.597360 -0.099535 -3.149557 0.144988 4.676539
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.091922 -0.021105 -0.135445 -1.744064 1.650698 -0.052782 -0.424631 -0.362494 -0.399417 3.041651 0.580489 -1.457664 -1.049305 1.995551 1.361687 1.295991 1.686848 1.857698 0.170781 -4.697814
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.216498 1.507103 -1.857877 -1.406916 -1.376041 -0.912583 -3.313607 -0.483416 3.121073 -3.161672 0.031888 -3.339021 1.407858 -3.150283 0.778736 -3.617543 1.529806 -1.110195 0.175007 1.327082
wb_dma_ch_arb/always_2/block_1/case_1/if_1 1.242033 0.995379 -1.836522 -2.953936 0.286042 -0.825715 -3.483299 -0.787789 2.668051 -0.146587 0.702576 -4.535100 0.339824 -1.160328 2.062674 -2.262998 2.978344 1.077439 0.511993 -3.477550
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.369545 -0.260701 0.392578 -0.434891 1.996997 1.294949 -0.413183 0.846249 0.177256 0.401540 0.667159 -0.518300 -1.041778 1.751622 1.543083 0.625595 2.665738 0.654844 -0.401822 -3.198960
wb_dma_ch_sel/always_39/case_1/stmt_4 0.904042 -0.435511 0.382999 -0.847299 0.208854 -0.449584 2.269786 0.774565 1.398944 -0.564910 1.133367 0.043002 -0.955229 0.071711 1.246811 0.559216 -0.388410 1.779613 -1.005889 -1.733985
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.438290 -0.906683 0.295003 0.160043 1.893454 0.700611 1.396548 0.871699 0.043322 -1.486867 1.302404 -0.103062 -0.454786 1.979654 1.409224 0.666418 0.325395 0.573861 -0.572913 -2.541598
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.349207 1.490551 -1.915280 -1.377968 -1.410833 -0.967099 -3.216599 -0.533473 3.317198 -3.279589 0.120637 -3.377294 1.296523 -3.206045 0.808248 -3.651918 1.433968 -0.956376 0.162965 1.274529
wb_dma_ch_pri_enc/wire_pri14_out 1.447457 -0.932250 0.291930 0.229873 1.858483 0.730857 1.336403 0.816932 0.030512 -1.476347 1.273168 -0.110382 -0.437280 1.871006 1.397611 0.610005 0.306340 0.540411 -0.494360 -2.469526
wb_dma_ch_sel/always_39/case_1/stmt_1 2.871305 2.666816 -1.685505 -2.111156 -0.267564 -1.541688 2.610606 -0.537549 3.283249 -2.278585 1.373713 -1.836989 -2.393945 -2.302507 1.531287 -0.984395 -0.229141 1.815462 -2.123610 -0.814781
wb_dma_rf/wire_ch6_csr -0.929244 4.240975 -0.521700 0.159131 -0.701032 -0.455720 -2.479326 0.428871 -1.071825 3.575917 -1.781718 -0.181914 -0.983790 3.179255 -1.250782 0.312563 2.181483 -2.193920 0.049502 1.836161
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 1.615818 -0.012169 -1.579232 0.713059 -0.458903 -0.184429 -0.300172 -2.241853 2.462812 -4.892485 0.272343 -0.722661 0.292405 -3.201978 0.521603 -2.431534 -1.418559 0.594691 -1.248907 0.239179
wb_dma_wb_if/input_wb_we_i 1.004665 -3.232919 -3.079897 3.572886 -0.644848 0.492487 -2.684307 -2.075680 2.739082 -8.697039 0.343846 0.034248 0.061655 -0.842047 1.780866 -5.235117 -1.529499 1.123224 0.822812 3.831376
wb_dma_ch_sel/assign_141_req_p0 -0.128352 1.857344 -0.585405 1.574930 1.834641 -0.129700 0.451688 -2.061828 1.313679 -1.743406 -0.529517 -0.736386 0.923379 -1.543015 1.125446 -1.539997 0.677115 -0.297311 -2.464056 -0.367101
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.004944 0.856754 -1.698130 -1.141052 -1.427279 0.067940 -1.103142 0.613168 2.864630 -3.762631 0.982979 -2.662576 -0.206244 -3.325489 0.020854 -2.698149 1.786431 -1.137992 0.629410 1.836905
wb_dma_ch_sel_checker 0.578775 -0.593598 -0.064879 1.058443 1.621798 1.161671 -0.832416 0.129125 -1.278164 -0.970808 0.217148 -0.159234 0.493237 1.826388 0.195094 0.057577 0.676020 -1.086859 0.476584 -0.871379
wb_dma_ch_rf/reg_ch_dis 0.741734 2.864134 0.755639 0.715422 1.857622 -1.652473 1.759136 0.592518 -0.914300 -1.918129 -0.601826 -0.424773 2.707948 0.366675 0.299922 0.278096 -0.200669 -3.450732 -3.358518 0.056007
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.243008 -0.440596 -0.027510 -0.963889 2.345674 0.399960 2.701348 0.147179 -2.705673 1.730257 0.714752 -0.808245 -1.788708 3.270590 0.185637 0.570202 0.987075 2.656024 0.613711 -3.492105
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.331843 1.461877 -1.900027 -1.423824 -1.446869 -0.970762 -3.250337 -0.462724 3.313682 -3.120981 0.107913 -3.410109 1.272000 -3.256419 0.771548 -3.613462 1.531722 -0.957289 0.311277 1.316694
wb_dma_ch_rf/wire_pointer_we -1.613988 1.120398 0.223763 -0.548920 0.173266 -0.270844 -1.821246 0.139228 -1.493802 2.261815 -1.317077 0.099959 -0.199873 1.712468 0.174963 1.235176 1.368356 -0.161096 0.147599 0.278021
wb_dma_ch_sel/always_46/case_1/stmt_1 0.659083 -0.962534 -1.425001 1.900958 -0.765685 0.213216 0.735727 0.025792 0.589210 -1.114673 0.512225 0.789821 -1.934065 0.895901 0.042677 -0.959219 -0.113662 0.824338 0.937301 3.707540
wb_dma_wb_slv/always_3/stmt_1 -0.008080 1.574330 -0.930870 -2.266246 1.443305 -3.197058 -4.270888 -0.891833 -3.809592 1.074414 -3.774598 -1.792457 -0.296175 1.323256 -1.131404 2.736574 3.699119 -1.727058 1.228103 0.181429
wb_dma_ch_rf/always_2/if_1/if_1 1.071907 -0.340615 -0.052803 -1.168753 2.133917 0.255517 2.585627 0.079383 -2.852368 2.200882 0.603476 -0.808371 -1.840637 3.187054 0.005286 0.637159 0.977233 2.744401 0.686476 -3.444343
wb_dma_pri_enc_sub/assign_1_pri_out 1.413640 -0.929496 0.292157 0.215655 1.907021 0.721341 1.349636 0.880826 0.015248 -1.454850 1.272517 -0.102261 -0.425389 1.983114 1.378595 0.625739 0.376097 0.561010 -0.482421 -2.542595
wb_dma_ch_sel/input_ch0_adr0 1.779494 -0.778904 -0.689802 4.242224 3.532451 3.144703 -3.714751 -1.093607 0.275591 -1.222526 0.184093 -2.222850 2.941060 -0.225909 -0.562837 -0.658372 3.308887 -3.748211 2.998120 -0.733859
wb_dma_ch_sel/input_ch0_adr1 -1.597087 0.452390 -0.261223 -0.169909 -0.044403 -1.027729 -2.293609 -1.199563 0.707623 0.311699 -0.820013 -0.867132 1.740170 -0.169907 0.820226 -1.190446 -0.375662 0.251314 -0.297685 -0.537715
wb_dma_wb_slv/assign_4 -2.441938 0.456493 -0.094043 -6.217854 -2.671726 -0.772388 -2.700629 1.118699 -3.890105 3.478126 -2.916256 0.487589 -0.078772 -1.725664 -3.421058 -2.247900 0.305786 -0.829158 -0.810970 3.338673
wb_dma_wb_mast/input_wb_data_i -3.177655 3.080555 -0.166005 -0.999958 -0.159720 -0.374478 -1.995292 0.620111 -4.754015 1.153554 -3.157235 1.082579 -1.974681 2.984122 -1.293935 -1.116832 1.990972 -1.757861 0.606680 2.103901
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.102172 -0.072520 -0.123731 -1.778007 1.639054 -0.073081 -0.319226 -0.294465 -0.448492 3.034134 0.590706 -1.467715 -1.007919 2.041578 1.333544 1.357004 1.603772 1.844183 0.233301 -4.710686
wb_dma_de/wire_adr1_cnt_next1 2.753020 0.126162 -0.158272 -1.987849 -2.308314 -3.064919 0.524625 0.991207 1.403249 1.505689 1.153902 -2.657042 1.210398 -0.985148 -0.665484 1.618401 -1.571436 -0.317350 2.126015 -1.311382
wb_dma_ch_sel/inst_u1 2.636281 1.835709 -1.235090 -4.714858 -0.334252 -1.574486 -2.035671 2.728785 -0.062708 0.751084 1.136385 -5.643034 0.452957 1.450363 1.262483 -1.405223 4.132722 -1.206223 1.620915 -2.649371
wb_dma_ch_sel/inst_u0 1.404787 -0.934460 0.284931 0.248270 1.841620 0.719071 1.231139 0.836317 -0.031924 -1.440003 1.219306 -0.074252 -0.421765 1.877120 1.314362 0.598948 0.321861 0.531863 -0.471200 -2.436595
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.472010 -1.003875 0.311749 0.204482 1.871619 0.687311 1.419675 0.910565 0.137684 -1.513473 1.310937 -0.061284 -0.474954 1.913337 1.447177 0.639228 0.305046 0.674148 -0.545809 -2.575987
wb_dma/wire_adr0 0.017141 0.219613 -0.563375 0.689008 3.447496 3.459475 -3.418072 -0.290057 -1.969599 2.478799 -0.195959 -3.015565 1.075914 -1.279867 -0.587888 -0.267067 6.274770 -3.567024 2.749907 -1.304359
wb_dma/wire_adr1 -1.711932 0.419983 -0.705808 -1.408436 -0.206629 -2.214673 -2.129337 -2.202166 0.289043 2.892800 -0.699030 -1.900819 1.624945 0.210136 0.759724 -0.452182 -1.254442 1.597032 0.460065 -2.238269
wb_dma_ch_sel/assign_131_req_p0/expr_1 0.117106 1.611891 -1.284954 -1.347722 -0.438379 -0.975889 -2.326410 -2.146925 1.815963 0.984924 -0.612992 -2.718824 0.118866 -1.550247 0.763239 -1.407959 2.160468 1.058053 -0.638387 -2.593745
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.329770 -0.158030 0.408710 -0.527912 1.939969 1.214208 -0.268918 0.814011 0.229837 0.443638 0.666349 -0.456239 -1.101758 1.654165 1.567583 0.668115 2.579167 0.774031 -0.538284 -3.227824
wb_dma_ch_rf/assign_18_pointer_we -1.715176 1.106078 0.255322 -0.468290 0.236992 -0.235638 -1.729035 0.128135 -1.471480 2.291631 -1.362304 0.204406 -0.165668 1.699204 0.184433 1.305293 1.322024 -0.132389 0.135751 0.291987
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.600229 -0.886402 -1.368488 1.844458 -0.772989 0.253061 0.689233 0.043742 0.521429 -1.042970 0.460758 0.791799 -1.889140 0.946176 0.019050 -0.979347 -0.128435 0.787639 0.926982 3.696354
wb_dma_ch_sel/wire_req_p0 -0.416553 1.091658 -0.920894 -6.591480 -0.312185 -0.212138 -1.465011 2.130079 -1.865512 0.992890 0.238118 -3.265674 -1.649812 0.929661 1.548018 -2.292188 4.296786 0.891700 -0.468730 -2.048234
wb_dma/wire_ndnr 2.242146 1.672499 -1.822681 -3.826084 -0.498566 -2.118335 0.519300 0.104367 0.857811 -0.813776 1.378294 -1.709385 -1.950304 2.125853 1.807051 0.414619 -1.595775 1.168142 -1.419966 -2.670608
wb_dma_de/reg_mast0_drdy_r 0.313003 -2.819520 1.292244 0.312270 1.660458 1.820634 0.015966 3.344663 -0.240906 -2.900007 1.468656 1.071631 0.872261 3.230239 1.974809 0.510441 0.712193 -1.435189 -0.473932 -1.012934
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.452121 -0.962829 0.319101 0.209491 1.874246 0.721644 1.399284 0.854651 0.071685 -1.513475 1.309894 -0.080219 -0.433746 1.878457 1.430898 0.604334 0.290969 0.583793 -0.544154 -2.561071
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 0.862475 1.392757 -1.197440 1.794821 1.761528 2.510853 -1.728999 -0.051600 -1.621717 2.662428 -0.449902 -1.439689 -1.464222 -2.031322 -2.228562 -0.198400 5.174543 -3.081963 3.164608 2.957891
wb_dma_ch_sel/assign_137_req_p0 -0.038005 1.727528 -0.576861 1.624945 1.949886 -0.045627 0.424841 -1.927928 1.439864 -1.791082 -0.442659 -0.775710 1.040944 -1.678660 1.164566 -1.575898 0.837674 -0.351341 -2.350220 -0.287229
wb_dma_rf/wire_pointer2 0.524669 -0.471897 -0.101501 1.020207 1.597400 1.164445 -0.907773 0.105832 -1.367091 -0.879845 0.126292 -0.159624 0.500492 1.824675 0.095770 0.053198 0.706677 -1.218085 0.477915 -0.775833
wb_dma_rf/wire_pointer3 1.345682 -0.428596 0.474284 0.147767 2.508011 1.717929 2.702829 1.309951 -2.439982 -0.705763 0.598442 0.312403 -1.937306 3.034860 0.194961 -0.069943 1.968537 1.417844 -0.115600 -1.832234
wb_dma_rf/wire_pointer0 -0.595813 1.738219 0.197456 -0.913350 0.267281 1.344588 1.513510 0.015376 -2.345037 4.989025 0.885104 0.923769 -2.294955 4.547886 -0.150347 1.910917 -1.191159 1.668510 -0.279726 -2.903242
wb_dma_rf/wire_pointer1 1.426451 -0.981805 0.315614 0.245940 1.824331 0.695172 1.360913 0.858211 0.031422 -1.464374 1.258138 -0.097900 -0.422939 1.896349 1.373744 0.630279 0.294858 0.583167 -0.518376 -2.500177
wb_dma_rf/wire_sw_pointer0 -1.567469 1.715725 1.916698 -0.796112 0.090751 -1.069791 -0.835051 1.123537 -1.396200 1.260660 -1.689215 0.501503 0.327755 -0.542004 -0.820663 0.899460 0.972097 -0.724781 -0.078160 -1.215097
wb_dma_de/always_21/stmt_1 0.409624 -2.841270 1.301308 0.335310 1.699536 1.802376 0.007340 3.393838 -0.240259 -3.160061 1.518764 1.115327 0.935726 3.392774 2.074475 0.466019 0.638141 -1.517596 -0.551654 -1.006707
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 2.378341 2.427374 -1.760073 -3.815378 0.152943 -2.785264 0.149002 -0.610396 0.302743 -1.656271 1.109129 -1.975056 -0.169634 1.664340 1.794262 0.810722 -2.201466 -0.666657 -3.188171 -3.481663
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 0.592623 0.417748 -1.024446 3.201348 0.141790 0.672125 -0.044958 -3.657841 -0.289612 -4.086699 -1.250218 1.268165 0.561333 -1.733614 -1.033186 -1.315841 -1.763697 -0.758259 -2.166355 0.620452
wb_dma_ch_arb/input_advance 2.980573 2.733246 -1.695675 -2.186078 -0.241963 -1.575943 2.686746 -0.543325 3.397273 -2.308180 1.424240 -1.888971 -2.490747 -2.395658 1.532265 -0.988264 -0.166832 1.868983 -2.132331 -0.841401
wb_dma_de/always_7/stmt_1 0.810465 3.091721 -0.706562 -2.031858 -2.688257 -2.192088 2.770376 -0.416279 1.600006 -1.815179 -0.302704 1.534080 -2.676467 -0.348044 0.415105 0.487289 -2.472185 0.803198 -4.369152 0.830732
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 2.995513 0.529009 -0.976973 0.497169 2.933509 1.237202 1.520237 0.534415 2.077406 -3.812471 1.951342 -1.936211 -0.400778 -1.218109 1.932760 -1.507053 2.075772 -0.539703 -0.848428 -0.765063
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.386573 -0.204091 0.375633 -0.460382 2.032880 1.285946 -0.321583 0.854522 0.203270 0.302154 0.662660 -0.504261 -1.040869 1.717411 1.624750 0.601833 2.646132 0.659106 -0.532985 -3.220143
wb_dma_de/always_3/if_1/cond -1.643275 0.453744 -0.260212 -0.204288 -0.090702 -1.056991 -2.335952 -1.181501 0.760465 0.285598 -0.836220 -0.868266 1.736569 -0.175052 0.835928 -1.196527 -0.430523 0.286890 -0.291543 -0.544068
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 2.926596 0.932904 -1.700569 -1.166429 -1.451694 0.059703 -1.076489 0.665384 2.696570 -3.726258 0.975792 -2.584499 -0.309034 -3.212073 0.003846 -2.632477 1.864751 -1.212626 0.539082 1.898666
wb_dma_ch_sel/assign_101_valid 1.096445 4.165200 -2.544048 0.731999 2.135127 -1.602556 -1.877164 -1.761048 2.009928 3.994860 0.362937 -3.763974 1.579894 -0.119899 0.793722 0.806255 1.603211 -3.668240 0.430271 1.954421
wb_dma_ch_sel/assign_98_valid 1.110753 4.179025 -2.513262 0.810218 2.143107 -1.596872 -1.796382 -1.762990 1.920143 4.023867 0.350847 -3.672067 1.581545 -0.243452 0.651457 0.878245 1.699160 -3.793232 0.398901 2.063378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.731387 1.320279 -1.286263 0.317933 1.295864 0.592245 0.344082 -0.211259 2.213128 -2.580001 0.855915 -1.915589 -0.002504 -3.103891 0.717573 -2.160189 1.868279 -1.035435 -0.383293 1.555323
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.487423 1.491537 -1.990953 -1.476286 -1.486794 -1.045443 -3.185229 -0.531490 3.411223 -3.353798 0.139960 -3.465276 1.256472 -3.393422 0.837821 -3.719848 1.472020 -0.931947 0.165453 1.206246
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.457351 -0.964971 0.309057 0.191178 1.867764 0.750882 1.327085 0.866255 -0.014280 -1.473400 1.286514 -0.071088 -0.416838 1.981116 1.375538 0.625020 0.352932 0.561128 -0.510154 -2.561552
wb_dma_rf/wire_ch7_csr -0.698752 4.252067 -0.584993 0.236827 -0.837016 -0.644934 -2.479245 0.610472 -0.971813 3.581444 -1.705459 -0.234066 -1.132684 3.401052 -1.225427 0.376621 2.161711 -2.145965 0.208478 1.907977
wb_dma_ch_sel/reg_csr 1.471408 2.324820 0.106028 1.711262 -2.871246 2.272503 -0.963722 0.730250 -2.286450 -2.179806 -2.375477 2.618865 -4.407328 1.415179 -4.196748 -1.292192 2.173698 -0.004575 0.736343 2.004620
wb_dma_de/reg_next_state 0.274681 1.348757 -2.289307 -1.801177 0.274035 -0.428316 2.138281 -1.282779 -4.465366 0.626288 0.200620 -1.658619 0.227213 0.595496 -1.301666 -1.688449 -1.167501 -1.909863 -0.043684 3.935060
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 6.683268 2.681746 -4.697620 1.712150 1.423182 0.850638 1.494957 -2.968343 -0.952141 -3.448322 0.790525 -2.146534 -5.974869 1.050743 -2.288828 -1.830043 -0.116496 2.018403 3.408679 0.794376
wb_dma_de/always_11/stmt_1/expr_1 -1.574870 0.397671 -0.283473 -0.180345 -0.084882 -1.023583 -2.330044 -1.208308 0.825776 0.242838 -0.798705 -0.917598 1.761755 -0.239172 0.900280 -1.221403 -0.408915 0.306549 -0.298373 -0.558984
wb_dma_ch_rf/input_ptr_set 1.431808 -0.921490 0.299892 0.178417 1.820845 0.694364 1.330511 0.860485 0.016695 -1.404053 1.251625 -0.129189 -0.470771 1.931590 1.389065 0.616972 0.345266 0.560880 -0.528441 -2.500402
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.685102 0.433569 -0.708604 -1.446056 -0.195308 -2.250399 -2.016876 -2.202790 0.194398 2.945740 -0.676221 -1.824528 1.599162 0.239241 0.760415 -0.356391 -1.294672 1.625764 0.423818 -2.271254
wb_dma_ch_sel/assign_12_pri3 1.459759 -0.989421 0.328323 0.228483 1.870816 0.683272 1.421976 0.890979 0.129507 -1.496461 1.309752 -0.091347 -0.464279 1.902010 1.442182 0.619978 0.302710 0.679827 -0.549049 -2.551773
wb_dma_de/assign_65_done/expr_1/expr_1 1.767275 3.128670 -1.124006 0.288193 0.406099 -0.675873 2.730491 -1.981774 0.423217 -1.259854 -0.194766 0.107338 -2.109727 -0.820203 -0.151997 0.123960 -0.399475 0.411086 -2.906308 -0.375840
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 1.433847 -0.944408 0.331677 0.163358 1.799534 0.671707 1.375685 0.904106 0.054193 -1.429476 1.300062 -0.052590 -0.479569 1.921740 1.413444 0.676048 0.290384 0.622598 -0.554308 -2.535244
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.994390 0.896179 -1.725978 -1.030831 -1.260606 0.095921 -1.071198 0.590685 2.904000 -3.795643 1.049416 -2.646329 -0.221766 -3.294087 0.095179 -2.702044 1.866966 -1.223837 0.541614 1.914497
assert_wb_dma_ch_sel/input_valid 0.854951 -0.404652 0.385297 -0.876843 0.217578 -0.452458 2.245082 0.787134 1.351758 -0.524673 1.075752 0.083463 -0.955019 0.094284 1.258792 0.563551 -0.396997 1.769018 -0.992895 -1.720793
wb_dma/input_wb0_stb_i -0.439711 -1.213552 -0.965436 2.067471 1.043092 0.448628 -2.715923 -2.319761 3.086394 -5.071888 -0.155329 -1.502681 3.451805 -3.887834 1.636225 -4.043794 -0.103546 -0.344898 -0.789012 0.441301
wb_dma/wire_ch1_csr -0.058365 4.131224 0.188604 2.440315 -1.076195 -0.634324 -2.534221 1.070022 -0.212062 0.940795 -2.075095 1.065927 0.014414 3.877816 -1.827233 0.298406 0.821476 -2.969733 -0.131045 2.999795
wb_dma_rf/assign_5_pause_req -1.216525 1.062295 0.173114 -0.978065 1.392622 2.383639 3.783304 -1.378931 -6.087565 0.467295 -1.072792 0.401316 -0.725720 -1.882140 -2.375132 -2.322388 2.751397 -0.403736 -2.629243 1.424386
wb_dma_de/always_12/stmt_1 1.972715 3.160717 -1.254482 0.325188 0.506446 -0.634754 2.628173 -1.944106 0.531952 -1.591106 -0.099436 -0.072807 -2.057294 -0.804526 -0.035986 -0.014138 -0.375805 0.291944 -2.889621 -0.370057
wb_dma_wb_if/wire_wb_ack_o -2.749838 1.708109 1.003102 -2.493198 0.269934 -0.893891 -1.113816 1.327339 -2.738610 1.615630 -1.590694 1.086833 -0.166092 0.797918 -0.363947 -1.357265 0.565377 -0.266173 -2.107728 -0.139280
wb_dma_ch_rf/always_5/if_1/block_1 -1.737177 1.193116 0.212983 -0.489859 0.119842 -0.187653 -1.800027 0.100833 -1.522800 2.415697 -1.376596 0.206027 -0.235297 1.702452 0.120831 1.258059 1.334649 -0.181009 0.202632 0.413850
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 3.016096 0.555361 -0.896778 0.438444 2.949553 1.161911 1.752495 0.638492 2.133189 -3.694704 2.036355 -1.950939 -0.449185 -1.208414 2.024918 -1.372145 2.166453 -0.463157 -0.940599 -0.891769
wb_dma_ch_arb/assign_1_gnt 2.677757 1.654244 -1.246210 -4.670626 -0.256188 -1.598510 -1.915248 2.612992 0.124080 0.596700 1.213685 -5.724558 0.581165 1.160258 1.363594 -1.427649 4.069889 -1.215545 1.531007 -2.848876
wb_dma_rf/input_dma_err 3.105959 0.373741 -0.946216 0.590488 3.120165 1.351747 1.633789 0.642213 2.234003 -3.952135 2.050948 -1.971259 -0.356095 -1.253710 2.048514 -1.532095 2.166955 -0.494755 -0.814096 -0.846846
wb_dma/wire_wb0_addr_o -1.603647 0.420657 -0.270649 -0.117004 -0.026492 -1.021328 -2.314231 -1.221820 0.803646 0.202049 -0.806398 -0.929797 1.766933 -0.271584 0.888083 -1.250281 -0.366565 0.281605 -0.292817 -0.543145
wb_dma_de/assign_73_dma_busy/expr_1 -0.645446 0.061243 0.829061 -2.141306 -0.706014 -1.613955 4.225480 -1.722431 -4.207692 1.664724 -1.870614 0.756267 -0.497624 -3.022665 -2.268384 0.639849 1.521481 0.933005 -4.035594 -1.225320
wb_dma/input_dma_nd_i 2.920738 2.635865 -1.686489 -2.105492 -0.221349 -1.535988 2.678191 -0.515730 3.348836 -2.277239 1.406837 -1.806785 -2.445838 -2.242720 1.552651 -0.969264 -0.224882 1.878559 -2.149477 -0.864743
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.803834 -0.747684 1.335509 2.982457 0.642087 1.325446 0.934007 -0.566305 -1.156828 0.859806 -1.171484 1.969165 1.284747 -1.202639 -1.279206 0.329227 0.652753 -1.335799 -0.502080 1.885935
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.824620 -0.678595 1.319189 3.044099 0.690220 1.350435 0.957315 -0.583134 -1.225249 0.817052 -1.240417 1.992489 1.289513 -1.197144 -1.338861 0.343321 0.685704 -1.350140 -0.576619 1.938080
wb_dma_de/always_14/stmt_1/expr_1/expr_1 2.999665 0.405921 -0.956627 0.596216 3.047550 1.313757 1.512691 0.557873 2.113582 -3.805115 2.009801 -2.022502 -0.343318 -1.259706 1.974390 -1.535904 2.242442 -0.562686 -0.759191 -0.778593
wb_dma_ch_sel/assign_3_pri0 2.921054 2.645743 -1.700412 -2.124707 -0.256415 -1.537014 2.637123 -0.558299 3.364548 -2.318814 1.417367 -1.844151 -2.405211 -2.329539 1.527117 -1.018417 -0.228035 1.821062 -2.138182 -0.838791
wb_dma_de/always_23/block_1/stmt_8 -1.580270 0.447151 -0.243292 -0.183772 -0.037619 -1.029828 -2.247186 -1.200791 0.712752 0.225542 -0.824019 -0.850654 1.699833 -0.168178 0.860200 -1.157058 -0.418247 0.267527 -0.339334 -0.566775
wb_dma_ch_arb/always_2/block_1/stmt_1 2.781798 1.676068 -1.133686 -4.632752 -0.442644 -1.652557 -1.602887 2.708682 0.215297 0.513094 1.279635 -5.575000 0.541362 1.047228 1.284338 -1.310763 3.842951 -1.143085 1.510359 -2.742860
wb_dma_de/always_23/block_1/stmt_1 0.062813 1.443189 -2.250588 -2.021254 0.353660 -0.247670 2.007250 -1.293980 -4.779744 0.780333 0.135475 -1.564553 0.218709 0.548713 -1.384563 -1.699417 -1.221001 -2.041639 -0.031087 3.958889
wb_dma_de/always_23/block_1/stmt_2 1.138781 2.657484 -0.827596 -1.025308 -1.188908 -1.074755 1.572014 -0.415466 0.095701 -2.431821 -0.272522 1.319009 -2.134348 1.263937 0.336876 0.514936 -1.715734 -0.442717 -3.723120 0.203982
wb_dma_de/always_23/block_1/stmt_4 0.830005 2.145401 0.167213 0.318915 1.590708 0.675546 2.427439 0.356894 -2.441109 -3.019897 -0.622210 1.286367 -0.408601 1.154586 -0.370150 -0.320636 0.871590 -2.320433 -4.046751 0.670523
wb_dma_de/always_23/block_1/stmt_5 4.056236 0.837786 -2.497497 -0.922745 0.372492 -0.322788 0.778779 -0.427782 1.353310 -5.798783 1.518132 -1.210329 -3.193667 1.278293 1.639355 -1.412188 -0.838312 1.348044 -0.720509 -1.558908
wb_dma_de/always_23/block_1/stmt_6 1.629048 0.025030 -1.546063 0.715307 -0.481098 -0.203043 -0.242398 -2.195821 2.481839 -4.895924 0.318761 -0.737708 0.231238 -3.192414 0.584053 -2.417126 -1.415610 0.583878 -1.274823 0.211362
wb_dma_rf/inst_u25 2.980358 0.458088 -0.972161 0.476626 2.989681 1.238698 1.534728 0.596861 2.072098 -3.718003 1.941185 -1.954874 -0.367739 -1.216731 1.969126 -1.489246 2.165980 -0.529241 -0.844823 -0.801639
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.762638 0.954859 -0.049779 1.695284 -1.324327 -0.351360 1.043231 -2.735240 -0.085162 -0.946881 -1.575717 1.848786 -0.123463 -2.554792 -1.542104 -0.333982 -1.748928 0.291691 -2.125727 1.142788
wb_dma_ch_sel/assign_125_de_start/expr_1 -1.797725 2.705354 0.945377 0.308471 0.464562 -0.774989 0.606177 -0.342274 -0.369213 -0.887149 0.230315 0.225282 4.489891 -0.847373 0.875973 0.248410 -3.661866 -4.438795 -3.440070 0.960865
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.029087 0.861736 0.134902 -2.647703 -0.208692 0.729851 1.451378 -1.337187 -5.510572 1.571662 -1.024678 -0.254326 0.840227 -2.272160 -2.076658 -1.283179 0.872519 -1.428891 -2.125656 0.789193
wb_dma_ch_sel/assign_151_req_p0 -0.212840 1.756599 -0.546943 1.617087 1.881421 -0.079819 0.319451 -2.043260 1.365414 -1.670015 -0.541313 -0.742065 1.100236 -1.726044 1.147407 -1.594802 0.791956 -0.321300 -2.373044 -0.285087
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 2.240433 0.085333 -0.565044 -0.997111 1.392505 0.812807 0.529571 2.286726 1.623750 -4.661172 1.885713 -0.674714 -0.532324 1.114801 2.390669 -0.909638 0.942772 -1.389340 -1.689541 -0.192447
wb_dma_wb_mast/reg_mast_dout -3.200857 2.995754 -0.134630 -0.823066 -0.000393 -0.290270 -1.815285 0.651451 -4.836062 1.030643 -3.180247 1.178704 -2.082009 3.161251 -1.287022 -1.103804 2.053671 -1.652933 0.639480 2.097173
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 0.823715 1.417587 -1.133737 1.938645 1.978087 2.636249 -1.689471 -0.080052 -1.655593 2.593639 -0.479900 -1.333997 -1.415337 -2.108179 -2.219859 -0.181908 5.225813 -3.191128 3.059218 2.998101
wb_dma_ch_sel/assign_100_valid 1.072938 4.197833 -2.526508 0.875422 2.030747 -1.561778 -1.879772 -1.889029 1.813829 3.959478 0.240510 -3.582376 1.502785 -0.177471 0.479630 0.889407 1.556241 -3.742123 0.416695 2.036522
wb_dma_ch_sel/assign_131_req_p0 0.160873 1.656459 -1.307608 -1.400587 -0.431281 -1.010703 -2.330309 -2.029226 1.706791 1.075564 -0.617504 -2.789312 0.098807 -1.424358 0.700043 -1.348129 2.211533 0.915800 -0.583886 -2.487055
wb_dma_ch_sel/assign_135_req_p0/expr_1 -0.105434 1.858994 -0.606425 1.652515 1.865131 -0.121756 0.496742 -2.034995 1.407618 -1.685628 -0.505363 -0.778017 0.982495 -1.690968 1.140771 -1.552500 0.794147 -0.316010 -2.375452 -0.285117
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.737463 1.272737 -1.301109 0.413080 1.286800 0.628460 0.276933 -0.311607 2.223411 -2.683433 0.794929 -1.940046 0.136081 -3.257314 0.721544 -2.246187 1.893900 -1.136295 -0.378141 1.664797
wb_dma_ch_rf/input_dma_done_all 1.273509 2.614615 -0.868233 -1.152751 -1.304081 -1.142424 1.739300 -0.327821 0.204745 -2.639447 -0.205762 1.401658 -2.268579 1.428651 0.414897 0.547582 -1.897449 -0.268988 -3.811212 0.135310
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 3.048602 0.994922 -1.901493 -2.447542 -0.561039 0.142061 0.843686 1.651176 -1.665170 -5.432148 0.631267 0.339919 -4.614128 4.527528 0.766814 -1.450442 -0.191205 1.182163 -0.970429 -0.188589
wb_dma_pri_enc_sub/wire_pri_out 1.410579 -0.942757 0.306226 0.184057 1.788108 0.655346 1.379414 0.868387 0.098870 -1.431209 1.265238 -0.076806 -0.433271 1.864983 1.373878 0.615123 0.246709 0.627921 -0.519844 -2.491825
wb_dma_ch_rf/input_wb_rf_din -0.947031 1.061020 -3.883909 2.858405 -0.490039 1.826449 -8.589711 -5.102399 -1.565473 -0.869549 -2.442974 -0.023313 2.137462 4.404521 -1.286407 -1.554574 -1.104577 -4.194268 0.105855 3.005398
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.165775 2.565129 -0.777143 -1.089008 -1.237319 -1.122439 1.764075 -0.252583 0.179061 -2.424224 -0.215864 1.389380 -2.196228 1.428734 0.427173 0.612660 -1.792126 -0.304341 -3.781564 0.079252
wb_dma_ch_sel/assign_157_req_p0/expr_1 -0.012577 1.704367 -0.618554 1.698335 2.018682 -0.028689 0.369973 -2.057669 1.505597 -1.989178 -0.398130 -0.853751 1.115859 -1.750277 1.222169 -1.670118 0.776125 -0.358831 -2.447113 -0.386497
wb_dma_ch_sel/assign_139_req_p0 -0.137247 1.747186 -0.586439 1.762902 1.936069 -0.041291 0.325493 -2.113498 1.425363 -1.843932 -0.517821 -0.789640 1.134465 -1.752876 1.139988 -1.667341 0.805220 -0.433038 -2.377693 -0.195118
wb_dma_ch_sel/always_38/case_1 -1.760689 2.750627 0.953664 0.135732 0.448429 -0.840994 0.699687 -0.338387 -0.256342 -0.968119 0.287956 0.203513 4.386731 -0.904777 1.019554 0.232212 -3.738401 -4.313369 -3.532532 0.793493
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -0.703151 1.915100 -1.768354 -2.557459 -0.219826 0.145721 0.336833 1.231403 -1.867727 3.824521 1.904719 -2.396974 1.196737 1.193850 -0.135424 -1.890344 0.638714 -3.360916 0.090246 4.322121
wb_dma/input_wb0_addr_i -1.512987 2.632155 -0.532980 -0.848452 -1.139257 -0.220208 -5.408381 -1.768020 -6.391201 0.219870 -3.171666 0.656417 0.738321 -0.590242 -4.642208 -2.371624 -0.604173 -3.299455 0.307186 0.342624
wb_dma_de/input_mast1_drdy 1.719717 2.439741 -1.210863 -0.671636 1.253053 0.204026 -0.267840 -0.085784 -0.475868 -0.470503 0.318441 -1.590298 -1.125425 0.516266 0.088497 -0.391002 1.547649 -1.118126 -0.181997 -0.225899
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.494067 1.044695 0.569398 1.400756 -0.971582 -0.334279 1.095960 -1.572843 -1.431863 1.696446 -1.669781 1.993955 -0.242381 -0.389672 -1.684797 0.964445 -0.957981 -0.227371 -1.326497 1.179931
wb_dma_wb_if/input_wb_ack_i -5.081003 4.469703 -0.428419 -3.389853 1.669359 -1.376800 -2.609555 1.052387 -4.760786 1.912372 -3.411911 1.303132 -1.523111 3.711443 0.266047 -2.828278 1.650533 -1.382504 -2.477960 2.685497
wb_dma_ch_sel/wire_pri_out 1.441533 -0.975717 0.315204 0.267455 1.832704 0.724191 1.330764 0.852951 0.061454 -1.501404 1.289651 -0.063329 -0.435442 1.883043 1.385367 0.630618 0.298773 0.570874 -0.493027 -2.529374
wb_dma_de/input_nd 2.903661 2.569132 -1.614900 -2.050727 -0.159681 -1.492272 2.630782 -0.492490 3.338332 -2.340394 1.429411 -1.764688 -2.408146 -2.301626 1.588610 -1.002079 -0.236380 1.865644 -2.117525 -0.905290
wb_dma_rf/input_ch_sel -0.801517 -2.049117 1.811581 -1.026297 1.288803 1.497657 3.465465 1.348599 -7.236369 -0.400941 -1.810965 2.090517 -0.363001 1.105803 -2.372763 -0.089217 3.758129 -0.882068 -2.886134 0.006207
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.807753 0.994471 -0.165010 0.997997 1.909475 2.692033 0.117231 0.393865 -2.457999 3.580933 -0.720881 0.319321 -2.273975 -3.218280 -2.284395 0.407717 4.684268 -2.288857 2.107857 3.953822
wb_dma_de/always_23/block_1/case_1 0.083932 1.219145 -2.237702 -1.904559 0.217426 -0.364395 1.786227 -1.082117 -4.365684 0.551593 0.163165 -1.537520 0.260309 0.688183 -1.225881 -1.738426 -1.148548 -1.979046 0.028226 4.092431
wb_dma/wire_pause_req -1.264149 1.405820 0.130573 -1.008227 1.476350 2.367380 3.739655 -1.486568 -6.341949 0.480608 -1.250972 0.357268 -0.890631 -1.909306 -2.490225 -2.353334 2.948197 -0.475536 -2.649309 1.372545
wb_dma_ch_rf/input_de_csr 0.647209 -0.632556 0.723430 -1.252060 0.828738 1.200896 1.377709 2.825577 -2.847738 -1.554312 0.449756 1.434530 -1.991139 5.298338 0.555800 0.398708 0.730443 0.395076 -0.845902 -1.085635
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.418404 -0.894796 0.310689 0.166676 1.822402 0.697621 1.358131 0.907889 0.048293 -1.472767 1.278500 -0.092993 -0.461484 1.943530 1.394860 0.618138 0.306712 0.582879 -0.534899 -2.528209
wb_dma_de/input_mast0_din 1.174347 -3.575861 0.632738 0.483994 1.539864 2.819323 0.656735 3.752554 -3.098063 -5.003054 0.959945 2.039238 -1.908505 5.966471 0.901515 -0.696699 1.143820 0.120780 0.873943 -0.272589
wb_dma_pri_enc_sub/always_3 1.457533 -0.965769 0.315672 0.211538 1.843746 0.664329 1.417942 0.863037 0.073368 -1.476857 1.282398 -0.098724 -0.460606 1.922495 1.397239 0.651775 0.261427 0.653938 -0.512449 -2.556144
wb_dma_pri_enc_sub/always_1 1.436770 -0.937860 0.304791 0.242210 1.840701 0.723430 1.298705 0.859307 0.008904 -1.427501 1.272580 -0.096536 -0.434283 1.929941 1.352107 0.604170 0.337996 0.533684 -0.500332 -2.514033
wb_dma_ch_sel/reg_adr0 -0.093719 0.212892 -0.446103 0.710686 3.492281 3.505960 -3.488313 -0.218861 -1.916257 2.633111 -0.249720 -2.955145 1.134636 -1.250333 -0.511939 -0.238070 6.435732 -3.528397 2.761889 -1.276803
wb_dma_ch_sel/reg_adr1 -1.760356 0.450085 -0.749984 -1.512414 -0.179936 -2.366588 -1.990883 -2.292795 0.151816 3.137405 -0.732810 -1.850629 1.591884 0.356255 0.792070 -0.309260 -1.359785 1.721845 0.400275 -2.422025
wb_dma_ch_sel/assign_1_pri0 2.850205 2.663601 -1.616950 -2.135117 -0.204663 -1.533856 2.665406 -0.462749 3.284120 -2.209311 1.417610 -1.774167 -2.427120 -2.247984 1.503080 -0.927402 -0.159310 1.821487 -2.107929 -0.849388
wb_dma_ch_pri_enc/wire_pri26_out 1.426426 -0.930250 0.291621 0.253556 1.887140 0.740233 1.266564 0.826789 -0.002050 -1.479967 1.237539 -0.076070 -0.371782 1.925777 1.362350 0.626808 0.335438 0.494214 -0.504006 -2.466280
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.695594 1.363608 -1.257861 0.323555 1.263963 0.569192 0.379952 -0.172237 2.227614 -2.407423 0.862605 -1.940856 0.001710 -3.138569 0.719972 -2.100130 1.940829 -1.049621 -0.347298 1.614091
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.926879 3.076811 -1.137701 0.295440 0.463831 -0.675085 2.816476 -1.860568 0.595026 -1.418018 -0.097070 0.009700 -2.141385 -0.793132 0.042974 0.116270 -0.385316 0.466969 -2.909966 -0.496947
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 3.682250 -1.655802 -4.368430 5.639235 -0.341055 2.475972 -5.416442 -4.411527 0.632046 -9.923289 -0.866209 -1.290593 0.624224 -0.143841 -1.024820 -5.070815 -0.324007 -2.108507 2.236361 2.555693
wb_dma/wire_ptr_set 1.385154 -0.911798 0.290964 0.187219 1.823031 0.713363 1.286078 0.844072 0.001698 -1.431283 1.243914 -0.094323 -0.448672 1.935914 1.356121 0.616063 0.309913 0.534957 -0.518496 -2.466947
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.438445 -0.943310 0.283893 0.199384 1.832241 0.693681 1.412112 0.851949 0.080645 -1.473426 1.262404 -0.073650 -0.424907 1.906941 1.395901 0.626494 0.295895 0.628675 -0.532391 -2.501925
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.123662 2.755234 -0.869619 -1.131804 -1.328840 -1.149045 1.660040 -0.397362 0.128372 -2.347318 -0.314373 1.345210 -2.211138 1.356475 0.313178 0.600337 -1.759723 -0.406000 -3.759057 0.234623
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.615700 1.317094 -1.233684 0.345650 1.222959 0.628559 0.275020 -0.206931 2.084232 -2.494715 0.782466 -1.868051 0.031934 -3.086296 0.675498 -2.148419 1.881674 -1.087448 -0.357082 1.620689
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.015901 2.955958 -2.039166 -1.246978 -0.444970 -1.053646 0.413867 -1.285442 1.966494 -1.786109 0.337941 -1.857623 -1.463007 -2.389065 0.288161 -1.563259 0.167410 0.114612 -1.138863 0.858772
wb_dma_de/reg_ptr_set 0.578468 -0.583585 2.663793 2.217929 1.661969 -0.644742 2.406739 2.327051 -1.007113 -1.583760 0.436931 1.844141 3.840516 1.447490 0.347254 3.435491 -1.618331 -4.788880 -2.735206 -0.682422
wb_dma/wire_dma_nd 2.899618 2.682853 -1.667084 -2.129552 -0.227678 -1.540302 2.670890 -0.493894 3.393162 -2.216318 1.418645 -1.836580 -2.434227 -2.324493 1.547120 -0.965138 -0.154496 1.853706 -2.128914 -0.858379
wb_dma_rf/assign_3_csr -2.337546 0.771623 0.299272 -0.217099 -0.320849 1.836900 0.176590 -0.438476 -1.686469 1.086538 0.344408 0.935715 0.675693 0.154613 -0.277211 -0.760635 -2.011516 -0.876507 -0.192903 1.564959
wb_dma_rf/assign_4_dma_abort 2.993591 0.196522 -0.912302 0.620456 3.043519 1.348509 1.588478 0.558455 2.238146 -3.948007 2.058475 -1.968612 -0.296350 -1.385529 2.033826 -1.582330 2.172050 -0.397456 -0.782618 -0.931442
wb_dma_ch_sel/assign_123_valid 1.512181 1.488616 -0.373754 1.865331 1.976898 0.903702 2.706245 -0.933479 0.664407 -2.121009 0.297870 0.125163 -0.658078 -1.436809 0.331388 -0.428737 1.114731 -0.704630 -2.236817 0.274204
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 3.379210 2.635335 -2.537835 -2.808870 -3.145751 -1.630516 -0.982920 -0.417832 2.784734 -3.015606 0.541638 -2.690710 -1.784304 -2.709979 -0.323519 -2.185882 0.213409 0.003048 -0.191567 1.198205
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.423264 0.947644 0.552365 1.342057 -0.910702 -0.316165 1.086581 -1.496354 -1.341113 1.518632 -1.607754 1.960006 -0.238314 -0.425649 -1.583081 0.913283 -0.923996 -0.188271 -1.321980 1.101874
wb_dma_ch_rf/always_6/if_1 -0.467555 1.079545 -2.104320 -2.652177 -0.798731 -0.009352 -0.028303 1.395262 -2.680633 2.577400 1.708586 -1.942798 0.143833 2.155827 -0.272461 -2.048961 0.099494 -2.725000 1.047816 4.285371
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.718519 -0.866744 1.371330 3.089859 0.794892 1.402307 1.065332 -0.508266 -1.076569 0.619373 -1.078140 2.018825 1.290869 -1.216210 -1.221074 0.305112 0.689614 -1.294105 -0.550533 1.821297
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 1.071442 1.465464 -1.198577 1.951155 1.742800 2.373502 -1.810477 0.014063 -1.454374 2.511786 -0.434945 -1.452287 -1.446144 -1.865558 -2.243770 -0.143590 5.188563 -3.164561 3.144922 2.966325
wb_dma_ch_pri_enc/wire_pri0_out 1.405504 -0.952490 0.323417 0.247130 1.889205 0.750919 1.317000 0.859809 0.050811 -1.501014 1.290395 -0.065907 -0.441968 1.944219 1.434071 0.617287 0.312574 0.560784 -0.528631 -2.558438
wb_dma_ch_rf/assign_10_ch_enable -0.251180 1.838942 -1.726614 -2.394905 -0.063054 0.199687 0.832225 1.404983 -1.975589 3.846761 2.053613 -2.500179 1.129331 0.949735 -0.342106 -1.720270 0.764507 -3.472497 0.348500 4.391522
wb_dma_wb_slv/reg_slv_we 0.021544 1.593648 -0.960316 -2.420866 1.469617 -3.218619 -4.124350 -0.976139 -3.803466 1.347441 -3.737225 -1.809345 -0.182657 1.278632 -1.194430 2.829531 3.625197 -1.760907 1.107397 0.183557
wb_dma_de/input_txsz 0.884278 3.197297 -1.188914 -2.217039 -0.694810 -2.917268 1.103779 -2.147291 -0.992326 -0.212161 -0.476480 -0.004866 -0.262682 1.228397 0.240185 1.654558 -3.080535 -0.896794 -4.379360 -2.317261
wb_dma_wb_if/wire_mast_dout -3.130090 2.873733 -0.115117 -0.896720 -0.149851 -0.303471 -1.843470 0.615280 -4.545249 1.042311 -3.075296 1.082378 -1.964676 2.749998 -1.227213 -1.089402 1.925153 -1.571248 0.647123 1.992221
wb_dma_ch_rf/wire_ch_enable -0.600955 2.135266 -1.761941 -2.610126 -0.057249 0.199799 0.705093 1.329308 -2.153836 4.212379 1.927434 -2.484835 1.004243 1.170989 -0.336117 -1.799244 0.950357 -3.438498 0.202621 4.490932
wb_dma_rf/wire_csr_we 0.798559 1.363016 0.159936 2.063687 4.271093 2.364176 2.775403 -2.382501 -3.118384 -2.135542 -1.858336 0.282707 -1.448718 -1.719830 -1.099424 -0.959245 3.853558 0.888024 -2.000234 -1.103418
wb_dma_ch_sel_checker/input_dma_busy 0.546754 -0.532072 -0.088922 1.063231 1.600993 1.141909 -0.846996 0.108226 -1.295142 -0.959290 0.193709 -0.162176 0.500235 1.805712 0.165007 0.074359 0.701952 -1.112340 0.474707 -0.822371
wb_dma_ch_rf/assign_9_ch_txsz -1.157280 3.102006 -0.685663 -2.008775 -0.331856 -4.216312 -0.194180 -3.287392 -2.189428 0.900694 -1.317702 0.628385 0.246957 1.721386 0.556767 2.678259 -3.233481 -0.878863 -4.742315 -4.025973
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.305776 -0.157590 0.351348 -0.538544 1.980640 1.262230 -0.439150 0.827740 0.131104 0.459852 0.630372 -0.505917 -1.076912 1.784375 1.575179 0.623260 2.677528 0.642089 -0.488443 -3.244216
wb_dma_de/assign_65_done 1.266053 2.706008 -0.858778 -1.129506 -1.247590 -1.181812 1.693323 -0.353253 0.246575 -2.521608 -0.230702 1.265404 -2.197921 1.320903 0.396399 0.522505 -1.779893 -0.383765 -3.753639 0.176737
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 1.993534 2.098727 0.288756 -0.642735 2.545295 -1.441402 0.869415 1.946649 0.278225 -3.259109 0.848662 -2.163507 2.783900 0.596439 1.694495 -0.553917 0.561214 -3.192246 -2.142308 -0.822623
wb_dma_de/always_2/if_1/if_1 1.579094 2.117350 -0.307871 0.945284 -0.911596 -1.591459 -0.374285 2.096104 0.156510 4.453835 0.239263 -1.728664 -0.727207 -0.428299 -1.695031 1.779334 3.152891 -2.743174 2.873012 2.999358
wb_dma_wb_mast/assign_2_mast_pt_out -2.755766 1.666739 1.019209 -2.563108 0.234385 -0.953714 -1.026468 1.307367 -2.761659 1.480043 -1.594237 1.223782 -0.212799 0.667741 -0.354977 -1.437930 0.423901 -0.210430 -2.205036 -0.161785
wb_dma_ch_sel/assign_156_req_p0/expr_1 -0.102213 1.730109 -0.602300 1.704924 1.896398 -0.112570 0.383672 -2.074969 1.568064 -1.860355 -0.449931 -0.801490 1.125975 -1.915667 1.198583 -1.622731 0.717350 -0.344209 -2.415488 -0.296158
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.437824 -0.980583 0.271754 0.273606 1.925815 0.763877 1.317267 0.881301 0.003061 -1.477909 1.285249 -0.081950 -0.419690 1.978655 1.392310 0.650572 0.358677 0.545870 -0.494994 -2.553541
wb_dma_ch_rf/always_9/stmt_1/expr_1 3.028518 0.370948 -0.934642 0.631744 3.082003 1.321654 1.533720 0.624346 2.116498 -3.916288 1.994345 -1.965332 -0.298370 -1.254728 2.007743 -1.524106 2.231471 -0.570583 -0.827617 -0.828869
wb_dma_ch_sel/assign_112_valid 1.494575 1.392911 -0.345555 1.762276 1.963233 0.936818 2.602596 -0.910118 0.707671 -2.107128 0.320201 0.035669 -0.675333 -1.569595 0.335309 -0.474378 1.153107 -0.585267 -2.084110 0.256744
wb_dma_de/always_23/block_1/case_1/block_8 0.366227 -1.987404 1.356692 0.211864 2.274710 1.001240 -0.392238 2.542513 -0.874187 -3.418933 1.170399 0.744516 2.712994 2.696355 1.902515 0.959962 0.129069 -3.282331 -2.114412 -1.831432
wb_dma_de/always_23/block_1/case_1/block_9 0.434764 -2.009051 1.361638 0.213010 2.314344 0.984306 -0.365463 2.508987 -0.845291 -3.517442 1.205560 0.742383 2.714896 2.736676 1.960366 0.989098 0.049136 -3.288333 -2.179885 -1.886468
wb_dma_ch_rf/assign_28_this_ptr_set 1.479202 -0.363218 0.493511 0.163834 2.592261 1.774255 2.873230 1.373743 -2.501121 -0.790726 0.690683 0.277164 -2.061458 3.090792 0.182801 -0.102626 2.078230 1.502257 -0.119563 -1.877761
wb_dma_ch_rf/always_22 0.686064 -0.833639 -1.445406 1.779963 -0.728171 0.128937 0.760226 0.057686 0.551875 -1.076697 0.495529 0.733896 -1.919727 0.941901 0.128400 -1.009426 -0.035295 0.769298 0.853313 3.671084
wb_dma_ch_rf/always_23 -1.732221 0.336715 -0.669406 -1.432355 -0.206086 -2.197147 -2.095198 -2.138863 0.221206 3.050366 -0.684920 -1.840550 1.629495 0.232741 0.776648 -0.368148 -1.187657 1.639622 0.502832 -2.297460
wb_dma_de/always_23/block_1/case_1/block_2 -2.256492 0.982748 0.099095 -2.773397 -0.334523 0.871838 1.097279 -1.363431 -5.678429 1.684500 -1.052006 -0.236532 0.845080 -2.038912 -2.060545 -1.420460 0.712723 -1.550627 -2.028938 0.960688
wb_dma_de/always_23/block_1/case_1/block_3 4.403698 2.535436 -3.174164 -1.716625 -2.990320 -2.756696 -0.028158 -1.004447 -0.305800 -1.932039 0.149888 -2.177100 -2.590663 -0.521951 -1.876727 0.165339 -2.671474 -1.075226 2.081198 1.401888
wb_dma_de/always_23/block_1/case_1/block_4 5.646757 2.197980 -2.982992 -1.479272 -2.976780 -1.859715 1.548526 -0.193297 -0.912924 -2.188264 0.789337 -1.426549 -3.838563 -0.428856 -2.650103 1.154772 -2.352013 -1.472364 2.285328 1.908879
wb_dma_de/always_23/block_1/case_1/block_5 3.295992 2.509197 -1.614168 -1.121145 -0.238047 -0.787901 6.137907 -0.006531 -4.072895 -0.158291 0.069391 1.132837 -5.869556 -0.367866 -2.927797 1.521793 -1.979839 0.545163 0.896272 3.235250
wb_dma_de/always_23/block_1/case_1/block_7 -1.556434 -0.112991 0.536259 -0.255167 4.103993 1.739696 -0.059336 3.052761 -1.630922 -0.752947 0.956367 0.882399 1.731270 7.218085 3.280133 -0.001853 1.359187 -2.769210 -2.885394 1.036672
wb_dma/assign_4_dma_rest 0.054994 0.496940 0.243726 0.012968 0.877375 1.091012 1.501896 0.578982 -2.563574 0.581727 -0.560521 0.399072 -1.565529 1.427642 -1.090757 -0.670844 1.764515 0.832549 0.364737 0.533850
wb_dma_ch_rf/always_23/if_1 -1.632901 0.410048 -0.704271 -1.401861 -0.159387 -2.215548 -2.012295 -2.197138 0.252695 2.942459 -0.675949 -1.906567 1.593235 0.166264 0.771018 -0.394590 -1.195741 1.632849 0.442642 -2.285012
wb_dma_ch_sel/reg_ndr_r 2.944997 2.705506 -1.696513 -2.113610 -0.246295 -1.560874 2.667171 -0.588096 3.394222 -2.379093 1.406893 -1.873844 -2.441609 -2.396926 1.561145 -1.055133 -0.204524 1.869166 -2.162368 -0.835291
wb_dma_de/assign_66_dma_done/expr_1 2.167824 2.579097 1.054370 1.085995 1.797364 -0.699648 3.910858 1.564804 -1.502248 -2.184104 0.063633 0.477985 1.141120 0.251795 -0.605392 1.384990 0.128330 -3.784907 -3.084428 0.846962
wb_dma_ch_sel/reg_req_r 0.432246 -1.396367 1.444456 0.197530 2.962659 1.927819 0.955756 2.877288 -3.172330 -2.858776 0.624202 1.036756 1.205827 3.852736 0.861632 0.248856 1.699845 -2.383604 -1.745129 -1.218846
wb_dma_ch_rf/reg_pointer_r -2.531188 3.770930 0.237751 -0.460235 -0.467253 1.301145 -1.771957 0.088962 -3.354412 5.401002 -1.492382 1.360528 -1.894702 4.179330 -0.932175 1.937647 0.893892 -0.486058 -0.244389 0.515220
wb_dma_ch_sel/assign_105_valid 1.452363 1.302440 -0.357863 1.985327 2.035242 1.056453 2.625665 -0.948449 0.708804 -2.259459 0.289215 0.126695 -0.564944 -1.622457 0.273941 -0.556216 1.180099 -0.711284 -2.163958 0.349553
wb_dma_ch_pri_enc/wire_pri5_out 1.435644 -0.934879 0.303995 0.211279 1.861051 0.733552 1.313823 0.885523 -0.033744 -1.425166 1.238336 -0.084020 -0.413538 1.958835 1.360066 0.623775 0.338470 0.564440 -0.504806 -2.512113
wb_dma_ch_sel/always_39/case_1 2.858634 2.562427 -1.628520 -2.102664 -0.230269 -1.520978 2.648142 -0.515067 3.366468 -2.338244 1.417964 -1.765385 -2.370882 -2.300131 1.568398 -0.972298 -0.257350 1.860891 -2.145482 -0.865904
wb_dma_ch_sel/always_6 0.494966 -1.972527 1.297785 0.216777 2.322618 0.985204 -0.337518 2.520820 -0.719436 -3.577851 1.235074 0.659786 2.700423 2.612497 1.988553 0.912017 0.096521 -3.212478 -2.145437 -1.935914
wb_dma_ch_sel/always_7 0.683120 -1.132835 0.553506 -1.334760 0.066141 0.172899 0.209246 2.461367 -0.434377 -2.274058 1.040289 1.131678 -0.562675 4.139150 1.734455 1.145210 -0.944801 -0.337561 -1.375271 -1.738881
wb_dma_ch_sel/always_4 0.666249 2.624654 0.688094 0.762919 1.216559 -2.592712 0.594408 0.169062 1.183614 -2.304495 -0.140376 -0.672740 4.015738 -0.665547 1.296761 1.174729 -1.689445 -4.406016 -3.804456 -0.369753
wb_dma_ch_sel/always_5 -0.418143 2.279121 1.168053 0.531283 0.574874 0.346476 2.332950 0.829873 -1.001339 -1.184527 0.944459 0.995533 2.975267 -0.586203 0.117178 1.246775 -3.148982 -4.916734 -2.943578 1.636267
wb_dma_ch_sel/assign_126_ch_sel/expr_1 1.898933 1.678485 -0.911778 -0.694067 -0.333017 -1.479624 0.438953 -1.213664 -4.024785 2.151051 -1.574692 -2.252712 0.370766 -2.516235 -3.575298 0.041724 3.569710 -2.583903 -0.083914 0.492997
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.310686 1.496436 -1.912638 -1.446854 -1.444338 -0.946159 -3.155791 -0.473364 3.099717 -3.071178 0.054718 -3.311235 1.255678 -3.133849 0.716516 -3.547908 1.474544 -0.976989 0.179328 1.338081
wb_dma_ch_sel/always_1 0.349216 -1.421708 1.479181 0.210412 2.909374 1.937727 0.952199 2.835504 -3.234005 -2.702700 0.538830 1.054244 1.180678 3.680793 0.742962 0.218143 1.679890 -2.314999 -1.645674 -1.161476
wb_dma_ch_arb/always_2/block_1/case_1/cond 1.405172 -0.936796 0.309941 0.224252 1.886634 0.736339 1.265750 0.886874 -0.056805 -1.412179 1.234519 -0.104360 -0.410972 1.975494 1.362141 0.636710 0.355034 0.515944 -0.449484 -2.509760
wb_dma_ch_sel/always_8 1.364352 -0.366535 0.442838 0.189229 2.501856 1.705160 2.638087 1.266076 -2.409559 -0.696405 0.592847 0.253747 -1.915950 2.899405 0.139998 -0.164993 2.014041 1.404432 -0.100629 -1.709359
wb_dma_ch_sel/always_9 1.378036 -0.956138 0.269596 0.232892 1.832290 0.731233 1.258761 0.869499 -0.017499 -1.421172 1.234750 -0.081181 -0.439882 1.911752 1.335728 0.639625 0.364898 0.546844 -0.446180 -2.498826
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.430249 -0.970353 0.302508 0.177683 1.840363 0.677137 1.409909 0.862732 0.084852 -1.470860 1.295498 -0.115714 -0.434303 1.929119 1.437995 0.641886 0.325268 0.593962 -0.515709 -2.546893
wb_dma_de/assign_67_dma_done_all 1.150457 2.681180 -0.819908 -1.044657 -1.155290 -1.033984 1.660319 -0.328086 -0.003886 -2.316979 -0.250644 1.346811 -2.220989 1.528685 0.355224 0.653160 -1.657507 -0.426030 -3.684218 0.104756
wb_dma_ch_rf/wire_ch_txsz -1.240673 2.989173 -0.607307 -1.855773 -0.378155 -4.191415 -0.396864 -3.257329 -2.075193 0.756583 -1.337416 0.698643 0.356355 1.850954 0.622945 2.662666 -3.306486 -0.928065 -4.677099 -3.980486
wb_dma_ch_sel/assign_99_valid 0.904421 4.268757 -2.590773 0.777509 2.258084 -1.488527 -2.122665 -1.854007 1.854742 4.131495 0.222374 -3.763480 1.638496 0.058724 0.676985 0.751674 1.709557 -3.813241 0.475476 2.055709
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.745637 0.450051 -0.711245 -1.372878 -0.204762 -2.250675 -2.066646 -2.285805 0.282016 2.833970 -0.752249 -1.816922 1.685233 0.148615 0.770951 -0.475003 -1.339916 1.553635 0.341473 -2.199737
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.615932 1.038364 -3.057570 -2.515526 -0.722628 -2.084631 -2.152444 -0.012333 -1.716675 1.707709 -1.491631 -2.895724 -0.179428 1.581906 -1.963236 0.357087 3.053216 -3.295664 1.024114 4.062032
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -1.402675 -0.781242 -0.545304 4.473379 1.654577 1.275770 -2.555021 -3.806630 0.558821 -4.415991 -1.628750 0.308355 3.743493 -2.559134 0.188094 -3.088808 -0.408717 -1.663530 -1.637742 0.804046
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.145305 -0.040901 -0.130466 -1.745939 1.654771 -0.024212 -0.353802 -0.337430 -0.281175 2.873935 0.638590 -1.472226 -1.050683 2.001708 1.410018 1.246974 1.643408 1.852996 0.074286 -4.673980
wb_dma/wire_ch2_txsz 0.724320 -1.213270 0.579079 -1.259254 0.192881 0.219946 0.157509 2.456664 -0.466189 -2.342582 1.129685 1.128614 -0.575812 4.240042 1.734743 1.140121 -0.938432 -0.346227 -1.315938 -1.851249
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 5.699490 1.987031 -3.032644 -1.391379 -2.963374 -1.801432 1.774382 -0.158163 -0.744806 -2.469453 0.902917 -1.426718 -3.975327 -0.575161 -2.485989 0.940248 -2.250850 -1.207549 2.301283 2.001128
wb_dma_de/always_23/block_1 -0.020868 1.371811 -2.172643 -1.997283 0.163428 -0.330923 2.240499 -1.236983 -4.895639 0.920066 0.049897 -1.365550 0.157218 0.497986 -1.604177 -1.708956 -1.195490 -2.017120 -0.132129 4.254560
wb_dma_ch_rf/always_6/if_1/if_1 -0.420419 1.386851 -2.126882 -2.494005 -0.606931 -0.090994 -0.173440 1.377514 -2.797607 2.740307 1.660934 -1.989933 0.134579 2.607898 -0.305057 -1.806543 0.198960 -3.001125 1.057333 4.222150
wb_dma_de/wire_mast1_dout 0.296153 -1.475542 -0.625791 -1.358547 -2.480138 -0.487158 -1.923854 1.674959 -1.087132 -3.723875 -0.069589 1.858308 -1.617895 4.279438 0.473076 0.042194 -2.460387 -0.252348 0.094740 0.689876
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.730871 1.088182 0.227820 -0.448923 0.126934 -0.225144 -1.883361 0.104088 -1.469645 2.427003 -1.354102 0.183127 -0.172655 1.676537 0.126773 1.276240 1.331877 -0.164328 0.285412 0.333090
wb_dma_de/always_8/stmt_1 1.897728 2.929034 -1.175572 0.430291 0.453193 -0.585573 2.700239 -2.010087 0.590872 -1.696725 -0.107149 0.091790 -2.023514 -0.940996 -0.027213 0.003712 -0.511771 0.452987 -2.918328 -0.466846
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.691477 1.278001 0.173073 -0.565107 0.220232 -0.292867 -1.919752 0.094520 -1.592384 2.383142 -1.451599 0.084890 -0.177669 1.720881 0.091716 1.272474 1.491654 -0.281410 0.205138 0.374007
wb_dma_ch_rf/wire_ch_done_we 0.898885 0.896770 -0.142453 0.622071 0.411754 0.571370 1.424183 0.623301 0.460022 -3.404555 0.277674 1.258722 -0.570178 0.506153 0.756609 -0.148265 -0.071236 -1.629006 -2.878212 0.978532
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.630147 1.407325 -1.228491 0.303561 1.263922 0.633191 0.337832 -0.184053 2.078605 -2.355314 0.763128 -1.873418 0.028754 -3.074483 0.651193 -2.102614 1.932586 -1.105882 -0.352864 1.645746
wb_dma_wb_slv/wire_wb_ack_o -2.725539 1.477436 1.064054 -2.363961 0.349173 -0.821814 -1.090258 1.284467 -2.662813 1.425705 -1.597259 1.152088 -0.049655 0.497914 -0.376723 -1.427016 0.561399 -0.210547 -2.068090 -0.233124
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.138199 -0.020507 -0.138185 -1.747649 1.704674 0.012224 -0.351787 -0.324466 -0.344107 2.956598 0.606571 -1.474853 -1.036774 1.959766 1.411766 1.260593 1.723408 1.807800 0.131781 -4.682745
wb_dma_de/reg_ld_desc_sel 1.374368 2.917236 -1.604075 -0.432983 0.962926 0.131635 6.594430 -2.734812 -1.052940 2.309560 0.082561 0.114507 -4.403833 -6.621689 -2.373015 0.257977 0.046312 1.309920 -0.751454 3.369336
wb_dma_ch_sel/assign_154_req_p0/expr_1 -0.136599 1.838697 -0.563474 1.710001 1.874095 -0.120372 0.565580 -2.117002 1.403266 -1.664167 -0.516783 -0.620402 0.997625 -1.676401 1.098113 -1.518512 0.711139 -0.284090 -2.473005 -0.237898
wb_dma_de/assign_83_wr_ack 1.066327 2.735998 -0.827772 -1.054151 -1.270740 -1.103684 1.541624 -0.408809 -0.046956 -2.275281 -0.354316 1.371865 -2.176660 1.460376 0.260032 0.592860 -1.668856 -0.462563 -3.706872 0.245477
wb_dma/wire_dma_done_all 1.200532 2.742055 -0.910873 -1.136090 -1.198515 -1.095791 1.567077 -0.324627 0.045529 -2.397921 -0.230474 1.266396 -2.188609 1.453594 0.347867 0.558083 -1.631260 -0.537221 -3.701611 0.258062
assert_wb_dma_rf/input_ch0_am1 -1.540923 1.653473 1.804013 -0.843042 0.003852 -0.962133 -0.749339 1.113927 -1.381448 1.192082 -1.589958 0.557198 0.148041 -0.363420 -0.717057 0.857859 0.863694 -0.612872 -0.079934 -1.159661
wb_dma_ch_arb/reg_state 2.744919 1.696576 -1.202664 -4.644517 -0.398227 -1.660521 -1.850186 2.707574 0.154750 0.504018 1.205556 -5.623342 0.607045 1.210799 1.313633 -1.404945 3.935844 -1.167647 1.504709 -2.788523
wb_dma_ch_sel/input_ch0_csr 0.284109 4.168430 0.550337 1.746111 -2.367868 1.358393 -0.642008 0.220260 -2.610061 -1.399068 -1.599461 1.476455 -0.652238 0.493729 -3.622541 -1.264054 -1.296488 -2.501295 0.292521 2.352741
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 0.484400 -1.932633 1.265935 0.256080 2.325582 0.965413 -0.425841 2.474237 -0.781661 -3.554921 1.218032 0.695681 2.702310 2.667244 1.984086 0.935510 0.032685 -3.262604 -2.118902 -1.869267
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 4.301669 2.640040 -3.225794 -1.619748 -2.892428 -2.736557 -0.075001 -1.120564 -0.445236 -1.895696 0.059573 -2.155622 -2.723005 -0.391846 -1.881675 0.153610 -2.558090 -1.055513 2.090216 1.490407
wb_dma_ch_sel/assign_153_req_p0/expr_1 -0.164832 1.622019 -0.538507 1.704655 1.986651 -0.049170 0.385281 -2.002631 1.427656 -1.816065 -0.468532 -0.736404 1.123791 -1.587950 1.228395 -1.584223 0.752227 -0.310031 -2.402698 -0.407994
wb_dma_wb_mast -4.947400 4.423325 -0.506219 -3.471776 0.488495 -2.063617 -3.653247 0.917423 -4.092574 1.102736 -3.617453 0.508882 -0.584040 3.673959 0.187133 -3.728807 1.431961 -1.141819 -2.123595 2.221100
wb_dma_ch_sel/assign_124_valid 1.517524 1.263857 -0.317629 1.951492 2.052938 0.983237 2.803035 -0.944885 0.853174 -2.265644 0.393380 0.113621 -0.609242 -1.685386 0.371626 -0.515162 1.103461 -0.530589 -2.150236 0.218238
wb_dma_de/always_18/stmt_1 -3.722464 1.793458 -1.180920 -0.547481 1.567703 -0.909694 -3.452014 -0.735759 2.184200 2.118116 -0.291283 -1.029735 2.382280 3.941050 3.682048 -1.561588 -0.357969 -0.538898 -1.651377 1.896951
wb_dma_ch_rf/wire_ch_csr_dewe 3.056139 0.959562 -1.949394 -2.427835 -0.621346 0.157891 0.777664 1.636712 -1.654044 -5.538262 0.638642 0.384203 -4.663058 4.636424 0.787659 -1.545102 -0.278543 1.266004 -0.880994 -0.114716
wb_dma_ch_pri_enc/input_pri2 1.430134 -1.010699 0.288488 0.266166 1.875723 0.726041 1.345988 0.883194 0.028930 -1.509839 1.284641 -0.074604 -0.417431 1.947301 1.428359 0.653967 0.291281 0.584403 -0.504922 -2.555227
wb_dma_ch_pri_enc/input_pri3 1.441731 -0.940198 0.290790 0.215624 1.855834 0.744234 1.350267 0.884990 0.025646 -1.473477 1.279383 -0.093790 -0.436759 1.938622 1.389602 0.649723 0.322106 0.552214 -0.523598 -2.557805
wb_dma_ch_pri_enc/input_pri0 0.863422 -0.420911 0.413718 -0.835326 0.217364 -0.470080 2.253343 0.747504 1.406139 -0.534293 1.104646 0.089204 -0.934057 0.043225 1.292848 0.585417 -0.427082 1.772975 -1.007777 -1.723696
wb_dma_ch_pri_enc/input_pri1 1.367538 -0.874351 0.246431 0.207260 1.853635 0.754758 1.196079 0.855818 -0.125493 -1.375813 1.151214 -0.101992 -0.408871 1.975532 1.291002 0.596103 0.368861 0.404810 -0.464918 -2.423712
wb_dma_wb_if/input_slv_pt_in -2.761427 1.607742 0.985937 -2.519960 0.261161 -0.841006 -1.236715 1.228440 -2.920954 1.512288 -1.674214 1.157033 -0.140702 0.700001 -0.462100 -1.441165 0.570585 -0.343134 -2.075151 -0.085032
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.316948 -1.810353 0.804488 1.709922 1.770607 1.763959 -0.071538 1.036713 0.265108 -0.983329 0.515046 -0.024872 1.631216 -0.856915 0.423324 -0.662815 1.738103 -1.209660 0.765205 0.746505
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 2.986647 0.477282 -0.975924 0.553111 3.078589 1.321032 1.422474 0.585654 2.010990 -3.747365 1.933486 -1.997332 -0.320070 -1.179677 1.902985 -1.512389 2.263768 -0.644843 -0.767164 -0.786778
wb_dma/wire_de_adr1_we -1.507438 0.441260 -0.295695 -0.183754 -0.032957 -1.004657 -2.168886 -1.152648 0.804619 0.203336 -0.770921 -0.912417 1.689794 -0.201719 0.907932 -1.151775 -0.411462 0.274529 -0.363146 -0.567975
wb_dma_ch_sel/assign_6_pri1 1.361959 -0.939241 0.313550 0.227013 1.851551 0.736633 1.261563 0.827976 -0.030628 -1.385498 1.199958 -0.085915 -0.394922 1.919106 1.315337 0.617178 0.327006 0.520404 -0.453915 -2.463793
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.854140 -0.399014 0.364569 -0.843752 0.248868 -0.475388 2.218426 0.749881 1.355707 -0.511322 1.082048 0.040265 -0.923989 0.092534 1.240880 0.566107 -0.355348 1.733534 -0.975866 -1.680007
wb_dma_ch_sel/assign_129_req_p0/expr_1 1.152147 3.487366 -1.684591 -2.303950 -3.539774 -3.244545 0.185825 -2.119494 3.376483 -1.441598 -0.718984 -1.498588 -1.155095 -2.994379 0.214273 -1.633050 -1.321358 1.723525 -2.721557 0.009937
wb_dma_rf/wire_csr -2.314080 0.647332 0.303040 -0.320974 -0.367558 1.833462 0.214954 -0.426356 -1.725670 1.097330 0.350074 0.941817 0.589607 0.183236 -0.247619 -0.780938 -2.034391 -0.736695 -0.201639 1.503021
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.308472 -1.720108 0.749962 1.657327 1.662042 1.659803 -0.152393 0.924765 0.204619 -0.820765 0.484117 -0.012467 1.517524 -0.814608 0.349785 -0.656022 1.657188 -1.139219 0.785552 0.719274
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.466333 -1.975160 1.364058 0.252429 2.426351 1.022343 -0.340962 2.531414 -0.922508 -3.605570 1.257918 0.750385 2.737618 2.864486 2.031292 0.986961 0.021365 -3.317022 -2.261170 -2.006918
wb_dma_ch_sel/always_37/if_1 2.757777 1.128192 -0.604097 -0.728013 -0.378302 -0.680744 1.808095 -0.545040 -4.451729 2.120063 -1.021405 -1.642330 -0.556462 -2.939000 -4.246289 0.854711 3.865865 -2.710783 0.019380 0.659508
wb_dma_de/always_6/if_1/cond 0.774259 0.537262 -0.249795 0.675198 -0.605791 -1.066721 0.500523 -1.972860 -0.055855 -5.929675 -0.597768 2.106095 1.332411 0.234548 0.601475 0.191666 -3.876384 -1.775987 -5.552002 -1.381228
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 4.290239 2.606024 -3.187744 -1.748911 -2.950068 -2.715588 -0.021383 -1.165710 -0.311888 -1.967074 0.113927 -2.107557 -2.649568 -0.614863 -1.836321 0.155550 -2.756395 -0.995803 1.925165 1.404851
wb_dma_ch_rf/always_8/stmt_1 -1.232624 0.521238 0.409185 -1.442240 -0.761410 -1.161154 2.358446 -2.392293 -5.432136 2.013062 -2.792075 0.569758 0.197553 -3.061506 -3.361063 0.110237 2.032730 -0.641813 -3.168908 0.296877
wb_dma_ch_sel/assign_108_valid 1.503621 1.207553 -0.346665 2.002611 2.114613 1.080745 2.519834 -0.908633 0.769480 -2.290152 0.379904 0.032815 -0.504275 -1.622468 0.331108 -0.607549 1.239770 -0.721575 -2.006850 0.295591
wb_dma_ch_pri_enc/wire_pri9_out 1.400503 -0.973461 0.267590 0.253001 1.864740 0.723146 1.286901 0.829113 0.037417 -1.474783 1.262034 -0.117520 -0.400759 1.875521 1.338993 0.594015 0.325150 0.549854 -0.483325 -2.508367
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.402910 -0.265058 0.366145 -0.465846 2.051713 1.340677 -0.369776 0.846169 0.138923 0.394139 0.669904 -0.507621 -1.097338 1.798287 1.585312 0.632601 2.687836 0.732036 -0.418422 -3.318985
wb_dma_ch_sel/wire_pri2 1.437904 -0.982536 0.271911 0.262212 1.863320 0.723572 1.381714 0.837599 0.080256 -1.555862 1.271973 -0.097102 -0.429493 1.888352 1.406555 0.601047 0.328559 0.566042 -0.530738 -2.543270
wb_dma_ch_sel/wire_pri3 1.376764 -0.930854 0.314959 0.220660 1.859593 0.721089 1.289467 0.851451 -0.022150 -1.391159 1.244758 -0.096088 -0.448371 1.971819 1.354044 0.617501 0.336235 0.517469 -0.501776 -2.463440
wb_dma_ch_sel/wire_pri0 2.979430 2.644542 -1.710519 -2.115937 -0.267141 -1.572724 2.679730 -0.569499 3.485972 -2.400266 1.465428 -1.854261 -2.467264 -2.380510 1.599720 -1.032513 -0.273345 1.930840 -2.191566 -0.852201
wb_dma_ch_sel/wire_pri1 1.440374 -0.949265 0.271230 0.204868 1.839623 0.712687 1.353134 0.859815 0.039820 -1.464167 1.267747 -0.068520 -0.405632 1.911318 1.377191 0.608956 0.325550 0.578122 -0.545864 -2.513863
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.894988 2.927514 -1.143428 0.417944 0.493923 -0.582312 2.758062 -1.981034 0.617109 -1.662634 -0.058641 0.109980 -2.021906 -0.886705 0.051347 0.047922 -0.510255 0.475871 -2.916974 -0.485811
wb_dma_rf/input_ptr_set 1.453468 -0.979113 0.296284 0.248534 1.909871 0.769096 1.293205 0.877081 0.037711 -1.554556 1.284209 -0.079837 -0.383844 2.001239 1.392958 0.649016 0.323142 0.548755 -0.499910 -2.579618
wb_dma_rf/always_2/if_1/if_1 -1.498051 2.064638 0.240091 1.455309 3.487597 3.781878 2.213712 -2.811353 -4.529293 -0.692218 -1.596970 0.927800 -0.829652 -1.360453 -1.372563 -1.506494 1.828647 0.107130 -1.730896 0.411712
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.397412 -0.886447 0.299157 0.117313 1.777025 0.639553 1.390914 0.862140 0.006674 -1.335600 1.233406 -0.090969 -0.473969 1.913054 1.350375 0.678816 0.327356 0.627457 -0.546835 -2.482578
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 4.300860 2.084516 -2.142241 -3.461285 -2.837223 -2.003382 1.237826 0.366264 4.156123 -3.783936 1.657737 -2.619023 -2.637750 -2.646294 0.926469 -1.617771 -0.195085 1.698550 -1.185366 -0.575428
wb_dma_ch_rf/always_27/stmt_1 0.757463 2.867188 0.745109 0.849499 1.849560 -1.588928 1.917289 0.532974 -0.819162 -1.904939 -0.593985 -0.383596 2.574710 0.211396 0.270331 0.231842 -0.142165 -3.324982 -3.261059 0.232962
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -2.323813 2.890498 -0.395613 -7.241604 -6.092103 -0.070826 -5.187666 1.691886 -5.432117 3.314291 -3.004600 0.805292 -2.649084 1.016224 -3.854483 -1.354351 1.585308 -2.596287 -0.850670 2.978324
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 0.395696 -1.915531 1.295067 0.128680 2.164853 0.889148 -0.376705 2.557866 -0.853252 -3.495558 1.164465 0.787106 2.596893 2.891568 1.960305 0.997489 -0.082132 -3.243170 -2.221896 -1.847068
wb_dma_ch_sel/wire_valid -0.570539 2.209710 -1.780573 -2.721083 -0.211810 0.046886 0.702734 1.391374 -2.233127 4.123909 1.901791 -2.478579 1.003398 1.264292 -0.353260 -1.770358 0.786258 -3.442879 0.227909 4.489728
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.878757 -0.448776 0.408560 -0.819522 0.233535 -0.443473 2.286414 0.774410 1.376536 -0.554979 1.114021 0.088939 -0.920226 0.109816 1.268118 0.551584 -0.398418 1.777583 -1.004123 -1.739864
wb_dma_de/wire_chunk_cnt_is_0_d 1.952066 2.844771 -1.090781 0.443417 0.505813 -0.617971 2.901129 -1.958008 0.810802 -1.705521 0.015369 0.134575 -2.052893 -0.984933 0.121811 0.049197 -0.560445 0.637060 -2.964331 -0.645928
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.341106 -0.175889 0.414842 -0.494924 1.987635 1.225334 -0.289366 0.831949 0.172002 0.369051 0.678635 -0.470950 -1.113084 1.718235 1.588266 0.632506 2.566021 0.734279 -0.569018 -3.256283
wb_dma_ch_sel/assign_109_valid 1.523421 1.224691 -0.344693 1.880999 2.014475 0.997043 2.594284 -0.902968 0.839552 -2.339886 0.391522 0.059131 -0.576324 -1.619628 0.410122 -0.553281 1.167957 -0.577778 -2.080711 0.206845
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.389264 -0.935280 0.293203 0.237575 1.855944 0.748313 1.238449 0.844826 -0.079924 -1.428498 1.232010 -0.078894 -0.376478 1.952886 1.322735 0.601230 0.369284 0.502918 -0.434586 -2.455903
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.939938 -1.028321 -0.557777 2.170764 2.696151 0.868111 -3.212112 -4.359991 1.073294 -5.550671 -1.940350 -1.460935 3.623075 -5.353508 0.921890 -3.589827 1.043832 0.201286 -1.543591 -1.579106
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.300288 1.239503 -1.882435 -1.258060 -1.292886 -0.808727 -3.290465 -0.480537 3.337333 -3.403373 0.173794 -3.409328 1.496746 -3.326125 0.870081 -3.727101 1.544299 -1.035578 0.243134 1.282129
wb_dma_de/assign_75_mast1_dout 0.239130 -1.499836 -0.613616 -1.477034 -2.602635 -0.476224 -1.998251 1.706395 -1.113780 -3.732355 -0.076835 1.883827 -1.618590 4.334829 0.436561 0.010927 -2.489126 -0.278754 0.120260 0.750733
wb_dma/constraint_csr -1.490363 0.907228 0.588900 1.440795 -0.921314 -0.269936 1.185612 -1.540621 -1.365098 1.554486 -1.649382 2.054232 -0.200003 -0.455867 -1.620291 0.988170 -0.992482 -0.143313 -1.384120 1.113099
wb_dma_ch_rf/always_5/if_1 -1.822714 1.253804 0.211773 -0.499689 0.078669 -0.210359 -1.951008 0.122430 -1.651767 2.553647 -1.441950 0.240611 -0.232520 1.828760 0.036059 1.326897 1.332382 -0.250972 0.211188 0.403263
wb_dma_ch_pri_enc/wire_pri21_out 1.430436 -0.992588 0.333319 0.186963 1.886128 0.712292 1.397679 0.879377 0.049307 -1.479548 1.281469 -0.103072 -0.448117 1.951683 1.437201 0.653566 0.334616 0.598943 -0.527023 -2.555225
wb_dma_ch_sel/assign_157_req_p0 -0.106043 1.921812 -0.649014 1.658395 1.947236 -0.044991 0.232789 -2.076418 1.202435 -1.666382 -0.578743 -0.840487 1.049328 -1.612888 1.012022 -1.601937 0.894266 -0.576116 -2.320237 -0.178888
wb_dma_de/always_6/if_1/if_1 0.927411 3.342648 -1.162004 -2.098800 -0.524742 -2.932973 1.312666 -2.318593 -0.980380 -0.116367 -0.495671 -0.012269 -0.242653 1.129176 0.209573 1.708812 -3.059369 -0.928327 -4.464368 -2.335355
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640847 1.216298 -1.232356 0.412628 1.244730 0.677499 0.241987 -0.239767 2.181918 -2.656158 0.793362 -1.862852 0.090640 -3.141202 0.724936 -2.198903 1.855378 -1.080293 -0.316572 1.618541
wb_dma_de/reg_mast1_adr 1.047624 -1.278415 1.601058 -2.368445 -0.504497 -0.344194 1.936139 3.983270 -0.499569 0.509018 1.465701 -1.898405 1.879518 -3.052165 -0.254376 0.617136 2.093772 -2.695114 1.442802 0.938877
wb_dma_ch_pri_enc/wire_pri17_out 1.378420 -0.906027 0.273224 0.211724 1.816375 0.701134 1.300174 0.811413 0.028857 -1.438036 1.236100 -0.121269 -0.410762 1.837825 1.340228 0.603117 0.342429 0.536911 -0.483480 -2.424326
wb_dma_ch_sel/assign_141_req_p0/expr_1 -0.168456 1.573734 -0.515802 1.799376 1.950268 0.002220 0.402214 -2.006906 1.345226 -1.802096 -0.487127 -0.665720 1.122967 -1.606379 1.132552 -1.548995 0.746237 -0.343934 -2.341429 -0.268974
wb_dma_ch_sel/input_ch2_csr -0.052707 4.134089 0.172528 2.250215 -1.259246 -0.708586 -2.715395 1.116028 -0.172375 0.848573 -2.065191 1.021964 0.001295 3.808441 -1.796354 0.207814 0.744531 -2.951306 -0.096606 2.952507
wb_dma_ch_rf/assign_13_ch_txsz_we 1.008464 3.229245 -1.165486 -2.328627 -0.690061 -3.047920 1.278005 -2.140184 -0.899231 -0.323707 -0.403726 -0.044253 -0.301803 1.329036 0.346321 1.741675 -3.192252 -0.839397 -4.522409 -2.543387
wb_dma_ch_sel/assign_130_req_p0 1.049028 3.584426 -1.728224 -2.223741 -3.600652 -3.220386 0.089247 -2.268563 3.175728 -1.613414 -0.847781 -1.348790 -1.181787 -2.956744 0.096193 -1.713763 -1.421876 1.652258 -2.807679 0.088728
wb_dma_ch_arb/always_1/if_1/stmt_2 2.713870 1.735846 -1.228421 -4.726299 -0.415939 -1.629255 -1.811099 2.690555 0.042305 0.707528 1.200329 -5.723507 0.579510 0.899498 1.188356 -1.373964 4.089753 -1.313527 1.609216 -2.581035
wb_dma_ch_sel/assign_106_valid 1.519130 1.313688 -0.359292 1.937818 2.068855 0.954221 2.680819 -0.940105 0.801735 -2.173072 0.384795 0.058940 -0.600269 -1.642809 0.352890 -0.542469 1.174605 -0.653914 -2.136407 0.307670
wb_dma_ch_pri_enc/wire_pri28_out 1.399404 -0.926663 0.290799 0.148738 1.830918 0.647073 1.385327 0.889783 0.084463 -1.433264 1.287894 -0.063824 -0.467878 1.873591 1.369368 0.641211 0.262525 0.576875 -0.567360 -2.509372
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.894463 -0.415719 0.370362 -0.802160 0.263713 -0.434605 2.223026 0.766485 1.379498 -0.568461 1.068879 0.048951 -0.901350 0.082573 1.267165 0.531304 -0.361521 1.717855 -1.012528 -1.694299
wb_dma_ch_rf/always_10/if_1/if_1/block_1 3.035713 0.434962 -0.977259 0.592787 3.064462 1.366339 1.451311 0.558210 2.077363 -3.777561 1.989532 -2.031633 -0.314510 -1.241561 1.951633 -1.527940 2.284474 -0.590751 -0.697235 -0.750169
wb_dma_ch_rf/always_11/if_1/if_1 2.878733 2.600514 -1.616805 -2.134557 -0.201777 -1.533098 2.660103 -0.489842 3.335052 -2.255232 1.404804 -1.785338 -2.401880 -2.270796 1.543795 -0.924011 -0.190250 1.855632 -2.136167 -0.904386
wb_dma_wb_if/wire_slv_adr -0.328849 2.287220 -1.219097 0.332829 -1.529917 1.079256 -5.989168 -3.379302 -6.405343 -1.045739 -3.114143 0.124948 1.062752 -1.046837 -5.316051 -1.451782 -0.627872 -4.232055 1.163525 0.399780
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.618196 -0.869581 -1.390445 1.765072 -0.759407 0.141068 0.706506 0.093025 0.535075 -1.031607 0.474923 0.747639 -1.849904 0.939724 0.111960 -0.992967 -0.008995 0.781147 0.878706 3.663998
wb_dma_ch_sel/input_ch1_csr -0.179260 4.068677 0.101482 2.340636 -1.159380 -0.589315 -2.869825 0.953238 -0.457553 0.904310 -2.142971 0.999457 0.129536 3.937033 -1.853237 0.152057 0.928969 -3.034944 -0.032074 2.969526
wb_dma/wire_pt1_sel_i 1.660578 -1.916492 -1.148275 -2.741889 -4.988787 -0.940636 -3.289852 2.474177 -0.219082 -5.141602 0.172608 0.941307 -1.833876 3.792503 -0.105570 -0.700941 -2.317616 -0.324710 1.005796 0.960098
wb_dma_ch_sel/always_47/case_1/stmt_1 1.541194 0.510454 0.846940 0.657455 0.367968 -1.407382 1.803770 1.268796 1.133424 0.407777 0.824073 -0.886883 1.501212 -0.960847 -0.027797 1.618191 -0.758288 -1.480353 0.619199 0.069743
wb_dma/wire_pt1_sel_o -1.677219 3.464000 0.454123 -1.819329 -2.802896 0.805590 -1.526848 0.162305 -1.777350 3.502290 -0.649237 0.425103 -2.287886 1.371614 -0.854434 0.955116 1.789095 -1.234233 -0.855381 -0.129874
wb_dma_ch_sel/assign_127_req_p0/expr_1 2.938223 2.836964 -1.687500 -2.190327 -0.196938 -1.604770 2.651792 -0.466260 3.309544 -2.071356 1.387865 -1.896460 -2.484142 -2.274910 1.506520 -0.950802 -0.119201 1.770391 -2.128774 -0.788688
wb_dma_ch_pri_enc/inst_u16 1.440033 -0.941203 0.313001 0.230858 1.925700 0.721829 1.313486 0.900241 -0.033348 -1.472270 1.275939 -0.077568 -0.442281 1.987361 1.393342 0.644722 0.345399 0.543964 -0.515923 -2.516374
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.622550 0.430891 -0.271838 -0.201634 -0.073381 -1.046260 -2.369932 -1.234204 0.790708 0.313016 -0.857758 -0.910457 1.754146 -0.233405 0.878781 -1.216015 -0.408875 0.254738 -0.306953 -0.563221
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.722500 0.413308 -0.690505 -1.400676 -0.216574 -2.220643 -2.067490 -2.196112 0.220805 2.935568 -0.731563 -1.809901 1.620539 0.251086 0.775340 -0.380784 -1.299153 1.602497 0.385930 -2.264446
wb_dma_ch_sel/always_48/case_1 2.763538 1.510579 -1.112804 -4.584183 -0.179211 -1.421934 -1.761113 2.759853 -0.043999 0.472142 1.329433 -5.559682 0.568240 1.338880 1.329832 -1.260038 4.050956 -1.246979 1.548444 -2.879925
wb_dma_ch_sel/input_ch7_csr -0.895247 4.450491 -0.596724 -0.248934 -1.029065 -0.873777 -2.223534 0.501001 -1.022641 3.681722 -1.784878 -0.223086 -1.261409 3.060174 -1.160875 0.355080 2.053760 -1.909391 -0.135725 1.873436
assert_wb_dma_rf/input_ch0_txsz -1.932086 0.833240 0.326576 0.155362 0.453855 -1.698560 -1.321723 -1.579894 -1.575395 0.600483 -1.178926 0.730140 0.516380 0.937941 0.321565 1.098310 -0.610247 -0.559626 -1.286478 -2.007213
assert_wb_dma_rf -3.006576 2.575660 1.712950 -0.718520 0.506723 -2.595797 -2.058194 -0.512627 -2.933746 1.542477 -2.554792 0.876277 0.578316 0.353677 -0.517086 1.617773 0.663046 -1.426797 -1.203355 -2.747076
wb_dma_ch_rf/reg_ch_am0_r 0.644749 -0.866099 -1.358513 1.790249 -0.747674 0.156805 0.713110 0.064443 0.554883 -1.017693 0.494647 0.729250 -1.853937 0.922883 0.087608 -0.984584 -0.014483 0.755387 0.909654 3.648241
wb_dma_ch_rf/always_4/if_1 -2.690195 3.997925 0.201014 -0.696954 -0.494615 1.259513 -1.840158 0.085736 -3.661143 5.663856 -1.667010 1.278997 -1.863345 4.163401 -1.108262 1.954708 1.029453 -0.702993 -0.297489 0.613033
wb_dma_de/always_4/if_1/if_1/stmt_1 1.917726 2.957052 -1.146631 0.354175 0.524880 -0.609066 2.755809 -1.895659 0.594905 -1.546335 -0.056069 0.019389 -2.027748 -0.788724 0.041460 0.066204 -0.472192 0.490058 -2.869338 -0.562682
wb_dma_de/always_14/stmt_1/expr_1 3.031071 0.517618 -1.017237 0.547272 3.010929 1.304543 1.442327 0.523951 2.048796 -3.930051 1.932778 -1.985456 -0.312507 -1.263978 1.899747 -1.584568 2.208956 -0.639099 -0.843629 -0.722277
wb_dma_de/wire_use_ed 7.096365 2.813085 -4.094048 2.593883 1.607894 1.995351 1.964868 -1.684640 -0.461733 -5.686320 0.887710 -1.247463 -6.304290 0.772253 -2.147650 -2.251540 0.858998 0.996639 2.644552 2.027981
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.301193 0.820241 0.165727 -2.711023 -0.356180 0.704432 1.179643 -1.394793 -5.659759 1.584858 -1.144011 -0.138696 0.881733 -2.101935 -2.040455 -1.318917 0.744920 -1.378579 -2.191808 0.762500
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.351242 -0.912286 0.268107 0.192909 1.779106 0.676152 1.232242 0.804937 -0.008072 -1.381721 1.204471 -0.096506 -0.399680 1.903987 1.299873 0.607702 0.339439 0.520275 -0.454290 -2.434701
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.687941 1.345061 -1.246085 0.345249 1.292194 0.602777 0.353587 -0.180643 2.185656 -2.550657 0.809956 -1.863001 0.037477 -3.072325 0.715653 -2.081639 1.884250 -1.097932 -0.394780 1.628055
wb_dma_ch_sel/always_7/stmt_1/expr_1 0.675574 -1.159215 0.536834 -1.302338 0.104782 0.206458 0.060614 2.449378 -0.533785 -2.316620 1.000458 1.189957 -0.528367 4.250814 1.641335 1.117038 -0.937540 -0.450154 -1.288964 -1.690764
wb_dma_ch_sel/input_nd_i 2.954316 2.654263 -1.683435 -2.113120 -0.250673 -1.543490 2.679692 -0.560611 3.416818 -2.405563 1.441128 -1.818348 -2.411684 -2.422101 1.550302 -1.024938 -0.242520 1.898452 -2.190282 -0.854617
assert_wb_dma_ch_sel/input_req_i 0.874705 -0.387947 0.384085 -0.868882 0.187323 -0.484867 2.283962 0.767974 1.397894 -0.548884 1.134309 0.053743 -0.936785 0.050587 1.248515 0.585673 -0.402085 1.774625 -0.991688 -1.736925
wb_dma_ch_rf/reg_ch_rl -1.779835 -0.939189 1.312691 3.106087 0.832878 1.476890 0.863466 -0.469708 -1.128473 0.723839 -1.105982 1.894531 1.391970 -1.230143 -1.216206 0.257585 0.804638 -1.350341 -0.411673 1.887240
wb_dma_de/reg_paused -2.226855 0.739740 0.258942 -0.133298 -0.259925 1.823570 0.276239 -0.460262 -1.582631 0.897502 0.377107 0.973976 0.693492 0.135427 -0.190457 -0.746953 -2.068384 -0.866859 -0.273438 1.544142
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.244756 2.718314 -0.919012 -1.076919 -1.268384 -1.123841 1.640464 -0.408817 0.140916 -2.635383 -0.239043 1.361027 -2.206270 1.433854 0.383684 0.539490 -1.845595 -0.471180 -3.865371 0.154265
wb_dma_wb_if/wire_mast_drdy -0.160737 1.103720 -1.374544 -1.304713 2.619393 0.840711 -0.795404 2.379510 3.035908 -2.498562 2.173085 -0.686091 0.246941 4.722059 4.928902 -1.241516 0.655825 -1.761701 -2.757324 2.032840
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.575789 -2.214846 1.153351 0.807791 1.879266 1.187107 2.121536 1.740627 1.656531 -1.316512 1.579303 0.007536 0.587058 -0.789321 1.622541 -0.069942 1.232767 0.690817 -0.156089 -1.001813
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 0.768938 -1.123653 0.544634 -1.347683 0.111236 0.148703 0.240087 2.448050 -0.390076 -2.306766 1.115402 1.133186 -0.666671 4.241411 1.759365 1.164507 -1.013455 -0.282171 -1.385817 -1.836427
wb_dma_ch_sel/assign_100_valid/expr_1 0.914617 4.241666 -2.463791 0.518066 2.216922 -1.735696 -1.758559 -1.804301 1.733734 4.308813 0.325878 -3.755226 1.682597 -0.103826 0.702106 0.944904 1.531397 -3.703036 0.250432 1.765499
wb_dma_wb_if/inst_u1 -2.719483 3.479970 -0.395416 -3.059137 -1.674683 0.409758 -3.825790 -0.290524 -4.756754 3.761266 -1.441015 0.083636 -1.402177 1.999209 -1.377149 0.074993 1.241466 -2.011633 -0.223005 1.178327
wb_dma_wb_if/inst_u0 -4.873394 4.633182 -0.582530 -3.522720 0.531607 -2.167331 -3.458899 1.031122 -3.993762 1.368140 -3.567317 0.431929 -0.776701 3.740223 0.281660 -3.557841 1.482340 -1.188386 -2.011973 2.313604
wb_dma_ch_sel -1.571138 3.061066 -0.748769 -1.102535 -0.730875 0.391151 -0.372703 -0.575646 -4.015379 3.305112 -1.299278 -0.555332 -0.020722 1.232203 -2.035502 -1.150064 1.762663 -2.412074 -0.937098 2.644147
wb_dma_rf/input_de_csr_we 3.088439 0.987705 -1.973597 -2.437541 -0.654679 0.103686 0.788847 1.606222 -1.542751 -5.628278 0.661237 0.302762 -4.612361 4.529200 0.817752 -1.556055 -0.295600 1.225964 -0.932028 -0.108609
wb_dma_rf/wire_ch0_adr0 3.020789 0.665927 -1.569837 5.397476 1.974794 2.183773 -1.671767 -0.841450 0.590499 -1.125108 0.093309 -0.775722 -0.034030 -0.970569 -2.326385 -0.511286 2.377378 -3.343777 3.510243 3.694451
wb_dma_rf/wire_ch0_adr1 -3.268192 1.317900 0.023663 -0.076132 0.453263 -2.547607 -3.223642 -2.570631 -0.935704 0.831218 -1.804124 -0.147778 1.948292 0.799371 1.117086 -0.055139 -0.825771 -0.272590 -1.565301 -2.423562
wb_dma_de/always_9/stmt_1/expr_1 -0.069419 3.517312 -1.159717 -1.329811 -2.919628 -1.753594 0.359553 -1.104153 0.166021 -1.281350 -1.393547 1.362832 -1.771303 -0.447038 -0.851409 -0.094718 -1.999370 -0.944270 -3.273912 2.535389
wb_dma_ch_sel/always_42/case_1/cond 0.072119 1.393056 0.986964 0.057161 1.217713 1.563689 3.085748 2.191789 -2.979218 -0.410276 -0.501847 2.071101 -2.268025 2.865527 -0.605817 0.358188 2.200871 -0.812898 -2.071730 1.190867
wb_dma_wb_slv/input_wb_cyc_i -2.331207 2.258192 -0.394624 -3.956945 -4.792867 0.124386 -6.347106 -0.258624 -1.375058 -0.934847 -2.849410 0.402437 -0.708222 -0.567243 -1.267866 -2.300649 1.204658 -1.792632 -1.750903 1.189132
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.386936 -0.212850 0.372405 -0.518528 1.946191 1.213374 -0.246859 0.863145 0.224295 0.330293 0.711251 -0.486869 -1.063910 1.759802 1.622434 0.648666 2.551962 0.736731 -0.516271 -3.270768
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.045856 -0.446804 0.060012 -1.031505 2.326896 0.431031 2.558898 0.170313 -2.928053 2.015001 0.634891 -0.755935 -1.721084 3.357982 0.104266 0.582889 1.027165 2.627384 0.680488 -3.486670
wb_dma_de/reg_tsz_cnt 0.969896 3.275678 -1.204034 -2.313694 -0.675725 -3.054647 1.179980 -2.189052 -0.906127 -0.216542 -0.405852 -0.101513 -0.260482 1.343957 0.299887 1.722444 -3.111208 -0.897163 -4.494896 -2.454352
wb_dma_ch_sel/reg_ndr 2.802231 2.638768 -1.616593 -2.096303 -0.273165 -1.525227 2.591880 -0.523091 3.238026 -2.171592 1.351532 -1.737470 -2.428507 -2.274352 1.503697 -0.934410 -0.211159 1.842868 -2.104475 -0.811064
wb_dma_de/assign_83_wr_ack/expr_1 1.221987 2.617716 -0.803814 -1.144536 -1.201605 -1.110901 1.650233 -0.244725 0.154666 -2.434835 -0.181753 1.315733 -2.210604 1.454476 0.438737 0.574766 -1.688580 -0.372696 -3.708880 0.097354
wb_dma_ch_rf/reg_pointer_sr -1.764877 1.304645 0.209840 -0.533054 0.128284 -0.296011 -2.031502 0.087017 -1.662500 2.535640 -1.452723 0.104608 -0.160031 1.763752 0.048027 1.317685 1.407616 -0.328615 0.241296 0.381366
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.897186 -0.474424 0.387018 -0.830207 0.259812 -0.483730 2.285639 0.791603 1.451011 -0.581943 1.163027 0.060671 -0.963946 0.079797 1.321802 0.556331 -0.417492 1.782192 -1.037611 -1.772239
wb_dma_rf/input_de_adr1_we -1.615242 0.407208 -0.228089 -0.191414 -0.029598 -0.993352 -2.255002 -1.174519 0.750449 0.282682 -0.803120 -0.869551 1.711883 -0.173656 0.827176 -1.148928 -0.391387 0.257502 -0.322717 -0.574805
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 5.437664 2.073153 -2.895311 -1.716228 -2.885696 -1.852370 1.635905 -0.094287 -1.006394 -2.024357 0.802922 -1.458333 -3.837433 -0.373492 -2.445802 1.149515 -2.264646 -1.276433 2.242799 1.665524
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.447892 -0.966753 0.275590 0.254869 1.901729 0.750935 1.266610 0.863554 -0.009437 -1.524425 1.252407 -0.132382 -0.394034 1.937714 1.357574 0.612936 0.332538 0.520948 -0.485973 -2.523163
wb_dma_ch_sel/always_43/case_1/cond 1.086539 3.238107 -1.208637 -2.198170 -0.635930 -3.022229 1.287050 -2.117574 -0.773689 -0.593870 -0.363567 -0.015211 -0.272288 1.285550 0.424081 1.703578 -3.183087 -0.988738 -4.635652 -2.368761
wb_dma_ch_rf/reg_ch_adr0_r 0.878962 1.386772 -1.135363 1.881434 1.873160 2.519663 -1.856990 -0.028135 -1.682333 2.709589 -0.451023 -1.451559 -1.363859 -1.767899 -2.186129 -0.094638 5.295075 -3.150005 3.128132 2.714529
wb_dma_ch_pri_enc/reg_pri_out1 1.421755 -0.901727 0.283751 0.225181 1.843867 0.699000 1.268592 0.848985 0.002305 -1.431055 1.234627 -0.118330 -0.415670 1.870494 1.343707 0.584263 0.318458 0.534567 -0.498265 -2.500618
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -2.165093 1.272135 -0.844284 -0.441750 1.560480 0.050280 -1.245314 0.447318 1.360583 1.816951 0.471623 -0.143998 0.771424 4.016948 2.814286 -0.318956 -0.041984 -0.747703 -1.317323 2.223970
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.358879 -1.796739 0.762195 1.677004 1.709206 1.730730 -0.154253 0.975049 0.233951 -0.806042 0.496765 -0.042583 1.573056 -0.817575 0.367450 -0.654540 1.725970 -1.167995 0.875410 0.749608
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 0.060850 0.508861 0.186329 0.029776 0.865876 1.056279 1.447017 0.527494 -2.417435 0.563926 -0.538503 0.356765 -1.499664 1.284123 -1.060253 -0.708871 1.695158 0.778896 0.316117 0.574980
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.254077 -0.179864 -0.127081 -1.705744 1.796105 -0.004195 -0.265349 -0.239867 -0.265530 2.954978 0.724073 -1.549970 -1.074204 2.046039 1.460111 1.287407 1.710469 1.940075 0.232405 -4.812995
wb_dma_ch_sel/input_req_i 0.419926 -1.209472 1.373633 0.089308 2.794037 1.812465 1.002524 2.799948 -3.198869 -2.590929 0.533983 0.993165 1.047168 3.694715 0.705594 0.249219 1.681315 -2.311009 -1.725714 -1.094353
wb_dma_rf/assign_4_dma_abort/expr_1 3.061193 0.555474 -1.038353 0.460776 2.891084 1.172584 1.521688 0.452992 2.088249 -3.835195 1.946916 -1.978536 -0.444939 -1.261013 1.912281 -1.494412 2.076118 -0.480304 -0.845335 -0.856721
wb_dma_rf/always_1/case_1/stmt_8 1.954941 2.566967 -0.508289 1.179461 1.389307 1.299532 1.404076 -2.004266 -0.716693 -0.068933 -0.697874 0.283138 -1.628504 -3.953586 -3.003155 0.862182 -0.619885 -1.123143 0.946635 1.028717
wb_dma_ch_rf/wire_ptr_inv 0.554686 -0.447639 -0.030853 -2.094152 -0.023638 -1.734126 2.231581 -0.327236 0.828583 2.328094 1.130738 -0.903401 -0.906319 0.405788 1.089368 1.293531 -1.277286 3.079086 -0.210352 -3.319021
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.364973 -0.618536 -0.969480 1.535207 1.492041 1.060201 -1.022848 -0.982195 -0.124716 -3.246742 0.384778 -0.552619 0.657889 0.705442 0.530744 -1.027082 -0.063397 -0.955998 0.007119 -0.578458
wb_dma_ch_sel/assign_138_req_p0 -0.113017 1.827335 -0.586036 1.698367 1.857819 -0.029243 0.379324 -2.069222 1.333749 -1.742035 -0.539523 -0.750238 0.962100 -1.677878 1.030706 -1.549053 0.791585 -0.405552 -2.368046 -0.207328
wb_dma_rf/always_1/case_1/stmt_1 -2.383587 0.641945 0.357554 -0.252295 -0.289477 1.907182 0.335965 -0.415107 -1.782928 1.127259 0.383387 1.020245 0.669888 0.131638 -0.265831 -0.715880 -2.102369 -0.747333 -0.273810 1.502244
wb_dma_rf/always_1/case_1/stmt_6 -0.488061 -1.337902 -0.554635 -3.579307 -1.710344 0.723494 -2.104456 -2.337137 -3.048498 1.504932 -3.023638 -0.538182 0.569887 -4.711692 -4.045233 -0.816819 0.669731 0.013079 0.629392 1.929581
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.244078 1.418766 -1.819115 -1.368046 -1.495395 -0.912744 -3.271493 -0.398145 3.067981 -2.991073 0.015918 -3.267247 1.282301 -3.170712 0.622608 -3.526093 1.562286 -1.071759 0.320164 1.400293
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.909426 -0.428490 0.395302 -0.841635 0.215940 -0.462706 2.294981 0.801178 1.470368 -0.570248 1.159101 0.067533 -0.951806 0.067937 1.294824 0.583409 -0.395984 1.790964 -1.028376 -1.774563
wb_dma_ch_sel/always_43/case_1 1.121821 3.131835 -1.202084 -2.442857 -0.626452 -3.008347 1.336282 -2.014692 -0.793273 -0.130524 -0.289196 -0.186174 -0.411591 1.237144 0.371278 1.721177 -3.055215 -0.624787 -4.276549 -2.569710
wb_dma_ch_sel/assign_9_pri2 1.510593 -0.989196 0.314127 0.184189 1.898286 0.702498 1.483102 0.954097 0.105301 -1.500000 1.346746 -0.091485 -0.478323 1.951196 1.492848 0.655174 0.281651 0.677622 -0.581641 -2.614696
wb_dma_pri_enc_sub/always_1/case_1 1.434043 -0.935698 0.277035 0.186012 1.826926 0.704583 1.371582 0.852717 0.047972 -1.468734 1.268729 -0.070116 -0.450429 1.877918 1.377916 0.607060 0.323425 0.561281 -0.536986 -2.523125
wb_dma_rf/always_2/if_1 -1.410121 2.015954 0.397723 1.492198 3.672981 3.928368 2.541666 -2.647614 -4.589602 -0.690270 -1.514288 0.972189 -0.897761 -1.332043 -1.290018 -1.449900 1.879243 0.118800 -1.780295 0.253599
wb_dma/wire_dma_abort 3.084834 0.415685 -0.939672 0.533107 3.068433 1.299279 1.669820 0.637903 2.274065 -3.877805 2.076271 -2.046436 -0.385973 -1.266558 2.052869 -1.496135 2.270788 -0.428320 -0.798830 -0.891675
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 0.448860 -1.879061 1.319585 0.142287 2.281130 0.906684 -0.341630 2.517795 -0.850343 -3.573909 1.194238 0.735145 2.710429 2.791738 1.983593 0.963902 -0.004699 -3.321971 -2.284119 -1.904724
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.382452 -0.133200 0.335399 -0.475057 2.007931 1.295617 -0.375115 0.811774 0.095582 0.351307 0.629160 -0.523889 -1.086121 1.766140 1.572151 0.600270 2.672173 0.600272 -0.529962 -3.243971
wb_dma_wb_if/input_wb_stb_i -0.506431 -1.200824 -0.998946 2.038256 1.068416 0.423592 -2.879209 -2.374736 3.116996 -5.010291 -0.174982 -1.567496 3.538855 -3.980187 1.621070 -4.081859 -0.078995 -0.396813 -0.705579 0.452180
wb_dma_rf/input_de_txsz 0.711845 3.140074 -0.736367 -2.119635 -2.805906 -2.274590 2.605431 -0.388442 1.482507 -1.599646 -0.344902 1.535970 -2.722607 -0.322699 0.300894 0.499699 -2.500310 0.774458 -4.199777 0.929081
wb_dma_ch_pri_enc/wire_pri3_out 1.391832 -0.912722 0.293553 0.176852 1.820310 0.705993 1.330227 0.875004 0.033121 -1.399548 1.258723 -0.072742 -0.412612 1.903806 1.353238 0.634252 0.312024 0.559068 -0.494420 -2.490260
wb_dma_ch_sel/wire_gnt_p0 2.740331 1.858178 -1.225003 -4.647061 -0.378935 -1.633431 -1.784114 2.719149 -0.093296 0.671518 1.169818 -5.529012 0.482717 1.216597 1.130741 -1.261501 3.928077 -1.427631 1.541132 -2.511760
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.339859 1.453759 -1.855698 -1.368126 -1.353972 -0.896649 -3.150367 -0.428909 3.298862 -3.212597 0.134040 -3.377778 1.355356 -3.343626 0.760333 -3.580117 1.574619 -1.008789 0.203110 1.258087
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.906053 -0.415210 0.387056 -0.839487 0.245661 -0.454659 2.229930 0.800742 1.348558 -0.557242 1.099227 0.077601 -0.946974 0.093401 1.296238 0.559133 -0.352303 1.768132 -0.970432 -1.722889
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -2.367435 0.785050 0.256175 -0.302772 -0.383455 1.832345 0.044587 -0.416562 -1.681937 1.170569 0.336902 0.919757 0.597894 0.308769 -0.223775 -0.751081 -2.028051 -0.782317 -0.134388 1.531611
wb_dma/input_wb0_err_i 3.041851 0.486478 -0.995141 0.473565 2.924743 1.252871 1.516668 0.545886 2.114024 -3.811313 1.945629 -1.965355 -0.410276 -1.268089 1.910935 -1.509310 2.151080 -0.525511 -0.815615 -0.767405
wb_dma_ch_sel/always_44/case_1/stmt_4 -2.100407 1.006814 0.576012 -3.846786 0.232937 0.455152 0.032721 1.159378 -2.291700 4.035109 -0.495559 -0.892174 -1.467379 -1.043922 0.198614 0.354232 3.672563 0.026453 -0.468986 -0.929342
wb_dma_ch_sel/always_44/case_1/stmt_1 1.852873 -0.851052 -0.824194 4.342943 3.616582 3.251499 -3.910016 -1.023405 0.314303 -1.291447 0.248372 -2.377201 2.989873 -0.112475 -0.551669 -0.771055 3.475471 -3.864360 3.233116 -0.665456
wb_dma_wb_mast/wire_wb_data_o 0.234235 -1.504893 -0.625872 -1.444522 -2.537126 -0.455997 -1.971033 1.714496 -1.080770 -3.793667 -0.030340 1.871306 -1.587013 4.344386 0.522221 0.031589 -2.470971 -0.231445 0.084085 0.663581
wb_dma_de/always_6/if_1/if_1/stmt_1 0.382444 3.017930 -1.167152 -3.421679 -2.997935 -3.475509 2.510091 -1.407639 0.960840 1.316199 -0.285593 0.449519 -2.633602 0.065949 0.176515 1.301604 -3.273864 2.118402 -3.334932 -0.779946
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.870577 -0.416090 0.423189 -0.838819 0.263225 -0.472470 2.292801 0.812839 1.376744 -0.531210 1.131366 0.082597 -0.954861 0.087160 1.285586 0.559336 -0.374366 1.758286 -1.021794 -1.755369
wb_dma_ch_sel/always_38/case_1/cond 0.750491 2.736987 0.539546 0.702196 1.164644 -2.542151 0.498478 0.125148 1.216617 -2.501496 -0.127529 -0.768147 3.961094 -0.774536 1.235249 0.941487 -1.615959 -4.496459 -3.843983 -0.262505
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.814726 -0.214150 0.555835 -1.373104 0.777816 -0.631704 -0.131218 1.548497 -1.082116 -2.861303 0.779684 0.823287 1.173255 3.634167 1.641770 1.559729 -1.627726 -2.141860 -3.131158 -2.663148
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.678962 3.205886 -0.777632 -2.204395 -2.802466 -2.288433 2.427763 -0.325066 1.342133 -1.488001 -0.411989 1.455113 -2.706584 -0.235898 0.257026 0.500116 -2.360203 0.653669 -4.180238 0.950795
wb_dma_de/assign_4_use_ed 7.007577 2.627402 -4.023100 2.695058 1.602148 2.103151 1.863707 -1.614288 -0.487498 -5.806354 0.899442 -1.126323 -6.230602 0.780992 -2.179557 -2.237467 0.834419 0.968181 2.704869 2.081133
assert_wb_dma_wb_if/assert_a_wb_stb -1.864920 3.440701 0.474726 -1.767430 -2.697191 0.855247 -1.661064 0.102639 -1.972709 3.682836 -0.819048 0.482106 -2.096393 1.202664 -0.981497 0.958341 1.904168 -1.350063 -0.855720 -0.004887
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 1.426359 3.590620 -1.062485 -0.643971 -1.167745 -1.824552 3.778997 -2.079654 2.018235 -0.698334 -0.216713 0.214957 -2.652490 -2.734549 -0.103682 0.022896 -1.191824 1.680754 -3.459456 0.261309
wb_dma_ch_sel/assign_132_req_p0 0.194751 1.722806 -1.397682 -1.395421 -0.533969 -1.036720 -2.307768 -2.213587 1.932017 0.820048 -0.645772 -2.736787 0.094456 -1.729671 0.756531 -1.495214 2.091585 1.015756 -0.764418 -2.398339
wb_dma_ch_rf/always_25/if_1 -0.219986 2.257929 2.523365 -0.112274 0.384207 -2.183168 0.640603 2.220069 -0.435257 1.489319 -0.954180 -0.175002 1.580938 -1.158767 -0.797861 2.304788 0.209684 -2.101794 0.513731 -0.917304
wb_dma_de/wire_rd_ack 1.169295 2.688098 -0.892283 -1.128432 -1.246429 -1.131570 1.505943 -0.332007 0.038922 -2.403731 -0.294704 1.271760 -2.203209 1.479331 0.326787 0.553722 -1.658973 -0.455436 -3.692703 0.203528
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.669990 1.332928 -1.282437 0.324209 1.207121 0.597947 0.266122 -0.247984 2.200807 -2.464589 0.807931 -1.911294 0.006168 -3.155442 0.655863 -2.118174 1.904907 -1.017884 -0.284351 1.644961
wb_dma/wire_slv0_adr -0.660967 2.953639 -1.277154 0.981978 -1.610853 0.572203 -5.601461 -4.230042 -6.897503 -0.305722 -3.860829 0.378468 1.503838 -1.154710 -5.780959 -1.120882 -0.606876 -4.795681 0.310113 0.963024
wb_dma_wb_slv/input_wb_stb_i -0.510996 -1.328772 -0.958505 2.150004 1.084803 0.530177 -2.777562 -2.322363 3.071122 -5.048820 -0.125102 -1.499640 3.538110 -3.897271 1.630983 -4.057126 -0.107182 -0.378342 -0.660337 0.457993
wb_dma_ch_sel/assign_96_valid/expr_1 2.683815 4.442712 -1.983241 4.258637 2.473586 -0.652928 -0.983925 -0.886729 2.168281 0.562755 -0.040392 -2.347030 1.965852 1.387854 -0.604326 -0.358628 1.296209 -4.304002 0.868383 4.482497
wb_dma_ch_sel/always_4/stmt_1 0.750521 2.637934 0.540565 0.810811 1.173483 -2.593485 0.609203 0.018351 1.388417 -2.616526 -0.108851 -0.689284 4.015601 -0.908397 1.352503 0.974618 -1.800084 -4.322745 -3.906718 -0.368632
wb_dma_rf/wire_pointer2_s -1.564224 1.290508 0.094415 -0.532302 0.201839 -0.354590 -1.935699 -0.001061 -1.604194 2.246722 -1.432707 -0.026980 -0.113429 1.583833 0.067884 1.237727 1.457335 -0.358496 0.191626 0.409217
wb_dma_de/reg_chunk_dec 1.870259 3.053409 -1.127677 0.411956 0.483106 -0.596294 2.757673 -1.974329 0.517975 -1.529463 -0.133808 0.124414 -2.057324 -0.796612 -0.023909 0.105457 -0.481294 0.420787 -2.952693 -0.456857
wb_dma_de/reg_chunk_cnt_is_0_r 1.910804 3.041511 -1.167848 0.310579 0.486390 -0.618780 2.696521 -1.909060 0.557610 -1.551057 -0.072141 0.033342 -2.097752 -0.752838 0.010889 0.021209 -0.409782 0.449725 -2.893828 -0.497429
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.340315 -0.236083 0.402942 -0.450488 1.988986 1.311447 -0.390328 0.829234 0.137262 0.391344 0.611441 -0.493449 -1.045446 1.760795 1.593214 0.627026 2.631773 0.686509 -0.519156 -3.274162
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.886342 0.396729 -2.044970 -2.310251 -0.335996 -1.482654 -0.575168 1.607620 -2.021369 2.419667 0.927977 -2.309733 -0.197622 2.286366 -0.457064 -1.019940 1.861658 -2.244426 1.190253 3.000815
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 1.765645 1.355970 -1.138513 -3.763173 -1.220168 0.410690 -0.439102 1.528853 -2.126264 1.160010 0.091875 -2.623590 -2.329453 1.702011 -0.502833 -1.002440 4.596602 -0.244662 0.169745 -1.617121
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.662307 0.440719 -0.712219 -1.480997 -0.201383 -2.244364 -2.020245 -2.152169 0.246444 2.917202 -0.660880 -1.888810 1.597696 0.264644 0.799254 -0.389931 -1.218204 1.604576 0.363639 -2.322962
wb_dma_ch_rf/reg_ch_adr1_r -1.663008 0.389862 -0.714572 -1.483060 -0.225641 -2.288453 -2.063264 -2.203688 0.308386 2.868916 -0.664446 -1.860209 1.629150 0.274239 0.858234 -0.379188 -1.332663 1.659988 0.387685 -2.347837
wb_dma/input_wb0_cyc_i -0.873317 -0.618066 -1.101679 -4.868482 -4.103480 -1.790953 -6.437586 1.131851 -0.269582 -4.824044 -2.890583 0.064847 0.717604 -1.041316 -0.942927 -4.047807 -0.824889 -0.933060 -1.037437 2.376948
wb_dma_ch_sel/always_8/stmt_1 1.370521 -0.345468 0.516572 0.097117 2.555422 1.696953 2.842090 1.376858 -2.505441 -0.653346 0.643637 0.316013 -2.007144 3.054286 0.185494 -0.026367 2.017445 1.488273 -0.168933 -1.872951
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 0.668184 -0.519358 0.703489 -1.305475 0.867549 1.227374 1.390879 2.830047 -2.972033 -1.416108 0.375818 1.401258 -2.064426 5.288466 0.493857 0.357106 0.924047 0.424888 -0.793791 -1.007219
wb_dma_wb_slv -2.629546 3.418446 -0.410699 -3.281025 -1.620977 0.369603 -3.714427 -0.043092 -4.859757 3.759678 -1.434302 0.016369 -1.282675 1.849748 -1.514324 0.012245 1.386142 -2.205613 -0.219074 1.414464
wb_dma_de/inst_u0 1.483211 2.281885 -0.325157 0.817225 -0.816622 -1.655535 -0.435697 2.025243 0.179307 4.404049 0.148288 -1.786522 -0.664561 -0.496635 -1.612826 1.765839 3.281569 -2.810219 2.652556 2.845575
wb_dma_de/inst_u1 2.763064 0.166100 -0.188567 -1.882154 -2.249016 -3.032034 0.506621 0.967461 1.434296 1.482628 1.122129 -2.627395 1.180103 -0.965950 -0.686226 1.568899 -1.521270 -0.378041 2.173017 -1.131275
wb_dma_pri_enc_sub/input_pri_in 1.418875 -0.922317 0.287259 0.206593 1.833167 0.711831 1.313267 0.860284 -0.003674 -1.434327 1.225680 -0.126291 -0.447585 1.939685 1.353422 0.618316 0.316202 0.546469 -0.505204 -2.496447
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 0.298905 0.231281 -0.239864 -0.223646 -2.755964 -1.399924 1.921284 -1.325609 1.919313 -4.598257 -0.370957 2.581200 -0.972935 -1.173776 0.526947 -0.390582 -3.965153 1.242615 -4.352703 0.249493
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.404726 -0.194323 0.349517 -0.479502 2.030292 1.281418 -0.296885 0.824660 0.041174 0.311845 0.651051 -0.504067 -1.036626 1.798656 1.558108 0.638052 2.534259 0.625393 -0.516758 -3.253489
wb_dma_ch_sel/assign_146_req_p0/expr_1 -0.069251 1.744199 -0.581745 1.710460 2.080269 0.059872 0.345191 -1.945732 1.280895 -1.746724 -0.442283 -0.820914 1.090902 -1.446895 1.198593 -1.602911 0.921678 -0.489427 -2.321739 -0.293525
wb_dma_ch_sel/assign_101_valid/expr_1 0.905064 4.115449 -2.377674 0.807258 1.976614 -1.584822 -1.715410 -1.803810 1.990813 3.897918 0.282294 -3.471615 1.697023 -0.435872 0.626883 0.818211 1.429368 -3.815963 0.172109 2.163513
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.887110 -0.401991 0.402671 -0.830081 0.198191 -0.493119 2.252896 0.745703 1.417750 -0.537154 1.118461 0.059349 -0.958223 0.035395 1.289477 0.553346 -0.390606 1.802912 -0.980397 -1.711760
wb_dma_de/reg_de_adr1_we -1.698287 0.469669 -0.271166 -0.234043 -0.076059 -1.091448 -2.379149 -1.207982 0.724210 0.324426 -0.875826 -0.887569 1.762545 -0.173799 0.885619 -1.223409 -0.418419 0.256789 -0.333684 -0.576228
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 1.968261 2.288043 0.261217 -0.670600 2.669316 -1.483031 0.901388 1.922054 0.077705 -3.003391 0.752094 -2.265156 2.787601 0.593713 1.632132 -0.554558 0.753716 -3.266267 -2.174814 -0.798220
wb_dma_ch_sel/always_46/case_1 0.592800 -0.847097 -1.356361 1.744343 -0.713850 0.159074 0.731688 0.017856 0.509916 -1.048482 0.437293 0.783469 -1.798098 0.904042 0.101078 -0.946787 -0.055463 0.752775 0.780182 3.602114
wb_dma_ch_rf/assign_11_ch_csr_we 2.572977 1.037121 -2.995470 -2.497588 -0.615141 -2.103861 -2.052372 -0.232642 -1.572490 1.507716 -1.461641 -2.893147 -0.021310 1.386037 -1.850129 0.355913 2.858741 -3.171931 0.801157 3.715224
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -1.280420 0.237050 1.200010 -0.840584 -2.377133 -1.253274 2.120613 0.781888 -0.482906 0.140795 -0.739576 3.285761 -1.189718 1.991603 -0.028371 2.019993 -2.586641 0.553617 -3.136458 0.134224
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.255865 -0.181683 0.378539 -0.451345 1.966839 1.330435 -0.526327 0.755640 -0.059859 0.488020 0.541441 -0.472905 -1.027422 1.821672 1.429095 0.639780 2.674377 0.568794 -0.422200 -3.184319
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.238879 1.484542 -1.885086 -1.425994 -1.443631 -0.932673 -3.306415 -0.514740 3.119609 -3.070567 0.022307 -3.371937 1.306715 -3.217451 0.683231 -3.639171 1.568339 -1.019042 0.295849 1.338877
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.711125 1.328427 -1.263918 0.315051 1.255501 0.558963 0.359522 -0.229679 2.228769 -2.497392 0.829652 -1.902435 0.014097 -3.077633 0.705887 -2.125212 1.885562 -1.043180 -0.343864 1.600160
wb_dma/wire_de_adr0_we -0.307508 -1.829382 0.742255 1.726201 1.722007 1.718443 -0.105086 0.962358 0.281647 -0.886991 0.547024 -0.058502 1.554932 -0.872337 0.433326 -0.655774 1.719081 -1.136366 0.804365 0.772688
wb_dma_wb_slv/wire_rf_sel -4.738139 -0.239119 1.004579 -1.707402 0.989637 0.106985 -2.582181 -1.630021 -1.816961 -1.105874 -2.680239 0.652889 2.481432 -4.586709 -0.087205 -4.911125 0.516175 0.993767 -3.068126 -0.085189
assert_wb_dma_wb_if -1.933724 3.534270 0.589130 -1.800110 -2.672341 0.997813 -1.730632 0.169779 -2.056714 3.691875 -0.767989 0.491561 -2.061059 1.284707 -0.974691 1.034248 2.046741 -1.528437 -0.934451 -0.117257
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.910275 -0.445490 0.392632 -0.821322 0.248343 -0.484848 2.301555 0.774495 1.488492 -0.594050 1.157778 0.052587 -0.939388 0.084263 1.346298 0.545648 -0.435078 1.843659 -1.028878 -1.778252
wb_dma_ch_sel/assign_120_valid 1.521085 1.574757 -0.444414 1.751435 1.927208 0.880999 2.580366 -1.004495 0.660280 -2.018668 0.281314 0.009670 -0.714828 -1.553997 0.279849 -0.515754 1.166201 -0.672126 -2.156616 0.356439
wb_dma/wire_wb1s_data_o 0.366425 -1.586536 -0.705817 -1.302948 -2.477561 -0.447483 -1.964359 1.666195 -0.946616 -4.017125 -0.004848 1.812915 -1.580091 4.335409 0.574338 -0.052096 -2.511508 -0.245029 0.185306 0.745772
wb_dma_de/wire_adr0_cnt_next1 1.385195 2.310867 -0.260538 0.897609 -0.736322 -1.525211 -0.572423 1.938519 0.193571 4.451571 0.074461 -1.788396 -0.559696 -0.540145 -1.605875 1.729128 3.404474 -2.875938 2.657873 2.764576
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.855063 -0.448469 0.419353 -0.802968 0.219240 -0.445334 2.241780 0.776161 1.383990 -0.556373 1.112935 0.100950 -0.919128 0.076701 1.270115 0.557514 -0.418025 1.793475 -0.988904 -1.728640
wb_dma/wire_pt0_sel_o 1.564492 -1.907498 -1.068989 -2.626791 -4.813356 -0.930318 -3.087956 2.370170 -0.200470 -5.091477 0.168610 1.063000 -1.791611 3.810330 -0.015962 -0.647379 -2.382672 -0.300919 0.913796 0.932078
wb_dma/wire_pt0_sel_i -2.010713 3.492578 0.607602 -1.746531 -2.459146 0.968102 -1.675576 0.080905 -2.035244 3.832261 -0.769060 0.425155 -1.926656 1.129283 -0.895014 0.954195 2.135825 -1.487808 -0.915104 -0.132000
wb_dma_ch_rf/always_11 2.891825 2.638533 -1.709244 -2.118328 -0.272495 -1.581911 2.580255 -0.581324 3.408092 -2.269217 1.354043 -1.807732 -2.415387 -2.414822 1.483491 -1.009209 -0.273741 1.838554 -2.109281 -0.763158
wb_dma_ch_rf/always_10 2.983623 0.485943 -0.982479 0.507967 2.974374 1.278692 1.510186 0.544199 2.164935 -3.845866 1.981995 -1.976965 -0.355201 -1.344138 1.972953 -1.556641 2.162253 -0.542894 -0.823751 -0.797073
wb_dma_ch_rf/always_17 1.036347 3.431980 -1.239249 -2.368635 -0.690899 -2.996473 1.283988 -2.086434 -0.882596 -0.161889 -0.389191 -0.071424 -0.470756 1.288827 0.277718 1.693336 -3.027649 -0.853596 -4.420058 -2.336530
wb_dma_ch_rf/always_19 -1.416335 1.005994 0.576099 1.405240 -0.890982 -0.287144 1.126307 -1.529669 -1.337681 1.525902 -1.654180 1.991313 -0.236136 -0.413980 -1.632859 0.938401 -0.974944 -0.201792 -1.369290 1.114694
wb_dma_ch_rf/input_de_csr_we 3.194683 0.937704 -1.983701 -2.401300 -0.587221 0.189112 0.962376 1.687091 -1.467870 -5.810269 0.777888 0.361612 -4.696608 4.671370 0.895078 -1.585729 -0.328871 1.391240 -0.914913 -0.201864
wb_dma_ch_sel/assign_147_req_p0 -0.135589 1.689251 -0.501545 1.726214 1.955436 -0.016407 0.589976 -2.003900 1.387922 -1.820449 -0.471355 -0.617999 1.019793 -1.672100 1.109893 -1.525695 0.683059 -0.300079 -2.450278 -0.317814
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.306090 1.533025 -1.905674 -1.533368 -1.535994 -1.076669 -3.272793 -0.528175 3.298442 -3.233173 0.058650 -3.399410 1.300919 -3.265552 0.766769 -3.700323 1.396932 -0.953662 0.128433 1.277529
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.771058 -0.029464 -0.681911 0.270963 -0.404764 -0.099463 -0.098778 -1.153759 1.298193 -2.592312 0.055674 -0.247161 0.105913 -2.157818 0.122340 -1.340100 -0.716636 0.485179 -0.787094 0.041648
wb_dma_wb_if/wire_slv_dout -1.667768 1.243312 -3.754815 1.195280 0.883547 3.896997 -8.352442 -5.708239 -3.674768 -1.496390 -1.979160 -0.778158 2.346853 2.750528 -1.238160 -2.443743 -1.408410 -3.906013 0.441028 2.108953
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -1.816832 2.231083 0.356276 -0.104743 0.375933 1.575645 0.962124 -0.515644 -2.099625 -1.621647 0.188193 1.829080 1.571866 0.336875 0.235974 -0.228332 -2.587002 -3.709829 -4.044642 1.556682
wb_dma/wire_pointer 1.079208 -0.298367 0.012092 -1.110170 2.241413 0.368720 2.686246 0.177899 -2.981793 2.087221 0.594253 -0.765369 -1.864084 3.312142 0.030758 0.618577 1.104664 2.649219 0.632614 -3.378473
wb_dma_de/assign_75_mast1_dout/expr_1 0.263245 -1.552808 -0.652931 -1.358309 -2.567163 -0.461484 -2.033511 1.708544 -1.074267 -3.929589 -0.060970 1.902747 -1.587793 4.400746 0.542222 0.001863 -2.582786 -0.306862 0.098149 0.758201
wb_dma/wire_ch3_csr -0.109184 4.219116 0.230895 2.410889 -1.288460 -0.575283 -2.559418 1.018448 -0.230743 0.860733 -2.171128 1.159175 -0.113988 3.783263 -1.930838 0.161677 0.879193 -2.813420 -0.237954 2.996821
wb_dma_ch_rf/assign_27_ptr_inv 0.636986 -0.426312 -0.036322 -2.121064 0.017560 -1.750812 2.332543 -0.322480 0.923212 2.191049 1.139557 -0.934653 -0.935282 0.443569 1.147036 1.304901 -1.318434 3.119028 -0.261087 -3.375801
wb_dma_de/reg_adr1_inc -1.586330 0.430771 -0.280328 -0.190594 -0.077509 -0.993932 -2.250125 -1.144638 0.665197 0.287372 -0.827098 -0.836232 1.656774 -0.165868 0.813920 -1.142312 -0.402495 0.265069 -0.301718 -0.524983
wb_dma_ch_sel/input_ch6_csr -0.931290 4.202712 -0.443427 0.228172 -0.842970 -0.611338 -2.290386 0.560833 -0.980299 3.685817 -1.731147 -0.141758 -1.016937 3.228544 -1.188019 0.454142 2.171715 -2.098449 -0.020956 1.829682
wb_dma_de/input_mast0_err 3.049687 0.468839 -0.981565 0.516818 2.993259 1.253570 1.529005 0.535949 2.160171 -3.902030 1.956225 -1.992954 -0.328952 -1.316883 1.951266 -1.563872 2.174414 -0.540328 -0.874349 -0.816129
wb_dma_de/assign_68_de_txsz/expr_1 0.746904 4.056893 -0.685778 -2.156606 -1.999243 -2.971171 2.179929 -1.218669 0.741652 -2.112853 -0.677853 1.088381 -0.810243 -0.926624 0.215489 0.930243 -2.905810 -1.173088 -5.901175 0.049778
wb_dma/wire_ch2_csr 0.008043 4.133470 0.249894 2.516898 -1.232471 -0.523068 -2.654255 1.000899 -0.353840 0.832373 -2.199743 1.153629 0.040246 3.713208 -2.081000 0.225814 0.898483 -2.970672 -0.081771 2.852527
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.457368 -0.962011 0.318578 0.224742 1.883368 0.739148 1.332601 0.862666 0.056103 -1.502941 1.286639 -0.091636 -0.415836 1.954984 1.422038 0.642587 0.300606 0.612933 -0.492747 -2.536573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.921862 -0.416882 0.403510 -0.820606 0.240993 -0.491726 2.281228 0.766412 1.432093 -0.602404 1.122316 0.044219 -0.932112 0.021008 1.294111 0.543505 -0.424142 1.787085 -1.026573 -1.733202
wb_dma_rf/input_ndnr 2.325543 1.664203 -1.774458 -3.824234 -0.476582 -2.086380 0.629044 0.174304 0.915879 -1.080181 1.456053 -1.663129 -1.971323 2.295267 1.913690 0.480012 -1.645254 1.093416 -1.595310 -2.670615
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.907384 -0.445248 0.386562 -0.814747 0.236991 -0.488257 2.291451 0.769904 1.450122 -0.592245 1.153328 0.072283 -0.974666 0.078697 1.307011 0.549942 -0.393113 1.807990 -1.027210 -1.783492
wb_dma_de/always_19/stmt_1 1.117115 -1.353741 1.517022 -2.212157 -0.603482 -0.301993 1.640656 3.855917 -0.330356 0.321657 1.378977 -1.911059 1.904796 -2.992820 -0.245395 0.511475 2.031210 -2.645739 1.549845 1.003545
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -0.109119 0.416186 -0.400311 2.904244 0.569183 0.790899 0.025310 -2.492824 -1.548703 -1.651852 -1.252253 1.418869 0.465771 0.408863 -1.106279 -0.072326 -1.036065 -1.229252 -1.364636 0.553650
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 5.071475 -0.217127 -3.737965 5.820945 1.389489 0.345722 -0.295908 -4.155793 -0.718524 -4.179555 0.282757 -1.271902 -0.541390 2.185932 -1.443346 0.003300 -2.598188 -1.574668 3.173459 0.839825
wb_dma_ch_sel/assign_139_req_p0/expr_1 -0.158639 1.631993 -0.512584 1.702071 1.953445 -0.053708 0.415997 -1.966620 1.375814 -1.657041 -0.469148 -0.753316 1.076474 -1.652413 1.135190 -1.527315 0.774711 -0.297071 -2.313844 -0.325913
wb_dma_de/reg_de_txsz_we 0.042345 0.198259 -0.239080 -0.245382 -2.847299 -1.315758 1.684686 -1.312461 1.566033 -4.288615 -0.535436 2.688916 -0.932709 -0.954814 0.340181 -0.277641 -3.936498 1.081952 -4.236007 0.412544
wb_dma/assign_6_pt1_sel_i 1.662049 -1.829760 -1.154489 -2.744371 -4.894982 -0.943324 -3.192422 2.407964 -0.201464 -5.182066 0.194579 0.950360 -1.819630 3.806306 -0.039608 -0.649947 -2.361914 -0.369522 0.927430 0.912131
wb_dma/wire_mast1_adr 1.130565 -1.341059 1.534664 -2.285221 -0.509255 -0.354183 1.814355 3.971668 -0.310406 0.378082 1.480091 -2.020335 1.964428 -3.107416 -0.228348 0.557991 2.135715 -2.724529 1.513612 0.936718
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 3.001602 0.531310 -0.962232 0.439478 2.933669 1.177279 1.587853 0.606714 2.099877 -3.695525 1.942993 -2.000695 -0.452147 -1.211426 1.966486 -1.444701 2.166222 -0.468573 -0.833608 -0.848907
wb_dma_rf/input_dma_busy -1.259427 0.642222 0.375649 -1.443150 -0.639320 -1.111084 2.373200 -2.403388 -5.784132 2.152593 -2.877656 0.506725 0.214617 -3.016521 -3.502659 0.106603 2.199135 -0.828982 -3.202625 0.326697
wb_dma_de/reg_adr1_cnt 1.203608 0.628239 -0.411369 -2.096731 -2.286409 -3.995279 -1.605048 -0.113351 1.912699 1.765750 0.264260 -3.398358 2.663590 -0.926857 0.074098 0.521570 -1.922143 -0.087376 1.853962 -1.725200
wb_dma_ch_sel/always_42/case_1/stmt_4 0.659705 -0.630725 0.791219 -1.369212 0.811571 1.234134 1.587085 2.965530 -3.028028 -1.487389 0.411898 1.530190 -2.174887 5.392231 0.482512 0.457037 0.816308 0.539828 -0.882911 -1.131175
wb_dma_ch_sel/always_42/case_1/stmt_2 0.781268 -1.226367 0.573094 -1.303553 0.183684 0.211420 0.247608 2.501361 -0.446109 -2.419105 1.149188 1.170828 -0.587218 4.275548 1.818826 1.182365 -0.962192 -0.360924 -1.365158 -1.876796
wb_dma_ch_sel/always_42/case_1/stmt_3 0.673699 -1.121131 0.558663 -1.356037 0.099084 0.193243 0.092620 2.468754 -0.572741 -2.200496 1.020843 1.165844 -0.582929 4.302553 1.698069 1.174901 -0.937949 -0.396635 -1.302231 -1.776267
wb_dma_ch_sel/always_42/case_1/stmt_1 1.439485 2.104260 -0.016250 1.620671 -3.362468 1.554105 -1.703795 0.236141 -0.523311 -2.436735 -1.984586 2.419700 -3.546552 -0.011624 -3.455869 -0.595707 0.944985 -0.622725 0.350788 1.632569
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -2.554094 3.736196 0.235944 -0.423271 -0.339141 1.268979 -1.795725 0.022603 -3.367599 5.310931 -1.576218 1.300742 -1.730350 4.026876 -0.956559 1.893477 1.020938 -0.594296 -0.195725 0.578478
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.637683 -0.391668 -2.069097 3.249348 -2.154869 -0.328581 -4.777592 -3.203224 3.594741 -5.822485 -0.969419 -2.307686 3.659442 -3.128412 -0.395391 -4.279764 -0.086602 -1.618380 0.194651 0.899132
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 6.208565 -0.448830 -4.054648 4.372336 -0.935858 -0.131710 -1.586813 -3.204139 -0.213990 -5.266097 0.392281 -2.024873 -0.712115 2.064479 -1.982088 -0.593237 -2.225376 -1.911675 3.760289 1.108995
wb_dma_ch_sel/always_3/stmt_1/expr_1 2.358472 1.639933 -1.778131 -3.862856 -0.559870 -2.055614 0.576079 0.292955 0.890785 -1.066798 1.466682 -1.651443 -2.016663 2.321207 1.884992 0.465823 -1.558210 1.135500 -1.538350 -2.651335
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.365887 -0.182259 0.372668 -0.584442 1.971034 1.225278 -0.276388 0.849523 0.196647 0.482068 0.700894 -0.534836 -1.109059 1.727133 1.631064 0.670172 2.660111 0.763344 -0.514821 -3.320066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 3.393292 2.702204 -2.563369 -2.742102 -3.035546 -1.612085 -0.868528 -0.403527 2.754399 -3.041413 0.550846 -2.737874 -1.775973 -2.722247 -0.304009 -2.149290 0.247920 -0.035295 -0.252638 1.166212
wb_dma/wire_txsz 1.053106 3.266075 -1.238490 -2.292935 -0.625832 -2.959150 1.202176 -2.130674 -0.954828 -0.358875 -0.397031 -0.076058 -0.314678 1.308988 0.302901 1.668944 -3.036647 -0.932239 -4.470699 -2.394448
wb_dma_de/always_14/stmt_1 2.992778 0.444021 -0.958775 0.489888 2.991846 1.266875 1.530832 0.577579 2.090296 -3.675191 1.966995 -1.977466 -0.407013 -1.229403 1.904508 -1.454470 2.231002 -0.505847 -0.707670 -0.785257
wb_dma_wb_slv/reg_rf_ack -0.422775 -1.258321 -0.953861 2.130687 1.068744 0.468202 -2.671946 -2.331408 3.116821 -5.094864 -0.143181 -1.486668 3.422697 -3.910058 1.645719 -4.012481 -0.161429 -0.315794 -0.752706 0.403976
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 0.646054 2.629491 0.560131 0.715579 1.111820 -2.667051 0.536925 0.075221 1.455173 -2.682513 -0.105977 -0.682268 4.056310 -0.862444 1.448068 0.895982 -1.808215 -4.318074 -4.027987 -0.383751
wb_dma/wire_de_csr_we 3.016643 0.986016 -1.969254 -2.366492 -0.612380 0.267224 0.796286 1.622514 -1.704301 -5.546412 0.634027 0.401343 -4.673862 4.657951 0.715220 -1.586959 -0.258635 1.253075 -0.880585 -0.004670
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.418082 1.512803 -1.967744 -1.439200 -1.516382 -1.091382 -3.230988 -0.512993 3.423869 -3.323317 0.161871 -3.441228 1.288781 -3.271505 0.833697 -3.658609 1.409779 -0.872744 0.152824 1.267077
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -4.765739 -0.381800 1.150480 -1.650716 1.039753 0.120810 -2.633141 -1.542258 -1.699885 -0.945881 -2.678747 0.654624 2.526149 -4.603089 -0.015284 -4.763527 0.589986 1.043221 -2.924747 -0.320666
wb_dma/wire_ch1_txsz -0.151823 -0.763610 0.209627 -0.512481 -0.093111 0.684278 -1.967099 1.794711 -1.881835 -1.782014 0.030386 1.141732 0.302064 4.325803 0.524695 0.630491 -0.574722 -2.070706 -0.421091 -0.170117
wb_dma_rf/inst_u9 3.110216 0.305826 -0.967969 0.604563 3.063289 1.295182 1.718491 0.542855 2.417206 -4.173273 2.102767 -1.986862 -0.317504 -1.402263 2.148376 -1.608117 2.109440 -0.425458 -0.959597 -0.903283
wb_dma_rf/inst_u8 3.056183 0.378814 -0.899979 0.596515 3.020326 1.270265 1.643076 0.595872 2.167751 -3.862923 2.007970 -1.938394 -0.368695 -1.239525 1.994225 -1.498400 2.158916 -0.501295 -0.822066 -0.909578
wb_dma_rf/inst_u7 -0.927215 4.445489 -0.715793 0.009197 -0.838793 -0.624114 -2.427742 0.514993 -1.326512 3.734862 -1.832815 -0.088798 -1.408762 3.483012 -1.300292 0.434871 2.112564 -2.218426 0.058257 2.194287
wb_dma_rf/inst_u6 -0.972847 4.300400 -0.592654 -0.165325 -0.902355 -0.654254 -2.314636 0.493525 -1.228732 3.537542 -1.765739 -0.154156 -1.174635 3.275972 -1.162574 0.308912 1.933080 -2.063308 -0.139529 1.885624
wb_dma_rf/inst_u5 -0.761826 4.254447 -0.566061 0.526171 -0.904333 -0.484933 -2.335915 0.464357 -1.087148 3.310194 -1.891307 0.097888 -1.169457 3.378040 -1.402507 0.334075 2.083956 -2.318890 -0.008835 2.232107
wb_dma_rf/inst_u4 -0.822433 4.251899 -0.672183 0.096859 -1.010381 -0.748695 -2.128814 0.473706 -1.085657 3.411988 -1.760840 -0.040777 -1.301551 3.354086 -1.225050 0.288775 1.847436 -1.940730 -0.004303 2.162517
wb_dma_rf/inst_u3 -0.861319 4.425317 -0.517771 0.209824 -0.970161 -0.590521 -2.254501 0.591767 -1.091475 3.379559 -1.824042 0.052893 -1.282349 3.388909 -1.243607 0.329212 2.049474 -2.081745 -0.199239 2.047159
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.624185 1.335482 -1.227383 0.310532 1.218023 0.583488 0.364482 -0.228358 2.160048 -2.383051 0.820204 -1.870909 0.016914 -3.157801 0.664447 -2.134385 1.882917 -0.999129 -0.347857 1.605033
wb_dma_rf/inst_u1 -0.734122 4.404395 -0.790446 0.019817 -0.974379 -0.752729 -2.493679 0.268576 -1.069567 3.432842 -1.829376 -0.246651 -1.215178 3.243176 -1.263251 0.280927 1.906548 -2.028256 0.044532 1.951464
wb_dma_rf/inst_u0 -1.832689 3.826945 -0.558522 -1.760650 -1.327831 -0.125228 -2.511980 -1.219027 -4.691486 3.879475 -2.831578 0.016487 -0.149494 1.530346 -3.356529 -0.062495 1.354299 -2.773656 -0.722956 1.785282
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 4.344448 2.348296 -3.242646 -1.460567 -2.834151 -2.596719 -0.064063 -1.176655 -0.347203 -2.096773 0.158486 -2.059839 -2.627114 -0.466173 -1.797827 0.130873 -2.774743 -0.930573 2.150883 1.439147
wb_dma_inc30r/assign_2_out 3.410277 1.718100 0.221228 -1.512250 -2.802217 -3.471450 1.571104 0.847242 1.441057 2.185306 0.630249 -1.762334 0.238684 -2.985835 -2.670497 2.530109 -2.497955 -0.739460 2.476675 0.114402
wb_dma/wire_mast1_din 0.305781 -1.442636 -0.669052 -1.336583 -2.531705 -0.499043 -1.881188 1.622125 -0.943929 -3.850157 -0.023606 1.848096 -1.563052 4.229468 0.531062 0.002687 -2.547972 -0.224449 0.020996 0.735637
wb_dma_ch_sel/assign_2_pri0 2.903275 2.624760 -1.640506 -2.158147 -0.208632 -1.544378 2.720962 -0.484952 3.366266 -2.300999 1.458644 -1.811987 -2.438979 -2.308766 1.551781 -0.956512 -0.205095 1.881300 -2.108280 -0.853920
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.303200 1.498451 -1.928919 -1.424343 -1.423312 -1.002908 -3.285025 -0.586930 3.322981 -3.270576 0.096035 -3.455901 1.356710 -3.317642 0.786341 -3.730079 1.416327 -1.011466 0.165541 1.296902
wb_dma_rf/input_de_adr0_we -0.352852 -1.807846 0.792791 1.692006 1.742926 1.765821 -0.169474 0.999223 0.244963 -0.847196 0.498598 -0.041439 1.593632 -0.829385 0.404699 -0.681720 1.714601 -1.168208 0.830806 0.749978
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.340053 -0.230781 0.394385 -0.531156 1.972799 1.270254 -0.296922 0.866284 0.127941 0.384612 0.641760 -0.442894 -1.087209 1.735245 1.538229 0.627776 2.599203 0.684835 -0.493770 -3.262746
wb_dma_wb_mast/always_1/if_1/stmt_1 -3.221411 3.033498 -0.093896 -0.914840 -0.018836 -0.322402 -1.768642 0.689380 -4.856626 1.076296 -3.184030 1.194558 -2.114269 3.202313 -1.233325 -1.016931 2.039583 -1.653361 0.534195 1.994428
wb_dma_ch_sel/always_48/case_1/cond 1.451015 -0.950329 0.323549 0.230359 1.899781 0.748012 1.383333 0.872919 0.034318 -1.488894 1.282010 -0.078133 -0.433891 1.984182 1.412789 0.636896 0.342711 0.559768 -0.523163 -2.563144
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.301557 1.431054 -1.971449 -1.344737 -1.516064 -0.998084 -3.376133 -0.606981 3.418992 -3.456905 0.056755 -3.439549 1.428108 -3.421182 0.828532 -3.839766 1.408912 -0.952672 0.200879 1.358397
wb_dma_rf/input_wb_rf_we -0.088691 1.817825 -1.047218 -1.532571 1.203998 -3.488315 -3.701678 -1.616987 -3.838721 1.756701 -4.374550 -1.481161 -0.210977 1.301875 -1.579796 3.021235 3.808082 -1.858681 0.725258 0.781833
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.409669 -0.947151 0.278897 0.223544 1.868347 0.740897 1.276211 0.869021 -0.064300 -1.420252 1.250430 -0.078188 -0.439192 1.982908 1.363799 0.622549 0.345755 0.528556 -0.498084 -2.524353
wb_dma/assign_7_pt0_sel_i -1.889205 3.627526 0.556942 -1.944712 -2.973084 1.009125 -1.758594 0.196439 -1.924903 3.569396 -0.703456 0.489247 -2.197818 1.141002 -0.988178 0.877309 2.070901 -1.487105 -1.040386 -0.098455
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.631545 -0.517727 -0.007935 -2.074720 0.039564 -1.718261 2.271698 -0.287772 0.851736 2.321322 1.182945 -0.967999 -0.942723 0.511651 1.157766 1.377860 -1.271703 3.165442 -0.109569 -3.504485
wb_dma_wb_mast/wire_mast_pt_out -2.623045 1.741772 0.994816 -2.363878 0.514361 -0.830481 -1.049131 1.227308 -2.910293 1.429280 -1.607790 1.057347 -0.084628 0.662320 -0.419218 -1.365310 0.670687 -0.420476 -2.228395 -0.247418
assert_wb_dma_ch_arb/input_state 1.984610 2.958966 -2.033194 -1.240283 -0.463416 -1.063375 0.388664 -1.283685 1.934744 -1.827108 0.312850 -1.810014 -1.426669 -2.376744 0.283964 -1.514735 0.127627 0.150891 -1.138549 0.814622
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.854698 -0.418909 0.386459 -0.803177 0.188234 -0.479585 2.208441 0.739408 1.381414 -0.511368 1.058920 0.049862 -0.907207 0.044737 1.225014 0.533207 -0.410110 1.735313 -0.969447 -1.651748
wb_dma_de/always_8/stmt_1/expr_1 1.845407 2.929978 -1.145146 0.401865 0.420344 -0.622981 2.713729 -2.009727 0.547256 -1.553990 -0.149537 0.134904 -2.058928 -0.936330 -0.086935 0.037255 -0.501357 0.487386 -2.879682 -0.480652
wb_dma/wire_ch0_csr 1.320671 4.331698 0.335622 1.534717 -2.339856 -0.105421 0.174674 0.626728 -3.519542 -1.407628 -1.674176 0.562621 -0.318442 0.797590 -3.826050 -0.993102 0.758806 -3.563271 -0.720279 1.826313
wb_dma_de/assign_69_de_adr0/expr_1 0.788496 1.181231 -1.083854 1.882417 1.784495 2.448514 -1.826324 0.100607 -1.419615 2.726712 -0.381010 -1.418934 -1.390944 -1.877409 -2.071644 -0.162021 5.285789 -2.977994 3.224020 2.848457
wb_dma_wb_slv/wire_pt_sel -2.419546 2.795714 -0.295415 -7.194396 -6.083380 0.233539 -5.169202 1.515604 -5.333748 3.427042 -2.934216 0.773286 -2.527796 0.914163 -3.768606 -1.042576 1.651326 -2.762893 -0.896464 2.822188
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -1.302091 2.075635 0.317270 1.592122 2.011972 3.698589 3.500058 -0.741096 -3.038186 -0.002246 0.011874 1.544189 -1.230193 0.068520 -0.914306 -1.767028 0.500523 -0.310437 -1.421834 2.284060
wb_dma_ch_sel/wire_de_start -1.718968 2.778185 0.830477 0.211879 0.451773 -0.670179 0.462080 -0.303121 -0.315248 -0.965602 0.314567 0.099677 4.412310 -0.758776 0.969843 0.075643 -3.654449 -4.495450 -3.293909 1.041110
wb_dma_wb_mast/assign_3_mast_drdy -0.333399 0.986030 -1.232287 -1.430104 2.429714 0.827706 -0.776981 2.431188 2.955536 -2.222723 2.038347 -0.609637 0.244928 4.447758 4.788581 -1.138345 0.651075 -1.582028 -2.661909 1.895387
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.156319 2.647888 -0.867281 -1.075802 -1.270808 -1.064590 1.472870 -0.389960 0.049357 -2.517654 -0.320287 1.285292 -2.115457 1.337660 0.317667 0.477530 -1.722822 -0.501809 -3.683610 0.249555
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.793419 1.453733 -1.330713 0.294881 1.195732 0.532145 0.293633 -0.295445 2.301140 -2.556015 0.814419 -2.020336 -0.015314 -3.216537 0.695637 -2.179848 1.856182 -1.039791 -0.349944 1.599081
wb_dma_de/always_5/stmt_1 1.952871 3.029279 -1.191470 0.411408 0.485586 -0.609892 2.777786 -1.993490 0.618545 -1.630858 -0.072170 0.071423 -2.048703 -0.934795 -0.021721 0.041524 -0.482902 0.464029 -2.932304 -0.466352
wb_dma_de/input_mast1_err 2.965534 0.656084 -0.960736 0.376350 2.939448 1.212693 1.562371 0.617158 1.967851 -3.579493 1.907290 -1.964424 -0.472609 -1.094600 1.875559 -1.425425 2.185146 -0.566582 -0.837101 -0.764709
wb_dma_de/reg_mast0_adr -3.732287 1.728284 -1.125385 -0.616784 1.436018 -0.922605 -3.453567 -0.715358 1.981801 2.133417 -0.377278 -0.966305 2.408632 3.853495 3.546987 -1.454005 -0.465933 -0.517782 -1.592625 1.762522
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 0.335100 -2.990224 1.362792 0.431220 1.830343 1.965239 -0.022229 3.460177 -0.302827 -3.091045 1.552916 1.118121 1.029802 3.399950 2.069690 0.499274 0.791216 -1.575993 -0.491495 -1.040990
wb_dma_ch_rf/assign_15_ch_am0_we 0.624934 -0.877973 -1.403787 1.838926 -0.774074 0.174718 0.683789 0.055406 0.535068 -0.997352 0.456814 0.772449 -1.891314 0.896917 0.044929 -0.940602 -0.085808 0.784192 0.975252 3.694763
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 1.496217 -1.033336 0.331095 0.253156 1.880842 0.732889 1.441071 0.896972 0.099327 -1.555034 1.354785 -0.073670 -0.425637 1.926992 1.452277 0.636318 0.309088 0.624794 -0.562115 -2.626196
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.900736 -0.447767 0.435328 -0.858782 0.268891 -0.443961 2.296385 0.822294 1.388141 -0.543139 1.110360 0.087446 -0.948015 0.147182 1.286095 0.588677 -0.378030 1.761123 -1.017203 -1.748402
wb_dma_rf/inst_u2 -1.193815 4.634360 -0.451727 0.397529 -0.450802 -0.884987 -3.040119 0.392948 -1.761184 4.154414 -2.426492 -0.122871 -1.235854 3.992326 -0.947790 1.615298 2.643332 -1.914958 0.324372 1.947864
wb_dma_ch_rf/wire_ch_adr1_dewe -1.513113 0.376537 -0.275046 -0.122889 -0.048891 -0.976982 -2.229604 -1.190231 0.853674 0.172350 -0.766472 -0.898635 1.729635 -0.295503 0.875507 -1.216072 -0.417848 0.298433 -0.308154 -0.540622
wb_dma_ch_rf/always_17/if_1 0.957252 3.172499 -1.154981 -2.356141 -0.683461 -2.997958 1.124431 -2.077337 -0.989956 -0.127587 -0.418878 -0.084387 -0.276256 1.326998 0.270235 1.746840 -3.025088 -0.842178 -4.326571 -2.482662
wb_dma_de/assign_71_de_csr 0.621044 -0.561705 0.703955 -1.365848 0.769395 1.159816 1.467853 2.845951 -2.875681 -1.506617 0.401889 1.492736 -2.074935 5.241346 0.515136 0.455299 0.702582 0.442250 -0.928445 -1.085151
wb_dma_ch_sel/always_42/case_1 1.706393 2.294379 0.095984 1.968760 -2.782749 2.314088 -0.952016 0.803264 -2.278465 -2.307119 -2.340668 2.574012 -4.368420 1.521006 -4.281543 -1.235545 2.224078 -0.164232 0.969019 2.047086
wb_dma_ch_sel/always_1/stmt_1/expr_1 0.334894 -1.274753 1.446466 0.089855 2.768786 1.824833 0.972054 2.835119 -3.255456 -2.670984 0.488475 1.111077 1.166223 3.737959 0.737387 0.239362 1.588975 -2.396272 -1.822041 -1.068587
wb_dma_ch_sel/always_6/stmt_1 0.394774 -1.968030 1.343625 0.212084 2.310256 0.975301 -0.353690 2.499991 -0.855496 -3.445455 1.219113 0.719908 2.714794 2.774311 1.969133 1.003726 0.053084 -3.270843 -2.147078 -1.909683
wb_dma_ch_rf/reg_ch_chk_sz_r 1.805597 3.103927 -1.113980 0.307519 0.403382 -0.647586 2.748842 -1.924410 0.453680 -1.339124 -0.158863 0.111091 -2.112914 -0.790065 -0.103746 0.133560 -0.436818 0.427388 -2.939720 -0.394915
wb_dma_ch_sel/always_3/stmt_1 2.233852 1.830982 -1.828899 -3.884690 -0.611376 -2.111522 0.550909 0.126440 0.814711 -0.877212 1.312447 -1.646554 -2.017870 2.200691 1.750067 0.432941 -1.531197 1.057364 -1.560414 -2.517523
wb_dma/wire_pointer2_s -1.659570 1.227876 0.152952 -0.514022 0.241783 -0.318163 -1.910192 0.077190 -1.555908 2.367719 -1.380972 0.002812 -0.085726 1.587739 0.076672 1.250158 1.443725 -0.285340 0.263167 0.362515
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.401967 -0.904595 0.285726 0.181076 1.853744 0.705741 1.313127 0.864779 0.006035 -1.431984 1.237996 -0.080025 -0.426122 1.924229 1.394085 0.644932 0.328468 0.576583 -0.502391 -2.517947
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -3.849013 0.460827 1.246013 -3.820210 -1.114845 -0.265119 -0.657030 1.690152 -3.958711 3.272969 -1.437151 1.685302 0.011008 -0.504747 -1.644240 -2.371996 -0.237489 -0.092398 -1.658743 1.484723
wb_dma_ch_rf/input_de_txsz 0.718895 3.174042 -0.710874 -2.246645 -2.750623 -2.250548 2.568498 -0.247595 1.438048 -1.544971 -0.324205 1.415601 -2.733869 -0.222323 0.344285 0.560355 -2.333805 0.709851 -4.207326 0.846500
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.344701 -0.237728 0.391304 -0.408072 2.003221 1.327832 -0.380331 0.785451 0.134471 0.370200 0.629116 -0.438338 -1.018247 1.776615 1.546392 0.616617 2.611964 0.688910 -0.509892 -3.235736
wb_dma_wb_if/input_pt_sel_i -1.092022 3.026535 -0.077248 -2.832928 -4.962108 0.423314 -3.670246 0.893153 -2.701752 1.325442 -1.015791 0.763322 -2.724174 2.948885 -1.257935 0.956170 1.258175 -2.295556 -0.377408 0.147066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.703838 1.401368 -1.318894 0.283714 1.224987 0.553609 0.315679 -0.285912 2.197968 -2.441170 0.817852 -1.924115 -0.029837 -3.128455 0.700469 -2.143433 1.884931 -1.012681 -0.344788 1.629580
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 1.423502 -0.987721 0.271990 0.278268 1.930891 0.801017 1.214326 0.848698 -0.077179 -1.477936 1.234403 -0.108511 -0.372212 2.016851 1.336315 0.621620 0.365982 0.479976 -0.455620 -2.528485
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -1.557511 0.125269 -0.298570 -1.648523 1.557408 0.241074 -1.125246 2.632187 0.715665 -0.151610 1.327241 1.033443 0.141855 7.873449 4.174267 0.803307 -1.025133 -1.043623 -2.493625 0.503400
wb_dma_ch_rf/always_1/stmt_1 -1.769550 -0.818805 1.342903 3.032450 0.775955 1.434843 0.914471 -0.493232 -1.108512 0.741764 -1.133824 1.919131 1.348322 -1.166738 -1.233798 0.279279 0.739799 -1.339457 -0.476672 1.889038
wb_dma_ch_rf/always_10/if_1 3.018157 0.503583 -1.040928 0.508682 2.912119 1.216821 1.510528 0.491836 2.219821 -3.825544 1.959820 -2.013816 -0.351145 -1.442222 1.924090 -1.555437 2.138852 -0.521141 -0.802746 -0.691535
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.889763 2.972762 -1.171345 0.367414 0.481001 -0.614188 2.693132 -1.929110 0.566536 -1.529761 -0.085174 0.047641 -2.045691 -0.812005 0.021394 0.073028 -0.475538 0.482897 -2.833868 -0.504650
wb_dma_de/always_23/block_1/case_1/block_8/if_2 0.121445 -0.645363 0.672290 -2.390550 -1.574325 -1.003765 1.028265 2.412503 0.788806 -1.434415 0.904197 1.402859 -1.116536 2.531752 1.616941 1.119718 -1.743181 0.770125 -1.878216 -0.952177
wb_dma_de/always_23/block_1/case_1/block_8/if_3 0.493069 -1.984591 1.331468 0.213389 2.364422 0.981479 -0.276927 2.510487 -0.768343 -3.621871 1.262704 0.676292 2.737765 2.718507 2.054328 0.970320 0.035247 -3.238261 -2.219561 -1.966759
wb_dma_de/always_23/block_1/case_1/block_8/if_1 0.656076 -1.150055 0.559365 -1.259514 0.074134 0.167204 0.173602 2.394686 -0.515310 -2.197799 1.028322 1.170783 -0.573561 4.149853 1.665038 1.127772 -0.950587 -0.327250 -1.301936 -1.739528
wb_dma_ch_sel/always_2/stmt_1 2.943457 2.729315 -1.725338 -2.093211 -0.196961 -1.545404 2.626154 -0.564668 3.403689 -2.374760 1.399284 -1.862361 -2.418108 -2.378972 1.533986 -1.033464 -0.218193 1.761627 -2.172711 -0.799579
wb_dma_ch_sel/assign_115_valid 1.493604 1.305264 -0.382040 1.901032 2.048044 1.006064 2.506624 -0.998113 0.664112 -2.259897 0.291262 0.099534 -0.555112 -1.579603 0.296608 -0.587030 1.139811 -0.693579 -2.125554 0.294676
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 3.287779 2.597013 -1.524399 -1.037141 0.009827 -0.538371 6.127067 0.082668 -4.306263 -0.188515 0.039295 1.233073 -5.836094 -0.077064 -2.953708 1.674799 -1.856404 0.269432 0.802088 3.173259
wb_dma/wire_de_txsz 0.784338 4.015281 -0.676533 -2.270287 -2.057315 -3.015827 2.210506 -1.144037 0.792847 -2.189058 -0.656433 1.153617 -0.918781 -0.790192 0.275618 0.969543 -3.034037 -1.099216 -5.944226 -0.017603
wb_dma_wb_slv/input_slv_pt_in -2.503809 1.206703 1.010786 -2.214514 0.366229 -0.653896 -1.145179 1.112130 -2.687220 1.234188 -1.491461 1.103920 0.037852 0.378474 -0.480632 -1.418253 0.461223 -0.239004 -1.858788 -0.306289
assert_wb_dma_ch_sel/input_ch0_csr 0.898474 -0.426044 0.416196 -0.853516 0.239965 -0.449951 2.302089 0.787346 1.423278 -0.560195 1.118054 0.066546 -0.935813 0.096424 1.286371 0.577281 -0.420530 1.783495 -1.005267 -1.763235
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -1.387102 1.005426 -0.314885 -1.847126 2.030778 -0.701453 -1.429164 1.845655 0.404262 -0.671247 1.106407 0.569506 1.839512 7.283159 4.247491 1.251523 -1.684267 -2.639386 -4.087374 -0.320943
wb_dma_ch_sel/assign_149_req_p0 -0.131446 1.608610 -0.503511 1.692356 1.927819 -0.035884 0.430229 -1.992777 1.479066 -1.873427 -0.417386 -0.698398 1.066274 -1.698819 1.170486 -1.584931 0.737940 -0.309236 -2.374877 -0.355019
wb_dma_de/wire_adr0_cnt_next 1.686300 2.229345 -0.382823 1.072063 -0.774792 -1.641976 -0.479986 1.998159 0.227113 4.375513 0.193902 -1.868201 -0.683469 -0.451485 -1.659768 1.713963 3.368742 -2.845208 2.830742 2.936897
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 0.479459 3.089149 -2.582474 -0.937624 0.434123 0.378393 1.154619 -0.407484 -2.322819 0.379563 1.221954 -1.350287 -0.155002 2.446265 -0.121383 -1.233821 -3.060136 -2.864197 0.876332 4.687809
wb_dma_ch_rf/always_23/if_1/block_1 -1.792869 0.407497 -0.727721 -1.545590 -0.241395 -2.329922 -2.101753 -2.228707 0.207182 3.105269 -0.715725 -1.890253 1.621902 0.303784 0.830287 -0.353287 -1.312651 1.731757 0.433697 -2.440270
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.319373 -0.208998 0.414276 -0.499150 2.002860 1.287326 -0.380946 0.860443 0.041910 0.511883 0.612551 -0.457249 -1.072176 1.873499 1.539168 0.700679 2.655564 0.673456 -0.481698 -3.250370
wb_dma_rf/wire_ch0_txsz -1.231661 3.151629 -0.146990 -0.787707 -0.234414 -3.050692 -0.365250 -2.379834 -1.790094 -1.316308 -1.430834 1.734569 0.336156 1.629414 0.624623 2.147241 -2.733340 -2.022644 -5.349762 -2.601919
wb_dma_ch_sel/assign_134_req_p0/expr_1 -0.019697 1.649143 -1.254387 -1.300274 -0.506976 -1.067555 -2.254122 -2.231127 1.819868 1.175186 -0.701006 -2.664861 0.166421 -1.733973 0.691951 -1.352294 2.064980 1.087453 -0.661788 -2.450349
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 0.975932 -1.125211 1.212836 1.544932 4.464124 2.328042 1.927117 1.284243 -2.751405 -1.735556 0.651270 -0.170821 1.397188 1.488070 0.399146 -0.263585 2.870310 -1.464417 -0.871623 -1.811908
wb_dma_ch_sel/assign_128_req_p0 1.037820 3.547126 -1.737762 -2.310738 -3.830609 -3.297359 -0.036945 -2.248872 3.171600 -1.409662 -0.945977 -1.351092 -1.198104 -2.957524 -0.025514 -1.637948 -1.428974 1.670817 -2.657239 0.186135
wb_dma_de/wire_de_adr0 1.018300 1.416366 -1.274972 2.018699 1.706848 2.345492 -1.833987 -0.033296 -1.530920 2.568046 -0.457210 -1.472385 -1.430595 -1.819629 -2.253000 -0.180220 5.198745 -3.202071 3.177891 3.064913
wb_dma_de/wire_de_adr1 -0.230014 -0.047206 -0.438153 -1.266368 -0.156978 -1.260445 0.115554 -1.090503 -0.468977 2.781005 0.093462 -0.991040 0.010862 0.406379 -0.041665 0.775297 -0.897473 1.389347 0.742006 -1.761398
wb_dma_wb_mast/always_1 -3.026590 2.978238 -0.126207 -1.008879 -0.170381 -0.222241 -1.814777 0.741065 -4.856013 0.937281 -3.093784 1.163128 -2.122500 3.149408 -1.333138 -1.085817 1.994026 -1.693686 0.559064 2.061209
wb_dma_rf/wire_ch3_csr -0.166637 4.320731 0.249197 2.220098 -1.270622 -0.697110 -2.777782 1.223503 -0.498336 1.164594 -2.207782 1.121745 -0.131956 4.220034 -1.942772 0.380121 0.951925 -3.022306 -0.076339 2.939165
wb_dma_ch_rf/reg_ptr_valid 1.127405 -0.376186 -0.033303 -1.009014 2.295135 0.440528 2.655054 0.107820 -2.822729 1.992366 0.654955 -0.761603 -1.837218 3.236311 0.090500 0.592937 1.056327 2.726526 0.714440 -3.415895
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.388773 -0.956055 0.305193 0.203240 1.821366 0.694331 1.284284 0.812516 0.014348 -1.445720 1.263017 -0.084387 -0.419490 1.892626 1.341055 0.612986 0.331650 0.541229 -0.488704 -2.504076
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.332045 1.527040 -1.966387 -1.484032 -1.565427 -1.030106 -3.308634 -0.570491 3.197502 -3.253596 0.004963 -3.357217 1.267697 -3.232949 0.671342 -3.660965 1.447788 -0.992262 0.167164 1.314314
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.464631 1.459160 -1.980787 -1.356049 -1.362254 -0.928890 -3.129951 -0.503345 3.425152 -3.532701 0.181687 -3.406782 1.306001 -3.384401 0.869214 -3.747554 1.451973 -0.967908 0.105608 1.301628
wb_dma_de/input_mast0_drdy -1.956710 2.100247 -0.323134 -0.092005 2.155134 0.541886 0.542471 2.058419 0.752025 1.096578 0.618300 1.388540 -0.122473 6.360202 3.398278 0.964629 0.392710 -2.376126 -3.438677 3.079736
wb_dma_rf/assign_6_csr_we/expr_1 0.692025 1.512101 0.241354 2.010345 4.210729 2.329430 2.954416 -2.411124 -3.268843 -2.008373 -1.939389 0.374866 -1.471168 -1.905808 -1.257180 -0.913958 3.807306 0.845902 -2.128681 -0.991383
wb_dma_wb_slv/always_5/stmt_1/expr_1 -0.404339 -1.235054 -0.984485 2.030288 1.094347 0.489467 -2.741570 -2.273028 3.006112 -5.037686 -0.119485 -1.513551 3.445223 -3.833719 1.590426 -4.015735 -0.104829 -0.426855 -0.748237 0.424842
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 0.178995 0.237340 -0.218822 -0.308487 -2.876560 -1.441529 1.790836 -1.223289 1.718934 -4.449782 -0.438474 2.702128 -1.017178 -0.829333 0.485139 -0.237220 -4.017965 1.156188 -4.375426 0.291517
wb_dma/wire_ch5_csr -1.030410 4.207378 -0.543379 0.040715 -0.724021 -0.654165 -2.328234 0.461352 -1.080183 3.682087 -1.783182 -0.212699 -1.162013 3.260939 -1.096764 0.317065 2.125080 -1.886460 0.028635 1.755922
wb_dma_ch_pri_enc/wire_pri10_out 1.392346 -0.916073 0.312224 0.222226 1.815246 0.700997 1.286027 0.850630 0.000319 -1.417183 1.228247 -0.078493 -0.403377 1.936773 1.345455 0.631371 0.305299 0.564845 -0.484658 -2.485245
wb_dma_ch_rf/assign_20_ch_done_we 0.823293 1.046359 -0.157771 0.417829 0.229911 0.446057 1.464292 0.604934 0.362594 -3.090322 0.186952 1.293715 -0.742100 0.655424 0.706696 -0.047673 -0.226319 -1.488968 -2.893906 0.964948
wb_dma_wb_mast/input_wb_ack_i -5.130401 4.377986 -0.283917 -3.272505 1.317010 -1.258155 -3.040159 1.131116 -5.042046 2.175339 -3.574667 1.414640 -1.587517 3.804948 -0.166190 -2.674217 1.770413 -1.498346 -2.014303 2.655274
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.906566 3.245116 -1.168963 -2.341375 -0.665570 -2.991591 1.199164 -2.076067 -0.979649 0.005391 -0.430240 -0.063486 -0.291572 1.325856 0.282361 1.782989 -3.052695 -0.868459 -4.345374 -2.437300
wb_dma_rf/input_dma_rest -0.012414 0.475888 0.244348 -0.027785 0.855988 1.070358 1.492445 0.592625 -2.580411 0.710480 -0.537937 0.415361 -1.571197 1.418014 -1.120500 -0.639388 1.744151 0.861217 0.428621 0.552119
wb_dma_ch_sel/always_5/stmt_1 -0.484584 2.297940 1.208372 0.407991 0.458597 0.295243 2.395480 0.660810 -1.055748 -1.210832 0.945909 1.077401 2.893884 -0.573588 0.183894 1.243538 -3.421870 -4.635895 -3.078676 1.369167
wb_dma_ch_sel/always_40/case_1 1.016711 -0.339317 -0.019721 -1.071907 2.149090 0.330752 2.520406 0.082613 -2.773552 1.928757 0.582948 -0.755779 -1.768079 3.147224 0.047503 0.514226 0.972123 2.648673 0.598576 -3.339689
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.158901 -0.023319 -0.400240 -1.258247 -0.141205 -1.242220 0.132852 -1.003227 -0.460851 2.654967 0.098211 -1.009219 -0.041392 0.408908 -0.018147 0.760478 -0.890001 1.329993 0.725094 -1.734559
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.713640 1.282806 -1.247721 0.378559 1.186510 0.580073 0.360515 -0.286814 2.225863 -2.597847 0.841862 -1.856363 0.067759 -3.178723 0.713417 -2.153870 1.822134 -0.998004 -0.386998 1.550265
wb_dma/wire_de_csr 0.642832 -0.598164 0.724624 -1.249332 0.892474 1.259425 1.498980 2.805464 -3.015462 -1.559344 0.397676 1.458862 -2.041138 5.256895 0.445327 0.373017 0.855189 0.446540 -0.870575 -1.038945
wb_dma_de/always_23/block_1/case_1/block_1/if_1 0.275923 3.028112 -2.676970 -0.894756 0.303936 0.421878 0.676977 -0.433706 -2.171672 0.554240 1.103508 -1.470790 -0.041193 2.560290 -0.130520 -1.376252 -2.907074 -2.927795 1.136142 5.032244
wb_dma_ch_sel/always_37/if_1/if_1 2.821130 1.335943 -0.611724 -0.804503 -0.469476 -0.670204 1.773136 -0.397303 -4.565920 2.193739 -1.044209 -1.600995 -0.549168 -2.686827 -4.354308 0.949229 3.874274 -3.057057 -0.056790 0.881003
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.373629 -1.824530 0.820924 1.709113 1.736435 1.734914 -0.150161 1.030326 0.223626 -0.831474 0.498210 -0.040432 1.604084 -0.845353 0.396052 -0.647045 1.735129 -1.170026 0.850201 0.747894
wb_dma_de/always_23/block_1/case_1/block_9/if_2 0.447026 -1.904478 1.276183 0.163918 2.249954 0.863095 -0.324385 2.466466 -0.762955 -3.449188 1.190997 0.693742 2.672093 2.635399 1.977861 0.996813 0.000764 -3.217412 -2.190639 -1.915837
wb_dma_ch_rf/always_10/if_1/if_1 2.941514 0.496553 -0.982675 0.508931 2.937802 1.275887 1.493460 0.563875 2.139286 -3.711801 1.928058 -2.014563 -0.362184 -1.366930 1.912497 -1.529587 2.231767 -0.549709 -0.774309 -0.644740
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.435419 -0.946181 0.283558 0.276983 1.889853 0.731645 1.304953 0.828731 0.027817 -1.485524 1.244760 -0.110654 -0.413383 1.932319 1.382105 0.633753 0.318724 0.510844 -0.498129 -2.507754
wb_dma_ch_sel/input_ch3_adr0 -2.072930 1.066360 0.508149 -3.749233 0.239500 0.444306 -0.012055 1.087741 -2.351655 3.929821 -0.518873 -0.842279 -1.448305 -1.046310 0.144940 0.290482 3.596653 -0.021189 -0.541397 -0.803982
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 0.374538 -1.318868 1.378633 0.095000 2.791349 1.855167 0.824435 2.912484 -3.194401 -2.778203 0.553252 1.047172 1.220556 3.839500 0.815329 0.246961 1.618126 -2.496139 -1.760224 -1.049312
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 1.421157 -0.978429 0.273895 0.281725 1.855192 0.770394 1.300755 0.862916 0.013492 -1.493677 1.284276 -0.113115 -0.397965 1.925426 1.363154 0.609853 0.335127 0.554936 -0.437570 -2.514302
wb_dma_de/wire_de_txsz 0.638221 3.905095 -0.605948 -2.200939 -2.034128 -2.992658 2.121612 -1.138990 0.687386 -1.989029 -0.703877 1.177029 -0.855686 -0.658608 0.265955 1.037449 -3.037249 -1.094903 -5.859133 -0.030646
wb_dma_rf/input_de_adr1 -0.110397 -0.078840 -0.425263 -1.261706 -0.147975 -1.248350 0.186423 -1.012898 -0.410486 2.700935 0.129811 -1.010442 -0.068095 0.427942 -0.006311 0.765005 -0.880112 1.396531 0.761857 -1.808291
wb_dma_rf/input_de_adr0 -0.891026 0.927052 -0.148534 1.020780 1.914715 2.664927 0.154514 0.428892 -2.345942 3.341924 -0.693144 0.422686 -2.280988 -3.128119 -2.166043 0.398269 4.575918 -2.217289 1.947833 3.973077
wb_dma_de/always_2/if_1 2.292812 1.834143 -0.535327 2.619959 2.251235 1.226329 0.062573 1.000175 -0.631775 2.654675 0.278928 -2.027907 -0.225199 -2.588534 -2.110249 1.209087 4.357586 -4.289089 3.436943 3.086809
wb_dma_ch_sel/assign_102_valid 1.499308 1.319863 -0.377086 1.950139 2.013318 0.993909 2.616016 -0.956183 0.812402 -2.214822 0.331618 0.030427 -0.548689 -1.660416 0.364623 -0.540492 1.155180 -0.641341 -2.110181 0.267277
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 2.939761 0.594519 -3.069496 -3.415954 -0.321616 -1.971055 -2.617224 0.635473 -1.349707 1.076317 -0.677739 -3.528423 -0.133473 1.883771 -1.163228 0.077095 2.867414 -2.848827 1.603586 3.158024
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.333088 -0.135704 0.342925 -0.533985 1.958553 1.221550 -0.411276 0.802188 0.051289 0.445712 0.595156 -0.472558 -1.057939 1.804319 1.496351 0.644482 2.576304 0.622511 -0.504902 -3.201631
wb_dma_wb_mast/assign_4_mast_err 3.029316 0.608707 -0.969968 0.448999 2.978556 1.260507 1.569119 0.584963 2.012142 -3.784727 1.920187 -1.988916 -0.435772 -1.145800 1.922796 -1.489504 2.217780 -0.614866 -0.886638 -0.783410
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 0.272491 -2.863871 1.339618 0.264164 1.693490 1.831909 -0.026222 3.453207 -0.356859 -2.956621 1.493108 1.163839 0.952039 3.475428 2.009991 0.549435 0.684577 -1.511839 -0.548780 -1.018843
wb_dma_ch_rf/always_2/if_1 1.097535 -0.370082 -0.003312 -1.093209 2.239530 0.352646 2.515761 0.144185 -2.755516 2.000289 0.672239 -0.782528 -1.780248 3.323314 0.121427 0.630854 1.012518 2.641705 0.693592 -3.435225
wb_dma/input_wb1_err_i 3.032211 0.401047 -0.949066 0.546386 3.068782 1.324092 1.595158 0.640944 2.077330 -3.844851 2.024837 -1.950318 -0.333429 -1.165497 1.986763 -1.469066 2.205313 -0.532943 -0.824424 -0.904677
wb_dma_ch_sel/assign_133_req_p0/expr_1 0.282282 1.437867 -1.273099 -1.276710 -0.403595 -0.916813 -2.155451 -2.096868 1.816968 0.733775 -0.532690 -2.667504 0.164009 -1.568592 0.754582 -1.435606 2.093160 1.031803 -0.622497 -2.528592
wb_dma_ch_sel/assign_136_req_p0/expr_1 -0.057644 1.658589 -0.634516 1.798601 2.033041 -0.013550 0.350476 -2.105932 1.594897 -2.010753 -0.409693 -0.835069 1.169201 -1.783308 1.267337 -1.700246 0.805941 -0.334645 -2.393163 -0.334994
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.711371 1.297625 -1.268261 0.399461 1.259702 0.624879 0.342694 -0.218595 2.204655 -2.530037 0.840944 -1.929557 0.028160 -3.150521 0.733224 -2.160158 1.861275 -1.055259 -0.328278 1.584797
wb_dma_ch_sel/assign_121_valid 1.472580 1.312204 -0.329419 1.973541 2.022441 0.991992 2.619703 -0.921109 0.834229 -2.231227 0.356810 0.043665 -0.560827 -1.648747 0.388184 -0.547325 1.173152 -0.613177 -2.112540 0.278130
wb_dma_ch_sel/assign_4_pri1 0.898757 -0.426095 0.386918 -0.814896 0.263589 -0.468916 2.232790 0.789079 1.368017 -0.537649 1.131505 0.064994 -0.934752 0.101410 1.260768 0.583119 -0.388125 1.764101 -0.986686 -1.700865
wb_dma_de/always_2/if_1/cond 1.182305 -1.219631 1.601422 2.327072 2.039827 0.334364 1.558414 2.275749 1.277868 -0.414821 1.303300 -0.847690 3.063143 -1.688864 0.365025 0.980169 0.914366 -2.684576 1.458747 0.885054
wb_dma_ch_rf/reg_ch_csr_r -0.436148 1.151639 -2.123142 -2.730225 -0.535819 0.183622 -0.037585 1.155976 -3.102256 2.656885 1.627069 -2.036800 0.175055 2.112417 -0.478446 -1.971926 0.205122 -2.947916 1.049959 4.031806
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.443177 -0.942288 0.308790 0.207226 1.851867 0.684492 1.335998 0.887722 0.066578 -1.490643 1.255488 -0.092254 -0.419990 1.917069 1.403580 0.618777 0.318851 0.570081 -0.522831 -2.530740
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.260944 1.412218 -1.859231 -1.329147 -1.401625 -0.929167 -3.191628 -0.481810 3.279325 -3.278060 0.098417 -3.316798 1.341958 -3.337078 0.757366 -3.663921 1.452266 -0.965705 0.195453 1.309382
wb_dma_wb_if/wire_slv_we 0.131601 1.662660 -1.046603 -2.178401 1.428147 -3.130873 -4.198184 -0.861882 -3.804949 1.152972 -3.731905 -1.706071 -0.298209 1.543037 -1.211634 2.764274 3.582148 -1.926805 1.201134 0.582501
wb_dma_de/assign_70_de_adr1 -0.206993 0.003806 -0.453102 -1.292439 -0.259202 -1.334278 0.106258 -1.104346 -0.424647 2.716137 0.069459 -1.019977 -0.003500 0.369419 -0.051968 0.738780 -0.942347 1.361784 0.688768 -1.727442
wb_dma_ch_sel/always_38/case_1/stmt_4 0.665660 -1.095758 0.578808 -1.349127 0.096898 0.199148 0.138178 2.434278 -0.539254 -2.162459 1.005752 1.165016 -0.595248 4.233129 1.663362 1.149943 -0.880406 -0.378531 -1.297218 -1.752346
wb_dma_ch_sel/reg_ch_sel_r 2.584805 1.140372 -0.512094 -0.772429 -0.281225 -0.504461 1.635387 -0.596086 -4.667658 2.062808 -1.191588 -1.527187 -0.353831 -2.880812 -4.319277 0.797014 3.854563 -2.948464 -0.117766 0.673575
wb_dma_ch_sel/always_38/case_1/stmt_1 -1.667327 2.611871 0.895187 0.438824 0.650453 -0.576450 0.532537 -0.257531 -0.162971 -1.295138 0.357026 0.141834 4.541453 -0.726753 1.101303 0.104579 -3.683892 -4.494560 -3.387151 0.867524
wb_dma_ch_sel/always_38/case_1/stmt_3 0.729973 -1.288891 0.643886 -1.219039 0.219335 0.251598 0.266006 2.509576 -0.433614 -2.423285 1.176304 1.203640 -0.537318 4.303079 1.799758 1.164425 -0.985686 -0.285364 -1.352673 -1.924665
wb_dma_ch_sel/always_38/case_1/stmt_2 0.800474 -1.232558 0.567395 -1.308962 0.148037 0.187593 0.290241 2.499362 -0.311551 -2.492696 1.189779 1.197437 -0.617421 4.266797 1.881439 1.133154 -1.042400 -0.289648 -1.411273 -1.891804
wb_dma_ch_pri_enc/wire_pri30_out 1.413866 -0.959521 0.316423 0.210522 1.868530 0.718554 1.319776 0.877908 0.016863 -1.502725 1.272958 -0.108482 -0.430277 1.964274 1.378685 0.618668 0.321691 0.561053 -0.500958 -2.536416
wb_dma_ch_sel/reg_ch_sel_d 2.591670 1.832380 -1.223004 -4.682262 -0.227283 -1.553716 -1.886447 2.621464 -0.210873 0.704878 1.151034 -5.604226 0.582072 1.342160 1.255604 -1.351654 4.002347 -1.375201 1.459280 -2.647414
wb_dma_ch_rf/assign_14_ch_adr0_we 0.901324 1.329645 -1.150012 2.047527 1.867540 2.576507 -1.829156 -0.010598 -1.511334 2.522990 -0.456500 -1.422280 -1.439396 -1.883479 -2.203350 -0.193169 5.318025 -3.143524 3.151382 2.912908
wb_dma_rf/wire_ch1_csr -0.104952 4.125169 0.254607 2.270269 -1.177947 -0.526313 -2.582665 1.054423 -0.254945 0.802402 -2.077581 1.069742 -0.088278 3.860660 -1.787975 0.100102 0.927589 -2.724556 -0.163290 2.742065
wb_dma_inc30r/always_1/stmt_1/expr_1 2.582576 0.380099 -0.392817 1.629155 0.258600 -2.782489 -1.879733 0.116490 1.729794 3.244126 0.999510 -3.592803 3.433267 1.891412 -0.028813 2.289611 -0.054929 -2.036598 3.183296 -2.581167
wb_dma_rf/wire_pause_req -1.257766 1.446775 0.177369 -1.105116 1.362345 2.266733 3.812554 -1.398136 -6.408997 0.814559 -1.320031 0.376985 -0.910400 -1.968362 -2.664279 -2.156858 2.967131 -0.530995 -2.592011 1.573159
wb_dma_ch_sel/assign_95_valid 2.207045 3.743253 -1.947838 3.069085 0.676904 -1.621269 -3.041701 -0.064902 3.669835 -0.759199 0.273529 -1.589795 2.859265 1.906992 0.479827 0.761754 -0.866018 -5.913526 -0.068916 4.523172
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.586208 -0.374437 -0.053515 -2.115907 -0.047638 -1.794772 2.232190 -0.367637 0.851409 2.320270 1.080381 -0.951257 -0.902533 0.372769 1.074044 1.299836 -1.325974 3.060069 -0.212105 -3.355438
wb_dma_ch_rf/reg_ch_stop 3.073244 0.499753 -0.998288 0.504278 2.998523 1.290501 1.599450 0.583170 2.142931 -3.914259 2.019067 -1.962183 -0.407994 -1.259238 2.029011 -1.545203 2.173115 -0.517895 -0.925974 -0.855330
wb_dma_ch_sel/assign_146_req_p0 -0.154300 1.668400 -0.527722 1.724423 1.928974 -0.047945 0.404324 -2.075585 1.440148 -1.760775 -0.491978 -0.718603 1.069273 -1.801902 1.115509 -1.603641 0.731340 -0.320854 -2.332848 -0.259691
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.591290 0.457210 -0.247682 -0.200144 -0.039331 -1.059550 -2.291682 -1.158216 0.685141 0.332684 -0.817633 -0.895807 1.710628 -0.121721 0.824459 -1.151990 -0.421713 0.232217 -0.302003 -0.589674
wb_dma_de/input_dma_abort 2.965667 0.242026 -0.888534 0.661784 3.071742 1.358392 1.565922 0.612748 2.191149 -3.755021 2.036225 -1.984584 -0.292469 -1.335990 2.014892 -1.537942 2.262431 -0.430377 -0.694082 -0.821821
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.426454 -0.970052 0.313752 0.240073 1.815141 0.692666 1.378326 0.872561 0.110843 -1.533381 1.297894 -0.059197 -0.434260 1.861308 1.435940 0.643774 0.255188 0.672549 -0.543662 -2.565656
wb_dma_de/input_adr1 -1.510938 0.401738 -0.273410 -0.173672 -0.078463 -1.031289 -2.259341 -1.158781 0.824342 0.180172 -0.777200 -0.921016 1.743713 -0.258323 0.882245 -1.180853 -0.395000 0.299950 -0.271311 -0.564584
wb_dma_de/input_adr0 0.072353 0.284056 -0.590315 0.770395 3.492633 3.447126 -3.519701 -0.304123 -1.852669 2.376699 -0.212842 -3.033441 1.174863 -1.292475 -0.530346 -0.327597 6.347394 -3.715110 2.639662 -1.181018
wb_dma_ch_arb/reg_next_state 2.765176 1.660218 -1.205459 -4.559275 -0.239230 -1.526888 -1.813101 2.663387 -0.020549 0.641765 1.214648 -5.601811 0.541933 1.200247 1.221046 -1.276487 4.028780 -1.260970 1.579413 -2.777361
wb_dma_wb_mast/input_wb_err_i 3.090619 0.447696 -1.000116 0.521765 3.039559 1.273524 1.593675 0.568556 2.180680 -3.940131 2.015506 -1.994550 -0.380675 -1.247578 2.022280 -1.542142 2.151095 -0.499137 -0.869719 -0.843174
wb_dma_wb_if/wire_wbs_data_o 0.301745 -1.518413 -0.665486 -1.420894 -2.516389 -0.448330 -1.987225 1.732781 -1.020636 -3.867078 -0.031130 1.836151 -1.582951 4.344765 0.511718 0.014168 -2.495425 -0.224930 0.090903 0.723008
wb_dma_de/assign_73_dma_busy -0.675832 -0.073841 0.743969 -2.256590 -0.722550 -1.557997 3.872286 -1.708414 -4.188859 1.715866 -1.843459 0.594363 -0.422457 -2.858206 -2.263814 0.587579 1.552646 0.926687 -3.758063 -1.202428
wb_dma_de/always_22/if_1 -0.080408 1.437312 -2.193133 -1.911627 0.291310 -0.506578 1.876688 -1.251728 -4.540287 0.723858 0.050385 -1.522458 0.363715 0.719659 -1.216253 -1.646750 -1.247625 -1.979434 -0.196543 3.940488
wb_dma_rf/wire_ch2_csr -0.034002 3.612140 0.108752 2.506465 -1.208166 -0.377166 -2.813985 1.040466 -0.272086 0.456156 -2.020541 1.172785 0.079197 3.893470 -1.816450 0.032911 0.737771 -2.861112 0.104700 2.979661
wb_dma_de/input_de_start -1.786362 2.782123 0.860947 0.213526 0.557408 -0.599026 0.329728 -0.215563 -0.672282 -0.708112 0.226904 0.095234 4.366363 -0.540807 0.809037 0.207295 -3.461011 -4.634947 -3.169906 1.037951
wb_dma_pri_enc_sub/always_3/if_1 1.386193 -0.963483 0.292932 0.188107 1.832027 0.721645 1.321443 0.871632 0.031837 -1.453323 1.265947 -0.083924 -0.444191 1.908223 1.391781 0.649819 0.310345 0.597324 -0.518738 -2.512533
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.637023 0.866709 -0.052260 1.726027 -1.290609 -0.342127 1.114739 -2.703330 0.045869 -1.054850 -1.528412 1.794273 -0.111134 -2.554668 -1.460441 -0.343719 -1.718042 0.381610 -2.136833 1.075746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375034 1.355792 -1.905815 -1.240370 -1.297450 -0.920342 -3.117599 -0.579629 3.516340 -3.552248 0.156813 -3.344050 1.429874 -3.388565 0.962629 -3.767544 1.388287 -0.900569 0.070268 1.248319
wb_dma_ch_sel/assign_132_req_p0/expr_1 0.005626 1.631363 -1.285191 -1.403204 -0.461800 -1.020643 -2.302677 -2.138678 1.648777 1.006489 -0.693617 -2.671703 0.154515 -1.448947 0.712859 -1.424986 2.033699 1.005759 -0.729566 -2.560709
wb_dma_ch_rf/always_25/if_1/if_1 -0.240866 2.135505 2.438354 -0.016317 0.394320 -2.093018 0.616546 2.064426 -0.422604 1.449572 -0.899028 -0.184889 1.665088 -1.208985 -0.834037 2.237988 0.047989 -2.137922 0.544705 -0.799249
wb_dma_ch_sel/assign_98_valid/expr_1 0.948484 4.027437 -2.566343 0.897066 1.982085 -1.512474 -2.112826 -1.922118 1.987702 3.930017 0.273142 -3.618436 1.692004 -0.172878 0.659171 0.679422 1.579386 -3.729816 0.422222 2.054389
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -0.568089 1.520121 -2.010693 -1.608486 -0.920380 -0.349583 0.801764 0.524479 -2.912301 2.912905 1.109412 -1.423165 0.390488 2.048269 -0.788147 -1.488828 -0.031380 -3.183805 0.031490 4.443736
wb_dma_ch_sel/reg_pointer 1.087867 -0.382237 0.007222 -1.055753 2.328851 0.518143 2.657166 0.262311 -2.976300 1.954966 0.638254 -0.711785 -1.912900 3.418077 0.060851 0.587555 1.193344 2.641894 0.676103 -3.405798
wb_dma_wb_if/input_wb_err_i 2.988096 0.420295 -0.911097 0.560669 3.035815 1.304648 1.555190 0.607404 2.045313 -3.794375 1.990994 -1.926642 -0.354191 -1.122806 1.951442 -1.421670 2.201429 -0.566960 -0.820320 -0.866998
wb_dma_rf/input_de_csr 0.654667 -0.672837 0.785739 -1.329809 0.848615 1.247673 1.491308 2.982807 -2.929100 -1.717371 0.488025 1.548862 -2.048821 5.425965 0.610702 0.441170 0.734972 0.433831 -0.963530 -1.173331
wb_dma_wb_mast/assign_1/expr_1 0.180410 -1.430906 -1.354301 -3.024934 -5.122184 -2.001922 -5.393841 1.359901 0.419208 -4.772563 -0.600509 0.087920 -0.243018 3.539223 0.616832 -1.734993 -2.705615 -0.096747 0.744464 0.431414
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.601641 1.160552 0.198555 -0.484274 0.311799 -0.308776 -1.945532 0.110729 -1.453488 2.350979 -1.352929 -0.036575 -0.075202 1.701438 0.209395 1.352563 1.485676 -0.270161 0.266767 0.232152
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.479365 -0.962234 0.284279 0.223477 1.866844 0.695315 1.383293 0.885031 0.052227 -1.533216 1.308246 -0.087197 -0.450101 1.940781 1.444388 0.653311 0.312434 0.628748 -0.540363 -2.588021
wb_dma_ch_rf/input_de_adr0_we -0.363233 -1.831314 0.799467 1.708950 1.733480 1.746430 -0.170870 0.995225 0.201699 -0.830422 0.514766 -0.027948 1.602110 -0.828408 0.397298 -0.667201 1.730055 -1.185253 0.836458 0.739755
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -0.479512 1.074771 -2.055111 -2.679424 -0.637697 0.067491 0.064841 1.263136 -2.891113 2.530754 1.757994 -1.922198 0.346170 2.230891 -0.231724 -1.953527 -0.042594 -2.847822 0.894661 3.961695
wb_dma_ch_sel/assign_129_req_p0 1.065982 3.512764 -1.738393 -2.227723 -3.658581 -3.215910 -0.005770 -2.230917 3.154347 -1.500092 -0.867686 -1.427696 -1.147483 -2.946203 0.004847 -1.668419 -1.360673 1.620053 -2.682721 0.138971
wb_dma_de/wire_de_ack 0.619544 -1.405669 1.419972 0.182810 3.018706 1.946882 1.241835 2.898314 -3.116704 -2.987794 0.705831 1.024858 1.044907 3.791299 0.904611 0.234021 1.674244 -2.230769 -1.767052 -1.266407
wb_dma_ch_arb 1.661791 2.315808 -0.605519 -3.097456 -0.865232 -1.674687 -0.655962 1.501840 -0.989739 1.841665 -0.077042 -3.875333 0.416526 0.932141 -0.064061 -0.462255 3.326601 -1.443480 0.524205 -1.748568
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.404324 -0.157482 0.345489 -0.523516 1.958515 1.201407 -0.243235 0.837010 0.223410 0.292946 0.708065 -0.455167 -1.096499 1.708575 1.595238 0.621794 2.541241 0.745220 -0.558330 -3.239239
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.535496 -0.463631 -0.016727 -2.076341 0.001277 -1.698115 2.277175 -0.266215 0.840439 2.282684 1.094455 -0.903850 -0.903899 0.403525 1.117928 1.305106 -1.211890 3.045396 -0.172869 -3.308187
wb_dma/wire_de_txsz_we 0.266156 0.335817 -0.305841 -0.229880 -2.771795 -1.416061 1.802271 -1.369790 1.794297 -4.491045 -0.476589 2.516325 -0.970204 -1.072093 0.473900 -0.374658 -3.853814 1.112407 -4.328902 0.327104
wb_dma_ch_pri_enc/wire_pri16_out 1.407352 -0.925595 0.294409 0.220580 1.855204 0.673445 1.340775 0.882041 0.079573 -1.488755 1.298306 -0.080945 -0.445559 1.881690 1.373529 0.603463 0.332158 0.624324 -0.521648 -2.534607
wb_dma_ch_pri_enc 1.426102 -0.930509 0.307534 0.192627 1.874233 0.691524 1.371022 0.877947 0.047070 -1.474594 1.269500 -0.088763 -0.446559 1.911677 1.392209 0.609605 0.345946 0.567882 -0.518374 -2.534209
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.916288 -0.461716 0.394771 -0.856914 0.177659 -0.514728 2.322476 0.757925 1.483021 -0.557621 1.148021 0.082239 -0.985746 0.037922 1.308313 0.585196 -0.438171 1.865209 -1.048086 -1.779377
wb_dma_ch_rf/always_11/if_1/if_1/cond 2.841724 2.673166 -1.658270 -2.132146 -0.215774 -1.551610 2.620135 -0.511976 3.321586 -2.174131 1.380387 -1.801528 -2.418814 -2.302434 1.530010 -0.983500 -0.200957 1.857342 -2.126910 -0.842954
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.306746 1.539296 -1.921669 -1.460541 -1.385752 -0.981125 -3.216504 -0.506902 3.298505 -3.193244 0.085057 -3.457337 1.325168 -3.199736 0.861280 -3.689270 1.500319 -0.939976 0.167144 1.244901
wb_dma_ch_pri_enc/wire_pri7_out 1.427570 -0.948050 0.308560 0.195029 1.830638 0.698312 1.405025 0.885251 0.058336 -1.506503 1.292155 -0.105618 -0.477999 1.927287 1.410376 0.637103 0.309915 0.623090 -0.540501 -2.525616
wb_dma_ch_sel/always_6/stmt_1/expr_1 0.528056 -1.884468 1.276080 0.156857 2.279124 0.923405 -0.330475 2.501719 -0.791417 -3.638240 1.244459 0.723955 2.602383 2.842139 2.059756 0.975697 -0.048431 -3.202307 -2.291081 -1.968583
wb_dma_wb_if/wire_mast_err 3.032729 0.448930 -0.986367 0.532277 2.963495 1.244114 1.561774 0.507597 2.175658 -3.967581 1.959221 -1.947055 -0.371078 -1.290736 2.004126 -1.546352 2.066689 -0.468850 -0.886161 -0.834531
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.060578 3.279199 -1.233143 -2.332812 -0.661870 -3.087176 1.336325 -2.179932 -0.928124 -0.197383 -0.378410 -0.075109 -0.398696 1.315379 0.280382 1.756829 -3.198033 -0.725993 -4.439173 -2.551243
wb_dma_wb_if/input_wb_cyc_i -2.642729 2.620598 -0.155116 -3.889241 -4.527236 0.250658 -6.163639 -0.205474 -1.838590 -0.192828 -2.989725 0.487233 -0.807752 -0.546006 -1.412299 -1.979993 1.585461 -2.005260 -1.791392 1.202655
wb_dma_ch_sel/assign_97_valid 2.529730 4.271946 -2.303474 4.083898 1.891640 -1.324434 -2.340523 -1.516889 3.876191 0.000744 0.265072 -2.526285 2.819094 0.342047 0.260484 0.205772 0.145179 -5.039402 0.283322 3.973410
wb_dma/wire_mast0_drdy -1.964144 2.163888 -0.405611 -0.129458 2.184126 0.618124 0.427085 2.025185 0.672927 1.253557 0.625765 1.304240 -0.123341 6.450444 3.364354 0.866314 0.545802 -2.467808 -3.266435 3.174183
wb_dma_ch_pri_enc/wire_pri8_out 1.395934 -0.947112 0.280425 0.229343 1.827558 0.692446 1.274553 0.853140 0.007620 -1.433061 1.227849 -0.110190 -0.404468 1.935453 1.347044 0.634410 0.294442 0.513903 -0.499587 -2.503240
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.462137 -1.002071 0.281048 0.273704 1.880613 0.759941 1.282325 0.840681 0.062734 -1.529760 1.281484 -0.091447 -0.412925 1.921532 1.392131 0.606499 0.318496 0.558275 -0.497650 -2.537665
wb_dma_wb_if/wire_pt_sel_o -1.131992 3.071261 -0.009288 -2.783274 -4.855752 0.400984 -3.488459 0.834353 -2.610822 1.491078 -1.010742 0.740704 -2.621090 2.813358 -1.252124 1.003472 1.239551 -2.271147 -0.445502 0.215466
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.347062 -0.197949 0.362053 -0.509859 1.887751 1.203350 -0.258478 0.824029 0.230470 0.348200 0.676570 -0.432906 -1.119123 1.667103 1.560430 0.632396 2.496418 0.713863 -0.568454 -3.193398
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.404338 -0.903592 0.315140 0.204396 1.841920 0.669698 1.353239 0.860900 0.008614 -1.451126 1.272662 -0.094313 -0.436314 1.890944 1.382183 0.613827 0.282120 0.573990 -0.536362 -2.486264
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.628676 0.406464 -0.678633 -1.393441 -0.225399 -2.181731 -1.978198 -2.167428 0.250571 2.807983 -0.671094 -1.808614 1.588134 0.170452 0.779970 -0.413417 -1.268165 1.569274 0.368900 -2.259253
wb_dma_ch_pri_enc/wire_pri22_out 1.433185 -0.933188 0.279115 0.220253 1.841562 0.728489 1.289666 0.846812 0.021662 -1.474214 1.275095 -0.114370 -0.404207 1.918007 1.365334 0.585630 0.338625 0.521153 -0.458472 -2.486650
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.311617 -0.140457 0.436037 -0.585734 1.884579 1.178038 -0.292014 0.817614 0.073895 0.501728 0.580977 -0.436646 -1.093595 1.767399 1.513972 0.677985 2.532208 0.702402 -0.598882 -3.227391
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.665691 1.393123 -1.273667 0.294222 1.221396 0.575516 0.346808 -0.212585 2.123585 -2.511578 0.800378 -1.848998 -0.004034 -3.013734 0.680708 -2.106986 1.851873 -1.065684 -0.437479 1.586462
wb_dma_ch_sel/assign_143_req_p0/expr_1 -0.217602 1.867130 -0.600298 1.538274 1.721864 -0.142568 0.211068 -2.096048 1.223194 -1.602134 -0.617914 -0.748624 1.051249 -1.565462 1.005434 -1.568050 0.695628 -0.358022 -2.399811 -0.259120
wb_dma_ch_sel/assign_135_req_p0 -0.067678 1.678423 -0.613577 1.733380 2.027983 0.033814 0.331959 -2.000333 1.370172 -1.890218 -0.442271 -0.811774 1.099244 -1.639385 1.184513 -1.626922 0.868298 -0.480151 -2.346826 -0.252667
wb_dma_ch_sel/wire_gnt_p0_d 2.822022 1.605697 -1.085370 -4.553298 0.020739 -1.420503 -1.639809 2.871961 0.092736 0.488580 1.369614 -5.637298 0.615486 1.296092 1.465306 -1.290111 4.214142 -1.256787 1.499171 -2.954789
wb_dma_de/assign_20_adr0_cnt_next 0.620004 -0.841239 -1.386839 1.800162 -0.697412 0.195049 0.687293 0.044330 0.570721 -1.069329 0.505109 0.751437 -1.820703 0.905399 0.093137 -0.998979 -0.023043 0.759415 0.860776 3.619335
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.797645 3.596584 0.463418 -1.677199 -2.734662 0.755711 -1.659873 0.105384 -2.107700 3.767504 -0.902081 0.497189 -2.137509 1.400702 -1.132111 1.075750 1.924534 -1.487462 -0.781072 0.116451
wb_dma_ch_sel/assign_153_req_p0 -0.204812 1.824112 -0.627440 1.666217 1.897739 -0.046607 0.203341 -2.062195 1.236532 -1.562409 -0.589020 -0.848784 1.099338 -1.579741 1.051152 -1.566594 0.900017 -0.517521 -2.256263 -0.166264
wb_dma_de/assign_82_rd_ack/expr_1 1.141821 2.736335 -0.900792 -1.061136 -1.238661 -1.114170 1.507293 -0.394139 0.041541 -2.441904 -0.317956 1.316830 -2.156991 1.408180 0.298952 0.493041 -1.741447 -0.512435 -3.681957 0.299372
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.869605 0.875115 -0.069965 0.633875 0.572169 0.653619 1.465796 0.607902 0.342707 -3.272213 0.282458 1.192154 -0.581437 0.529450 0.768672 -0.128161 0.022136 -1.586697 -2.840384 0.896944
wb_dma_de/reg_de_csr_we 3.108712 0.965720 -2.047123 -2.458714 -0.736397 0.149242 0.759236 1.630054 -1.721954 -5.771979 0.582562 0.430413 -4.809499 4.743685 0.704593 -1.629071 -0.401186 1.335925 -0.880366 -0.025210
wb_dma/wire_wb0_ack_o -2.654487 1.684021 0.984152 -2.330745 0.302915 -0.843982 -1.099558 1.210280 -2.764250 1.569420 -1.621204 1.119729 -0.147764 0.662312 -0.457344 -1.348455 0.605952 -0.369365 -2.020831 -0.061387
wb_dma_ch_sel/always_9/stmt_1/expr_1 1.397924 -0.958609 0.308084 0.214694 1.810503 0.686966 1.369051 0.854114 0.020803 -1.451326 1.270197 -0.070164 -0.438198 1.916653 1.373804 0.656354 0.333768 0.571060 -0.520052 -2.522619
wb_dma_ch_pri_enc/wire_pri23_out 1.415248 -0.935366 0.294687 0.179950 1.794081 0.662835 1.334368 0.853248 0.051547 -1.453950 1.265572 -0.088508 -0.448250 1.912699 1.359761 0.619921 0.288020 0.590168 -0.520950 -2.461503
wb_dma_ch_sel/assign_103_valid 1.552471 1.386605 -0.363100 1.886143 2.080719 0.982656 2.682079 -0.897703 0.738111 -2.212175 0.371465 0.057889 -0.645234 -1.467327 0.383645 -0.484356 1.181904 -0.680665 -2.165052 0.218726
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.822942 -0.948802 1.414947 3.163951 0.824405 1.471198 1.038097 -0.492602 -1.080363 0.663876 -1.095441 2.017779 1.387607 -1.272080 -1.232246 0.304123 0.682673 -1.272635 -0.481390 1.878473
wb_dma_rf/wire_ch1_txsz -0.190640 -0.748449 0.201715 -0.516824 -0.093594 0.628932 -1.984656 1.761762 -1.901940 -1.690058 -0.013615 1.163382 0.277887 4.300720 0.514961 0.649477 -0.586914 -2.060868 -0.391535 -0.180575
wb_dma_de/always_23/block_1/stmt_13 -0.153924 -0.096160 2.241626 2.984597 1.518361 -0.266451 0.307018 1.579229 -2.255448 -1.011337 -0.570154 1.641764 4.664476 1.437652 -0.798355 2.954761 -1.178108 -6.408669 -1.791725 0.851157
wb_dma_de/always_23/block_1/stmt_14 1.791767 4.140350 -2.390373 -1.699014 -0.383098 -1.058504 6.494569 -3.651684 -1.036679 3.001064 -0.235424 -0.039649 -5.762169 -5.995543 -2.616154 0.637107 -1.184645 2.540442 -1.071910 2.603811
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.999330 2.465513 -1.249577 -2.192662 -1.277356 -2.256372 1.776851 -1.421359 -0.245974 0.308720 -0.125051 0.297952 -2.146803 1.651932 0.333451 1.292838 -2.517008 1.000798 -2.856106 -1.587845
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.324311 -1.856600 0.767766 1.743390 1.764386 1.791652 -0.158359 1.003080 0.284066 -0.951381 0.513429 -0.046613 1.630632 -0.833489 0.452954 -0.688512 1.738724 -1.196905 0.839993 0.773383
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.498968 -0.947998 0.329760 0.217293 1.930576 0.707293 1.439196 0.925999 0.045783 -1.507636 1.347042 -0.081405 -0.465045 1.999206 1.458896 0.667991 0.310904 0.601562 -0.541260 -2.603390
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.919577 3.106172 -1.180317 0.269603 0.406698 -0.703922 2.786353 -1.932487 0.700240 -1.521351 -0.104082 -0.020460 -2.126833 -0.994656 -0.005305 -0.011378 -0.463311 0.467656 -2.954557 -0.441536
wb_dma_ch_rf/input_ch_sel -0.822615 -2.050292 1.805845 -0.916133 1.321535 1.428905 3.294423 1.294150 -7.083891 -0.494757 -1.871671 1.963907 -0.209321 0.948152 -2.332392 -0.139656 3.964044 -1.058609 -2.911817 0.061506
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.248404 -0.074340 -0.376576 -1.281137 -0.215467 -1.280738 0.106254 -1.022675 -0.491250 2.758203 0.068203 -0.973175 -0.036879 0.433810 -0.076603 0.765531 -0.883280 1.409812 0.736800 -1.730644
wb_dma_ch_pri_enc/wire_pri4_out 1.435451 -0.937052 0.305080 0.240586 1.890329 0.736480 1.377293 0.887511 0.040484 -1.519220 1.279679 -0.101908 -0.426096 1.929507 1.379009 0.645986 0.312688 0.572841 -0.511775 -2.542962
wb_dma_ch_rf/wire_ch_txsz_we 1.033814 3.187086 -1.188347 -2.377640 -0.654853 -3.063996 1.279967 -2.179952 -0.841376 -0.171277 -0.347017 -0.096315 -0.342223 1.180331 0.328321 1.745061 -3.134866 -0.710774 -4.397034 -2.530825
wb_dma_de/assign_70_de_adr1/expr_1 -0.136223 -0.016528 -0.471691 -1.278302 -0.217327 -1.306463 0.132286 -1.056762 -0.394756 2.682783 0.133025 -1.013583 -0.059370 0.392833 -0.018527 0.786833 -0.939202 1.377375 0.695104 -1.778499
wb_dma_ch_sel/assign_116_valid 1.503417 1.436231 -0.363818 1.907007 2.017658 0.973416 2.666017 -0.951305 0.743803 -2.162362 0.361800 0.077764 -0.624661 -1.592495 0.365962 -0.513851 1.189210 -0.671949 -2.150464 0.282376
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.065601 -1.686484 1.049865 1.704871 4.016498 1.484695 0.676165 0.878671 -0.380191 -2.652471 1.340588 -0.517642 2.966512 0.492845 1.601390 0.473475 1.273197 -2.422764 -1.357936 -2.572190
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.590509 -0.830169 -1.383043 1.842069 -0.761367 0.171917 0.715695 0.030158 0.510323 -1.044116 0.436905 0.795002 -1.920332 0.973197 0.070913 -0.999358 -0.076181 0.749616 0.875638 3.731658
wb_dma_wb_mast/wire_wb_addr_o -0.057783 0.112403 -0.816191 -1.512184 -2.494640 -1.553412 -3.477950 -0.389665 1.628274 -1.283504 -0.558184 -1.722770 1.450328 -0.626117 0.301804 -1.865630 -0.358767 0.059918 0.505201 -0.259742
wb_dma_ch_rf/reg_ch_csr_r2 2.883878 2.655926 -1.668616 -2.132007 -0.265667 -1.557905 2.600213 -0.580221 3.352746 -2.348232 1.415175 -1.801770 -2.416350 -2.343686 1.537062 -1.012303 -0.229206 1.874048 -2.133837 -0.808589
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.289411 2.058760 2.553322 -0.084693 0.412044 -2.081328 0.577484 2.128872 -0.422918 1.451565 -0.962977 -0.174444 1.677160 -1.249343 -0.775853 2.272020 0.119439 -2.061785 0.588946 -0.953582
wb_dma_ch_sel/assign_11_pri3 0.895940 -0.399740 0.395759 -0.818147 0.232883 -0.462458 2.295778 0.770190 1.441210 -0.553438 1.106244 0.058548 -0.925265 0.038366 1.295857 0.558944 -0.416546 1.793633 -0.992141 -1.741886
wb_dma_de -0.575394 1.477800 -1.935332 -1.135060 0.289532 0.108664 0.016909 -0.981315 -3.596373 2.341452 -0.071833 -1.652703 0.530241 0.984779 -1.085910 -1.159639 0.772645 -2.613877 0.196671 3.338205
wb_dma_wb_slv/wire_wb_data_o -0.253610 -1.719419 -0.755682 -3.848607 -3.451482 0.260056 -1.593383 -0.322878 -1.218212 2.490692 -1.411433 -0.439276 0.294600 -3.407457 -3.493028 -0.978960 -0.403048 -0.115532 1.551312 3.627388
wb_dma_inc30r/always_1/stmt_1 4.288894 1.602218 -0.357270 0.487311 -2.715779 -3.703601 -2.249527 0.785862 2.447438 2.784371 0.621315 -3.507174 2.336451 -0.555444 -2.517202 2.421586 -0.709361 -2.465461 4.186455 -1.027372
wb_dma_ch_sel/assign_127_req_p0 2.854079 2.684798 -1.637213 -2.199870 -0.230121 -1.596377 2.658770 -0.453548 3.308644 -2.080600 1.398944 -1.777360 -2.448396 -2.262182 1.542613 -0.921758 -0.204089 1.884686 -2.096915 -0.818769
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.417658 -0.946802 0.256979 0.223060 1.847834 0.717791 1.250935 0.818602 -0.031740 -1.489427 1.240183 -0.124759 -0.416505 1.944355 1.358579 0.603865 0.362233 0.497997 -0.503803 -2.464962
wb_dma_ch_sel/assign_94_valid -1.830026 2.646453 0.949455 0.243833 0.532554 -0.650316 0.563539 -0.223742 -0.457393 -0.819940 0.279177 0.195023 4.423334 -0.587703 0.967622 0.154234 -3.578825 -4.476428 -3.303654 1.008804
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.926741 3.130109 -1.127111 -2.355026 -0.648160 -2.988185 1.294062 -2.040310 -0.999864 -0.185063 -0.386130 0.016897 -0.286404 1.358382 0.327761 1.820620 -3.185629 -0.818815 -4.403217 -2.540838
wb_dma_ch_pri_enc/wire_pri12_out 1.448711 -0.944977 0.300233 0.256746 1.889810 0.740115 1.317051 0.862866 0.019943 -1.477867 1.261594 -0.108501 -0.437627 1.960916 1.379538 0.636777 0.325755 0.540557 -0.486707 -2.508725
wb_dma_ch_rf/always_20/if_1/block_1 0.899054 1.238456 -1.119771 2.041787 1.995661 2.721528 -1.647519 -0.121387 -1.560586 2.653436 -0.402727 -1.352420 -1.531934 -2.129958 -2.228460 -0.170556 5.315001 -2.992329 3.302486 2.933413
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.408420 -0.168160 0.361717 -0.491640 1.997427 1.244864 -0.291809 0.796379 0.166909 0.295227 0.658868 -0.486035 -1.047267 1.742718 1.596287 0.647511 2.534722 0.672350 -0.536804 -3.240696
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 3.433259 2.284161 -1.777054 -1.157202 1.366458 -0.421070 1.789534 -0.432418 1.961687 -3.065676 1.535430 -2.035516 -1.986992 -0.456168 1.623655 -0.878159 0.530549 0.669166 -1.646554 -1.605501
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.509810 1.031070 0.545710 1.462891 -0.912934 -0.337405 1.124415 -1.567986 -1.373676 1.614754 -1.692545 2.048047 -0.196949 -0.466233 -1.690598 0.963458 -0.992734 -0.241572 -1.382492 1.162777
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 1.393703 -0.453480 0.518511 0.174126 2.657419 1.786245 2.759793 1.435214 -2.518770 -0.773746 0.665752 0.292756 -1.944529 3.147466 0.239893 -0.020894 2.071693 1.424470 -0.107402 -1.968429
wb_dma_wb_if/input_slv_din -0.213706 -1.785918 -0.805501 -3.774112 -3.462761 0.213503 -1.799508 -0.481300 -1.174242 2.535460 -1.536153 -0.409533 0.291713 -3.461001 -3.548126 -0.897845 -0.426100 -0.092189 1.648148 3.596052
wb_dma_ch_sel/assign_94_valid/expr_1 -1.728082 2.821599 0.896712 0.190535 0.554570 -0.688855 0.671626 -0.182792 -0.410594 -0.989737 0.242889 0.226898 4.254789 -0.570031 0.988519 0.175166 -3.517854 -4.460025 -3.547095 0.900833
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 0.570376 0.475526 -1.028931 3.088341 0.175464 0.702720 -0.210702 -3.573156 -0.341787 -3.999223 -1.261477 1.137450 0.570879 -1.655238 -1.031379 -1.368963 -1.599519 -0.810608 -2.038315 0.594923
wb_dma_de/always_21 0.331919 -2.919770 1.349668 0.392754 1.809148 1.907554 -0.061034 3.425720 -0.305662 -3.106571 1.514265 1.110329 1.030826 3.299376 2.022380 0.471550 0.763647 -1.620045 -0.500578 -0.984497
wb_dma_de/always_22 0.128023 1.565620 -2.131048 -2.119772 0.255128 -0.473948 2.036736 -1.192474 -4.562502 0.805529 0.160587 -1.760647 0.358940 0.367481 -1.357579 -1.695346 -1.111003 -2.011495 -0.115064 3.657572
wb_dma_de/always_23 -0.071078 1.432080 -2.294854 -1.984356 0.325258 -0.312437 1.985275 -1.217898 -4.776930 0.937130 0.061065 -1.571620 0.193508 0.615263 -1.399081 -1.808677 -0.932869 -1.992362 -0.038249 4.247529
wb_dma_ch_pri_enc/wire_pri1_out 1.450053 -0.971115 0.323895 0.223781 1.857946 0.686452 1.381285 0.900111 0.096385 -1.542191 1.303049 -0.096368 -0.443657 1.917516 1.427481 0.609351 0.314946 0.601832 -0.532025 -2.555350
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.574377 0.471167 -0.246321 -0.199949 -0.093725 -1.026724 -2.241722 -1.141791 0.684174 0.251798 -0.824999 -0.834800 1.682526 -0.128756 0.806152 -1.146003 -0.418576 0.213049 -0.331169 -0.564097
wb_dma_de/wire_dma_done 2.231106 2.605117 0.992330 0.941297 1.765226 -0.699818 4.036636 1.611832 -1.508767 -2.229039 0.126136 0.497287 0.948434 0.412970 -0.559192 1.354256 0.115223 -3.581143 -3.128620 0.752832
wb_dma_ch_sel/assign_150_req_p0/expr_1 -0.178628 1.631172 -0.556031 1.718922 1.815494 -0.067110 0.299888 -2.118221 1.414639 -1.852513 -0.536353 -0.696320 1.101572 -1.797055 1.109994 -1.666441 0.712545 -0.312263 -2.330236 -0.258377
wb_dma_rf/input_wb_rf_adr -0.546165 2.582329 -1.288614 1.018558 -1.599329 0.689904 -5.389182 -4.206081 -6.883613 -0.660977 -3.798325 0.381902 1.394586 -1.340739 -5.746519 -1.131080 -0.411614 -4.751946 0.322710 1.074372
wb_dma_wb_if -3.554114 4.020941 -0.453140 -3.174680 -1.298948 0.176799 -3.722732 0.021226 -5.329098 3.390467 -2.292021 0.192928 -2.176327 2.141446 -1.484451 -0.620792 1.709813 -2.107392 0.696964 1.620511
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 3.165366 1.002391 -1.979381 -2.388386 -0.485791 0.209745 0.987352 1.639325 -1.636948 -5.712904 0.683748 0.358876 -4.772311 4.649203 0.810323 -1.575386 -0.247736 1.329347 -0.945034 -0.148964
wb_dma_ch_pri_enc/wire_pri25_out 1.473090 -1.023084 0.295148 0.241759 1.924608 0.735478 1.391547 0.872399 0.084260 -1.544701 1.310594 -0.095177 -0.431688 1.906947 1.456776 0.601923 0.326989 0.604274 -0.490100 -2.562449
wb_dma_ch_rf/input_wb_rf_we 0.033246 1.967204 -0.970791 -1.563588 0.261003 -4.097415 -3.431795 -0.369691 -2.972587 2.201190 -3.376941 -1.222916 -0.110309 2.275645 -1.272520 3.151583 2.887799 -2.544178 0.797191 1.323775
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 0.989254 1.225333 -1.182265 1.883970 1.869905 2.406273 -1.698123 0.027254 -1.488051 2.631721 -0.286962 -1.615161 -1.332324 -1.961146 -2.124461 -0.201583 5.270169 -3.070046 3.262183 2.861228
wb_dma_ch_rf/always_20 1.015616 1.289796 -1.214292 2.013703 1.867727 2.500785 -1.914486 -0.068154 -1.435468 2.645733 -0.345498 -1.604144 -1.312813 -1.957991 -2.145758 -0.136611 5.348415 -3.132921 3.269394 2.767910
wb_dma_de/always_6/if_1 1.099145 3.269851 -1.240342 -2.373103 -0.626063 -2.992602 1.097631 -1.993219 -1.010357 -0.100445 -0.357157 -0.181651 -0.377568 1.400746 0.301727 1.725485 -2.877396 -0.944126 -4.282058 -2.430198
wb_dma_wb_slv/always_4/stmt_1 -1.777221 1.319299 -3.833211 1.252061 0.781099 3.847307 -8.636286 -5.806795 -3.898618 -1.343232 -2.108459 -0.627724 2.003076 3.164282 -1.251078 -2.258327 -1.468563 -3.812072 0.680691 2.103959
wb_dma_de/assign_3_ptr_valid 0.983516 -0.385656 0.068745 -1.073276 2.217430 0.479130 2.537164 0.179786 -3.114410 2.103576 0.508227 -0.649068 -1.856755 3.391227 -0.043039 0.632851 1.176803 2.648296 0.721579 -3.392357
wb_dma_wb_mast/input_pt_sel 1.681237 -1.876040 -1.150325 -2.691837 -4.966295 -0.989096 -3.272873 2.403897 -0.160836 -5.139112 0.184644 0.943716 -1.814152 3.722796 -0.119812 -0.681685 -2.361690 -0.379795 1.009059 0.945650
wb_dma_ch_pri_enc/wire_pri15_out 1.471207 -0.957014 0.277494 0.208690 1.867554 0.697408 1.361796 0.869735 0.100384 -1.554417 1.305037 -0.082536 -0.407344 1.897189 1.436562 0.590226 0.266331 0.617961 -0.533133 -2.515852
wb_dma_wb_slv/input_wb_we_i 0.881023 -3.069782 -3.043702 3.469699 -0.626335 0.467810 -2.677106 -2.057408 2.721229 -8.371977 0.303186 -0.051130 0.127451 -0.876914 1.774311 -5.216590 -1.385309 1.046086 0.766223 3.761826
wb_dma_de/reg_tsz_cnt_is_0_r 0.684267 3.079459 -0.729526 -2.171172 -2.834398 -2.279852 2.568112 -0.395998 1.442924 -1.642472 -0.403589 1.536588 -2.730560 -0.315896 0.296611 0.526054 -2.525733 0.772971 -4.281487 0.878067
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 4.899306 2.727690 -2.445085 1.306602 -0.803251 -1.648660 3.930493 -1.356423 -0.148789 -2.586660 0.479969 1.123000 -4.657565 -0.263593 -2.205364 2.160849 -4.394754 -0.395533 0.828968 2.919495
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.417082 -0.904094 0.288537 0.235561 1.898211 0.751483 1.234326 0.861378 -0.100736 -1.436854 1.220687 -0.103018 -0.367999 2.054145 1.310817 0.615213 0.371891 0.428723 -0.458285 -2.503487
wb_dma/wire_mast1_drdy 1.684795 2.373459 -1.202900 -0.647553 1.296423 0.268132 -0.312918 -0.111480 -0.523994 -0.401569 0.296888 -1.565030 -1.083141 0.526577 0.022473 -0.397081 1.569718 -1.138570 -0.081463 -0.208693
wb_dma_ch_rf/wire_ch_csr_we 2.614269 1.139377 -2.980533 -2.536320 -0.734046 -2.336699 -2.102553 0.030346 -1.609555 1.644678 -1.502866 -2.988549 -0.038094 1.622232 -1.844213 0.365067 3.096931 -3.295122 0.820776 3.931340
wb_dma_ch_pri_enc/inst_u9 1.394203 -0.947227 0.304099 0.258897 1.852611 0.731702 1.304201 0.856592 0.010704 -1.474675 1.238714 -0.090076 -0.387738 1.917374 1.371104 0.621394 0.288476 0.514603 -0.479310 -2.469372
wb_dma_ch_rf/assign_8_ch_csr -0.555211 1.856298 -1.309006 -2.887982 -1.676613 0.524853 -1.512797 -0.911882 -3.690097 3.119204 -2.504243 -0.953497 0.147845 0.109118 -3.385916 -0.997673 2.102212 -2.321325 -0.529021 3.833792
wb_dma_ch_rf/wire_this_ptr_set 1.317213 -0.365700 0.480082 0.152275 2.525256 1.711226 2.607826 1.318768 -2.564946 -0.652786 0.540241 0.303658 -1.906464 3.094521 0.140989 -0.090622 2.034373 1.319608 -0.087712 -1.784350
wb_dma_ch_pri_enc/inst_u5 1.438341 -0.923608 0.313612 0.211980 1.868621 0.722107 1.338780 0.893227 -0.007680 -1.453130 1.259600 -0.068093 -0.455094 1.961649 1.368368 0.620961 0.343396 0.542852 -0.508407 -2.519846
wb_dma_ch_pri_enc/inst_u4 1.371415 -0.899678 0.275717 0.199766 1.801392 0.686561 1.266080 0.813585 -0.017328 -1.383984 1.203570 -0.082601 -0.413093 1.882881 1.313322 0.594841 0.324375 0.538335 -0.473694 -2.429975
wb_dma_ch_pri_enc/inst_u7 1.394145 -0.950160 0.310591 0.205584 1.859075 0.738549 1.308206 0.869906 -0.003778 -1.422382 1.228422 -0.105212 -0.419895 1.970424 1.372668 0.617611 0.327983 0.512593 -0.503424 -2.512295
wb_dma_ch_pri_enc/inst_u6 1.418486 -0.948791 0.319654 0.218559 1.872488 0.743716 1.371492 0.910073 0.000671 -1.431326 1.285313 -0.110449 -0.426789 1.980747 1.403566 0.647999 0.315931 0.563001 -0.501756 -2.578516
wb_dma_ch_pri_enc/inst_u1 1.436087 -0.928938 0.285505 0.200153 1.841557 0.723372 1.350113 0.865594 0.053267 -1.460641 1.270392 -0.067151 -0.407149 1.919702 1.397208 0.619254 0.306331 0.569492 -0.541267 -2.537985
wb_dma_ch_pri_enc/inst_u0 1.419379 -0.915449 0.282068 0.194633 1.878903 0.753187 1.343956 0.870690 0.007898 -1.472760 1.260172 -0.122202 -0.402514 1.946653 1.406912 0.611384 0.342683 0.527417 -0.516030 -2.553186
wb_dma_ch_pri_enc/inst_u3 1.462786 -0.926520 0.310673 0.247725 1.893970 0.739516 1.346418 0.890347 -0.013485 -1.521195 1.293792 -0.102126 -0.399083 1.999579 1.408662 0.608804 0.350836 0.530034 -0.520546 -2.550524
wb_dma_ch_pri_enc/inst_u2 1.470711 -1.017006 0.303666 0.240981 1.881492 0.693789 1.403903 0.894377 0.091463 -1.547466 1.338144 -0.067884 -0.442680 1.927507 1.440136 0.637131 0.276468 0.633260 -0.523282 -2.587214
wb_dma/wire_de_start -1.887498 2.897305 0.900469 0.186298 0.484425 -0.633211 0.653944 -0.321179 -0.582176 -0.972359 0.228574 0.252563 4.433094 -0.763706 0.859928 0.142732 -3.736812 -4.694393 -3.559274 1.208687
wb_dma_ch_sel/assign_130_req_p0/expr_1 1.013890 3.454635 -1.722275 -2.358136 -3.825385 -3.223681 -0.029420 -2.225363 3.066521 -1.512203 -0.938640 -1.356588 -1.157550 -3.003486 -0.086188 -1.718620 -1.438350 1.637911 -2.596916 0.160298
wb_dma_rf/wire_ch_stop 2.988608 0.485467 -0.960801 0.546924 3.005484 1.278209 1.512223 0.550718 2.046516 -3.711462 1.944432 -1.971840 -0.366973 -1.199908 1.915762 -1.517850 2.232748 -0.597821 -0.768684 -0.746905
wb_dma/wire_mast0_dout -3.106509 3.000950 -0.059334 -0.865934 -0.036416 -0.271069 -1.618428 0.680486 -4.652484 1.019915 -3.087347 1.138415 -2.072544 2.918507 -1.268158 -1.106533 2.008780 -1.598460 0.507769 2.040105
wb_dma_ch_rf/input_de_adr0 -0.819584 0.964857 -0.132890 1.003228 1.943120 2.686221 0.127018 0.437802 -2.413455 3.368417 -0.721542 0.371535 -2.176412 -3.220745 -2.233153 0.371868 4.644594 -2.386529 1.960174 3.948094
wb_dma_ch_rf/input_de_adr1 -0.213262 -0.063726 -0.408238 -1.263830 -0.179456 -1.235609 0.107118 -0.986045 -0.505951 2.722187 0.114085 -0.964934 -0.048073 0.405834 -0.087373 0.798853 -0.824304 1.352008 0.756896 -1.733447
wb_dma_wb_if/input_wbs_data_i -3.132468 3.040983 -0.132289 -0.906995 -0.071794 -0.389445 -1.764199 0.621900 -4.649774 0.988949 -3.140442 1.112813 -1.990905 2.941943 -1.191804 -1.123293 1.936970 -1.618718 0.537046 2.033378
wb_dma_de/reg_tsz_dec -0.179773 3.675104 -1.174900 -1.349541 -3.010669 -1.791998 0.414904 -1.191280 0.021133 -1.170896 -1.462462 1.462859 -1.806389 -0.382083 -0.964176 -0.084638 -2.076056 -1.031301 -3.357777 2.647682
wb_dma_ch_sel/input_ch0_am0 0.629678 -0.845822 -1.364424 1.763762 -0.762426 0.225039 0.714555 0.080484 0.516047 -0.993832 0.484130 0.762589 -1.885169 0.915602 0.050056 -0.951871 -0.064938 0.794162 0.919149 3.638381
wb_dma_ch_sel/input_ch0_am1 1.640528 0.556454 0.879104 0.688207 0.375302 -1.469852 1.897772 1.365113 1.176841 0.458137 0.906081 -0.899874 1.602797 -1.010777 -0.027876 1.747989 -0.780607 -1.573113 0.653971 0.038660
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 0.200195 -0.680739 0.683356 -2.413775 -1.480816 -0.977953 1.074977 2.404094 0.878962 -1.418021 0.949333 1.317512 -1.099846 2.451074 1.650134 1.118548 -1.650037 0.853919 -1.836218 -1.036145
wb_dma_rf/wire_ch5_csr -0.800941 4.127065 -0.636276 0.063016 -0.802482 -0.641184 -2.583062 0.608875 -1.091314 3.444848 -1.670738 -0.194895 -1.039451 3.595620 -1.110236 0.331015 1.938191 -2.173980 0.201295 1.879132
wb_dma_ch_rf/wire_ch_am1_we -0.158453 2.141627 2.578351 -0.061247 0.554877 -2.235319 0.795554 2.171707 -0.344695 1.399245 -0.835412 -0.240200 1.748221 -1.160726 -0.652967 2.396810 0.086131 -2.153935 0.384883 -1.051733
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.086841 -0.400002 0.018472 -1.054813 2.258426 0.366856 2.677082 0.137410 -2.900056 2.028862 0.637626 -0.712875 -1.834417 3.371840 0.084004 0.625552 1.009544 2.735036 0.624675 -3.517443
wb_dma_inc30r/wire_out 2.458549 1.789231 -1.321054 -1.424221 -3.154651 -2.904966 -1.609478 1.543795 0.466445 4.781830 0.373688 -3.184735 -1.030054 -0.446594 -2.050183 1.397154 2.434068 -1.593843 3.704744 1.734653
wb_dma_ch_pri_enc/reg_pri_out 1.434569 -0.947162 0.315107 0.216929 1.921022 0.726744 1.370492 0.856569 0.043014 -1.517354 1.306836 -0.087864 -0.409546 1.943263 1.407469 0.620631 0.317283 0.580520 -0.507966 -2.532502
wb_dma/input_wb0_we_i 0.872356 -3.191878 -3.063112 3.438111 -0.650951 0.423100 -2.758569 -2.081771 2.753133 -8.455359 0.334639 -0.098468 0.137574 -0.950196 1.809504 -5.252560 -1.376773 1.172406 0.820700 3.728551
wb_dma_de/always_2/if_1/if_1/stmt_1 1.575073 2.224140 -0.355804 0.922772 -0.735892 -1.556144 -0.409744 1.988302 0.167554 4.406255 0.200446 -1.743651 -0.725799 -0.490371 -1.654246 1.783671 3.306588 -2.789917 2.796384 2.854377
wb_dma_ch_rf/wire_ch_txsz_dewe 0.245465 0.210540 -0.275636 -0.218650 -2.837152 -1.363924 1.814192 -1.287125 1.791232 -4.575696 -0.440816 2.644381 -0.969492 -1.052006 0.502378 -0.354359 -3.992406 1.152509 -4.335268 0.342277
wb_dma_de/always_22/if_1/stmt_2 0.010355 1.358121 -2.369896 -1.900308 0.245947 -0.275114 1.865495 -1.428177 -4.745707 0.671292 0.026689 -1.557749 0.227463 0.427416 -1.469797 -1.833140 -1.208409 -1.993807 -0.004576 4.212285
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 1.562305 0.019654 -1.556088 0.704001 -0.523567 -0.173465 -0.312333 -2.237158 2.405837 -4.849207 0.235207 -0.675447 0.261160 -3.202472 0.516630 -2.423649 -1.418747 0.558318 -1.263131 0.245486
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.403466 -0.912770 0.293724 0.188082 1.860386 0.713078 1.290957 0.862511 -0.084078 -1.436662 1.233475 -0.082340 -0.429456 1.994783 1.356568 0.637231 0.324964 0.502697 -0.486574 -2.502401
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.247043 1.999123 2.379486 -0.155939 0.408117 -1.985557 0.408588 2.055449 -0.375031 1.393500 -0.900101 -0.308913 1.524453 -1.095735 -0.731353 2.074131 0.236633 -1.936203 0.702852 -0.944716
wb_dma_ch_sel/assign_149_req_p0/expr_1 -0.185132 1.743519 -0.568145 1.656858 1.903697 -0.034415 0.302892 -2.049213 1.261658 -1.737895 -0.545682 -0.738932 1.119544 -1.615209 1.100024 -1.599408 0.760716 -0.413793 -2.348956 -0.201134
wb_dma/wire_de_ack 0.243460 -1.276148 1.412853 0.114859 2.830147 1.798390 0.777210 2.818642 -3.318480 -2.574562 0.445406 1.012737 1.284830 3.824867 0.719333 0.278261 1.584276 -2.564809 -1.761598 -1.137432
wb_dma_wb_mast/always_1/if_1 -3.215321 2.983541 -0.123135 -0.970680 -0.171001 -0.382703 -1.940440 0.758806 -4.660672 1.040422 -3.102924 1.161761 -1.920811 3.101162 -1.179740 -1.029839 1.905848 -1.824396 0.520733 2.139653
wb_dma_ch_sel/assign_143_req_p0 -0.050412 1.610654 -0.578037 1.715032 1.975547 -0.039211 0.446111 -2.015178 1.444770 -1.909574 -0.440234 -0.770409 1.113817 -1.677567 1.189502 -1.576988 0.755017 -0.365793 -2.357893 -0.342512
wb_dma_wb_mast/wire_mast_err 3.064409 0.428631 -0.995239 0.501319 3.022609 1.282900 1.638598 0.572893 2.200893 -3.895739 2.020853 -1.995229 -0.424187 -1.345486 2.033247 -1.516980 2.193320 -0.465439 -0.843820 -0.855564
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.845387 -0.422425 0.391770 -0.809945 0.278323 -0.439351 2.210179 0.792463 1.314061 -0.531036 1.086994 0.057488 -0.895624 0.113826 1.237862 0.550547 -0.382201 1.718441 -0.978004 -1.691260
wb_dma/wire_slv0_dout -2.033000 1.862694 -3.850631 2.034553 0.687753 3.467326 -8.149670 -6.654797 -4.380734 -0.667179 -2.962430 -0.393091 2.348736 2.826602 -1.960397 -1.975083 -1.087524 -4.407494 -0.122946 2.775301
wb_dma_ch_sel/reg_am1 1.440305 0.510934 0.797953 0.595434 0.341222 -1.360645 1.656060 1.256637 1.026277 0.474109 0.749976 -0.828129 1.434209 -0.901021 -0.060494 1.557417 -0.680695 -1.429694 0.628090 0.052413
wb_dma_ch_sel/input_next_ch 2.263791 2.628901 0.978839 0.983124 1.853413 -0.747906 3.972768 1.653457 -1.311705 -2.229348 0.158022 0.340039 1.134051 0.274074 -0.457811 1.355979 0.183623 -3.763175 -3.108047 0.783127
wb_dma_de/always_9 -0.031142 3.547578 -1.188686 -1.292327 -2.896652 -1.755844 0.401495 -1.084017 0.278245 -1.334601 -1.339776 1.309247 -1.776629 -0.397838 -0.779165 -0.109504 -2.006076 -0.982312 -3.305720 2.553273
wb_dma_de/always_8 1.984193 3.089668 -1.195230 0.315455 0.523642 -0.628912 2.798753 -1.938796 0.644601 -1.611294 -0.053081 -0.001841 -2.062907 -0.842772 0.064399 0.023985 -0.402447 0.435863 -2.980273 -0.466444
wb_dma_wb_mast/always_1/if_1/cond -3.179895 2.956766 -0.127474 -0.958254 -0.166421 -0.350893 -1.925198 0.577875 -4.657744 1.104381 -3.123751 1.053365 -1.992659 2.849539 -1.292186 -1.098005 1.942563 -1.627585 0.635385 2.012834
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.458684 1.492773 -1.996527 -1.410546 -1.410289 -1.018765 -3.232889 -0.497246 3.459913 -3.425991 0.204530 -3.532786 1.364116 -3.364525 0.874588 -3.765603 1.501206 -0.975942 0.190389 1.316003
wb_dma_rf/always_1/case_1/stmt_12 -1.561300 2.433614 0.381042 -0.023261 -0.792593 1.786484 0.064990 0.158737 -2.309814 3.900675 -0.381965 1.783874 -1.870651 2.997261 -1.197172 1.035011 -0.532006 -0.016698 -0.344959 0.215297
wb_dma_rf/always_1/case_1/stmt_13 -1.551979 1.652357 1.816983 -0.699028 0.167294 -0.924493 -1.033907 0.925808 -1.440292 0.961039 -1.693371 0.490054 0.338075 -0.402132 -0.766511 0.783571 0.922467 -0.777335 -0.121431 -1.253087
wb_dma_rf/always_1/case_1/stmt_10 -2.024493 0.916714 0.326530 -0.014490 0.425615 -1.789116 -1.483845 -1.585103 -1.718091 0.759726 -1.207913 0.684589 0.544830 1.043612 0.342842 1.166083 -0.527906 -0.608419 -1.274352 -2.091264
wb_dma_de/always_2 2.031085 1.952706 -0.323316 2.366436 2.281499 1.229978 -0.065673 1.062718 -0.795662 2.726578 0.196564 -1.938239 -0.051264 -2.560824 -2.044845 1.326406 4.374941 -4.466508 3.104854 2.784282
wb_dma_de/always_5 1.967585 2.891169 -1.144091 0.450756 0.537537 -0.604113 2.758018 -1.948470 0.645765 -1.682185 -0.040310 0.021509 -2.013257 -0.868056 0.032596 0.000085 -0.436540 0.450335 -2.912277 -0.571503
wb_dma_de/always_4 1.878882 2.956022 -1.129136 0.316855 0.461821 -0.642276 2.766644 -1.888118 0.641281 -1.450072 -0.090597 0.092063 -2.100520 -0.812013 0.055259 0.090225 -0.465846 0.522541 -2.903429 -0.514886
wb_dma_de/always_7 0.668608 3.202786 -0.775520 -2.148747 -2.767995 -2.232862 2.482710 -0.378344 1.391254 -1.613574 -0.426551 1.454756 -2.659356 -0.380791 0.228282 0.476187 -2.357589 0.631699 -4.189016 0.979735
wb_dma_de/always_6 1.033107 3.141967 -1.159144 -2.251608 -0.606010 -2.948070 1.307236 -2.101520 -0.831954 -0.488287 -0.343302 -0.028410 -0.270626 1.254135 0.402690 1.661778 -3.128382 -0.794474 -4.482328 -2.477652
wb_dma_ch_sel/input_ch3_txsz 1.478482 -0.986078 0.282454 0.223095 1.870933 0.689027 1.375204 0.876467 0.110471 -1.497471 1.301475 -0.101803 -0.410297 1.898215 1.446254 0.620597 0.293109 0.630124 -0.512143 -2.553927
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.422077 0.920924 0.567819 1.436811 -0.866168 -0.282591 1.109751 -1.516013 -1.355293 1.513429 -1.619749 1.952858 -0.198125 -0.401112 -1.605157 0.967465 -0.940221 -0.185356 -1.327785 1.141592
wb_dma_ch_rf/always_11/if_1 2.899229 2.603856 -1.606619 -2.124426 -0.203413 -1.547351 2.690145 -0.454444 3.360623 -2.229352 1.456462 -1.818913 -2.421668 -2.272186 1.583200 -0.924469 -0.209874 1.889390 -2.112071 -0.880041
wb_dma_ch_sel/assign_147_req_p0/expr_1 -0.110600 1.655631 -0.557897 1.702752 2.004605 -0.072302 0.383043 -2.031634 1.485566 -1.855093 -0.432218 -0.787351 1.149389 -1.733336 1.266163 -1.637675 0.750000 -0.321611 -2.402601 -0.351148
wb_dma_ch_sel/always_45/case_1/cond -1.677979 0.421776 -0.688153 -1.418200 -0.182541 -2.212827 -2.048486 -2.233647 0.219936 2.933348 -0.715173 -1.826918 1.600318 0.173252 0.765010 -0.337024 -1.248152 1.602219 0.406203 -2.262771
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.593744 0.456048 -0.245861 -0.188491 -0.083861 -1.019296 -2.297387 -1.224926 0.769225 0.211582 -0.848732 -0.879069 1.761601 -0.175178 0.857097 -1.170080 -0.426287 0.250350 -0.353812 -0.592241
wb_dma_de/assign_68_de_txsz 0.759801 3.965975 -0.742854 -2.153347 -2.005475 -2.973649 2.076241 -1.263925 0.767848 -2.261938 -0.684993 1.046397 -0.805561 -0.864536 0.233059 0.856635 -2.994309 -1.147949 -5.871127 0.029272
wb_dma_de/always_23/block_1/case_1/block_10/if_2 0.456341 -1.916494 1.344993 0.273068 2.363152 0.985061 -0.292742 2.422465 -0.758877 -3.531938 1.210280 0.698390 2.706589 2.570874 1.957460 0.935731 0.078997 -3.209898 -2.190264 -1.944029
wb_dma_ch_rf/always_20/if_1 0.880428 1.138255 -1.116709 1.986264 1.971225 2.704840 -1.748863 -0.006158 -1.593047 2.567667 -0.355610 -1.418344 -1.384536 -1.968776 -2.136184 -0.210643 5.290524 -3.068560 3.250942 2.825247
wb_dma/input_wb0s_data_i -3.244104 3.007633 -0.160553 -0.957961 -0.218768 -0.414140 -1.902884 0.578152 -4.749781 1.041452 -3.230606 1.129402 -2.081178 2.841707 -1.316738 -1.177314 1.891778 -1.599434 0.622161 2.055250
wb_dma_de/reg_dma_done_d 0.738947 2.216728 0.183279 0.303576 1.603114 0.662248 2.457573 0.297127 -2.660619 -2.744904 -0.677672 1.342009 -0.440804 1.295829 -0.440618 -0.253671 0.861872 -2.178479 -4.019833 0.588438
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.342258 -1.880641 0.785153 1.743186 1.761291 1.799571 -0.153316 1.042137 0.258932 -0.858652 0.545842 -0.044795 1.606966 -0.853862 0.419498 -0.662645 1.731485 -1.189964 0.879579 0.763093
wb_dma_wb_slv/assign_1_rf_sel -4.622088 -0.207662 0.941235 -1.822599 1.099716 0.007979 -2.850368 -1.629867 -1.776083 -1.080768 -2.714864 0.461061 2.612051 -4.464916 -0.011772 -4.824481 0.600681 0.831977 -2.957291 -0.255081
wb_dma_ch_rf/assign_23_ch_csr_dewe 3.069185 0.953040 -1.925243 -2.510315 -0.645011 0.222449 0.842409 1.698889 -1.813087 -5.551398 0.607556 0.452873 -4.768824 4.706425 0.678736 -1.509509 -0.245936 1.300998 -0.871161 -0.088935
wb_dma_de/always_4/if_1/if_1/cond 1.928255 3.045195 -1.134259 0.357641 0.431986 -0.656761 2.827031 -1.967797 0.658994 -1.519291 -0.091100 0.090076 -2.101503 -0.935618 -0.011658 0.053029 -0.515878 0.538533 -2.899834 -0.458823
wb_dma_de/wire_wr_ack 1.168685 2.836209 -0.869030 -1.151363 -1.106631 -1.110470 1.647056 -0.356077 -0.003055 -2.132599 -0.291204 1.225818 -2.276252 1.387577 0.309948 0.620119 -1.521928 -0.450482 -3.620201 0.159666
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 0.108285 -0.637633 0.667639 -2.345215 -1.469238 -0.949018 1.045292 2.318119 0.807229 -1.328887 0.899542 1.298936 -1.093754 2.416416 1.603896 1.101123 -1.624717 0.821398 -1.815064 -0.988418
wb_dma_ch_arb/always_1 2.682205 1.515038 -1.030830 -4.622883 -0.053518 -1.483184 -1.501494 2.820847 0.034505 0.519581 1.353584 -5.525748 0.561048 1.242920 1.498783 -1.332266 4.044940 -1.030621 1.366082 -2.991232
wb_dma_ch_arb/always_2 2.593785 1.797771 -1.222797 -4.835425 -0.318601 -1.525470 -1.802303 2.583037 -0.205960 0.890525 1.138067 -5.659595 0.396117 1.065375 1.182515 -1.392569 4.143417 -1.193591 1.546642 -2.691591
wb_dma/wire_ch0_txsz 1.205594 3.529676 -0.793616 -1.150710 -0.629916 -1.927702 1.266896 -1.195070 -0.521395 -2.913324 -0.605662 0.957060 -0.398628 0.827035 0.300300 1.007485 -2.347552 -2.211345 -5.371408 -0.670444
wb_dma_de/always_19 1.146590 -1.289486 1.575729 -2.354175 -0.512518 -0.387373 1.870387 4.019333 -0.430685 0.528586 1.448689 -1.978305 1.858697 -3.037818 -0.234459 0.673499 2.142951 -2.706913 1.508309 0.873372
wb_dma_de/always_18 -3.555622 1.802547 -1.218153 -0.536997 1.522243 -0.920438 -3.364137 -0.737409 2.231614 1.946345 -0.315870 -1.074895 2.389672 3.703584 3.656530 -1.567042 -0.407167 -0.529817 -1.622971 1.822335
wb_dma_de/always_15 1.202941 2.631741 -0.796101 -1.182011 -1.167676 -1.086782 1.669271 -0.174639 0.124303 -2.443463 -0.145428 1.345377 -2.241429 1.603594 0.513660 0.626962 -1.674362 -0.407796 -3.701592 0.073243
wb_dma_de/always_14 3.044851 0.571053 -0.986911 0.455914 2.984642 1.241488 1.599708 0.558869 2.098045 -3.782680 1.983888 -2.028419 -0.441609 -1.248159 1.942467 -1.512500 2.221540 -0.519998 -0.859776 -0.774551
wb_dma_de/always_11 -1.679410 0.384786 -0.219837 -0.183198 -0.116534 -0.983968 -2.321276 -1.165243 0.673380 0.334096 -0.882136 -0.812626 1.693109 -0.181141 0.775983 -1.149861 -0.419810 0.284713 -0.284262 -0.519397
wb_dma_de/always_13 2.191548 2.835420 0.946647 0.939483 1.815330 -0.773854 3.864590 1.520472 -1.613941 -2.061117 -0.004053 0.291501 1.132962 0.269684 -0.669042 1.348682 0.261658 -3.919893 -3.113160 0.907196
wb_dma_de/always_12 1.832146 2.933260 -1.157558 0.469530 0.399216 -0.595536 2.658964 -2.033303 0.475348 -1.621179 -0.168476 0.140762 -1.996332 -0.881086 -0.094962 -0.021293 -0.560374 0.441567 -2.908364 -0.422805
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -0.138800 -1.134809 -0.027297 4.636087 3.485389 2.714796 -1.108904 -4.599165 -2.092412 -5.251765 -2.471421 0.825571 2.424002 -3.936543 -1.271551 -1.689503 1.380906 -1.548924 -1.833580 -0.523955
wb_dma_ch_sel/assign_155_req_p0/expr_1 -0.107763 1.698061 -0.560673 1.723973 1.998925 -0.026508 0.386769 -1.995997 1.397034 -1.843539 -0.449505 -0.750909 1.102041 -1.605646 1.191916 -1.574896 0.808362 -0.399508 -2.375888 -0.315358
wb_dma_ch_pri_enc/wire_pri13_out 1.398172 -0.940332 0.319161 0.230267 1.835427 0.712923 1.313887 0.885201 0.014497 -1.447602 1.278291 -0.098344 -0.433491 1.929062 1.353586 0.612491 0.340986 0.552443 -0.485021 -2.488378
wb_dma_de/reg_read_r 1.099546 2.630132 -0.798124 -1.077982 -1.231249 -1.114885 1.616270 -0.324000 0.087101 -2.329077 -0.286110 1.398170 -2.144305 1.390209 0.351762 0.573852 -1.771961 -0.431305 -3.750192 0.175371
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 2.583771 1.767775 -1.406567 -2.611097 -0.410409 -0.845601 0.531314 1.247537 1.470759 -4.026264 1.385047 -0.593037 -2.042255 1.871855 2.019676 -0.369671 -0.862108 -0.227261 -2.479782 -0.896243
wb_dma/assign_9_slv0_pt_in -2.679548 1.668275 0.979604 -2.478035 0.256893 -0.866306 -1.178580 1.264851 -2.846422 1.475527 -1.637845 1.114262 -0.128261 0.680943 -0.452304 -1.407696 0.553892 -0.319007 -2.084725 -0.145989
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 0.392414 -1.894475 1.306224 0.092192 2.185071 0.885478 -0.341791 2.537167 -0.879650 -3.444402 1.141702 0.741307 2.660666 2.790075 1.922582 1.021971 -0.024023 -3.275771 -2.220751 -1.868985
wb_dma_ch_rf/always_17/if_1/block_1 1.128802 3.256722 -1.268013 -2.370798 -0.653789 -3.044877 1.306656 -2.081572 -0.852207 -0.287175 -0.311025 -0.139496 -0.372233 1.330998 0.356647 1.721458 -3.129752 -0.806528 -4.403026 -2.506233
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -0.471746 2.242561 -1.812961 -2.537947 -0.103927 0.071267 0.533049 1.306282 -1.906851 4.103435 1.928759 -2.512176 1.181745 1.298298 -0.206602 -1.687816 0.600988 -3.617165 0.206645 4.475737
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.804967 3.050763 -1.126318 0.391464 0.404984 -0.682484 2.783653 -1.983368 0.537419 -1.442535 -0.174151 0.137303 -2.087340 -0.873937 -0.039827 0.097768 -0.482501 0.469929 -2.971367 -0.427627
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.622685 -0.899960 -1.446581 1.879729 -0.776221 0.211101 0.716724 0.024138 0.521920 -1.087412 0.501690 0.797542 -1.919256 0.968780 0.074256 -1.011411 -0.122952 0.827414 0.925447 3.764687
wb_dma_ch_pri_enc/wire_pri2_out 1.308121 -0.849011 0.262841 0.159009 1.775249 0.683823 1.237578 0.816396 -0.046574 -1.337857 1.172770 -0.053031 -0.398620 1.892596 1.272284 0.592432 0.334338 0.537138 -0.465997 -2.402321
wb_dma_de/always_11/stmt_1 -1.509294 0.387827 -0.286043 -0.153581 -0.027638 -1.020148 -2.282153 -1.174842 0.854443 0.230314 -0.768455 -0.956760 1.733488 -0.243610 0.865788 -1.200989 -0.380864 0.281568 -0.260852 -0.541750
wb_dma_ch_rf/wire_ch_adr1_we -1.707244 0.362867 -0.654058 -1.409229 -0.247547 -2.267088 -2.071599 -2.187457 0.265480 2.903415 -0.727296 -1.871663 1.645463 0.171039 0.805432 -0.409582 -1.256871 1.623749 0.419396 -2.295105
wb_dma_ch_sel_checker/input_ch_sel 0.531001 -0.557423 -0.123050 1.095153 1.639820 1.234766 -0.953885 0.081305 -1.387198 -0.969908 0.155807 -0.176011 0.522054 1.862204 0.126822 0.063909 0.730379 -1.219228 0.514308 -0.803138
wb_dma_ch_sel/input_ch1_adr1 -0.190049 -0.087038 -0.413779 -1.342924 -0.189675 -1.303544 0.149185 -1.007960 -0.447455 2.794836 0.133492 -1.035469 -0.071378 0.440888 -0.035953 0.812612 -0.923597 1.447231 0.791882 -1.857264
wb_dma/wire_slv0_pt_in -2.588764 1.530295 0.966656 -2.310582 0.239832 -0.804751 -1.170632 1.133515 -2.817130 1.488310 -1.629619 1.053810 -0.065643 0.467575 -0.560268 -1.326409 0.560238 -0.373132 -1.901014 -0.114953
wb_dma_rf/always_2/if_1/if_1/cond 0.716637 1.433384 0.177657 2.092328 4.077137 2.383556 2.896877 -2.626717 -3.334744 -2.103334 -2.018013 0.425644 -1.467559 -2.032547 -1.405319 -0.988457 3.755706 0.870666 -2.158560 -0.840391
wb_dma_pri_enc_sub/reg_pri_out_d 1.416698 -0.969693 0.295322 0.245039 1.916018 0.769650 1.317385 0.858326 -0.021610 -1.446748 1.278765 -0.090313 -0.385019 1.988963 1.407715 0.629716 0.352263 0.531639 -0.449995 -2.537997
wb_dma_ch_pri_enc/always_4/case_1 1.445919 -0.994072 0.269029 0.253506 1.916879 0.763033 1.339937 0.849074 0.075118 -1.573271 1.323348 -0.069897 -0.413367 1.907815 1.413469 0.618823 0.320745 0.593839 -0.497687 -2.538021
wb_dma_ch_pri_enc/wire_pri29_out 1.513469 -1.012022 0.338363 0.241516 1.908661 0.704757 1.478447 0.910903 0.108976 -1.555688 1.369196 -0.091121 -0.461904 1.977827 1.478832 0.683522 0.305012 0.652874 -0.558216 -2.622428
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 0.690988 -1.121567 0.581669 -1.335421 0.127206 0.203501 0.200518 2.503315 -0.526532 -2.277997 1.095965 1.160792 -0.625823 4.365331 1.720723 1.179373 -0.951610 -0.390087 -1.383422 -1.858474
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.037206 3.165388 -1.230306 -2.256800 -0.576266 -2.990012 1.189895 -2.224821 -0.943726 -0.257698 -0.402668 -0.118500 -0.243111 1.277359 0.288588 1.702918 -3.089480 -0.852394 -4.374417 -2.499017
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.751641 0.435433 -0.679465 -1.527363 -0.229649 -2.303456 -2.078326 -2.197544 0.264074 3.020288 -0.689408 -1.919957 1.664050 0.240738 0.811532 -0.360746 -1.297162 1.638077 0.416071 -2.376619
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.977565 -0.490486 0.432288 -0.883879 0.270495 -0.453843 2.423755 0.825481 1.469837 -0.617704 1.203961 0.058780 -1.007968 0.136039 1.362056 0.633681 -0.414973 1.884312 -1.034811 -1.874939
wb_dma_ch_rf/wire_sw_pointer -1.032087 3.724083 2.413548 0.274151 1.567893 -2.221144 0.627607 1.269279 -1.758191 -0.601073 -2.071637 0.272151 2.659728 -0.227909 -0.430189 0.899662 0.410717 -3.271429 -2.641549 -0.732785
wb_dma/wire_slv0_din -0.874335 3.740337 -1.273306 -2.853676 -0.495314 4.600697 -2.017237 -4.114372 -6.312422 4.306318 -3.011157 0.598564 -1.376429 -4.183458 -6.674437 -0.087933 -1.651285 -2.229173 1.396090 3.287184
wb_dma_ch_rf/input_dma_err 3.078995 0.339275 -0.938744 0.633854 3.094067 1.350053 1.583356 0.585443 2.112420 -3.931994 2.055913 -1.952263 -0.323676 -1.138749 2.050660 -1.473148 2.178359 -0.515889 -0.849740 -0.942704
wb_dma_ch_rf/assign_17_ch_am1_we -0.321463 2.072941 2.540082 -0.154490 0.358760 -2.089159 0.561155 2.160330 -0.411769 1.603159 -0.912709 -0.169004 1.577536 -1.092050 -0.756885 2.278630 0.210164 -1.946464 0.591448 -0.930049
wb_dma_ch_rf/assign_7_pointer_s -1.624496 1.052393 0.249024 -0.455599 0.242129 -0.268685 -1.774579 0.085964 -1.446758 2.250312 -1.295005 0.144795 -0.099572 1.591663 0.137372 1.273731 1.331440 -0.155963 0.198290 0.255937
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.435958 -0.971498 0.343781 0.214089 1.909929 0.742903 1.365453 0.934366 0.017526 -1.468826 1.316462 -0.051278 -0.450024 2.030464 1.414584 0.663902 0.291802 0.561263 -0.511843 -2.549005
wb_dma_wb_slv/always_5/stmt_1 -0.417675 -1.241940 -0.977848 2.084430 1.072129 0.543192 -2.735449 -2.377999 3.017569 -5.200034 -0.141879 -1.497362 3.455690 -3.882950 1.618525 -4.085447 -0.101259 -0.440357 -0.803652 0.415678
wb_dma_wb_mast/assign_1 0.247807 -1.347390 -1.369409 -2.904045 -4.878232 -1.902843 -5.141047 1.355955 0.348833 -4.837458 -0.575802 0.138702 -0.251715 3.595719 0.677181 -1.705675 -2.632845 -0.160135 0.583264 0.393510
wb_dma_ch_sel/input_de_ack 0.515053 -1.468392 1.466844 0.162866 2.988394 1.899845 1.115214 2.952833 -3.078358 -2.900526 0.700976 1.049859 1.138170 3.923838 0.925384 0.262991 1.602490 -2.295232 -1.779405 -1.302295
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.323144 1.349230 -1.933559 -1.359886 -1.423431 -0.911762 -3.329644 -0.475391 3.417304 -3.249893 0.126172 -3.439223 1.357755 -3.324645 0.826566 -3.710923 1.560860 -0.912461 0.323014 1.322334
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 2.926997 2.704131 -1.703147 -2.116254 -0.242394 -1.539038 2.603228 -0.579623 3.381768 -2.351463 1.392544 -1.874799 -2.432007 -2.334440 1.526340 -1.030447 -0.230299 1.784402 -2.132300 -0.757137
wb_dma_ch_sel/reg_valid_sel -1.776548 2.739017 1.032635 0.380844 0.657331 -0.687406 0.851423 -0.304377 -0.311713 -0.897748 0.304309 0.244499 4.471714 -0.951789 0.936325 0.303735 -3.643625 -4.499171 -3.508984 0.954834
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.897249 3.066069 -1.129328 0.394422 0.471850 -0.605384 2.819902 -1.959801 0.572555 -1.597939 -0.113967 0.094943 -2.117385 -0.857622 -0.004478 0.056490 -0.498466 0.483886 -2.990387 -0.485484
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.968247 2.348279 -1.198205 -2.190949 -1.328780 -2.219263 1.669869 -1.239632 -0.227294 0.150405 -0.086798 0.325272 -2.053286 1.799322 0.376833 1.287336 -2.527339 0.880268 -2.850747 -1.543561
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.739650 1.267739 0.172905 -0.517191 0.206078 -0.327899 -2.023496 0.047943 -1.641247 2.502226 -1.483864 0.069427 -0.109787 1.730711 0.108165 1.343396 1.475522 -0.276830 0.254771 0.338027
wb_dma_ch_sel/assign_375_gnt_p0 2.678908 1.526185 -1.040821 -4.443346 -0.165263 -1.492694 -1.691566 2.795335 -0.078045 0.642634 1.243764 -5.499660 0.658595 1.315717 1.261913 -1.220984 3.983922 -1.270956 1.580713 -2.792556
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.130599 1.357627 -1.845229 -1.423345 -1.426677 -0.904869 -3.354668 -0.455519 3.201082 -3.063785 0.033936 -3.286901 1.396737 -3.226214 0.742561 -3.631194 1.474055 -0.977549 0.257957 1.315268
wb_dma/inst_u2 -0.666423 1.403807 -1.933463 -1.335672 0.136250 -0.208806 -0.006839 -0.959796 -3.974283 2.251196 -0.298912 -1.402897 0.271364 1.328673 -1.131938 -0.973661 0.850610 -2.479315 -0.075504 3.374487
wb_dma/inst_u1 -1.461291 2.928957 -0.691216 -0.970855 -0.862816 0.268260 -0.485351 -0.520060 -4.013429 3.379971 -1.466900 -0.501016 -0.233562 1.253428 -2.183437 -1.022622 2.099717 -2.248890 -0.839797 2.560540
wb_dma/inst_u0 -2.054327 3.860923 -0.638697 -1.898638 -1.008389 -0.055129 -2.955440 -1.245186 -5.065423 4.213064 -3.144017 -0.195565 -0.343253 1.990500 -2.867838 0.729202 2.018579 -2.310158 -0.495257 2.001619
wb_dma/inst_u4 -2.354577 3.260291 0.602992 -3.265787 -3.095838 0.171545 -4.061691 1.372153 -1.719878 0.172621 -1.032016 0.557351 -1.845186 1.354904 0.168391 -1.638443 1.641254 -1.117613 -1.890944 -1.070383
wb_dma_ch_rf/assign_2_ch_adr1 -3.244206 1.796336 -0.506452 -1.468444 0.344012 -3.857722 -2.985754 -3.325479 -1.619457 3.292785 -1.820059 -1.136731 1.652786 1.353829 0.996313 0.627112 -1.339653 0.634455 -1.123582 -3.800543
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.363568 -0.154132 0.332572 -0.497524 2.036827 1.283786 -0.449955 0.796864 0.029151 0.451384 0.587691 -0.511653 -1.050820 1.783548 1.524334 0.618033 2.672240 0.600093 -0.456607 -3.199654
wb_dma_ch_rf/wire_pointer_s -1.688149 1.210442 0.186743 -0.530244 0.238416 -0.278068 -1.878961 0.099235 -1.547806 2.370591 -1.418290 0.083949 -0.142702 1.632073 0.124962 1.313974 1.427486 -0.228862 0.198265 0.322885
wb_dma_ch_sel/always_40/case_1/stmt_1 1.155466 -1.049254 -0.121603 -1.095523 1.623013 -0.569254 1.453481 -0.202893 -0.403096 1.367070 1.338175 -1.120878 -0.412546 2.270728 1.343181 1.420712 -0.610563 2.013855 0.255648 -4.297910
wb_dma_ch_sel/always_40/case_1/stmt_2 1.437497 -0.974241 0.307928 0.220407 1.839246 0.686938 1.380486 0.873751 0.084365 -1.495354 1.294357 -0.084288 -0.416686 1.867937 1.395663 0.615851 0.320295 0.618865 -0.505893 -2.536323
wb_dma_ch_sel/always_40/case_1/stmt_3 0.554908 -0.550142 -0.087350 1.081148 1.687855 1.214479 -0.940820 0.105387 -1.361051 -0.976160 0.194498 -0.165360 0.506974 1.917845 0.153443 0.068498 0.738789 -1.191987 0.483872 -0.839203
wb_dma_ch_sel/always_40/case_1/stmt_4 1.317699 -0.390321 0.501366 0.236184 2.644226 1.770556 2.639533 1.343519 -2.551144 -0.777725 0.588529 0.274659 -1.862803 3.126038 0.188628 -0.071016 2.041393 1.335535 -0.120215 -1.879290
wb_dma_pri_enc_sub 1.449203 -0.944004 0.299945 0.227419 1.846097 0.664210 1.362235 0.866582 0.105770 -1.510433 1.275606 -0.111995 -0.419464 1.884737 1.410274 0.593947 0.266741 0.621935 -0.535214 -2.495305
wb_dma_ch_rf/reg_ch_am1_r -0.268732 2.031487 2.453538 -0.099433 0.429934 -2.041335 0.600118 2.115588 -0.333731 1.435475 -0.827491 -0.222987 1.562761 -1.052748 -0.655407 2.200564 0.119396 -1.978604 0.563687 -0.904147
wb_dma_de/assign_72_dma_err 3.044256 0.436465 -0.954868 0.505559 2.973114 1.223946 1.637690 0.581446 2.154112 -3.790852 2.045168 -1.999780 -0.456986 -1.192205 2.023442 -1.447158 2.137057 -0.412263 -0.827859 -0.882582
wb_dma_de/reg_ptr_adr_low -2.259799 1.263363 -0.880306 -0.419118 1.574151 0.079647 -1.305368 0.406853 1.349104 1.979958 0.428067 -0.161557 0.794480 4.052410 2.794038 -0.323850 -0.023952 -0.735033 -1.279298 2.314324
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.307817 -0.192093 0.376351 -0.469310 1.955444 1.281503 -0.382025 0.812192 0.087392 0.432262 0.631910 -0.449692 -1.074912 1.759779 1.504450 0.645013 2.596458 0.642419 -0.465796 -3.179511
wb_dma_de/reg_state -0.073073 1.370863 -2.233856 -1.800878 0.363723 -0.247960 1.742350 -1.312890 -4.575261 0.761859 0.038946 -1.617954 0.297001 0.624438 -1.300578 -1.814777 -0.959965 -1.927698 0.057836 4.000090
wb_dma_ch_rf/always_26/if_1 -1.088347 3.897573 2.567512 0.371916 1.685820 -2.252024 0.629852 1.413491 -1.966412 -0.484003 -2.236272 0.331168 2.644637 -0.021377 -0.522320 1.005235 0.585494 -3.286681 -2.541232 -0.893326
wb_dma_de/always_23/block_1/case_1/block_5/if_1 3.226052 2.907805 -1.634487 -1.058164 0.018962 -0.702500 6.149500 -0.160836 -4.262419 0.167141 -0.071646 0.988907 -5.737494 -0.446974 -3.029158 1.541318 -1.709251 0.191543 0.793673 3.348323
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 0.362501 -1.980696 1.368494 0.169659 2.278498 1.008806 -0.395107 2.556111 -0.838658 -3.416075 1.172992 0.758304 2.698041 2.750704 1.979419 0.965844 0.085485 -3.213763 -2.144342 -1.827356
wb_dma_ch_sel/assign_113_valid 1.641454 1.207740 -0.350891 1.987803 2.134364 1.045945 2.802490 -0.901582 0.918909 -2.448788 0.470496 0.126626 -0.617922 -1.682279 0.458528 -0.545704 1.082457 -0.517363 -2.208112 0.159138
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.288222 -1.752218 0.786784 1.656795 1.680094 1.684834 -0.103209 0.982294 0.257206 -0.865216 0.476662 -0.048960 1.568328 -0.845042 0.400518 -0.654604 1.686337 -1.149388 0.803096 0.742076
wb_dma_inc30r/always_1 4.453812 1.730185 -0.508586 0.505868 -2.718198 -3.774042 -2.017174 0.668181 2.404908 2.735070 0.660712 -3.552114 2.169959 -0.583218 -2.614318 2.464469 -0.837214 -2.404176 4.235561 -0.988895
wb_dma_de/always_23/block_1/case_1/cond -0.087737 1.467591 -2.283423 -1.948340 0.255146 -0.295590 1.780495 -1.358216 -4.757388 0.809363 0.030270 -1.565103 0.249438 0.698921 -1.383199 -1.795261 -1.118950 -2.046546 -0.051527 4.003406
wb_dma_ch_sel/assign_128_req_p0/expr_1 1.009079 3.485300 -1.686948 -2.221501 -3.754833 -3.287392 -0.012664 -2.343822 3.287244 -1.672057 -0.920581 -1.374384 -1.026947 -3.072863 0.082618 -1.773457 -1.531142 1.683910 -2.808460 0.088960
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.893869 3.035090 -1.165498 0.403531 0.467887 -0.618539 2.803435 -1.992121 0.540680 -1.543061 -0.084353 0.106612 -2.098170 -0.861045 -0.030216 0.058671 -0.487204 0.488734 -2.914062 -0.495842
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 1.420607 -0.991167 0.304859 0.256633 1.881445 0.739429 1.267154 0.850147 -0.041140 -1.431473 1.239607 -0.068594 -0.400531 1.968929 1.348983 0.630766 0.317476 0.518666 -0.443630 -2.507629
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -1.552279 3.589200 0.359273 -1.990783 -2.512076 -1.658184 0.944579 1.079708 -2.090432 3.380299 -1.597846 2.148033 -2.175279 2.711081 -1.330346 2.368396 -0.815959 -1.417865 -2.192895 2.303532
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 1.274846 0.855682 -1.786125 -2.805470 0.371681 -0.732189 -3.407248 -0.739058 2.684125 -0.165404 0.754886 -4.481231 0.301953 -1.049188 2.065017 -2.228040 2.991402 1.086046 0.605130 -3.466227
wb_dma_ch_sel/assign_148_req_p0 -0.239134 1.768765 -0.541540 1.675736 2.004587 0.047045 0.241388 -1.988563 1.189041 -1.604206 -0.571763 -0.758998 1.118233 -1.561774 1.062985 -1.578169 0.909980 -0.559164 -2.281869 -0.166011
wb_dma/wire_ndr 2.930227 2.683925 -1.637283 -2.180940 -0.203492 -1.587159 2.743334 -0.455553 3.413409 -2.290406 1.463671 -1.791780 -2.461321 -2.269602 1.610791 -0.914327 -0.207238 1.899284 -2.165187 -0.880515
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 1.418082 -0.962474 0.310374 0.229129 1.858000 0.736513 1.270873 0.836146 -0.031682 -1.461480 1.262991 -0.103142 -0.389514 1.944277 1.356963 0.643262 0.369616 0.512669 -0.495890 -2.484137
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.381196 -0.939657 0.298557 0.245799 1.882399 0.738205 1.255732 0.846997 -0.044276 -1.461948 1.231408 -0.118370 -0.387788 1.966012 1.326626 0.620352 0.348079 0.512460 -0.474405 -2.480412
wb_dma_ch_sel/always_8/stmt_1/expr_1 1.388599 -0.426848 0.494028 0.173603 2.531462 1.729945 2.691006 1.337432 -2.438771 -0.750223 0.653979 0.299471 -1.940684 3.048928 0.220374 -0.058832 2.004869 1.424285 -0.084724 -1.832319
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.100273 -0.161493 -0.081318 -1.728348 1.715141 -0.000157 -0.337565 -0.289959 -0.376973 2.982535 0.616303 -1.425039 -1.044850 2.127109 1.431055 1.336807 1.660554 1.887535 0.162054 -4.795569
wb_dma_rf/input_dma_done_all 1.141408 2.632839 -0.781474 -1.177763 -1.200068 -1.126532 1.718536 -0.238209 0.142972 -2.330593 -0.219641 1.341610 -2.229386 1.483812 0.417428 0.603148 -1.752239 -0.340672 -3.713507 0.066316
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.646397 1.358488 0.127902 -0.621632 0.170838 -0.348082 -2.007007 0.073823 -1.645944 2.398608 -1.461387 -0.007754 -0.137321 1.660546 0.047303 1.253147 1.493735 -0.403490 0.210335 0.425249
wb_dma_de/assign_66_dma_done 2.394327 2.582250 0.953620 1.012894 1.972296 -0.685748 3.981208 1.658514 -1.255927 -2.461720 0.260149 0.326944 1.137851 0.346105 -0.321937 1.308303 0.162843 -3.687878 -3.135498 0.680019
wb_dma/wire_ch4_csr -0.833522 4.331982 -0.573439 0.217274 -0.852830 -0.600185 -2.271384 0.488422 -1.025723 3.478234 -1.810978 -0.072274 -1.204046 3.152190 -1.256272 0.304443 2.100933 -2.073870 -0.000906 2.094055
wb_dma_ch_sel/input_ch3_csr 0.056128 4.101923 0.049413 2.458786 -1.129445 -0.559809 -2.731946 0.936112 -0.199930 0.736942 -2.070071 1.026261 0.017862 3.985996 -1.835379 0.205252 0.738140 -3.005545 0.025539 3.018836
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.375191 -0.146777 0.392004 -0.479429 2.048627 1.283669 -0.381115 0.846861 0.123300 0.391254 0.645779 -0.519478 -1.110837 1.795246 1.571121 0.659183 2.699165 0.646388 -0.487328 -3.252898
wb_dma_de/wire_adr1_cnt_next 2.688224 0.104072 -0.094749 -1.893061 -2.274204 -3.057159 0.605320 1.000445 1.399203 1.480361 1.093405 -2.558935 1.252579 -0.988064 -0.717858 1.672797 -1.653689 -0.349117 2.129894 -1.236710
wb_dma/wire_de_adr0 0.938708 1.388190 -1.187134 1.960803 1.849588 2.529999 -1.689137 -0.078167 -1.522917 2.727291 -0.410940 -1.437824 -1.475902 -2.023333 -2.252743 -0.151601 5.238853 -3.092139 3.197413 2.966812
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.411437 -0.980731 0.330386 0.211006 1.864057 0.739477 1.307360 0.848884 0.038991 -1.424761 1.279163 -0.061869 -0.413753 1.939760 1.373366 0.617667 0.324025 0.592206 -0.472769 -2.555218
wb_dma_de/reg_adr0_cnt 2.031428 1.796770 -0.356982 2.455167 2.377983 1.378216 -0.069645 1.094388 -0.862243 2.684061 0.235197 -1.963331 -0.062745 -2.463361 -2.002575 1.225414 4.519058 -4.477976 3.219417 2.862995
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.481090 -0.968810 0.305795 0.298014 1.921846 0.739722 1.337814 0.868813 0.072175 -1.571753 1.303939 -0.077451 -0.410655 1.929843 1.433065 0.596977 0.333706 0.572435 -0.525753 -2.519319
wb_dma/wire_am0 0.626685 -0.854933 -1.459250 1.802433 -0.817573 0.158799 0.770925 0.020514 0.512208 -1.095826 0.444641 0.814224 -1.966798 1.021255 0.072623 -0.982221 -0.106244 0.814244 0.858563 3.768530
wb_dma/wire_am1 1.597974 0.500317 0.888438 0.666389 0.367472 -1.490493 1.823619 1.374707 1.240711 0.466327 0.879892 -0.940038 1.620891 -1.037218 0.016174 1.679609 -0.712878 -1.544733 0.643831 0.041341
wb_dma_ch_sel/assign_137_req_p0/expr_1 -0.079081 1.655325 -0.536170 1.673861 1.865488 -0.053206 0.584128 -2.025887 1.413605 -1.778468 -0.461514 -0.648746 0.922664 -1.707403 1.120006 -1.518142 0.649383 -0.182992 -2.411164 -0.322867
wb_dma_ch_sel/assign_140_req_p0/expr_1 -0.087614 1.620525 -0.561658 1.794999 1.994334 0.017911 0.448904 -2.098791 1.425009 -1.895427 -0.466724 -0.720387 1.097292 -1.684873 1.168318 -1.626446 0.799221 -0.319653 -2.365060 -0.386597
wb_dma_ch_rf/always_22/if_1/if_1 0.658855 -0.826705 -1.394527 1.720349 -0.751081 0.105986 0.758131 0.105155 0.522677 -0.992088 0.476081 0.725156 -1.881892 0.942368 0.120230 -0.954754 -0.038179 0.805808 0.845387 3.620451
wb_dma_de/assign_69_de_adr0 0.952173 1.512042 -1.183615 1.850824 1.868373 2.513428 -1.772949 -0.049358 -1.609007 2.647366 -0.418752 -1.407479 -1.576470 -1.956747 -2.231738 -0.165940 5.272643 -3.084879 3.087737 2.924638
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.701822 1.456052 -1.302020 0.316935 1.309233 0.596091 0.370636 -0.169882 2.179577 -2.407713 0.846957 -1.950582 -0.013416 -3.079659 0.725775 -2.128541 1.964203 -1.138734 -0.360135 1.654696
wb_dma_wb_slv/input_slv_din -0.253979 -1.672524 -0.757254 -3.899739 -3.556182 0.160549 -1.640874 -0.340635 -1.228247 2.542111 -1.505585 -0.381498 0.226795 -3.332077 -3.538702 -0.951589 -0.454163 -0.132270 1.534531 3.630013
wb_dma_de/always_3/if_1/if_1 1.327934 0.680910 -0.388883 -2.005374 -2.293152 -4.005869 -1.459718 -0.064367 2.067133 1.542543 0.353495 -3.400738 2.755236 -1.126905 0.112518 0.504858 -1.917182 -0.198793 1.730604 -1.653563
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.296101 -0.138493 0.374923 -0.493786 1.938792 1.249295 -0.410510 0.820880 -0.006427 0.477037 0.583171 -0.487275 -1.045757 1.718964 1.460903 0.635143 2.624013 0.600638 -0.459202 -3.104061
wb_dma_ch_sel/always_47/case_1 1.522968 0.528571 0.859922 0.655449 0.324122 -1.445875 1.794564 1.294675 1.085198 0.452371 0.820226 -0.850494 1.504208 -0.912970 -0.034577 1.650117 -0.735810 -1.539777 0.614496 0.067879
wb_dma_ch_sel/assign_152_req_p0 -0.169691 1.828414 -0.595895 1.665379 1.979158 0.004060 0.209432 -2.027896 1.280811 -1.795117 -0.534762 -0.830083 1.161488 -1.656136 1.065269 -1.654087 0.891749 -0.554705 -2.346360 -0.199147
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 0.422215 -1.972857 1.335764 0.234639 2.336031 1.023596 -0.451463 2.491192 -0.896628 -3.454626 1.161414 0.721256 2.717309 2.780857 1.905627 0.991723 0.114295 -3.300149 -2.111128 -1.890486
wb_dma_de/reg_de_adr0_we -0.264552 -1.803396 0.746778 1.685925 1.724807 1.699691 -0.077746 0.957151 0.259770 -0.911084 0.508854 -0.060366 1.578696 -0.828909 0.443095 -0.662157 1.656274 -1.127455 0.737611 0.709336
wb_dma_ch_sel/assign_114_valid 1.543987 1.269261 -0.311469 2.015879 2.173824 1.068556 2.631594 -0.893283 0.711147 -2.270794 0.374912 0.092427 -0.527535 -1.493837 0.366243 -0.496789 1.200879 -0.739214 -2.108509 0.223848
wb_dma_ch_rf/assign_4_ch_am1 -0.187285 2.130915 2.515868 -0.181047 0.446667 -2.161515 0.639882 2.212801 -0.382196 1.588980 -0.860415 -0.273139 1.611512 -1.169252 -0.692268 2.303926 0.249720 -2.008522 0.600321 -0.975832
wb_dma_de/wire_dma_done_all 1.259541 2.615001 -0.871457 -1.048229 -1.124541 -1.080846 1.598284 -0.277789 0.132578 -2.551961 -0.178316 1.252732 -2.131913 1.530981 0.458354 0.556628 -1.652410 -0.416492 -3.709635 0.082851
wb_dma_de/assign_6_adr0_cnt_next 1.017644 1.654865 0.304221 0.462913 -0.709218 -0.659312 1.297806 -0.082710 0.266395 1.012013 -0.376971 0.693117 -1.117162 -2.250194 -2.168490 1.083243 -0.949559 -0.324226 0.675999 1.431638
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.223352 1.482608 -1.885220 -1.357851 -1.360772 -0.920480 -3.292535 -0.561814 3.217994 -3.310739 0.086560 -3.366075 1.403944 -3.310173 0.795835 -3.761233 1.529452 -1.048164 0.097037 1.337679
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -1.781614 2.602007 0.980064 0.362127 0.617269 -0.644981 0.590598 -0.317164 -0.427008 -1.142350 0.268680 0.267048 4.538790 -0.731751 0.999891 0.192250 -3.684329 -4.546793 -3.569465 0.904999
wb_dma_wb_slv/input_wb_data_i -1.576082 1.161791 -3.865376 1.505032 0.927762 4.031845 -8.337656 -5.903342 -3.568680 -1.612773 -1.925750 -0.732707 2.224267 2.942032 -1.129222 -2.471596 -1.491801 -3.763092 0.517313 2.153122
wb_dma_ch_rf/assign_3_ch_am0 0.608609 -0.799237 -1.371942 1.733971 -0.729876 0.120508 0.761783 0.094898 0.489113 -1.031781 0.480789 0.742652 -1.879654 0.972224 0.115333 -0.914408 -0.070536 0.790228 0.773613 3.578815
wb_dma_ch_sel/assign_126_ch_sel 1.778796 1.586709 -0.629714 -0.929542 -0.338630 -1.512133 0.798587 -1.134763 -4.126689 2.328988 -1.565691 -2.054458 0.344405 -2.681356 -3.670189 0.209318 3.240293 -2.390740 -0.256097 0.216340
wb_dma/wire_mast1_err 3.100967 0.438358 -0.970752 0.575447 3.078278 1.286003 1.553695 0.573541 2.158608 -3.935194 2.028796 -2.024450 -0.330637 -1.269402 1.993511 -1.527498 2.200649 -0.546966 -0.855268 -0.843359
wb_dma_de/wire_ptr_valid 1.123554 -0.331289 0.042255 -1.063483 2.284463 0.467355 2.683933 0.253599 -2.946142 1.993137 0.597822 -0.687595 -1.960000 3.396647 0.044980 0.611305 1.126191 2.673712 0.660040 -3.326266
wb_dma/wire_ch_sel -0.848930 -2.066706 1.860075 -1.142650 1.284853 1.368414 3.462480 1.455802 -7.272022 -0.353800 -1.843951 2.039957 -0.284840 0.967053 -2.353690 -0.051378 3.906015 -1.015852 -2.934678 -0.028466
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.049584 -0.177911 -0.052823 -1.641521 1.743213 0.093970 -0.518145 -0.235979 -0.380250 3.097118 0.584110 -1.462745 -0.993689 2.031179 1.373857 1.292188 1.843292 1.825838 0.298262 -4.672393
wb_dma_de/always_12/stmt_1/expr_1 1.886330 3.170429 -1.163194 0.306739 0.428221 -0.672226 2.768090 -1.939234 0.518459 -1.438026 -0.158037 0.056546 -2.117579 -0.843789 -0.048105 0.056917 -0.413483 0.379350 -2.916788 -0.414342
wb_dma/wire_dma_req 0.354633 -1.336814 1.447786 0.043207 2.772794 1.753298 0.950256 2.858259 -3.281066 -2.687426 0.520241 1.125881 1.110924 3.961116 0.787936 0.359916 1.433058 -2.366475 -1.864225 -1.232262
wb_dma_ch_sel/assign_136_req_p0 -0.081508 1.718228 -0.551522 1.803218 1.944105 0.070202 0.426678 -2.014881 1.318548 -1.796338 -0.496560 -0.707819 1.049928 -1.700990 1.055087 -1.613621 0.838076 -0.470751 -2.296035 -0.171367
wb_dma_ch_rf/assign_5_sw_pointer -1.001447 3.852266 2.513824 0.289498 1.667527 -2.249068 0.728330 1.389222 -1.874731 -0.588003 -2.143154 0.318914 2.580667 -0.053745 -0.454488 0.951096 0.504928 -3.190909 -2.715174 -0.951409
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 0.710408 -1.189263 0.581668 -1.322768 0.102389 0.170346 0.152010 2.473161 -0.477198 -2.343961 1.055347 1.170058 -0.592730 4.304046 1.749311 1.154890 -1.014451 -0.377562 -1.362508 -1.810758
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.207340 2.208207 2.466917 -0.139207 0.385522 -2.160929 0.588521 2.174519 -0.443455 1.541991 -0.897545 -0.290617 1.600895 -1.161587 -0.763480 2.267733 0.241276 -2.118123 0.581068 -0.942249
wb_dma_ch_sel/assign_97_valid/expr_1 2.393306 4.297853 -2.177379 3.959787 1.889718 -1.442781 -2.363279 -1.390919 3.684904 0.284264 0.186187 -2.457625 2.937387 0.574697 0.204607 0.365236 0.067348 -5.142561 0.227247 3.869279
wb_dma_de/always_9/stmt_1 -0.162238 3.502414 -1.131865 -1.325611 -3.002566 -1.764149 0.379389 -1.122432 0.013248 -1.185240 -1.440870 1.484325 -1.813609 -0.337191 -0.928970 -0.071923 -2.110226 -0.899732 -3.302661 2.543535
wb_dma_de/input_pause_req -1.358750 1.361290 0.148375 -1.107735 1.267447 2.214233 3.711026 -1.521657 -6.264374 0.690428 -1.298031 0.347946 -0.748553 -2.050407 -2.537183 -2.282663 2.788510 -0.469888 -2.702048 1.463235
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 0.462496 -1.914307 1.274980 0.183292 2.294295 0.973734 -0.400924 2.570509 -0.856325 -3.509981 1.204570 0.681840 2.664661 2.786729 1.960460 0.981017 0.098517 -3.318213 -2.124768 -1.838859
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 0.625262 -0.560657 0.716698 -1.304028 0.802539 1.242841 1.415294 2.817993 -3.148750 -1.504023 0.350192 1.511079 -2.084877 5.258030 0.414592 0.425276 0.830037 0.305326 -0.876533 -0.993533
wb_dma_de/wire_dma_busy -0.678242 -0.217796 0.920628 -2.090863 -0.616241 -1.451145 4.360916 -1.661048 -4.186983 1.716002 -1.758071 0.748701 -0.494497 -3.060683 -2.224233 0.593369 1.562844 1.153820 -3.914288 -1.310251
wb_dma_ch_sel/always_37/if_1/if_1/cond 0.666684 -1.187822 0.562370 -1.335963 0.080672 0.176111 0.118803 2.470994 -0.520333 -2.320146 1.044881 1.221502 -0.614225 4.338144 1.721354 1.179883 -0.987907 -0.364593 -1.336600 -1.832767
wb_dma_ch_pri_enc/always_2/if_1 1.501888 -0.991951 0.311979 0.194174 1.841868 0.697665 1.451122 0.912962 0.114830 -1.556465 1.351511 -0.054531 -0.485420 1.948533 1.442008 0.670005 0.259925 0.678090 -0.577365 -2.604470
wb_dma_de/always_6/if_1/stmt_1 0.448744 3.801036 -1.118215 -3.321436 -2.250200 -4.087636 2.014363 -2.141657 0.222559 0.658436 -0.626374 0.144415 -0.834088 -0.316366 0.129527 1.630286 -3.723018 0.203815 -4.868061 -1.590721
wb_dma_ch_rf/input_de_txsz_we 0.197145 0.345795 -0.294822 -0.269725 -2.898016 -1.454958 1.790543 -1.312091 1.778588 -4.408561 -0.489291 2.615194 -1.003114 -1.123985 0.428569 -0.321199 -3.884340 1.134725 -4.363288 0.415680
wb_dma_wb_if/input_wb_addr_i -1.417203 2.683791 -0.459112 -0.724635 -1.058424 -0.223525 -5.344927 -1.793052 -6.310137 0.026517 -3.232667 0.666244 0.574133 -0.724837 -4.623200 -2.318455 -0.464055 -3.175529 0.290099 0.195233
wb_dma_ch_sel/always_7/stmt_1 0.743134 -1.161717 0.535038 -1.327357 0.097172 0.136375 0.221944 2.468309 -0.406862 -2.370093 1.130393 1.149548 -0.639558 4.252045 1.784710 1.173134 -1.011101 -0.303072 -1.402744 -1.877615
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -0.463811 2.134520 -1.746396 -2.616612 -0.202852 0.136003 0.818239 1.408873 -2.104432 4.172602 1.991164 -2.473204 1.030402 1.189398 -0.393885 -1.737784 0.734019 -3.451376 0.247819 4.506369
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.169088 0.991143 -1.928772 -2.432343 -0.527833 0.206061 1.064650 1.727222 -1.632304 -5.659163 0.741633 0.438360 -4.846215 4.789717 0.829298 -1.515218 -0.261388 1.436257 -0.937116 -0.190757
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.491508 1.393159 -1.976081 -1.377201 -1.461010 -0.941233 -3.246809 -0.575683 3.400535 -3.542305 0.154525 -3.437502 1.295893 -3.396548 0.819503 -3.755599 1.422827 -0.952738 0.189845 1.321440
wb_dma_ch_rf/always_4/if_1/block_1 -2.770123 3.906496 0.265478 -0.504770 -0.598263 1.350304 -1.719372 0.054769 -3.540411 5.734960 -1.648854 1.531513 -1.972265 4.140841 -1.099227 1.977306 0.868360 -0.469633 -0.252517 0.649053
wb_dma_de/reg_dma_abort_r 3.112800 0.495548 -0.981426 0.435820 3.036889 1.224284 1.685519 0.624594 2.130610 -3.855500 2.032253 -2.001557 -0.474095 -1.168884 2.034979 -1.442611 2.176050 -0.515579 -0.906411 -0.922337
wb_dma_ch_sel/input_ch2_txsz 0.656212 -1.158453 0.580132 -1.303219 0.073268 0.175475 0.125504 2.439710 -0.532595 -2.267149 1.030704 1.179814 -0.583757 4.198206 1.694062 1.122015 -0.951116 -0.405183 -1.322954 -1.719684
wb_dma_ch_sel/input_ch5_csr -0.689502 4.261164 -0.552490 0.240195 -0.821995 -0.574421 -2.214946 0.451869 -1.260067 3.185392 -1.836666 -0.044065 -1.235817 3.375394 -1.312057 0.308595 2.015055 -2.082189 -0.077474 1.790707
wb_dma_ch_sel/assign_150_req_p0 -0.060445 1.571944 -0.566157 1.845505 2.019910 0.073433 0.437974 -2.020677 1.564868 -1.994148 -0.423637 -0.723138 1.164827 -1.809394 1.244135 -1.675602 0.808706 -0.368055 -2.388788 -0.264204
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.284215 -1.787776 0.766596 1.667671 1.706184 1.700498 -0.121948 0.997749 0.291369 -0.915143 0.533321 -0.044410 1.570313 -0.825930 0.397039 -0.634254 1.649410 -1.142037 0.774150 0.714338
wb_dma_ch_sel/assign_155_req_p0 -0.094143 1.714197 -0.560268 1.725513 1.960323 -0.021660 0.433226 -2.029430 1.350464 -1.785673 -0.491014 -0.687411 1.035314 -1.556315 1.119924 -1.535816 0.731563 -0.383653 -2.372020 -0.350973
wb_dma_ch_sel/always_43/case_1/stmt_4 1.477991 -0.952946 0.319408 0.207269 1.880404 0.698466 1.354966 0.857038 0.100215 -1.538813 1.319817 -0.079749 -0.426243 1.933819 1.442545 0.643487 0.262185 0.603495 -0.513964 -2.570048
wb_dma_ch_sel/always_43/case_1/stmt_3 0.635364 -1.207264 0.615161 -1.351969 0.122212 0.212738 0.156805 2.487565 -0.567587 -2.254961 1.049413 1.211614 -0.593624 4.367573 1.752923 1.180026 -0.966342 -0.362875 -1.350408 -1.843557
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.151278 -0.829726 0.186948 -0.513649 -0.079077 0.669354 -2.053174 1.776889 -1.926872 -1.828547 0.010550 1.167963 0.314387 4.419209 0.560654 0.637010 -0.659996 -2.126557 -0.408942 -0.192538
wb_dma_ch_sel/always_43/case_1/stmt_1 1.230259 3.347453 -0.754662 -1.067980 -0.454033 -1.772904 1.115015 -1.110273 -0.520770 -3.116097 -0.493181 0.947421 -0.283683 1.005306 0.400386 0.945249 -2.318963 -2.298957 -5.343080 -0.785667
wb_dma_de/always_19/stmt_1/expr_1 1.054875 -1.292220 1.548982 -2.345128 -0.549487 -0.382283 1.847195 3.892693 -0.454115 0.533798 1.418874 -1.940012 1.896097 -3.093747 -0.244204 0.660012 2.058517 -2.656666 1.510787 0.946174
wb_dma_ch_rf/wire_ch_err_we 3.046624 0.489740 -0.951932 0.525756 3.017605 1.276593 1.576625 0.585797 2.057247 -3.758843 2.003592 -2.022977 -0.395387 -1.206539 1.960286 -1.479926 2.230133 -0.526116 -0.759168 -0.873654
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.560128 -0.370053 0.305689 -2.419489 -0.237490 -0.663531 1.580769 -1.133646 -4.535685 0.998170 -1.596730 -0.466415 0.207583 -2.887698 -2.302500 -0.597956 2.401084 -0.126512 -2.019276 -0.668948
wb_dma_rf/wire_ch1_adr1 -0.244873 -0.087853 -0.399934 -1.268472 -0.216171 -1.268127 0.132621 -1.052927 -0.495211 2.793930 0.082062 -0.990958 -0.033673 0.418848 -0.064705 0.773219 -0.908675 1.383929 0.783731 -1.728792
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 1.613128 2.968709 -4.215365 3.569449 3.434047 1.081714 -0.171012 -3.549824 0.221567 -0.403251 -0.192340 -1.179529 -2.752584 4.048291 0.352491 -2.406070 -0.090842 0.962549 1.578602 3.576266
assert_wb_dma_wb_if/input_pt_sel_i -1.716963 3.508596 0.441066 -1.771748 -2.702569 0.813666 -1.679363 0.110498 -1.884352 3.528360 -0.762421 0.409017 -2.174529 1.208299 -0.950789 0.889664 1.952334 -1.338093 -0.841194 -0.039039
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 3.059617 1.044941 -1.732967 -1.218215 -1.389163 0.057327 -1.094749 0.684635 2.862784 -3.719749 1.038772 -2.736035 -0.276193 -3.292264 0.027554 -2.689114 1.942283 -1.274593 0.561258 1.916515
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 1.436033 -0.932604 0.283507 0.253015 1.860458 0.741454 1.273360 0.811659 -0.008121 -1.505282 1.253070 -0.078256 -0.407434 1.915296 1.346256 0.583278 0.334935 0.522933 -0.493026 -2.502414
wb_dma_rf/input_paused -2.411818 0.728066 0.303554 -0.105978 -0.277659 1.924432 0.241147 -0.530806 -1.660077 0.943121 0.341557 1.048789 0.732619 0.134863 -0.244607 -0.820487 -2.162550 -0.853048 -0.273938 1.638536
wb_dma/wire_mast0_adr -3.659779 1.720355 -1.184721 -0.559110 1.548119 -0.931205 -3.378165 -0.736762 2.250368 1.994173 -0.258873 -1.061634 2.388231 3.864256 3.726227 -1.530048 -0.442701 -0.419597 -1.680167 1.746735
wb_dma_ch_pri_enc/inst_u8 1.452778 -1.010363 0.338697 0.225927 1.833121 0.699466 1.401016 0.869966 0.141787 -1.494221 1.293845 -0.060898 -0.437056 1.834942 1.426825 0.656320 0.255672 0.694128 -0.523025 -2.541183
wb_dma_ch_sel/assign_148_req_p0/expr_1 -0.011045 1.712711 -0.543617 1.722070 1.921431 -0.054720 0.580278 -2.021575 1.448404 -1.879094 -0.393045 -0.730687 1.018306 -1.639908 1.197840 -1.520438 0.722127 -0.322270 -2.469766 -0.372768
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.701560 0.930540 -0.113952 1.675086 -1.313722 -0.339044 0.981912 -2.716357 -0.033970 -1.043273 -1.553078 1.722477 -0.081834 -2.556435 -1.490326 -0.433606 -1.696449 0.271956 -2.102674 1.135464
wb_dma_ch_arb/always_2/block_1 2.520874 1.638441 -1.145090 -4.513194 -0.313305 -1.519335 -1.846111 2.541624 -0.026059 0.638398 1.081746 -5.531580 0.745080 0.863313 1.202157 -1.478438 3.965429 -1.324684 1.506509 -2.521482
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.235964 2.617124 -0.818159 -1.067067 -1.154011 -1.105805 1.786438 -0.273193 0.170372 -2.503962 -0.160061 1.347795 -2.198256 1.438188 0.463813 0.594131 -1.709665 -0.350859 -3.742885 0.062491
wb_dma_ch_sel/always_40/case_1/cond 1.242175 -0.450889 -0.010218 -1.001967 2.264357 0.395954 2.812289 0.235044 -2.726346 1.750416 0.739973 -0.709119 -1.892916 3.347305 0.179880 0.595359 0.991731 2.735944 0.611568 -3.457617
wb_dma_ch_rf/assign_22_ch_err_we 2.983615 0.393069 -0.959164 0.612481 3.078627 1.355294 1.515927 0.568467 2.095021 -3.855003 1.964163 -1.996201 -0.318946 -1.234528 1.947690 -1.545033 2.237174 -0.568379 -0.786951 -0.828703
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.338024 1.471494 -1.928855 -1.491679 -1.545902 -1.015745 -3.240777 -0.433372 3.194917 -3.240080 0.108640 -3.335835 1.277336 -3.174322 0.774397 -3.616830 1.446208 -0.951251 0.180742 1.280000
wb_dma_ch_rf/wire_pointer -0.532400 2.136211 0.245478 -0.667477 0.938248 2.101732 2.372502 0.195710 -4.526373 5.217370 0.132259 1.094014 -3.357378 5.473624 -1.274884 1.093459 0.300054 2.247162 0.210314 -2.177502
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.417071 -0.923827 0.298000 0.204279 1.870416 0.718804 1.349500 0.837532 -0.004624 -1.455158 1.251776 -0.085364 -0.443562 1.936285 1.353740 0.622919 0.288530 0.556674 -0.506551 -2.530225
wb_dma_ch_pri_enc/wire_pri19_out 1.449393 -0.922433 0.302731 0.172749 1.876768 0.723877 1.355423 0.892125 0.033107 -1.476686 1.249087 -0.079114 -0.449235 1.933282 1.365976 0.651721 0.346635 0.601487 -0.541739 -2.550163
wb_dma_ch_sel/assign_5_pri1 0.840757 -0.371733 0.364766 -0.822746 0.210988 -0.465778 2.195407 0.745209 1.373047 -0.501367 1.074895 0.069561 -0.938091 0.024235 1.222569 0.563538 -0.411720 1.705574 -0.953453 -1.663181
wb_dma_rf/inst_u26 2.999093 0.522896 -0.993047 0.579966 3.067549 1.319625 1.437015 0.556283 1.952933 -3.792713 1.913527 -1.988113 -0.349465 -1.071366 1.938423 -1.496398 2.181591 -0.642751 -0.829044 -0.821636
wb_dma_rf/inst_u27 2.996437 0.335419 -0.977895 0.701135 2.999624 1.372226 1.395048 0.480910 2.133913 -3.997928 1.939757 -1.974925 -0.216144 -1.366527 1.951729 -1.636363 2.204490 -0.605711 -0.789980 -0.725725
wb_dma_de/always_23/block_1/case_1/block_10 0.457242 -1.870605 1.297401 0.121495 2.250116 0.915403 -0.379781 2.481440 -0.856374 -3.455864 1.192678 0.706998 2.649372 2.739762 1.925199 0.982735 0.006006 -3.232101 -2.178617 -1.904657
wb_dma_de/always_23/block_1/case_1/block_11 0.413526 -2.872049 1.326511 0.364886 1.705958 1.810171 0.127184 3.314873 -0.122137 -3.092934 1.569327 1.099450 0.890828 3.226412 2.095106 0.487536 0.598622 -1.359781 -0.578776 -1.089719
wb_dma_rf/inst_u22 3.082434 0.439479 -0.976683 0.443601 2.894677 1.191832 1.654035 0.549584 2.209151 -3.846283 2.004149 -1.948601 -0.465214 -1.274900 1.992284 -1.476235 2.071933 -0.350680 -0.872650 -0.923426
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.746243 1.362278 -1.334450 0.341465 1.270121 0.575442 0.307625 -0.278383 2.224267 -2.631779 0.831713 -1.951621 0.035640 -3.156626 0.719797 -2.170879 1.864598 -1.096022 -0.422053 1.640823
wb_dma_rf/inst_u20 3.030392 0.561724 -0.971721 0.440609 3.020668 1.270548 1.550560 0.570805 2.061219 -3.675765 1.982225 -2.021938 -0.388774 -1.221783 1.957365 -1.459554 2.233780 -0.580313 -0.804155 -0.789369
wb_dma_de/assign_86_de_ack 0.415171 -1.206353 1.377217 0.027296 2.841616 1.877261 0.998796 2.814174 -3.404948 -2.653549 0.454024 1.058612 1.014547 3.864312 0.647815 0.210150 1.724185 -2.340990 -1.781682 -1.140588
wb_dma_rf/inst_u28 3.068044 0.526470 -0.992461 0.482713 3.086402 1.236940 1.649988 0.614505 2.177487 -3.760661 2.034580 -2.045925 -0.406229 -1.251044 1.992190 -1.442216 2.256585 -0.526282 -0.859415 -0.863987
wb_dma_rf/inst_u29 3.055898 0.519944 -0.964370 0.439142 3.008155 1.229143 1.639445 0.594667 2.142615 -3.768577 2.028278 -1.974761 -0.447533 -1.240861 1.985170 -1.473578 2.173096 -0.442781 -0.842865 -0.903054
wb_dma_ch_sel/always_1/stmt_1 0.382367 -1.307858 1.453570 0.167155 2.919399 1.879311 0.991615 2.843391 -3.257035 -2.678573 0.556777 1.032418 1.166475 3.756318 0.741140 0.288925 1.657526 -2.387698 -1.773752 -1.204837
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -2.033312 0.623091 0.847472 -0.094814 -2.539237 -0.793560 0.084172 0.144522 -1.790887 0.546000 -1.697482 3.257112 -0.391443 2.014019 -1.166878 1.493802 -2.273682 -1.035912 -2.247522 1.670354
wb_dma_ch_sel/assign_142_req_p0/expr_1 -0.164748 1.676984 -0.490179 1.727800 1.991732 -0.038622 0.475396 -2.040543 1.490365 -1.851981 -0.500778 -0.682531 1.135350 -1.733163 1.236427 -1.614921 0.721522 -0.319716 -2.488603 -0.374998
wb_dma_rf/inst_check_wb_dma_rf -3.062772 2.667435 1.821634 -0.872537 0.429096 -2.668452 -2.029396 -0.521327 -3.031603 1.780588 -2.648548 0.943673 0.542923 0.380947 -0.577060 1.754831 0.604503 -1.338194 -1.286704 -2.882328
wb_dma_rf/reg_wb_rf_dout -2.897426 5.208773 0.232760 -2.976424 0.108923 1.997193 -3.564291 -4.243194 -7.757464 4.210772 -4.429054 1.105029 0.050351 -3.959338 -6.404315 0.954147 -1.909378 -3.691647 0.315397 0.722881
wb_dma/input_dma_req_i 0.480564 -1.302938 1.427154 0.129348 2.873170 1.770965 1.103321 2.835676 -3.056093 -2.852428 0.584939 1.055979 1.180306 3.718072 0.867129 0.287425 1.519412 -2.352434 -1.930616 -1.237793
wb_dma_de/input_am1 1.511256 0.493417 0.878282 0.650593 0.314230 -1.447290 1.751032 1.317249 1.093628 0.522246 0.802333 -0.855184 1.531897 -0.957610 -0.057846 1.655584 -0.782536 -1.475263 0.684956 0.096289
wb_dma_de/input_am0 0.652465 -0.888503 -1.386079 1.871552 -0.765070 0.192740 0.746190 0.023466 0.557557 -0.994369 0.501085 0.749791 -1.877026 0.892451 0.055971 -0.952459 -0.104864 0.806590 0.978465 3.693781
wb_dma_ch_sel/reg_next_start -0.328052 2.435497 1.160815 0.406879 0.520789 0.126316 2.506068 0.801743 -0.925764 -1.148755 0.984904 0.910900 3.024303 -0.674848 0.204407 1.309261 -3.302778 -4.893470 -3.133566 1.457847
wb_dma_ch_sel/input_ch4_csr -0.884929 4.175039 -0.468975 0.134434 -0.664069 -0.549773 -2.155570 0.480831 -1.227923 3.485969 -1.740171 -0.053557 -1.096985 3.392032 -1.138195 0.486494 1.987556 -2.073029 -0.164143 1.685086
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.915999 -0.435395 0.377302 -0.830419 0.260294 -0.484507 2.328630 0.770666 1.454402 -0.598112 1.174591 0.050104 -0.963176 0.082683 1.337953 0.562126 -0.420838 1.835217 -1.029345 -1.786711
wb_dma_ch_sel/assign_107_valid 1.606275 1.328496 -0.356325 1.869115 2.006232 0.946291 2.735247 -0.882698 0.890053 -2.281369 0.413195 0.068034 -0.635562 -1.706829 0.401788 -0.528788 1.157245 -0.587592 -2.134433 0.265344
wb_dma/wire_next_ch 2.223604 2.594607 1.001488 0.977778 1.824716 -0.653436 4.061004 1.567977 -1.564972 -2.342526 0.092856 0.521597 0.977024 0.354879 -0.518846 1.231830 0.100806 -3.617972 -3.219485 0.780169
wb_dma_rf/wire_ch2_txsz 0.705513 -1.134999 0.534847 -1.292971 0.118070 0.212882 0.073862 2.443204 -0.560615 -2.256157 1.032315 1.131352 -0.579619 4.282428 1.662977 1.126045 -0.923071 -0.480898 -1.290310 -1.789820
wb_dma_ch_rf/wire_ch_am0 0.643053 -0.851472 -1.437844 1.836146 -0.816575 0.167672 0.761616 0.001463 0.516355 -1.081193 0.463704 0.828647 -1.970902 0.981560 0.043558 -0.977485 -0.135055 0.796628 0.878218 3.806487
wb_dma_ch_rf/wire_ch_am1 -0.356736 2.053732 2.355259 -0.212486 0.282826 -2.016297 0.353757 2.084829 -0.440301 1.559696 -0.934992 -0.235240 1.420135 -1.053064 -0.767190 2.073720 0.236879 -1.859008 0.733262 -0.764624
wb_dma/wire_ch6_csr -0.729863 4.343711 -0.634695 0.115439 -0.882501 -0.725835 -2.232069 0.526829 -1.005333 3.465530 -1.730983 -0.183696 -1.239262 3.303124 -1.200035 0.316654 2.046417 -2.035255 -0.036371 1.907205
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.402171 -0.943848 0.309375 0.192217 1.819578 0.697257 1.345065 0.851440 0.044438 -1.412933 1.252746 -0.084142 -0.441041 1.910663 1.373710 0.626366 0.321791 0.581178 -0.506422 -2.552096
wb_dma_de/input_csr 6.772615 0.760582 -3.270677 1.016089 -0.956265 2.337373 -0.416505 1.518190 -0.412090 -7.704738 1.100701 -0.565766 -5.163459 1.817509 -2.188460 -2.576173 1.170697 -1.033735 3.225253 3.558382
wb_dma_de/reg_read 1.181857 2.773539 -0.846105 -1.160251 -1.181857 -1.083468 1.603526 -0.338529 -0.000749 -2.310610 -0.289029 1.283030 -2.273991 1.491722 0.299423 0.584864 -1.624917 -0.484453 -3.659930 0.211070
wb_dma/input_wb1_cyc_i -1.700661 3.356758 0.473010 -1.767277 -2.870123 0.860374 -1.638127 0.160769 -1.834716 3.484901 -0.716997 0.424740 -2.178833 1.204715 -0.987313 0.933711 1.852933 -1.305239 -0.734403 -0.075718
wb_dma_ch_rf/wire_ch_adr0_we 0.887709 1.366056 -1.179975 1.918015 1.875463 2.543954 -1.811016 0.009554 -1.543107 2.582012 -0.427317 -1.417277 -1.471226 -1.966591 -2.165112 -0.194738 5.295237 -3.141468 3.110964 3.010193
wb_dma_ch_sel/assign_140_req_p0 -0.097445 1.749874 -0.583341 1.649321 1.890083 -0.071330 0.386491 -2.087816 1.396715 -1.819246 -0.494002 -0.761945 1.054106 -1.739927 1.108438 -1.606160 0.750271 -0.408757 -2.376275 -0.207674
wb_dma_rf/wire_ch3_txsz 1.435782 -0.914314 0.300316 0.181280 1.847072 0.703763 1.355210 0.851746 0.039900 -1.452508 1.293800 -0.084272 -0.445262 1.911988 1.360974 0.640696 0.309956 0.567933 -0.501456 -2.535014
wb_dma_rf/input_wb_rf_din -1.820962 1.677189 -4.035085 2.150263 0.675979 3.407589 -8.269398 -6.760357 -4.035779 -1.143911 -2.855776 -0.513181 2.516554 2.630340 -1.856142 -2.172043 -1.211549 -4.465178 -0.040157 2.910365
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 0.848716 1.250446 -1.217877 2.036364 1.853527 2.629669 -1.718946 -0.081861 -1.580929 2.587914 -0.429832 -1.365015 -1.493338 -2.024212 -2.195871 -0.188743 5.194201 -3.055986 3.239926 3.067819
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.576905 0.441507 -0.272748 -0.155568 -0.074578 -1.006964 -2.236206 -1.171206 0.704922 0.281182 -0.828657 -0.832133 1.688086 -0.200666 0.805695 -1.131781 -0.410668 0.258609 -0.267077 -0.481601
wb_dma_pri_enc_sub/reg_pri_out_d1 1.458254 -0.927711 0.316720 0.201615 1.809430 0.702063 1.377447 0.854932 0.138012 -1.525317 1.311004 -0.116043 -0.413776 1.834850 1.432808 0.617750 0.284782 0.617994 -0.521540 -2.497131
wb_dma_ch_rf/always_19/if_1/block_1 -1.449270 0.939821 0.589265 1.402026 -0.945521 -0.283777 1.192948 -1.540312 -1.340715 1.539967 -1.641647 2.066004 -0.270826 -0.447396 -1.657476 0.965666 -1.047757 -0.141622 -1.397932 1.097645
wb_dma_ch_rf/always_2 1.119341 -0.382240 0.015511 -1.021809 2.291485 0.501612 2.529206 0.193508 -2.957508 1.892809 0.561734 -0.727018 -1.810146 3.270314 -0.009933 0.555136 1.108608 2.574997 0.662840 -3.353795
wb_dma_ch_rf/always_1 -1.720545 -0.877979 1.351641 3.117916 0.751445 1.391363 1.046485 -0.556755 -1.027200 0.647569 -1.094630 1.960576 1.309342 -1.234581 -1.205617 0.296354 0.637077 -1.248356 -0.558129 1.805159
wb_dma_ch_sel/always_9/stmt_1 1.465376 -0.995098 0.299636 0.244911 1.853428 0.709333 1.396822 0.865236 0.125783 -1.563850 1.291936 -0.087197 -0.414001 1.867777 1.410622 0.597962 0.281025 0.628781 -0.521145 -2.537750
wb_dma_ch_rf/always_6 -0.204182 1.166256 -2.149995 -2.504102 -0.702302 -0.016317 -0.054368 1.280216 -2.737900 2.536948 1.702076 -2.067942 0.135227 2.078775 -0.421099 -1.924633 0.138041 -2.822247 1.340518 4.189186
wb_dma_ch_rf/always_5 -1.666329 1.287219 0.140030 -0.604503 0.179682 -0.351407 -2.030470 0.017383 -1.616003 2.445654 -1.437645 0.008519 -0.095996 1.693607 0.064934 1.275405 1.424182 -0.383518 0.206821 0.358416
wb_dma_ch_rf/always_4 -2.755718 3.959429 0.112205 -0.377281 -0.442768 1.422130 -1.898825 -0.140622 -3.584730 5.498293 -1.646487 1.418126 -1.797428 4.156718 -1.094084 1.866436 0.799258 -0.675148 -0.281859 0.691976
wb_dma_ch_rf/always_9 3.025347 0.440752 -0.928304 0.467420 3.021273 1.241197 1.644058 0.603115 2.175502 -3.785310 2.001244 -2.003167 -0.395083 -1.301762 1.981893 -1.517046 2.219884 -0.476192 -0.868098 -0.871605
wb_dma_ch_rf/always_8 -1.255394 0.618620 0.397780 -1.374135 -0.662865 -1.133514 2.351826 -2.302894 -5.505909 2.099858 -2.771392 0.515212 0.265244 -2.893567 -3.290027 0.074120 2.109551 -0.778422 -3.180726 0.320064
assert_wb_dma_rf/input_wb_rf_dout -3.041591 2.694140 1.798391 -0.881979 0.403383 -2.722144 -1.924990 -0.462951 -2.891656 1.696170 -2.585132 0.969296 0.419228 0.411028 -0.504439 1.742943 0.580926 -1.244522 -1.313198 -2.844180
wb_dma/wire_wb1_addr_o 1.459900 -0.437610 -0.555465 -1.372457 -2.585690 -0.528032 -1.363274 0.793371 0.892118 -1.548931 0.272616 -0.863861 -0.211330 -0.462372 -0.622914 -0.709610 -0.002316 -0.172614 0.895503 0.324633
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.420707 -0.954470 0.278712 0.163316 1.804374 0.657246 1.351565 0.875241 0.066090 -1.450257 1.272556 -0.085567 -0.454072 1.864935 1.392788 0.640816 0.312280 0.643973 -0.527335 -2.488400
wb_dma_wb_slv/always_3/stmt_1/expr_1 -0.131962 1.676587 -1.021796 -2.458938 1.164653 -3.400289 -4.366621 -1.031340 -4.133979 1.187460 -3.970392 -1.718834 -0.274848 1.302605 -1.355488 2.712058 3.601258 -1.815553 1.164631 0.331265
wb_dma_ch_sel/assign_154_req_p0 -0.077822 1.821419 -0.654306 1.621750 1.890415 -0.161799 0.362041 -2.113828 1.520616 -1.835133 -0.454433 -0.846243 1.107791 -1.746237 1.194225 -1.702231 0.754784 -0.342289 -2.434543 -0.279703
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -0.121959 1.716817 -0.978423 -2.400995 1.388696 -3.286762 -4.645128 -1.001097 -3.941708 1.261942 -3.995916 -1.832246 -0.136725 1.455191 -1.194198 2.782743 3.734131 -1.769495 1.273110 0.195559
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.489158 -1.187944 -1.006645 1.997987 1.012783 0.442588 -2.825277 -2.327317 3.005124 -4.965738 -0.185249 -1.484850 3.406588 -3.817731 1.614701 -4.011684 -0.127706 -0.368184 -0.741418 0.467315
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.931925 -0.416279 0.410007 -0.831631 0.259160 -0.490950 2.352316 0.804259 1.438834 -0.603763 1.164061 0.067744 -0.990555 0.078122 1.297849 0.586732 -0.414895 1.810677 -1.041431 -1.753407
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.276341 -0.127981 0.378947 -0.491837 1.897752 1.252488 -0.432101 0.776619 0.050495 0.444048 0.543974 -0.415175 -1.052423 1.729504 1.476437 0.609118 2.535780 0.612112 -0.572898 -3.130085
wb_dma_wb_slv/reg_slv_dout -1.699333 1.371487 -3.809326 1.165792 0.843442 3.983422 -8.352554 -5.853849 -3.902312 -1.281166 -2.093267 -0.823002 2.201155 2.611824 -1.411704 -2.440784 -1.321737 -3.936728 0.532474 2.255499
wb_dma_ch_pri_enc/always_2 1.481602 -1.014037 0.304139 0.233720 1.919692 0.696797 1.448114 0.887433 0.159044 -1.605092 1.364148 -0.088644 -0.418919 1.925642 1.487297 0.616559 0.265884 0.634048 -0.576387 -2.589902
wb_dma_ch_pri_enc/always_4 1.456116 -0.986468 0.329493 0.237360 1.851130 0.674701 1.388227 0.853291 0.089771 -1.470484 1.295698 -0.059564 -0.425153 1.868114 1.390390 0.635104 0.262945 0.605160 -0.500199 -2.536263
wb_dma/inst_u3 -3.528007 4.048021 -0.473057 -2.962285 -1.321136 0.052974 -3.741042 -0.092468 -5.130755 3.645923 -2.264323 0.274598 -2.109707 2.235567 -1.511095 -0.375991 1.566107 -2.154126 0.750205 1.706198
wb_dma_wb_slv/always_1/stmt_1 -0.321664 2.184958 -1.218690 0.301752 -1.601558 1.045062 -5.970241 -3.564620 -6.552852 -0.948973 -3.151550 0.189579 1.050261 -1.191119 -5.422265 -1.370497 -0.567915 -4.177237 1.029141 0.287538
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.310873 1.556368 -1.887355 -1.497730 -1.374416 -0.905981 -3.180264 -0.390386 3.154191 -3.031997 0.120670 -3.405187 1.254972 -3.162600 0.754019 -3.562332 1.635416 -1.072898 0.222147 1.346873
wb_dma_rf/wire_ch0_am0 0.634398 -0.831766 -1.432474 1.751233 -0.792015 0.173363 0.738002 0.048427 0.477342 -1.123429 0.472316 0.776019 -1.920762 1.014539 0.070423 -1.029445 -0.115429 0.802392 0.808110 3.709502
wb_dma_rf/wire_ch0_am1 -0.338765 2.147877 2.544982 -0.165175 0.364499 -2.063308 0.618474 2.131872 -0.450835 1.425346 -0.979595 -0.133285 1.541662 -1.216789 -0.798453 2.180388 0.209591 -1.967094 0.542689 -1.011514
wb_dma_wb_mast/wire_mast_drdy -0.286453 1.275339 -1.354706 -1.488387 2.462715 0.747366 -0.927373 2.439355 2.786865 -2.054505 1.985416 -0.693022 0.143189 4.724677 4.760395 -1.135181 0.785501 -1.790583 -2.634268 2.097882
wb_dma_wb_if/wire_mast_pt_out -2.642133 1.361364 1.040977 -2.384973 0.147976 -0.857143 -1.090225 1.177914 -2.670813 1.412181 -1.608213 1.203942 -0.064373 0.496827 -0.478820 -1.359897 0.418203 -0.231819 -1.998204 -0.149657
wb_dma_ch_sel/assign_95_valid/expr_1 2.310377 3.651588 -1.951104 3.171256 0.718218 -1.682819 -3.071577 0.157621 3.969208 -0.834449 0.495031 -1.591660 2.913379 2.277318 0.739707 0.892976 -0.928170 -5.983558 -0.087618 4.524381
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.434900 -0.943975 0.318325 0.154125 1.811459 0.658538 1.345079 0.884486 0.085500 -1.431855 1.255365 -0.059308 -0.471965 1.880828 1.403168 0.652948 0.265819 0.617181 -0.552020 -2.514100
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.431334 -0.945385 0.296322 0.216379 1.839348 0.731659 1.316358 0.847466 -0.002668 -1.458877 1.279031 -0.085116 -0.449468 1.960042 1.389664 0.644139 0.323449 0.587301 -0.517497 -2.505844
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.390140 -0.922862 0.262855 0.243975 1.868941 0.734600 1.258820 0.842030 -0.037576 -1.433942 1.216843 -0.104028 -0.394237 1.946192 1.342919 0.621829 0.372546 0.458522 -0.462743 -2.466726
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 1.260485 0.882047 -1.757826 -2.916138 0.269457 -0.778000 -3.345699 -0.687782 2.701011 -0.209770 0.745897 -4.456334 0.253974 -1.209581 2.061725 -2.220683 2.987555 1.140751 0.480327 -3.449207
wb_dma/constraint_slv0_din -2.460832 1.122554 0.285723 -0.151953 1.511261 2.209934 -0.837227 -2.559153 -3.401220 0.037658 -1.260121 0.382570 1.191016 -1.224194 -0.676899 -0.629375 -0.661597 -0.777437 -0.919309 -0.288664
wb_dma_de/always_4/if_1/if_1 1.937936 3.023797 -1.139139 0.361548 0.495049 -0.630832 2.806797 -1.923700 0.598138 -1.574368 -0.039674 0.033016 -2.083464 -0.827632 0.034286 0.051160 -0.439318 0.439629 -2.951951 -0.513712
wb_dma_rf/always_2 -1.312984 2.042684 0.246942 1.388237 3.616866 3.971117 2.477336 -2.561260 -4.541803 -0.902891 -1.423568 0.872416 -0.981042 -1.248442 -1.267837 -1.656239 1.867587 0.142487 -1.754177 0.408419
wb_dma_rf/inst_u24 3.093860 0.429643 -1.010949 0.470488 2.949249 1.207423 1.657129 0.567553 2.273752 -3.901185 2.049463 -1.994355 -0.419561 -1.334130 2.000689 -1.498331 2.098131 -0.406631 -0.895427 -0.893395
wb_dma_rf/always_1 -2.787621 5.372160 0.186946 -3.004469 0.197521 1.961176 -3.286355 -4.203445 -7.903043 4.436397 -4.467675 1.060699 -0.070175 -3.933996 -6.469007 1.134725 -1.726213 -3.699133 0.341123 0.821535
wb_dma_ch_sel/always_38 -1.720428 2.813204 0.879255 0.269939 0.463447 -0.605182 0.867824 -0.350739 -0.343504 -0.977506 0.371471 0.265217 4.297590 -0.861851 0.920870 0.147471 -3.839814 -4.403937 -3.485685 1.012557
wb_dma_ch_sel/always_39 2.947129 2.576871 -1.593842 -2.130991 -0.150291 -1.570867 2.765692 -0.407283 3.379788 -2.290344 1.470475 -1.807285 -2.496040 -2.255373 1.645336 -0.926211 -0.226252 1.946719 -2.128424 -0.961197
wb_dma_ch_sel/always_37 2.834038 1.249509 -0.627967 -0.692976 -0.491121 -0.740052 1.803677 -0.354663 -4.429965 2.002310 -1.020349 -1.527571 -0.667784 -2.715083 -4.329156 0.829705 3.863676 -2.893543 0.018428 0.951629
wb_dma_rf/inst_u23 3.046724 0.632403 -1.012272 0.375955 2.903785 1.148596 1.554942 0.533483 2.047477 -3.699451 1.949611 -2.017287 -0.508967 -1.188765 1.941059 -1.438093 2.129813 -0.500502 -0.869965 -0.810776
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 5.560773 2.279982 -2.912114 -1.614125 -2.941001 -1.907452 1.742064 -0.125648 -0.818105 -2.097082 0.770613 -1.419902 -3.938456 -0.431547 -2.489868 1.121341 -2.231000 -1.309168 2.055103 1.773376
wb_dma/wire_ch0_adr0 2.347250 -1.362809 -2.104214 5.619175 2.834727 3.066126 -3.037549 -0.903578 0.719555 -2.293499 0.646689 -1.639667 1.128991 0.918867 -0.282810 -1.720485 3.428217 -3.082926 3.505419 2.670172
wb_dma_rf/inst_u21 2.995417 0.527594 -0.961578 0.458350 2.952846 1.234072 1.578763 0.583625 2.078002 -3.593694 1.983243 -2.008368 -0.469630 -1.220505 1.881823 -1.419637 2.200392 -0.455143 -0.723771 -0.841959
wb_dma_rf/wire_ch3_adr0 -2.098078 0.955045 0.543047 -3.843629 0.222164 0.425707 0.014445 1.123051 -2.306003 4.097425 -0.491722 -0.886735 -1.475057 -1.090814 0.145512 0.362987 3.612035 0.045736 -0.494222 -0.878090
wb_dma_ch_rf/input_dma_busy -1.324814 0.597060 0.367780 -1.355395 -0.627507 -1.013802 2.198035 -2.398630 -5.471828 2.067750 -2.838121 0.549104 0.249879 -2.967877 -3.369228 0.026173 2.019978 -0.767369 -3.141953 0.330618
wb_dma_ch_sel/assign_134_req_p0 0.097587 1.458018 -1.233516 -1.519662 -0.632784 -1.070965 -2.297632 -1.990921 1.823276 1.226017 -0.589592 -2.715417 0.058262 -1.480123 0.693413 -1.304663 2.201881 1.195630 -0.524247 -2.601291
wb_dma/wire_wb0m_data_o -0.305269 -1.851919 -0.720405 -3.735469 -3.524843 0.194273 -1.732429 -0.377394 -1.157769 2.424866 -1.495669 -0.346691 0.304447 -3.332474 -3.494009 -0.961129 -0.470668 -0.021135 1.597114 3.575794
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.716016 1.356151 -1.274924 0.339100 1.271556 0.573553 0.359824 -0.178926 2.245223 -2.495729 0.846121 -1.911524 0.028006 -3.124883 0.725197 -2.120039 1.936370 -1.015731 -0.353089 1.601247
wb_dma_rf/wire_ch4_csr -0.868396 4.152115 -0.565150 0.123018 -0.967953 -0.568608 -2.269186 0.535746 -1.225758 3.227295 -1.775361 0.110922 -1.228271 3.473166 -1.245405 0.362826 1.782258 -2.045606 -0.106617 1.860568
wb_dma -3.495161 4.560497 0.060474 -2.590713 -2.039446 0.200069 -3.978114 -0.090726 -5.262595 3.790719 -3.308459 0.839898 -2.081581 2.302637 -2.502569 -0.504073 2.351034 -2.186663 -0.159067 1.405178
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.929461 2.507182 -1.258994 -2.450846 -1.534921 -2.431752 1.614788 -1.299895 -0.342983 0.404004 -0.144320 0.313087 -2.152902 1.902873 0.293641 1.402230 -2.646543 0.923707 -2.892347 -1.581731
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.509824 0.946355 0.591415 1.418773 -0.936361 -0.290587 1.139416 -1.541390 -1.369890 1.587465 -1.660069 2.052424 -0.204809 -0.382747 -1.628002 0.979038 -0.983642 -0.156388 -1.327937 1.152372
assert_wb_dma_rf/input_wb_rf_adr -3.098836 2.766386 1.813785 -0.811299 0.330870 -2.585268 -2.003796 -0.398956 -2.977095 1.682852 -2.683716 1.005102 0.402422 0.335912 -0.671966 1.643185 0.633381 -1.305190 -1.234766 -2.656045
wb_dma_ch_rf/always_22/if_1 0.595040 -0.807567 -1.376465 1.747238 -0.757846 0.157334 0.775401 0.029715 0.424928 -1.068575 0.452991 0.807332 -1.932148 0.969726 0.066433 -0.984617 -0.067745 0.779841 0.787824 3.668599
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.423110 -0.919075 0.287621 0.241384 1.826326 0.747319 1.279531 0.851773 0.037920 -1.460165 1.237181 -0.070517 -0.392924 1.926893 1.372162 0.590861 0.297892 0.544898 -0.502855 -2.479207
wb_dma_ch_arb/wire_gnt 2.708962 1.521809 -1.098974 -4.489338 -0.296327 -1.516429 -1.815950 2.676470 0.096225 0.389111 1.195725 -5.524666 0.693941 1.132773 1.297113 -1.424291 3.961915 -1.250444 1.563037 -2.619869
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 2.996338 0.506634 -0.995678 0.505122 2.990568 1.284477 1.441445 0.504722 2.037513 -3.899331 1.914230 -1.975631 -0.345652 -1.246535 1.932961 -1.542222 2.133149 -0.583611 -0.845733 -0.786349
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -2.241389 0.729937 0.302893 -0.181209 -0.248719 1.823424 0.430680 -0.427497 -1.693803 0.900966 0.380939 1.018940 0.675579 0.095373 -0.237362 -0.760748 -2.089413 -0.900739 -0.356148 1.527681
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 2.966566 2.696467 -1.703056 -2.132284 -0.222114 -1.597169 2.662485 -0.539505 3.361405 -2.321663 1.440751 -1.823318 -2.400656 -2.303671 1.588860 -0.959470 -0.240759 1.855941 -2.202902 -0.854783
wb_dma_rf/always_1/case_1/cond -2.910958 5.175972 0.094115 -3.102244 -0.040140 2.051039 -3.559517 -4.085149 -7.565180 4.242691 -4.357061 1.038508 -0.055928 -3.790022 -6.279382 0.789353 -1.713792 -3.668828 0.309237 1.118786
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.396719 -0.925658 0.316108 0.175655 1.821964 0.707927 1.321509 0.864854 0.002353 -1.423987 1.233646 -0.089619 -0.431327 1.984615 1.388551 0.664537 0.291699 0.565060 -0.519755 -2.535310
wb_dma_wb_slv/assign_4/expr_1 -2.329855 0.277359 -0.086550 -5.756504 -2.422093 -0.602491 -2.674254 0.964332 -3.684243 3.042987 -2.728482 0.456795 0.068298 -1.852118 -3.266016 -2.361815 0.331623 -0.801279 -0.742134 3.158014
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 0.765809 -1.215163 0.516154 -1.268831 0.097373 0.217021 0.150551 2.431814 -0.393145 -2.426261 1.113017 1.124533 -0.543668 4.184474 1.736347 1.121576 -1.013776 -0.360389 -1.336835 -1.757037
wb_dma_de/always_3/if_1/stmt_1 -1.613317 0.430378 -0.244680 -0.193634 -0.099603 -1.042401 -2.288821 -1.149852 0.703549 0.311720 -0.844033 -0.840975 1.684657 -0.142108 0.818307 -1.115499 -0.397583 0.269470 -0.339998 -0.558943
wb_dma_ch_sel/assign_104_valid 1.400052 1.375891 -0.352298 1.971998 2.017302 0.986997 2.627421 -0.966087 0.692082 -1.999241 0.265148 0.103403 -0.574181 -1.635210 0.249533 -0.480874 1.190383 -0.739302 -2.072031 0.401398
wb_dma_ch_rf/always_9/stmt_1 3.091823 0.475203 -0.982397 0.503768 3.073324 1.288313 1.628312 0.592512 2.122131 -3.884550 2.046960 -2.004637 -0.422991 -1.186239 2.041899 -1.474094 2.210276 -0.469969 -0.892180 -0.922362
wb_dma_wb_if/input_mast_adr -0.191229 0.111732 -0.790739 -1.683917 -2.668620 -1.582052 -3.702340 -0.336494 1.434563 -1.141752 -0.653842 -1.699980 1.427525 -0.496972 0.214883 -1.849951 -0.343513 0.030980 0.542952 -0.220361
assert_wb_dma_ch_arb/input_req 1.995936 3.054838 -2.005029 -1.297822 -0.423009 -1.066078 0.449101 -1.233460 1.937389 -1.666993 0.335830 -1.850014 -1.512836 -2.237131 0.329242 -1.487633 0.160170 0.103797 -1.147518 0.846370
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.364684 -0.237409 0.375659 -0.421352 1.966744 1.272403 -0.341129 0.781279 0.158410 0.345383 0.672485 -0.508511 -1.026392 1.755082 1.532319 0.647361 2.558118 0.656388 -0.471856 -3.206721
wb_dma_wb_if/input_wbm_data_i -1.586299 1.296352 -3.863916 1.553083 1.046267 3.972505 -8.570864 -5.837934 -3.660138 -1.502922 -2.047801 -0.824326 2.319278 3.031486 -1.167261 -2.420444 -1.287416 -3.964962 0.634190 2.135649
wb_dma_de/wire_tsz_cnt_is_0_d 0.870462 2.434480 -1.153206 -2.368820 -1.388305 -2.307112 1.739014 -1.336360 -0.391226 0.484806 -0.155242 0.377603 -2.153682 1.782284 0.261777 1.414225 -2.599466 1.050268 -2.799544 -1.603401
wb_dma/wire_dma_err 3.084933 0.402142 -0.960084 0.541479 3.060104 1.306753 1.586701 0.613315 2.212580 -3.872864 2.049666 -2.000355 -0.353178 -1.280852 2.008179 -1.524234 2.188632 -0.534331 -0.825538 -0.803113
wb_dma_ch_sel_checker/input_ch_sel_r 0.601948 -0.557484 -0.117032 1.055822 1.668746 1.207391 -0.868113 0.131461 -1.309058 -0.955003 0.216333 -0.171023 0.491684 1.858750 0.180142 0.052582 0.700562 -1.162709 0.507954 -0.837928
wb_dma_ch_sel/assign_119_valid 1.553683 1.395259 -0.340744 1.864799 2.148998 1.011564 2.689352 -0.802342 0.660873 -2.095793 0.409377 0.022411 -0.653719 -1.470521 0.343076 -0.475600 1.307469 -0.727372 -2.069465 0.264951
wb_dma_inc30r/input_in 0.699795 1.584825 -0.201381 -1.722438 0.392480 -2.236423 -1.949154 0.911087 -0.573276 6.775046 0.414563 -4.304962 1.714169 0.850043 -0.054933 2.455445 3.341891 -2.170188 2.709411 -2.887734
wb_dma_ch_pri_enc/inst_u15 1.408792 -0.941776 0.284162 0.224222 1.836935 0.713196 1.288567 0.834670 0.014385 -1.440031 1.257696 -0.085085 -0.399851 1.885488 1.345590 0.599694 0.289788 0.579739 -0.505857 -2.479981
wb_dma_ch_pri_enc/inst_u14 1.373847 -0.890973 0.301731 0.159201 1.823907 0.702009 1.309742 0.839958 -0.003289 -1.373404 1.209848 -0.109788 -0.453848 1.882992 1.333268 0.625478 0.352948 0.537537 -0.515456 -2.426129
wb_dma_ch_pri_enc/inst_u17 1.467762 -0.965305 0.304041 0.198537 1.863336 0.705658 1.431654 0.898567 0.070437 -1.515704 1.293613 -0.106221 -0.439283 1.952423 1.443564 0.657275 0.321813 0.643814 -0.556445 -2.580319
wb_dma_de/wire_dma_err 2.958464 0.466253 -0.957759 0.534546 2.974207 1.294390 1.490651 0.526828 2.120307 -3.873468 1.926016 -1.971834 -0.362721 -1.306578 1.924484 -1.561617 2.189643 -0.528293 -0.829171 -0.798858
wb_dma_ch_pri_enc/inst_u11 1.391738 -0.907009 0.254674 0.258526 1.893446 0.755586 1.256326 0.849427 -0.010681 -1.448035 1.233742 -0.119485 -0.394661 1.899467 1.343533 0.576479 0.339855 0.511780 -0.475931 -2.452184
wb_dma_ch_pri_enc/inst_u10 1.405581 -0.956246 0.278091 0.236730 1.910707 0.754758 1.268618 0.858352 -0.026232 -1.491560 1.269114 -0.102191 -0.416367 1.976867 1.360533 0.639300 0.352279 0.537881 -0.459750 -2.531667
wb_dma_ch_pri_enc/inst_u13 1.458549 -1.033846 0.321623 0.224411 1.881856 0.757546 1.358397 0.874137 0.060409 -1.505073 1.294046 -0.074093 -0.440380 1.955949 1.433431 0.664017 0.288202 0.593128 -0.496929 -2.579590
wb_dma_ch_pri_enc/inst_u12 1.417720 -0.951479 0.268000 0.251106 1.831386 0.713688 1.324895 0.856254 0.076621 -1.513487 1.242111 -0.110847 -0.407305 1.867815 1.376238 0.596337 0.304090 0.569865 -0.488077 -2.500869
wb_dma_ch_pri_enc/inst_u19 1.460582 -0.955497 0.291926 0.238979 1.906100 0.732967 1.366115 0.881253 0.017990 -1.524757 1.293350 -0.084655 -0.433622 1.971752 1.452725 0.644141 0.318294 0.576049 -0.527671 -2.599353
wb_dma_ch_pri_enc/inst_u18 1.481444 -1.010702 0.284134 0.223990 1.885506 0.759595 1.349470 0.870862 0.039040 -1.525381 1.307638 -0.089071 -0.421076 1.951927 1.425255 0.617898 0.295027 0.616830 -0.522420 -2.601494
wb_dma_ch_sel/assign_110_valid 1.579862 1.390862 -0.463848 1.949811 2.038346 0.992393 2.554896 -0.997579 0.775076 -2.303777 0.358215 0.000309 -0.552280 -1.630223 0.316373 -0.583783 1.163052 -0.725388 -2.076984 0.344326
wb_dma_rf/inst_u30 3.041611 0.493109 -1.011820 0.532924 2.954411 1.236660 1.524694 0.542729 2.117432 -3.884758 1.951881 -2.001118 -0.357352 -1.251605 1.978824 -1.555973 2.136516 -0.513046 -0.843426 -0.805110
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.061401 -1.759654 1.122422 1.741537 4.008628 1.487960 0.733759 0.941787 -0.361920 -2.651873 1.368312 -0.421302 2.909580 0.485165 1.619195 0.437656 1.254788 -2.370546 -1.390084 -2.506049
wb_dma_ch_pri_enc/wire_pri6_out 1.466271 -0.963175 0.274082 0.239029 1.887830 0.738070 1.337575 0.863993 -0.013147 -1.469243 1.291089 -0.100782 -0.430624 2.021070 1.395901 0.665371 0.352188 0.521417 -0.487068 -2.549223
wb_dma_rf/assign_6_csr_we 0.754470 1.604574 0.202059 1.858189 4.264338 2.272162 2.869166 -2.509140 -3.248048 -2.048481 -1.961557 0.228181 -1.428157 -1.906184 -1.158099 -0.895811 3.859399 0.792717 -2.257333 -1.155244
wb_dma_de/assign_82_rd_ack 1.203731 2.679790 -0.914040 -1.023789 -1.183547 -1.056538 1.586587 -0.453677 0.112482 -2.442446 -0.301635 1.281177 -2.182282 1.337900 0.320492 0.504722 -1.651510 -0.398316 -3.670171 0.158831
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 1.386924 -0.372606 0.430345 0.225381 2.530045 1.718964 2.618883 1.243194 -2.381843 -0.764647 0.596259 0.219429 -1.893947 2.948821 0.195901 -0.123405 2.005438 1.401128 -0.060582 -1.793066
wb_dma_ch_sel/assign_96_valid 2.742134 4.355956 -2.043887 4.358558 2.667133 -0.514632 -1.159772 -0.966674 2.165949 0.417958 -0.003805 -2.375373 2.049227 1.572401 -0.518885 -0.341327 1.276737 -4.345420 0.937679 4.277210
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.393159 -0.904761 0.293720 0.188598 1.807927 0.709520 1.323997 0.838110 -0.015510 -1.413300 1.225890 -0.083586 -0.460562 1.886875 1.345791 0.650620 0.319669 0.521182 -0.511596 -2.452330
wb_dma_de/reg_next_ch 2.322834 2.685659 0.958794 1.116671 2.067721 -0.585502 3.997748 1.605237 -1.428509 -2.343621 0.157983 0.287110 1.133238 0.225905 -0.491309 1.197984 0.321827 -3.796029 -3.066612 0.858692
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 1.261773 -0.386453 0.517621 0.144490 2.469470 1.649899 2.578669 1.319359 -2.484503 -0.698944 0.595184 0.357676 -1.856375 3.081194 0.215492 -0.010955 1.863111 1.340807 -0.191395 -1.840363
wb_dma_ch_rf/assign_24_ch_txsz_dewe 0.254053 0.231702 -0.224474 -0.201457 -2.732964 -1.386581 1.904859 -1.256495 1.791735 -4.577263 -0.424575 2.675038 -0.953651 -0.979808 0.557553 -0.312736 -3.943049 1.196562 -4.415047 0.244974
assert_wb_dma_ch_arb 2.044206 3.002714 -2.036376 -1.249373 -0.494647 -1.055951 0.425392 -1.306245 1.982918 -1.819286 0.304887 -1.824026 -1.488752 -2.388354 0.279751 -1.546713 0.125144 0.149702 -1.147524 0.858086
wb_dma/wire_csr 1.500317 2.510143 0.110924 1.936534 -2.773491 2.286111 -1.020549 0.779342 -2.491814 -2.030251 -2.515962 2.570002 -4.232291 1.587188 -4.359538 -1.298704 2.445754 -0.410421 0.727569 2.270742
wb_dma_wb_if/input_mast_din 0.212277 -1.416020 -0.616930 -1.364568 -2.517746 -0.477040 -1.933818 1.636301 -1.036616 -3.608030 -0.092336 1.808540 -1.553743 4.165394 0.459362 0.046948 -2.458810 -0.275584 0.124450 0.761762
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.296305 -1.870729 0.774405 1.769434 1.775082 1.795465 -0.123497 1.048675 0.315416 -0.957645 0.526775 -0.041910 1.653066 -0.896058 0.456394 -0.709393 1.718737 -1.156436 0.841522 0.770593
wb_dma_ch_rf/reg_sw_pointer_r -0.902669 3.773916 2.467419 0.338479 1.732405 -2.274896 0.764389 1.477349 -1.723364 -0.533102 -2.009337 0.220141 2.680304 -0.114267 -0.384590 0.995967 0.500295 -3.247825 -2.595710 -0.887518
wb_dma_ch_sel/assign_142_req_p0 -0.168695 1.656580 -0.585782 1.659325 1.784973 -0.111570 0.234281 -2.126456 1.419670 -1.905700 -0.565543 -0.720805 1.135335 -1.741684 1.120600 -1.673193 0.631520 -0.324563 -2.399284 -0.325312
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.315313 1.468617 -1.961897 -1.442817 -1.499020 -1.063745 -3.394775 -0.547338 3.415233 -3.341259 0.100832 -3.469536 1.399499 -3.254947 0.850427 -3.735063 1.398335 -0.921859 0.178203 1.179831
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.899996 -0.448015 0.393217 -0.801476 0.292563 -0.455800 2.277164 0.776266 1.465833 -0.611944 1.150393 0.070284 -0.938782 0.100078 1.319089 0.582374 -0.403203 1.764567 -1.020171 -1.748876
wb_dma_rf -2.139139 3.814893 -0.681044 -1.735714 -0.898852 -0.125086 -3.040679 -1.185916 -4.874289 4.240652 -3.075443 -0.117800 -0.222699 2.239080 -2.634604 0.797505 1.938384 -2.378493 -0.463505 2.008612
wb_dma_de/assign_6_adr0_cnt_next/expr_1 0.958672 1.708437 0.364539 0.389217 -0.713398 -0.693047 1.227221 -0.066431 0.181787 1.017681 -0.401736 0.738528 -1.060909 -2.246738 -2.183919 1.080612 -0.992106 -0.309246 0.582304 1.390678
wb_dma_de/reg_chunk_cnt 1.787442 3.039728 -1.085046 0.361109 0.384487 -0.633819 2.775555 -1.928276 0.462696 -1.484817 -0.175182 0.204790 -2.119240 -0.834030 -0.092892 0.064083 -0.513809 0.464895 -2.964716 -0.441289
wb_dma_de/always_23/block_1/case_1/block_4/if_1 5.672840 2.133186 -2.953785 -1.367508 -2.960095 -1.782688 1.575844 -0.131328 -0.798524 -2.283314 0.800325 -1.485910 -3.827192 -0.476628 -2.602452 0.994202 -2.116857 -1.448560 2.234848 1.977826
wb_dma_de/always_23/block_1/case_1/block_3/if_1 4.351724 2.679401 -3.210475 -1.806364 -2.901090 -2.797891 -0.169560 -1.055059 -0.298356 -1.881018 0.129744 -2.352224 -2.507728 -0.597758 -1.803059 0.132904 -2.532854 -1.169322 2.077518 1.356540
wb_dma/input_wb0m_data_i -1.628029 1.095084 -3.857431 1.362972 0.750037 3.832827 -8.430716 -5.726230 -3.430650 -1.643131 -1.892233 -0.757381 2.238723 2.821277 -1.061988 -2.558539 -1.463407 -3.761934 0.575495 2.233957
wb_dma_de/always_15/stmt_1 1.045351 2.693235 -0.780735 -1.101498 -1.288776 -1.141859 1.705039 -0.322282 0.014180 -2.332481 -0.326563 1.455964 -2.237027 1.518484 0.330006 0.665813 -1.791011 -0.396783 -3.799523 0.173244
wb_dma/wire_ch7_csr -0.847088 4.141403 -0.522960 0.178994 -0.683109 -0.645995 -2.179876 0.446821 -1.231690 3.681312 -1.764203 -0.188336 -1.105843 3.220333 -1.256872 0.483630 2.153419 -2.054308 0.154021 1.844458
wb_dma/input_wb0_ack_i -4.053258 4.507162 -0.763053 -2.787786 1.095872 -1.051472 -1.852645 0.954794 -4.268484 2.783551 -2.658404 0.657182 -1.667659 5.116131 0.411092 -0.708119 1.830359 -2.239349 -1.397752 2.845674
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.421229 1.525746 -1.907027 -1.463445 -1.411141 -0.927141 -3.198782 -0.341396 3.241294 -3.075814 0.145265 -3.444736 1.287004 -3.202152 0.774743 -3.586084 1.613601 -1.083335 0.316742 1.399068
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.401254 1.500134 -1.956941 -1.474391 -1.463669 -1.025346 -3.240266 -0.495420 3.374258 -3.346902 0.141048 -3.427837 1.347638 -3.324692 0.823638 -3.695998 1.480944 -0.990675 0.167241 1.330829
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.301685 1.540963 -1.973833 -1.553491 -1.516608 -1.084338 -3.328544 -0.512885 3.282244 -3.179387 0.072937 -3.450374 1.264589 -3.256572 0.773317 -3.667443 1.461694 -0.932320 0.197835 1.295199
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 1.657979 0.037057 -1.582799 0.738726 -0.450114 -0.171130 -0.316756 -2.233488 2.496868 -4.916305 0.275384 -0.752582 0.303941 -3.172224 0.574328 -2.441737 -1.419261 0.571744 -1.281632 0.272322
wb_dma_ch_sel/assign_125_de_start -1.618589 2.789303 0.780110 0.194031 0.532128 -0.671438 0.588858 -0.285178 -0.431787 -1.013057 0.262538 0.169628 4.200262 -0.615882 0.926346 0.190634 -3.548884 -4.471392 -3.374800 0.980663
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 1.334790 -0.272562 0.418909 0.163618 2.519805 1.696277 2.498973 1.250612 -2.501749 -0.660006 0.523263 0.208822 -1.930455 2.970448 0.096130 -0.144881 2.091661 1.304608 -0.023361 -1.703439
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 0.488076 -2.002805 1.321211 0.222949 2.307150 0.967278 -0.192138 2.564571 -0.741531 -3.630862 1.281682 0.741285 2.659203 2.765597 2.062205 0.984942 -0.024974 -3.168464 -2.288571 -1.964440
wb_dma_ch_sel/input_dma_busy 0.908005 -0.397184 0.378722 -0.853651 0.249280 -0.487916 2.289159 0.795500 1.400697 -0.566189 1.126852 0.093867 -0.991165 0.083827 1.294370 0.581493 -0.429443 1.795741 -1.009303 -1.734830
wb_dma_inc30r 2.757552 1.821474 -1.377251 -1.194544 -3.041924 -2.963431 -1.406227 1.573363 0.618736 4.579171 0.508382 -3.231205 -0.972947 -0.393545 -2.030694 1.462385 2.238958 -1.732637 3.834661 1.793509
wb_dma_ch_sel/always_45/case_1 -1.674673 0.394695 -0.683344 -1.377195 -0.190986 -2.242882 -2.035891 -2.217057 0.255169 2.883741 -0.685280 -1.819346 1.611168 0.240358 0.797350 -0.383069 -1.307735 1.609122 0.332958 -2.302175
wb_dma_ch_sel/assign_117_valid 1.576492 1.277139 -0.342429 1.967869 2.134924 1.019861 2.746337 -0.878600 0.872549 -2.316350 0.438424 0.109061 -0.586380 -1.591309 0.437373 -0.501710 1.219040 -0.611467 -2.162728 0.233380
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 0.360062 -1.968978 1.357637 0.200220 2.357102 0.994247 -0.363090 2.479867 -0.868421 -3.405533 1.179522 0.788442 2.689444 2.847420 1.999269 0.987826 0.039853 -3.206772 -2.211265 -1.915877
wb_dma/wire_ch3_adr0 -2.193138 1.004026 0.587133 -3.858374 0.230637 0.525821 -0.073253 1.121575 -2.454887 4.111094 -0.560652 -0.862916 -1.405350 -1.103159 0.137157 0.328491 3.758264 -0.050590 -0.511034 -0.837816
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.643526 0.470592 -0.268963 -0.214019 -0.087404 -1.040673 -2.367887 -1.180313 0.688532 0.293257 -0.848674 -0.882139 1.748207 -0.165021 0.859817 -1.163995 -0.397006 0.234392 -0.335572 -0.541974
wb_dma_de/always_6/if_1/if_1/cond -0.032060 3.868181 -1.232166 -1.369803 -3.005770 -1.884145 0.613114 -1.202538 0.158082 -1.055059 -1.450088 1.381567 -1.978497 -0.434732 -0.942143 -0.018862 -2.064226 -0.968377 -3.456650 2.667880
wb_dma/wire_mast1_pt_out -2.575324 1.689802 0.962871 -2.385414 0.275060 -0.933873 -1.015886 1.268993 -2.591952 1.558245 -1.528397 1.075072 -0.185243 0.781092 -0.281036 -1.261216 0.508785 -0.291974 -2.036243 -0.151047
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.794255 1.322784 -1.289909 0.377130 1.262053 0.599115 0.346727 -0.287238 2.264383 -2.684881 0.828293 -1.933316 0.019071 -3.187481 0.718368 -2.193003 1.837587 -1.005139 -0.399778 1.590377
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 1.406285 -0.941833 0.321626 0.189377 1.834524 0.699200 1.349643 0.900615 0.030375 -1.406975 1.254713 -0.059193 -0.424365 1.928612 1.348219 0.666718 0.296837 0.561223 -0.504405 -2.476611
wb_dma_ch_sel/always_48 2.532284 1.635297 -1.190494 -4.518443 -0.369011 -1.432333 -2.076597 2.660154 -0.168037 0.615928 1.059369 -5.442877 0.566750 1.302118 1.130732 -1.386005 4.025202 -1.322895 1.642299 -2.516454
wb_dma_ch_sel/always_43 1.052441 3.232790 -1.263231 -2.371571 -0.737501 -3.085763 1.241823 -2.070622 -0.730764 -0.195903 -0.315900 -0.129486 -0.392752 1.235049 0.344966 1.662717 -3.093115 -0.743903 -4.347156 -2.424311
wb_dma_ch_sel/always_42 1.525261 2.540039 0.185864 1.848158 -2.845606 2.401006 -0.959569 0.822163 -2.373270 -2.145534 -2.426152 2.683934 -4.356046 1.496869 -4.346746 -1.226255 2.243270 -0.283939 0.682425 2.161422
wb_dma_ch_sel/always_40 1.205455 -0.521677 0.062405 -1.065362 2.343768 0.401044 2.760245 0.292647 -2.768191 1.889818 0.785137 -0.732833 -1.867323 3.422558 0.224259 0.679572 1.011704 2.812388 0.613632 -3.662645
wb_dma_ch_sel/always_47 1.527813 0.499194 0.863272 0.677434 0.365477 -1.407122 1.765068 1.324585 1.148869 0.490658 0.824933 -0.838562 1.563266 -0.980203 -0.045345 1.693434 -0.769071 -1.506150 0.675254 0.119433
wb_dma_ch_sel/always_46 0.714544 -0.944020 -1.452966 1.878300 -0.794471 0.199689 0.751384 0.058116 0.621865 -1.095258 0.537575 0.739950 -1.925535 0.953545 0.092299 -1.004975 -0.040982 0.836165 0.981873 3.790852
wb_dma_ch_sel/always_45 -1.748669 0.438750 -0.648616 -1.509635 -0.238286 -2.229907 -2.085970 -2.110902 0.171473 2.991046 -0.724829 -1.813355 1.604458 0.348996 0.791546 -0.315095 -1.198446 1.597787 0.374341 -2.359607
wb_dma_ch_sel/always_44 -0.119904 0.281602 -0.450188 0.651345 3.429169 3.425150 -3.545895 -0.190092 -1.972523 2.489037 -0.296636 -2.903381 1.236395 -1.096810 -0.488330 -0.308217 6.303751 -3.663399 2.539812 -1.233621
wb_dma_ch_sel/assign_152_req_p0/expr_1 -0.092395 1.630798 -0.510663 1.768418 2.042785 0.019008 0.534221 -1.972258 1.473540 -1.866920 -0.391437 -0.687638 1.086021 -1.733793 1.226969 -1.568449 0.781796 -0.308880 -2.390746 -0.320545
wb_dma_ch_rf/input_ndnr 2.435033 1.770449 -1.885537 -3.782908 -0.445920 -2.101919 0.600139 0.106440 0.910927 -1.113399 1.473447 -1.724027 -1.982088 2.198195 1.892530 0.422471 -1.601864 1.088738 -1.576077 -2.623848
wb_dma_de/always_4/if_1/stmt_1 1.805250 2.982106 -1.093587 0.341036 0.423517 -0.639132 2.773377 -1.910146 0.545863 -1.434512 -0.073487 0.104362 -2.103282 -0.815478 -0.006481 0.125263 -0.488248 0.501056 -2.879633 -0.476788
wb_dma_wb_if/wire_wb_addr_o -0.079669 0.125757 -0.779877 -1.560524 -2.516184 -1.447171 -3.368855 -0.300368 1.436422 -1.190475 -0.557675 -1.602705 1.295943 -0.486179 0.233496 -1.720165 -0.307852 0.086650 0.510408 -0.216710
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.564396 0.437012 -0.235472 -0.208135 -0.037563 -1.006579 -2.258999 -1.151365 0.741995 0.258804 -0.791124 -0.892115 1.751238 -0.144516 0.859514 -1.162412 -0.391062 0.259796 -0.319000 -0.575219
wb_dma_ch_sel/assign_111_valid 1.605545 1.247710 -0.305543 2.007210 2.155039 1.039991 2.765582 -0.861431 0.903488 -2.323514 0.476451 0.047029 -0.582956 -1.558069 0.471358 -0.474149 1.208135 -0.610411 -2.121411 0.154933
wb_dma_wb_slv/assign_2_pt_sel -2.457963 2.682212 -0.376622 -7.147332 -6.212753 0.086324 -5.414320 1.482876 -5.322406 3.079835 -3.073674 0.841683 -2.371149 0.878404 -3.841015 -1.382114 1.455803 -2.706028 -0.820887 3.006949
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 0.718720 2.652114 0.624890 0.674317 1.166258 -2.604457 0.556203 0.146948 1.147831 -2.171818 -0.114821 -0.757739 3.917855 -0.705556 1.229519 1.118480 -1.619085 -4.305208 -3.675334 -0.364461
wb_dma_ch_sel/assign_144_req_p0 -0.122831 1.857593 -0.591854 1.640826 1.915112 -0.049543 0.367584 -2.079022 1.252722 -1.734765 -0.547963 -0.732370 1.006873 -1.677250 1.043718 -1.571317 0.818629 -0.484417 -2.410158 -0.164427
wb_dma_de/input_pointer 1.038757 -0.363467 0.015924 -1.046597 2.205630 0.452495 2.530117 0.167485 -2.965010 2.031068 0.581464 -0.687511 -1.858602 3.330139 -0.023171 0.574683 1.103094 2.604093 0.702855 -3.355514
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 0.348341 -2.930315 1.358534 0.323232 1.715902 1.870654 0.060143 3.414711 -0.254440 -3.064281 1.544705 1.127715 0.941778 3.349228 2.063350 0.507769 0.704973 -1.458521 -0.504380 -1.064867
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.110778 -1.174192 1.209851 1.599175 4.613964 2.390213 2.259841 1.362301 -2.689562 -1.958658 0.776797 -0.130455 1.254823 1.550557 0.478061 -0.247590 2.891120 -1.380318 -0.997440 -1.892259
wb_dma_ch_rf/input_wb_rf_adr 1.265647 -1.485688 -2.459654 4.996178 -1.240898 -3.140369 -5.828359 -3.515049 -1.753752 -6.022532 -1.731392 -0.962516 3.217982 2.328593 -0.502859 -1.792011 1.113613 -3.790542 -0.675446 -0.647777
wb_dma_ch_sel/input_pointer0 1.214996 -1.041170 -0.095347 -1.049256 1.627274 -0.545694 1.477123 -0.151574 -0.398709 1.287777 1.397663 -1.095387 -0.428461 2.283881 1.360090 1.390035 -0.580971 1.975878 0.288356 -4.271791
wb_dma_ch_sel/input_pointer1 1.469473 -1.017404 0.327455 0.265844 1.886029 0.755667 1.373967 0.910151 0.046522 -1.549482 1.340466 -0.098827 -0.437859 1.960283 1.459647 0.638631 0.322200 0.613602 -0.516089 -2.598418
wb_dma_ch_sel/input_pointer2 0.540074 -0.589870 -0.089168 1.050135 1.661510 1.176369 -0.861706 0.094122 -1.289643 -0.946815 0.219400 -0.156693 0.487592 1.854728 0.143083 0.049444 0.704770 -1.133880 0.459551 -0.823361
wb_dma_ch_sel/input_pointer3 1.395448 -0.333459 0.499326 0.132695 2.504776 1.733234 2.759544 1.307119 -2.502433 -0.707367 0.603387 0.300075 -2.018348 3.063038 0.171918 -0.102127 2.029187 1.452928 -0.076941 -1.799919
wb_dma_de/reg_chunk_0 1.861381 3.166516 -1.189738 0.360672 0.404614 -0.659238 2.804024 -2.000928 0.578747 -1.563624 -0.144862 0.133714 -2.132799 -0.977010 -0.081633 0.041389 -0.530224 0.460528 -3.002270 -0.347246
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.895719 -0.395609 0.382695 -0.860138 0.231808 -0.477019 2.246476 0.747925 1.400645 -0.541916 1.093382 0.046034 -0.954478 0.017900 1.291052 0.538570 -0.386112 1.769654 -0.992805 -1.726397
wb_dma_ch_sel/assign_151_req_p0/expr_1 -0.249431 1.652107 -0.558294 1.756647 1.921611 -0.011421 0.311429 -2.065370 1.313971 -1.820810 -0.544762 -0.665308 1.157854 -1.646053 1.112656 -1.651634 0.671593 -0.374121 -2.396630 -0.222583
wb_dma_ch_sel/assign_138_req_p0/expr_1 -0.181860 1.806348 -0.581646 1.651883 1.883466 -0.002472 0.354465 -2.015155 1.171183 -1.621163 -0.551214 -0.677333 1.006408 -1.518063 1.013571 -1.514790 0.813613 -0.464618 -2.342174 -0.248780
wb_dma_ch_sel/reg_am0 0.658375 -0.856538 -1.403338 1.774030 -0.786018 0.127365 0.770857 0.065767 0.485452 -1.058966 0.467819 0.773737 -1.923815 0.972744 0.116171 -0.992898 -0.080793 0.785429 0.832534 3.693487
wb_dma/assign_2_dma_req 0.483552 -1.323172 1.360992 0.150738 2.861949 1.880290 0.972574 2.899091 -3.154476 -2.760781 0.558999 0.980512 1.109677 3.767905 0.786584 0.221519 1.727690 -2.373078 -1.707733 -1.158302
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.139294 -0.201042 -0.106139 -1.694243 1.767950 0.044480 -0.349097 -0.238322 -0.267880 2.971206 0.671255 -1.475409 -1.028604 2.039472 1.445918 1.283947 1.735433 1.917146 0.268573 -4.776453
wb_dma_ch_rf/wire_ch_csr -0.537307 2.010342 -1.445107 -2.891380 -1.653106 0.399282 -1.748676 -1.008922 -3.681866 3.099282 -2.555629 -1.146812 0.147144 0.106391 -3.313436 -1.021262 2.390020 -2.408766 -0.527950 3.795952
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 1.224630 -0.310428 -0.674186 2.324893 0.027431 -0.221312 -3.982169 -0.028871 1.231597 0.659079 0.103628 -1.980024 2.192976 2.219293 -0.079249 0.032830 1.749981 -1.942518 2.305630 -1.011411
wb_dma_ch_sel/assign_118_valid 1.588726 1.365415 -0.378715 1.955618 2.105092 1.001679 2.661441 -0.914769 0.852595 -2.316360 0.408869 0.007215 -0.585352 -1.632922 0.412315 -0.546486 1.259640 -0.726298 -2.164828 0.271839
wb_dma_ch_rf/input_de_adr1_we -1.581625 0.439465 -0.246058 -0.198180 -0.069195 -1.029617 -2.247677 -1.169426 0.697202 0.300723 -0.810771 -0.860793 1.701955 -0.160263 0.848635 -1.168632 -0.396822 0.233094 -0.298577 -0.566779
wb_dma_wb_mast/input_mast_din 0.250460 -1.535230 -0.601056 -1.346507 -2.511673 -0.456126 -1.874475 1.659850 -1.014801 -3.740179 -0.034839 1.919699 -1.582540 4.294960 0.498123 0.034286 -2.543811 -0.179075 0.062243 0.705374
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -0.111732 1.485580 -0.992865 -2.264061 1.353607 -3.407497 -4.214801 -1.033440 -3.646150 1.277528 -3.766814 -1.782749 -0.082857 1.445893 -0.992375 2.740035 3.460625 -1.661972 1.077130 0.205444
wb_dma_de/always_2/if_1/stmt_1 0.157262 0.278774 -0.537053 0.735423 3.569282 3.495179 -3.349108 -0.242701 -1.849350 2.396610 -0.169486 -3.058767 1.161834 -1.314442 -0.528532 -0.284820 6.359763 -3.684974 2.704746 -1.279441
wb_dma_de/assign_65_done/expr_1 1.259981 2.759837 -0.856063 -1.111261 -1.107534 -1.096680 1.703676 -0.325975 0.156061 -2.343804 -0.229750 1.220416 -2.259496 1.386918 0.400215 0.566813 -1.578256 -0.404816 -3.657624 0.123948
wb_dma_ch_sel/reg_de_start_r 0.644292 2.586005 0.501918 0.693286 1.137119 -2.543550 0.431705 0.029532 1.287387 -2.470032 -0.171362 -0.755339 3.983016 -0.904432 1.279578 0.885756 -1.658934 -4.319551 -3.835066 -0.315675
wb_dma_ch_rf/input_dma_rest 0.016173 0.561067 0.172661 -0.035790 0.802850 1.058813 1.435530 0.558133 -2.558097 0.640726 -0.559749 0.395019 -1.566556 1.388518 -1.093218 -0.694145 1.738415 0.849752 0.344109 0.579013
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.137098 -0.382487 0.011228 -1.034349 2.288513 0.386628 2.687122 0.177975 -2.788945 1.913789 0.678856 -0.716234 -1.813044 3.340083 0.145024 0.657443 0.944083 2.699995 0.583546 -3.478355
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.336571 -0.152577 0.349920 -0.526313 1.986721 1.240602 -0.432337 0.817796 0.045915 0.521473 0.615008 -0.533562 -1.064871 1.777423 1.495914 0.642294 2.673951 0.640566 -0.436429 -3.203123
wb_dma_de/wire_de_csr 0.567678 -0.498368 0.684290 -1.289604 0.746931 1.204533 1.357233 2.730890 -3.133146 -1.370408 0.252917 1.467227 -2.101075 5.216777 0.327777 0.359067 0.848366 0.362166 -0.810079 -0.928627
wb_dma_ch_sel/reg_ndnr 2.303828 1.677078 -1.797667 -3.763629 -0.458898 -2.023309 0.555841 0.093330 0.825415 -0.974240 1.394020 -1.652823 -1.961145 2.138243 1.772086 0.402211 -1.507191 1.122503 -1.456937 -2.610186
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.591494 0.451427 -0.250303 -0.237882 -0.109696 -1.004144 -2.265318 -1.133126 0.626503 0.323962 -0.850586 -0.811669 1.696449 -0.149934 0.799743 -1.087125 -0.414148 0.197723 -0.342790 -0.533310
wb_dma_ch_sel/reg_txsz 0.945641 3.307629 -1.187631 -2.369413 -0.733853 -3.031378 1.342692 -2.124574 -0.980829 -0.130759 -0.460617 0.055022 -0.422815 1.286231 0.227658 1.758642 -3.141247 -0.846319 -4.525041 -2.365227
wb_dma_de/always_3 1.357708 0.634620 -0.438888 -2.067880 -2.310316 -4.001217 -1.538513 -0.098542 2.031460 1.696222 0.350356 -3.458014 2.702091 -0.985995 0.104004 0.519900 -1.924582 -0.109142 1.855557 -1.788279
wb_dma_ch_pri_enc/inst_u28 1.453334 -0.961230 0.325379 0.212134 1.861639 0.686601 1.401677 0.859579 0.059322 -1.493021 1.287828 -0.061350 -0.462409 1.958516 1.404525 0.662745 0.271282 0.630348 -0.527272 -2.555723
wb_dma_ch_pri_enc/inst_u29 1.419248 -0.968265 0.296842 0.221930 1.819208 0.697056 1.360275 0.839067 0.088626 -1.479338 1.274828 -0.086267 -0.429172 1.858157 1.358254 0.612618 0.295422 0.614448 -0.509395 -2.489147
wb_dma/wire_de_adr1 -0.223094 0.021747 -0.448938 -1.272915 -0.192948 -1.243687 0.111518 -1.073864 -0.540608 2.714213 0.039955 -0.975281 -0.045911 0.425083 -0.071678 0.741528 -0.912628 1.357465 0.717087 -1.712409
wb_dma_ch_arb/always_2/block_1/case_1 2.578863 1.578652 -1.110777 -4.433580 -0.311198 -1.491600 -1.778661 2.650392 -0.004863 0.421388 1.185377 -5.359049 0.634379 1.199292 1.242041 -1.328551 3.790128 -1.334202 1.433972 -2.526160
wb_dma_de/always_18/stmt_1/expr_1 -3.614661 1.768794 -1.227306 -0.474550 1.570721 -0.907118 -3.448747 -0.772560 2.263329 1.951108 -0.281423 -1.090198 2.398780 3.834533 3.715221 -1.563074 -0.434059 -0.525248 -1.652322 1.858270
wb_dma_ch_arb/always_1/if_1 2.854079 1.524818 -1.131343 -4.661621 -0.305822 -1.555149 -1.658810 2.818967 -0.028264 0.384076 1.299847 -5.568523 0.507325 1.280439 1.304208 -1.374289 3.949790 -1.183341 1.513468 -2.828216
wb_dma_ch_pri_enc/inst_u20 1.447845 -0.958107 0.303510 0.230603 1.897251 0.743618 1.304089 0.845207 0.039572 -1.486769 1.289697 -0.054495 -0.416636 1.971087 1.381466 0.653775 0.290718 0.575560 -0.475213 -2.546227
wb_dma_ch_pri_enc/inst_u21 1.397367 -0.894158 0.268549 0.227795 1.849133 0.722785 1.257064 0.842698 -0.063213 -1.438942 1.208930 -0.079087 -0.391128 1.994594 1.341890 0.641718 0.348201 0.453143 -0.466549 -2.445492
wb_dma_ch_pri_enc/inst_u22 1.461555 -0.974212 0.318181 0.189258 1.857226 0.715238 1.399755 0.899099 0.117429 -1.525103 1.323951 -0.082725 -0.449589 1.893464 1.416074 0.627538 0.286284 0.661405 -0.533443 -2.588576
wb_dma_ch_pri_enc/inst_u23 1.454265 -0.888017 0.302850 0.208386 1.845627 0.703589 1.353818 0.856367 0.075003 -1.466875 1.245735 -0.098828 -0.442011 1.889015 1.386529 0.632666 0.306427 0.584474 -0.529065 -2.505231
wb_dma_ch_pri_enc/inst_u24 1.482199 -1.029501 0.314891 0.239717 1.903490 0.758022 1.371893 0.905887 0.077709 -1.554827 1.343687 -0.099993 -0.442601 1.964117 1.436847 0.651032 0.342071 0.583210 -0.499049 -2.580158
wb_dma_ch_pri_enc/inst_u25 1.462194 -0.972504 0.304383 0.187210 1.851077 0.711356 1.396502 0.917099 0.083972 -1.499170 1.290506 -0.072457 -0.439429 1.948912 1.442691 0.674999 0.272293 0.619532 -0.541651 -2.562026
wb_dma_ch_pri_enc/inst_u26 1.417150 -0.949617 0.291088 0.215610 1.871029 0.742354 1.314653 0.846294 0.019243 -1.445853 1.274134 -0.082508 -0.425120 1.965237 1.394402 0.654213 0.333366 0.573792 -0.483742 -2.549542
wb_dma_ch_pri_enc/inst_u27 1.435452 -0.951669 0.309109 0.182711 1.880490 0.700998 1.403116 0.858824 0.025239 -1.467090 1.312345 -0.070327 -0.469684 1.941903 1.383611 0.648327 0.287692 0.601733 -0.517450 -2.554573
wb_dma/wire_dma_busy -0.581398 -0.075745 0.818625 -2.269758 -0.649710 -1.581480 4.223382 -1.637544 -4.100984 1.735227 -1.829721 0.649434 -0.516460 -3.003975 -2.226990 0.645961 1.600146 1.011842 -3.846616 -1.277299
wb_dma_ch_sel/reg_ack_o 0.378239 -1.389456 1.511050 0.086081 2.860480 1.865657 1.067451 2.996979 -3.326063 -2.678267 0.551284 1.156094 1.065082 3.982079 0.801923 0.351579 1.621415 -2.296376 -1.761069 -1.159019
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.891021 -0.397511 0.390154 -0.827147 0.208980 -0.453137 2.266417 0.748387 1.416899 -0.547746 1.085564 0.076683 -0.911018 0.007934 1.242569 0.547884 -0.433977 1.762759 -1.026762 -1.691275
wb_dma_rf/reg_csr_r -1.432922 2.085960 0.182150 1.605860 3.525000 3.916991 2.149138 -2.784555 -4.637092 -0.779448 -1.578560 0.918892 -0.849483 -1.245277 -1.442626 -1.623917 1.817011 0.010903 -1.636755 0.567995
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.645689 1.277372 -1.245149 0.385972 1.287896 0.645075 0.263163 -0.189547 2.095196 -2.489498 0.796276 -1.895994 0.077314 -3.021317 0.700465 -2.093883 1.911448 -1.149512 -0.333809 1.626225
assert_wb_dma_ch_sel 0.889483 -0.430319 0.414926 -0.830514 0.269679 -0.456360 2.285108 0.767559 1.399097 -0.551919 1.139226 0.086977 -0.953575 0.099164 1.278054 0.595440 -0.367919 1.754070 -0.985162 -1.762661
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.674255 2.905780 0.800924 0.782177 1.797512 -1.622954 1.937096 0.583473 -0.943110 -1.842155 -0.657224 -0.317796 2.578830 0.352421 0.275364 0.302051 -0.222974 -3.339926 -3.340509 0.206905
wb_dma_ch_sel/inst_ch2 0.587510 -0.549524 -0.094968 1.058167 1.669426 1.199626 -0.899067 0.084777 -1.343312 -0.957303 0.160634 -0.137923 0.527148 1.881610 0.139408 0.078450 0.713739 -1.182991 0.493364 -0.814947
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.953374 -0.454825 0.407626 -0.822860 0.291105 -0.466595 2.323510 0.811180 1.438370 -0.618476 1.138161 0.076485 -0.967661 0.151806 1.299433 0.582817 -0.374957 1.806534 -1.039960 -1.810326
wb_dma_ch_sel/assign_122_valid 1.401235 1.255561 -0.277559 1.900626 1.969421 1.028315 2.636280 -0.889659 0.665774 -2.129226 0.324671 0.161938 -0.594124 -1.590264 0.288431 -0.522437 1.120876 -0.595315 -2.133152 0.289012
wb_dma_rf/wire_dma_abort 3.078964 0.434503 -0.957358 0.536783 3.086962 1.274148 1.620152 0.653642 2.197102 -3.914825 2.069347 -2.038163 -0.392128 -1.225042 2.036073 -1.509490 2.258697 -0.490096 -0.862159 -0.900421
wb_dma_de/assign_67_dma_done_all/expr_1 1.096722 2.701999 -0.849727 -1.151511 -1.223115 -1.118386 1.543764 -0.310547 0.092448 -2.294762 -0.265335 1.290498 -2.190063 1.363778 0.305119 0.558026 -1.641338 -0.423493 -3.655674 0.222002
wb_dma_de/always_4/if_1/cond 1.937246 3.031458 -1.188916 0.369594 0.485547 -0.642986 2.789908 -1.956220 0.700037 -1.612428 -0.056555 0.009711 -2.107343 -0.937385 0.034515 0.009755 -0.455952 0.483774 -2.954862 -0.494202
wb_dma_de/always_3/if_1/if_1/stmt_1 2.611430 0.070043 -0.085208 -1.913131 -2.281308 -3.120396 0.487909 0.991279 1.485782 1.724890 1.148576 -2.665306 1.235703 -0.972266 -0.635872 1.708172 -1.565373 -0.232069 2.266073 -1.331615
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.731963 1.328496 -1.269161 0.377415 1.327518 0.624910 0.366947 -0.221979 2.232075 -2.638678 0.843374 -1.933747 0.046239 -3.189889 0.753343 -2.192377 1.929008 -1.074393 -0.394171 1.635065
assert_wb_dma_ch_arb/input_advance 2.081619 3.048778 -2.059226 -1.294274 -0.431520 -1.067757 0.480137 -1.289456 2.079068 -1.870002 0.369437 -1.859473 -1.539140 -2.447055 0.369889 -1.556174 0.127729 0.185660 -1.186751 0.811685
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.317149 -1.764555 0.793694 1.673182 1.679791 1.685284 -0.153879 1.002727 0.235060 -0.825419 0.473125 -0.035544 1.576375 -0.828455 0.393621 -0.653177 1.670332 -1.183070 0.779884 0.752065
wb_dma_ch_rf/reg_ch_tot_sz_r 0.545015 3.807613 -1.061493 -3.433076 -2.221072 -4.156193 2.364492 -2.142832 0.355669 0.702881 -0.544952 0.147916 -0.989058 -0.408690 0.216573 1.717551 -3.777901 0.377316 -5.039348 -1.680761
wb_dma_ch_rf/wire_ch_adr0 0.855902 1.313617 -1.186228 1.952021 1.925272 2.604676 -1.957105 0.002556 -1.680710 2.562017 -0.453539 -1.524611 -1.306791 -1.884731 -2.158717 -0.246746 5.420887 -3.259045 3.186783 2.852805
wb_dma_ch_rf/wire_ch_adr1 -3.214540 1.722398 -0.487511 -1.407442 0.266019 -3.939389 -3.021719 -3.504401 -1.421737 3.120744 -1.802042 -1.214414 1.776512 1.134583 0.987320 0.564855 -1.516616 0.776706 -1.095556 -3.910718
wb_dma_ch_sel/assign_10_pri3 0.900210 -0.410909 0.410625 -0.834023 0.207025 -0.489662 2.284951 0.791357 1.438343 -0.564436 1.111574 0.095126 -0.965190 0.032614 1.297193 0.548576 -0.409152 1.778494 -1.032973 -1.744816
wb_dma/wire_ch0_adr1 -1.674494 0.458590 -0.261435 -0.246554 -0.159644 -1.028167 -2.386899 -1.163011 0.647276 0.417586 -0.856972 -0.837157 1.698884 -0.104222 0.776068 -1.119445 -0.370627 0.244852 -0.255375 -0.515838
wb_dma_ch_pri_enc/wire_pri24_out 1.433380 -0.979175 0.292997 0.193854 1.847279 0.721401 1.362900 0.878751 0.046753 -1.506662 1.315658 -0.069156 -0.422382 1.953531 1.398708 0.664181 0.285627 0.599929 -0.532826 -2.566327
wb_dma/input_dma_rest_i 0.013644 0.582480 0.206439 -0.061425 0.818025 1.027433 1.415122 0.553874 -2.569488 0.660621 -0.591428 0.364056 -1.503305 1.378166 -1.098006 -0.643604 1.744043 0.759273 0.372109 0.598061
wb_dma_inc30r/assign_1_out 0.668919 -0.835607 -1.395443 1.776421 -0.759708 0.143873 0.733774 0.083390 0.536143 -1.031340 0.494046 0.721568 -1.883212 0.922773 0.087090 -0.961709 -0.038515 0.786894 0.883268 3.612436
wb_dma_ch_sel/assign_133_req_p0 0.113052 1.690879 -1.209271 -1.386021 -0.386893 -0.914138 -2.231416 -1.999943 1.552555 1.043973 -0.644460 -2.611538 0.047710 -1.355241 0.645231 -1.311331 2.258809 0.857902 -0.716791 -2.482321
wb_dma_de/always_23/block_1/case_1/block_1 0.440193 3.008748 -2.653491 -0.898527 0.457447 0.356307 0.841227 -0.418800 -2.155310 0.402697 1.203096 -1.504261 -0.039138 2.512331 -0.067602 -1.340799 -2.960219 -2.874267 1.105292 4.867025
wb_dma_inc30r/reg_out_r 4.233624 1.559733 -0.396843 0.536007 -2.641035 -3.588772 -2.112265 0.804820 2.345628 2.638909 0.606223 -3.415464 2.195065 -0.597079 -2.563247 2.403416 -0.704616 -2.467232 4.140136 -0.887414
wb_dma/wire_pointer2 0.523123 -0.526979 -0.108982 1.015863 1.602042 1.182238 -0.924080 0.100826 -1.364726 -0.861914 0.127391 -0.154774 0.479687 1.831460 0.125393 0.070385 0.709169 -1.168226 0.486092 -0.798716
wb_dma/wire_pointer3 1.345525 -0.310068 0.481629 0.187609 2.526821 1.707145 2.708924 1.283281 -2.485888 -0.746928 0.605448 0.333227 -1.895590 3.063747 0.177632 -0.080453 1.998361 1.351135 -0.203511 -1.795721
wb_dma/wire_pointer0 1.102840 -0.988971 -0.133351 -1.092622 1.543773 -0.601559 1.336057 -0.275895 -0.491600 1.389151 1.252043 -1.083508 -0.367033 2.190456 1.231185 1.395888 -0.607718 1.909438 0.295469 -4.156129
wb_dma/wire_pointer1 1.446297 -0.995894 0.296888 0.270605 1.873671 0.777686 1.280490 0.865210 -0.004656 -1.477424 1.243772 -0.082240 -0.385421 1.941355 1.360223 0.602531 0.323938 0.524416 -0.477940 -2.541889
wb_dma/wire_mast0_err 3.021139 0.404168 -1.000306 0.517210 2.881676 1.208569 1.577420 0.460628 2.249157 -3.900119 1.984607 -1.929502 -0.387007 -1.411637 1.944172 -1.555879 2.016053 -0.397711 -0.853361 -0.883351
wb_dma_ch_rf/always_26 -0.831831 3.776451 2.332676 0.317086 1.564423 -2.203597 0.745667 1.348372 -1.700146 -0.672189 -2.027480 0.191673 2.663456 -0.360779 -0.501065 0.798100 0.429426 -3.288579 -2.542741 -0.583566
wb_dma_ch_rf/always_27 0.895831 2.931015 0.733480 0.772297 1.882634 -1.689294 1.914906 0.625157 -0.758887 -2.201705 -0.550253 -0.467492 2.652790 0.350337 0.393334 0.196858 -0.189733 -3.362695 -3.411690 0.154612
wb_dma_ch_sel/assign_144_req_p0/expr_1 -0.177560 1.624233 -0.539619 1.749748 1.895230 -0.042672 0.299114 -2.044182 1.389065 -1.744442 -0.534573 -0.726269 1.174303 -1.727536 1.083442 -1.609254 0.715380 -0.403705 -2.306748 -0.229916
wb_dma_ch_rf/wire_ch_am0_we 0.631667 -0.865226 -1.396776 1.795961 -0.762779 0.167509 0.745810 0.042303 0.525017 -1.072372 0.461587 0.789167 -1.892722 0.928709 0.093155 -0.958841 -0.079469 0.768326 0.882864 3.668157
wb_dma_ch_rf/always_25 -0.238169 2.143386 2.449903 -0.129214 0.375849 -2.143905 0.472912 2.051462 -0.494128 1.514370 -0.939395 -0.248828 1.645569 -1.167187 -0.812769 2.259093 0.111711 -2.113881 0.591054 -0.962720
wb_dma/wire_dma_rest 0.030417 0.470492 0.242523 0.008854 0.811784 1.098679 1.408771 0.567227 -2.520448 0.658550 -0.558611 0.388646 -1.537553 1.309031 -1.092885 -0.621883 1.760747 0.832354 0.428532 0.601876
wb_dma_wb_mast/input_mast_adr -0.169715 0.128027 -0.789957 -1.574312 -2.571860 -1.482439 -3.532322 -0.391618 1.383290 -1.193495 -0.642544 -1.606467 1.350824 -0.467355 0.207338 -1.817782 -0.378928 0.085716 0.483210 -0.216239
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.321662 -0.227671 0.401581 -0.499812 1.963866 1.254919 -0.313912 0.802732 0.042678 0.371384 0.584553 -0.382843 -1.043273 1.774303 1.518046 0.670067 2.573126 0.649716 -0.516195 -3.193902
wb_dma_ch_sel/always_44/case_1 0.078896 0.290948 -0.550026 0.743643 3.405576 3.419031 -3.408438 -0.273235 -1.922680 2.440708 -0.201624 -2.973896 1.083559 -1.220839 -0.592064 -0.283807 6.223629 -3.626948 2.656210 -1.202263
wb_dma/wire_ch0_am0 0.703455 -0.873879 -1.433845 1.810539 -0.743556 0.179064 0.781184 0.085212 0.563582 -1.095532 0.518559 0.768046 -1.948639 0.956860 0.080576 -0.977178 -0.098363 0.819017 0.908413 3.684534
wb_dma/wire_ch0_am1 1.559600 0.565525 0.851521 0.678256 0.359561 -1.445017 1.831704 1.301558 1.127732 0.426519 0.839813 -0.841088 1.564895 -0.964843 -0.051510 1.696881 -0.787413 -1.557167 0.620934 0.121120
wb_dma_ch_rf/always_19/if_1 -1.451398 1.006464 0.573826 1.451529 -0.899402 -0.312672 1.218993 -1.554907 -1.400017 1.577005 -1.635465 2.050020 -0.261914 -0.418888 -1.682858 0.987277 -1.024374 -0.165456 -1.431102 1.139542
wb_dma_ch_rf/always_20/if_1/block_1/if_1 1.085019 1.389313 -1.247748 1.968796 1.851718 2.494687 -1.949860 -0.048782 -1.424457 2.453634 -0.380177 -1.581680 -1.443138 -1.801725 -2.110298 -0.252786 5.343943 -3.099549 3.182646 2.721525
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 1.789630 2.986488 -4.162104 3.637485 3.372611 0.857046 0.012747 -3.640560 0.358914 -0.280340 -0.197611 -1.253444 -2.695286 3.846471 0.287666 -2.336543 -0.142794 1.131266 1.661414 3.428921
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -2.276916 1.290218 -0.862579 -0.390414 1.563052 0.029456 -1.290600 0.438889 1.416867 1.915514 0.469584 -0.110325 0.759964 4.194849 2.867073 -0.349989 -0.097257 -0.719797 -1.293804 2.360332
wb_dma_de/always_3/if_1 1.288011 0.642457 -0.433441 -2.216203 -2.283304 -4.014884 -1.619182 -0.096772 1.986172 1.779725 0.320736 -3.485768 2.705839 -0.961671 0.133518 0.507334 -1.862530 -0.088071 1.839447 -1.848406
wb_dma_ch_rf/assign_16_ch_adr1_we -1.671422 0.354764 -0.735618 -1.375401 -0.197671 -2.274768 -2.045365 -2.200167 0.354587 2.826438 -0.681987 -1.861329 1.658022 0.157644 0.839792 -0.439661 -1.299237 1.641405 0.411738 -2.265730
wb_dma_wb_if/wire_wbm_data_o -0.258212 -1.731622 -0.739866 -3.889149 -3.517650 0.115112 -1.743576 -0.394431 -1.215009 2.636289 -1.533953 -0.470943 0.302862 -3.414476 -3.538772 -0.917257 -0.404028 -0.118325 1.612854 3.621055
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.458633 -0.994838 0.316790 0.235584 1.854983 0.731794 1.360340 0.878448 0.057201 -1.509448 1.276739 -0.076976 -0.456409 1.944281 1.432226 0.654522 0.299243 0.597029 -0.504678 -2.569499
wb_dma_ch_sel/always_2/stmt_1/expr_1 2.962354 2.660648 -1.703828 -2.098111 -0.174357 -1.514774 2.631359 -0.526735 3.356605 -2.287068 1.434482 -1.867891 -2.394032 -2.273639 1.576525 -0.969675 -0.181813 1.857180 -2.116454 -0.849357
wb_dma_ch_sel/always_48/case_1/stmt_1 2.655223 1.650282 -1.167786 -4.488738 -0.289173 -1.530608 -1.757665 2.563472 0.009730 0.493615 1.184969 -5.464483 0.597915 1.152982 1.265791 -1.424047 3.853680 -1.201843 1.430242 -2.643952
assert_wb_dma_ch_arb/input_grant0 2.028477 2.988883 -2.010391 -1.296292 -0.410048 -1.087183 0.475373 -1.206681 2.012752 -1.760931 0.335487 -1.787680 -1.478155 -2.345701 0.313644 -1.508535 0.122777 0.138845 -1.198272 0.797913
wb_dma_ch_pri_enc/wire_pri18_out 1.448369 -1.001093 0.334789 0.194858 1.831772 0.697863 1.477785 0.906009 0.144105 -1.513732 1.330983 -0.064094 -0.444753 1.887731 1.446860 0.655324 0.273577 0.706742 -0.551931 -2.587082
wb_dma_ch_sel/assign_156_req_p0 -0.133172 1.782320 -0.542783 1.722688 2.031951 -0.007777 0.410426 -1.962076 1.252577 -1.763617 -0.508868 -0.774210 1.108343 -1.513594 1.155301 -1.570654 0.904093 -0.482945 -2.406117 -0.280537
wb_dma_ch_rf/reg_ch_err 3.044160 0.393878 -0.965205 0.537931 3.069113 1.298046 1.622877 0.599410 2.187271 -3.894419 2.041824 -2.018859 -0.378378 -1.273582 2.023840 -1.519280 2.215853 -0.484688 -0.818406 -0.862576
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.873624 -0.408184 0.373594 -0.851503 0.216039 -0.463047 2.221868 0.748653 1.372343 -0.527040 1.080426 0.080733 -0.937540 0.078946 1.216954 0.542745 -0.402819 1.728915 -0.973759 -1.676858
wb_dma_wb_slv/input_wb_addr_i -1.515846 2.919107 -0.630165 -0.910224 -1.047958 -0.283280 -5.653910 -1.846240 -6.744560 0.081779 -3.393315 0.636252 0.553294 -0.449985 -4.737298 -2.444075 -0.420397 -3.381855 0.241143 0.234863
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.150193 2.548617 -0.818606 -1.078224 -1.249341 -1.052943 1.671467 -0.357948 0.173915 -2.547696 -0.259111 1.395927 -2.217212 1.272219 0.359343 0.506369 -1.824754 -0.296354 -3.720268 0.123860
