**************************************************
Report         : passing_points

Reference      : Ref:/WORK/SYS_TOP_DFT
Implementation : Imp:/WORK/SYS_TOP_DFT
Version        : L-2016.03-SP1
Date           : Thu Oct  5 21:10:55 2023
**************************************************

326 Passing compare points:

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[10]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[10]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[11]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[11]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[12]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[12]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[13]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[13]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[14]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[14]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[15]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[15]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[8]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[8]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[9]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_ALU_OUT_reg[9]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U0_ALU/o_OUT_Valid_reg
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U0_ALU/o_OUT_Valid_reg

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[0][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[0][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[0][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[0][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[0][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[0][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[0][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[0][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[0][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[0][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[0][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[0][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[0][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[0][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[0][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[0][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[10][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[10][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[10][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[10][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[10][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[10][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[10][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[10][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[10][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[10][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[10][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[10][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[10][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[10][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[10][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[10][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[11][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[11][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[11][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[11][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[11][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[11][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[11][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[11][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[11][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[11][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[11][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[11][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[11][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[11][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[11][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[11][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[12][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[12][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[12][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[12][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[12][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[12][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[12][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[12][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[12][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[12][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[12][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[12][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[12][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[12][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[12][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[12][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[13][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[13][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[13][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[13][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[13][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[13][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[13][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[13][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[13][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[13][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[13][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[13][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[13][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[13][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[13][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[13][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[14][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[14][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[14][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[14][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[14][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[14][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[14][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[14][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[14][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[14][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[14][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[14][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[14][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[14][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[14][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[14][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[15][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[15][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[15][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[15][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[15][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[15][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[15][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[15][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[15][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[15][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[15][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[15][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[15][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[15][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[15][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[15][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[1][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[1][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[1][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[1][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[1][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[1][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[1][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[1][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[1][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[1][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[1][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[1][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[1][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[1][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[1][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[1][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[2][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[2][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[2][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[2][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[2][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[2][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[2][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[2][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[2][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[2][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[2][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[2][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[2][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[2][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[2][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[2][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[3][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[3][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[3][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[3][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[3][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[3][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[3][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[3][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[3][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[3][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[3][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[3][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[3][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[3][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[3][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[3][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[4][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[4][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[4][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[4][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[4][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[4][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[4][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[4][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[4][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[4][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[4][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[4][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[4][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[4][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[4][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[4][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[5][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[5][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[5][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[5][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[5][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[5][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[5][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[5][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[5][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[5][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[5][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[5][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[5][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[5][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[5][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[5][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[6][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[6][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[6][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[6][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[6][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[6][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[6][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[6][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[6][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[6][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[6][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[6][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[6][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[6][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[6][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[6][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[7][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[7][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[7][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[7][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[7][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[7][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[7][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[7][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[7][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[7][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[7][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[7][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[7][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[7][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[7][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[7][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[8][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[8][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[8][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[8][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[8][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[8][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[8][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[8][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[8][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[8][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[8][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[8][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[8][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[8][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[8][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[8][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[9][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[9][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[9][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[9][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[9][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[9][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[9][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[9][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[9][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[9][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[9][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[9][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[9][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[9][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[9][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/Reg_File_reg[9][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_Valid_reg
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_Valid_reg

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U1_REG_FILE/o_RdData_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Addr_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Addr_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Addr_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Addr_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Addr_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Addr_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Addr_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Addr_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data1_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data1_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data1_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data1_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data1_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data1_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data1_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data1_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data1_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data1_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data1_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data1_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data1_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data1_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data1_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data1_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data2_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data2_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data2_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data2_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data2_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data2_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data2_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data2_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data2_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data2_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data2_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data2_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data2_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data2_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data2_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/CTRL_Reg_Data2_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/present_state_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/present_state_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/present_state_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/present_state_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/present_state_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/present_state_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/present_state_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/present_state_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U2_CONTROLLER/present_state_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U2_CONTROLLER/present_state_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/par_bit_reg
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/par_bit_reg

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampling_done_reg
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampling_done_reg

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_res_reg
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_res_reg

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[0][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[1][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[2][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[3][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[4][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[4][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[4][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[4][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[4][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[4][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[4][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[4][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[4][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[4][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[4][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[4][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[4][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[4][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[4][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[4][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[5][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[5][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[5][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[5][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[5][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[5][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[5][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[5][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[5][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[5][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[5][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[5][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[5][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[5][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[5][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[5][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[6][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U2_MEMORY/memory_reg[7][7]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[2][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U5_RD_INC_PULSE_GEN/enable_flop_reg
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U5_RD_INC_PULSE_GEN/enable_flop_reg

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U0_EN_SYNC/sync_chain_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U0_EN_SYNC/sync_chain_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U0_EN_SYNC/sync_chain_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U0_EN_SYNC/sync_chain_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U1_PULSE_GEN/enable_flop_reg
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U1_PULSE_GEN/enable_flop_reg

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/enable_pulse_reg
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/enable_pulse_reg

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/sync_bus_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/sync_bus_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/sync_bus_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/sync_bus_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/sync_bus_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/sync_bus_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/sync_bus_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/sync_bus_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/sync_bus_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/sync_bus_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/sync_bus_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/sync_bus_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/sync_bus_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/sync_bus_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/sync_bus_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP_DFT/U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP/sync_bus_reg[7]

  Ref  Port       Ref:/WORK/SYS_TOP_DFT/PAR_ERR
  Impl Port       Imp:/WORK/SYS_TOP_DFT/PAR_ERR

  Ref  Port       Ref:/WORK/SYS_TOP_DFT/STP_ERR
  Impl Port       Imp:/WORK/SYS_TOP_DFT/STP_ERR

  Ref  Port       Ref:/WORK/SYS_TOP_DFT/TX_OUT
  Impl Port       Imp:/WORK/SYS_TOP_DFT/TX_OUT

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
