
Subcircuit summary:
Circuit 1: flashADC_Testing_Sym_v0p4p4     |Circuit 2: flashADC                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__res_xhigh_po_5p73 (138->18)  |sky130_fd_pr__res_xhigh_po_5p73 (138->18)  
sky130_fd_sc_hd__or2_1 (3)                 |sky130_fd_sc_hd__or2_1 (3)                 
sky130_fd_sc_hd__inv_1 (15)                |sky130_fd_sc_hd__inv_1 (15)                
sky130_fd_sc_hd__inv_4 (4)                 |sky130_fd_sc_hd__inv_4 (4)                 
sky130_fd_sc_hd__inv_16 (20)               |sky130_fd_sc_hd__inv_16 (20)               
sky130_fd_sc_hd__or4_1 (10)                |sky130_fd_sc_hd__or4_1 (10)                
sky130_fd_sc_hd__or3_1 (2)                 |sky130_fd_sc_hd__or3_1 (2)                 
sky130_fd_sc_hd__and2_1 (12)               |sky130_fd_sc_hd__and2_1 (12)               
sky130_fd_sc_hd__and4_1 (8)                |sky130_fd_sc_hd__and4_1 (8)                
sky130_fd_sc_hd__and3_1 (2)                |sky130_fd_sc_hd__and3_1 (2)                
sky130_fd_pr__pfet_01v8_lvt (3)            |sky130_fd_pr__pfet_01v8_lvt (3)            
sky130_fd_pr__nfet_01v8_lvt (23->4)        |sky130_fd_pr__nfet_01v8_lvt (23->4)        
frontAnalog_v0p0p1 (16)                    |frontAnalog_v0p0p1 (16)                    
Number of devices: 117                     |Number of devices: 117                     
Number of nets: 106 **Mismatch**           |Number of nets: 105 **Mismatch**           
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: flashADC_Testing_Sym_v0p4p4     |Circuit 2: flashADC                        

---------------------------------------------------------------------------------------
Net: GND                                   |Net: GND                                   
  sky130_fd_sc_hd__or2_1/VGND = 3          |  sky130_fd_sc_hd__or2_1/VGND = 3          
  sky130_fd_sc_hd__or2_1/VNB = 3           |  sky130_fd_sc_hd__or2_1/VNB = 3           
  sky130_fd_sc_hd__inv_1/VGND = 15         |  sky130_fd_sc_hd__inv_1/VGND = 15         
  sky130_fd_sc_hd__inv_1/VNB = 15          |  sky130_fd_sc_hd__inv_1/VNB = 15          
  sky130_fd_sc_hd__inv_4/VGND = 4          |  sky130_fd_sc_hd__inv_4/VGND = 4          
  sky130_fd_sc_hd__inv_4/VNB = 4           |  sky130_fd_sc_hd__inv_4/VNB = 4           
  sky130_fd_sc_hd__inv_16/VGND = 20        |  sky130_fd_sc_hd__inv_16/VGND = 20        
  sky130_fd_sc_hd__inv_16/VNB = 20         |  sky130_fd_sc_hd__inv_16/VNB = 20         
  sky130_fd_sc_hd__or4_1/VGND = 10         |  sky130_fd_sc_hd__or4_1/VGND = 10         
  sky130_fd_sc_hd__or4_1/VNB = 10          |  sky130_fd_sc_hd__or4_1/VNB = 10          
  sky130_fd_sc_hd__or3_1/VGND = 2          |  sky130_fd_sc_hd__or3_1/VGND = 2          
  sky130_fd_sc_hd__or3_1/VNB = 2           |  sky130_fd_sc_hd__or3_1/VNB = 2           
  sky130_fd_sc_hd__and2_1/VGND = 12        |  sky130_fd_sc_hd__and2_1/VGND = 12        
  sky130_fd_sc_hd__and2_1/VNB = 12         |  sky130_fd_sc_hd__and2_1/VNB = 12         
  sky130_fd_sc_hd__and4_1/VGND = 8         |  sky130_fd_sc_hd__and4_1/VGND = 8         
  sky130_fd_sc_hd__and4_1/VNB = 8          |  sky130_fd_sc_hd__and4_1/VNB = 8          
  sky130_fd_sc_hd__and3_1/VGND = 2         |  sky130_fd_sc_hd__and3_1/VGND = 2         
  sky130_fd_sc_hd__and3_1/VNB = 2          |  sky130_fd_sc_hd__and3_1/VNB = 2          
  sky130_fd_pr__nfet_01v8_lvt/(1|3) = 2    |  sky130_fd_pr__nfet_01v8_lvt/(1|3) = 2    
  sky130_fd_pr__nfet_01v8_lvt/4 = 4        |  sky130_fd_pr__nfet_01v8_lvt/4 = 4        
  sky130_fd_pr__res_xhigh_po_5p73/(1|2) =  |  sky130_fd_pr__res_xhigh_po_5p73/(1|2) =  
  sky130_fd_pr__res_xhigh_po_5p73/3 = 1    |  sky130_fd_pr__res_xhigh_po_5p73/3 = 18   
  frontAnalog_v0p0p1/GND = 16              |  frontAnalog_v0p0p1/GND = 16              
                                           |                                           
Net: VL                                    |(no matching net)                          
  sky130_fd_pr__res_xhigh_po_5p73/(1|2) =  |                                           
  sky130_fd_pr__res_xhigh_po_5p73/3 = 17   |                                           
---------------------------------------------------------------------------------------
Netlists do not match.

Subcircuit pins:
Circuit 1: flashADC_Testing_Sym_v0p4p4     |Circuit 2: flashADC                        
-------------------------------------------|-------------------------------------------
VL                                         |GND **Mismatch**                           
Cell pin lists are equivalent.
Device classes flashADC_Testing_Sym_v0p4p4 and flashADC are equivalent.

Final result: Netlists do not match.
