; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_clone_mse_loss_mse_loss_backward_6(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %6 = shl i32 %5, 5, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = lshr i32 %7, 2, !dbg !12
  %9 = and i32 %8, 7, !dbg !12
  %10 = and i32 %7, 32, !dbg !12
  %11 = lshr exact i32 %10, 2, !dbg !12
  %12 = or disjoint i32 %9, %11, !dbg !12
  %13 = and i32 %7, 64, !dbg !12
  %14 = lshr exact i32 %13, 2, !dbg !12
  %15 = or disjoint i32 %12, %14, !dbg !12
  %16 = and i32 %7, 3, !dbg !12
  %17 = and i32 %7, 31, !dbg !12
  %18 = or disjoint i32 %15, %6, !dbg !13
  %19 = or disjoint i32 %6, %17, !dbg !13
  %20 = icmp slt i32 %18, 64, !dbg !14
  %21 = icmp slt i32 %19, 64, !dbg !14
  %22 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %23 = shl i32 %22, 2, !dbg !16
  %.lobit2 = lshr exact i32 %10, 5, !dbg !17
  %24 = lshr exact i32 %13, 5, !dbg !17
  %25 = or disjoint i32 %.lobit2, %24, !dbg !17
  %26 = or disjoint i32 %23, %16, !dbg !18
  %27 = or disjoint i32 %25, %23, !dbg !18
  %28 = icmp slt i32 %26, 4, !dbg !19
  %29 = icmp slt i32 %27, 4, !dbg !19
  %.frozen = freeze i32 %19, !dbg !20
  %30 = sdiv i32 %.frozen, 16, !dbg !20
  %31 = mul i32 %30, 16, !dbg !21
  %.decomposed = sub i32 %.frozen, %31, !dbg !21
  %32 = shl i32 %18, 2, !dbg !22
  %33 = add i32 %26, %32, !dbg !23
  %34 = sext i32 %33 to i64, !dbg !24
  %35 = getelementptr float, ptr addrspace(1) %0, i64 %34, !dbg !24
  %36 = and i1 %20, %28, !dbg !25
  %37 = and i1 %21, %29, !dbg !25
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 %36) #2, !dbg !26
  %39 = shl i32 %7, 5, !dbg !26
  %40 = and i32 %39, 96, !dbg !26
  %41 = and i32 %8, 7, !dbg !26
  %42 = or disjoint i32 %41, %40, !dbg !26
  %43 = or disjoint i32 %42, %11, !dbg !26
  %44 = or disjoint i32 %43, %14, !dbg !26
  %45 = and i32 %7, 127, !dbg !26
  %46 = lshr exact i32 %40, 5, !dbg !26
  %47 = add nuw nsw i32 %44, %46, !dbg !26
  %48 = zext nneg i32 %47 to i64, !dbg !26
  %49 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %48, !dbg !26
  %50 = insertelement <1 x i32> poison, i32 %38, i64 0, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %49, <1 x i32> %50, i1 true) #2, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %51 = lshr i32 %45, 5, !dbg !26
  %52 = add nuw nsw i32 %51, %45, !dbg !26
  %53 = zext nneg i32 %52 to i64, !dbg !26
  %54 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %53, !dbg !26
  %55 = load float, ptr addrspace(3) %54, align 4, !dbg !26
  %56 = shl i32 %27, 4, !dbg !27
  %57 = add i32 %56, %.decomposed, !dbg !28
  %58 = shl i32 %30, 6, !dbg !29
  %59 = add i32 %57, %58, !dbg !30
  %60 = sext i32 %59 to i64, !dbg !31
  %61 = getelementptr float, ptr addrspace(1) %1, i64 %60, !dbg !31
  %62 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %61, i1 %37) #2, !dbg !32
  %63 = bitcast i32 %62 to float, !dbg !32
  %64 = fsub float %55, %63, !dbg !33
  %65 = fmul float %64, 7.812500e-03, !dbg !34
  tail call void @llvm.nvvm.barrier0(), !dbg !35
  %66 = shl i32 %7, 2, !dbg !36
  %67 = and i32 %66, 124, !dbg !36
  %68 = or disjoint i32 %67, %.lobit2, !dbg !36
  %69 = or disjoint i32 %68, %24, !dbg !36
  %70 = lshr exact i32 %67, 2, !dbg !36
  %71 = add nuw nsw i32 %69, %70, !dbg !36
  %72 = zext nneg i32 %71 to i64, !dbg !36
  %73 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %72, !dbg !36
  %74 = bitcast float %65 to <1 x i32>, !dbg !36
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %73, <1 x i32> %74, i1 true) #2, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %75 = lshr i32 %45, 2, !dbg !36
  %76 = add nuw nsw i32 %75, %45, !dbg !36
  %77 = zext nneg i32 %76 to i64, !dbg !36
  %78 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %77, !dbg !36
  %79 = load i32, ptr addrspace(3) %78, align 4, !dbg !36
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %79, ptr addrspace(1) %35, i1 %36) #2, !dbg !36
  ret void, !dbg !37
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cnw75sbkhrgrv3w26hu7fnsfllrqrw5ieumtedzyfcywexvfvby2.py", directory: "inductor_cache/nw")
!4 = !{ptr @triton_poi_fused_clone_mse_loss_mse_loss_backward_6, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_clone_mse_loss_mse_loss_backward_6, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_clone_mse_loss_mse_loss_backward_6", linkageName: "triton_poi_fused_clone_mse_loss_mse_loss_backward_6", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 31, column: 19, scope: !7)
!21 = !DILocation(line: 30, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 41, scope: !7)
!23 = !DILocation(line: 32, column: 39, scope: !7)
!24 = !DILocation(line: 32, column: 34, scope: !7)
!25 = !DILocation(line: 32, column: 54, scope: !7)
!26 = !DILocation(line: 32, column: 46, scope: !7)
!27 = !DILocation(line: 33, column: 38, scope: !7)
!28 = !DILocation(line: 33, column: 35, scope: !7)
!29 = !DILocation(line: 33, column: 46, scope: !7)
!30 = !DILocation(line: 33, column: 43, scope: !7)
!31 = !DILocation(line: 33, column: 30, scope: !7)
!32 = !DILocation(line: 33, column: 51, scope: !7)
!33 = !DILocation(line: 34, column: 18, scope: !7)
!34 = !DILocation(line: 36, column: 18, scope: !7)
!35 = !DILocation(line: 37, column: 4, scope: !7)
!36 = !DILocation(line: 38, column: 46, scope: !7)
!37 = !DILocation(line: 38, column: 4, scope: !7)
