Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct  9 19:58:06 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.393        0.000                      0                10197        0.013        0.000                      0                10197        0.264        0.000                       0                  3643  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
GCLK                        {0.000 5.000}        10.000          100.000         
  clk_200MHz_LCLK_MMCM      {0.000 2.500}        5.000           200.000         
  clk_250MHz_180_LCLK_MMCM  {2.000 4.000}        4.000           250.000         
  clk_250MHz_LCLK_MMCM      {0.000 2.000}        4.000           250.000         
  clkfbout_LCLK_MMCM        {0.000 5.000}        10.000          100.000         
dig0_clk                    {0.000 2.034}        4.069           245.761         
  clk_122_88_MHz_DIG0_MMCM  {0.000 4.069}        8.138           122.880         
  clk_245_76_MHz_DIG0_MMCM  {0.000 2.034}        4.069           245.761         
  clkfbout_DIG0_MMCM        {0.000 2.034}        4.069           245.761         
dig1_clk                    {0.000 2.034}        4.069           245.761         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_200MHz_LCLK_MMCM                                                                                                                                                        0.264        0.000                       0                     4  
  clk_250MHz_180_LCLK_MMCM                                                                                                                                                    1.845        0.000                       0                     3  
  clk_250MHz_LCLK_MMCM                                                                                                                                                        1.845        0.000                       0                     3  
  clkfbout_LCLK_MMCM                                                                                                                                                          7.845        0.000                       0                     3  
dig0_clk                                                                                                                                                                      0.634        0.000                       0                     2  
  clk_122_88_MHz_DIG0_MMCM        0.393        0.000                      0                 9625        0.013        0.000                      0                 9625        2.819        0.000                       0                  3598  
  clk_245_76_MHz_DIG0_MMCM                                                                                                                                                    1.914        0.000                       0                    26  
  clkfbout_DIG0_MMCM                                                                                                                                                          1.914        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_122_88_MHz_DIG0_MMCM  clk_122_88_MHz_DIG0_MMCM        2.512        0.000                      0                  572        0.769        0.000                      0                  572  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200MHz_LCLK_MMCM
  To Clock:  clk_200MHz_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200MHz_LCLK_MMCM
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    lclk_mmcm_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_180_LCLK_MMCM
  To Clock:  clk_250MHz_180_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_180_LCLK_MMCM
Waveform(ns):       { 2.000 4.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4    lclk_mmcm_0/inst/clkout4_buf/I
Min Period  n/a     ODDR/C               n/a            1.474         4.000       2.526      OLOGIC_X1Y72     clk_forward_1/C
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_LCLK_MMCM
  To Clock:  clk_250MHz_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_LCLK_MMCM
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3    lclk_mmcm_0/inst/clkout3_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X1Y122    clk_forward_0/C
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    lclk_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dig0_clk
  To Clock:  dig0_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dig0_clk
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { DIG0_CLKOUT_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.069       1.914      BUFGCTRL_X0Y16   dig0_mmcm_0/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.069       95.931     MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_122_88_MHz_DIG0_MMCM
  To Clock:  clk_122_88_MHz_DIG0_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.819ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 2.160ns (30.298%)  route 4.969ns (69.702%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 13.031 - 8.138 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.727     5.299    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X71Y38         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y38         FDRE (Prop_fdre_C_Q)         0.419     5.718 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/Q
                         net (fo=3, routed)           1.016     6.734    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.299     7.033 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.033    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.583 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.583    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.854 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.599     8.453    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X70Y36         LUT2 (Prop_lut2_I0_O)        0.373     8.826 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.159     8.985    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X70Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          1.757    10.866    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X32Y23         LUT4 (Prop_lut4_I3_O)        0.124    10.990 r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__2/O
                         net (fo=3, routed)           1.439    12.429    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y3          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.603    13.031    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.296    13.327    
                         clock uncertainty           -0.063    13.265    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.822    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 2.160ns (30.770%)  route 4.860ns (69.230%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 13.037 - 8.138 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.727     5.299    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X71Y38         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y38         FDRE (Prop_fdre_C_Q)         0.419     5.718 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/Q
                         net (fo=3, routed)           1.016     6.734    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.299     7.033 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.033    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.583 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.583    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.854 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.599     8.453    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X70Y36         LUT2 (Prop_lut2_I0_O)        0.373     8.826 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.159     8.985    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X70Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          1.676    10.785    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/wea[0]
    SLICE_X32Y26         LUT4 (Prop_lut4_I3_O)        0.124    10.909 r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.411    12.319    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y2          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.609    13.037    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.296    13.333    
                         clock uncertainty           -0.063    13.271    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.828    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 2.160ns (31.194%)  route 4.764ns (68.806%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 13.038 - 8.138 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.727     5.299    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X71Y38         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y38         FDRE (Prop_fdre_C_Q)         0.419     5.718 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/Q
                         net (fo=3, routed)           1.016     6.734    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.299     7.033 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.033    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.583 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.583    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.854 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.599     8.453    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X70Y36         LUT2 (Prop_lut2_I0_O)        0.373     8.826 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.159     8.985    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X70Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          1.349    10.458    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X48Y26         LUT4 (Prop_lut4_I1_O)        0.124    10.582 r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__1/O
                         net (fo=3, routed)           1.642    12.224    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y1          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.610    13.038    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.296    13.334    
                         clock uncertainty           -0.063    13.272    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.829    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -12.224    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 2.160ns (31.482%)  route 4.701ns (68.518%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 13.040 - 8.138 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.727     5.299    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X71Y38         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y38         FDRE (Prop_fdre_C_Q)         0.419     5.718 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/Q
                         net (fo=3, routed)           1.016     6.734    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.299     7.033 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.033    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.583 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.583    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.854 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.599     8.453    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X70Y36         LUT2 (Prop_lut2_I0_O)        0.373     8.826 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.159     8.985    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X70Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          1.410    10.519    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124    10.643 r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__3/O
                         net (fo=3, routed)           1.518    12.161    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y0          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.612    13.040    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.296    13.336    
                         clock uncertainty           -0.063    13.274    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.831    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -12.161    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 2.160ns (31.633%)  route 4.668ns (68.367%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 13.035 - 8.138 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.727     5.299    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X71Y38         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y38         FDRE (Prop_fdre_C_Q)         0.419     5.718 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/Q
                         net (fo=3, routed)           1.016     6.734    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.299     7.033 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.033    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.583 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.583    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.854 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.599     8.453    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X70Y36         LUT2 (Prop_lut2_I0_O)        0.373     8.826 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.159     8.985    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X70Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          1.757    10.866    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X32Y23         LUT4 (Prop_lut4_I3_O)        0.124    10.990 r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__2/O
                         net (fo=3, routed)           1.138    12.128    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y2          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.607    13.035    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.296    13.331    
                         clock uncertainty           -0.063    13.269    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.826    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.317ns  (logic 3.384ns (46.246%)  route 3.933ns (53.754%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 13.033 - 8.138 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.728     5.300    WFM_ACQ_1/WVB/OVERFLOW_CTRL/clk_122_88_MHz
    SLICE_X74Y38         FDSE                                         r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y38         FDSE (Prop_fdse_C_Q)         0.456     5.756 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[1]/Q
                         net (fo=2, routed)           0.604     6.361    WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[14]_0[1]
    SLICE_X74Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.017 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry_i_5__0_n_0
    SLICE_X74Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.330 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_i_5__0/O[3]
                         net (fo=1, routed)           0.722     8.052    WFM_ACQ_1/WVB/WR_CTRL/wvb_wused_carry__1[3]
    SLICE_X80Y42         LUT2 (Prop_lut2_I1_O)        0.306     8.358 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wused_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     8.358    WFM_ACQ_1/WVB/OVERFLOW_CTRL/i_rd_data[8]_i_8[0]
    SLICE_X80Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.890 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.890    WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__1_n_0
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.224 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__2/O[1]
                         net (fo=1, routed)           1.596    10.820    CUPPA_0/CRSM_0/i_rd_data_reg[15]_1[12]
    SLICE_X90Y61         LUT5 (Prop_lut5_I0_O)        0.332    11.152 r  CUPPA_0/CRSM_0/i_rd_data[13]_i_8/O
                         net (fo=1, routed)           0.575    11.726    CUPPA_0/CRSM_0/i_rd_data[13]_i_8_n_0
    SLICE_X91Y61         LUT6 (Prop_lut6_I0_O)        0.331    12.057 r  CUPPA_0/CRSM_0/i_rd_data[13]_i_4/O
                         net (fo=1, routed)           0.436    12.494    CUPPA_0/CRSM_0/i_rd_data[13]_i_4_n_0
    SLICE_X90Y61         LUT5 (Prop_lut5_I3_O)        0.124    12.618 r  CUPPA_0/CRSM_0/i_rd_data[13]_i_1/O
                         net (fo=1, routed)           0.000    12.618    CUPPA_0/CRSM_0/i_rd_data[13]_i_1_n_0
    SLICE_X90Y61         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.605    13.033    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X90Y61         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[13]/C
                         clock pessimism              0.282    13.315    
                         clock uncertainty           -0.063    13.253    
    SLICE_X90Y61         FDRE (Setup_fdre_C_D)        0.081    13.334    CUPPA_0/CRSM_0/i_rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                         -12.618    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 2.160ns (32.257%)  route 4.536ns (67.743%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 12.957 - 8.138 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.727     5.299    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X71Y38         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y38         FDRE (Prop_fdre_C_Q)         0.419     5.718 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/Q
                         net (fo=3, routed)           1.016     6.734    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.299     7.033 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.033    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.583 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.583    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.854 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.599     8.453    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X70Y36         LUT2 (Prop_lut2_I0_O)        0.373     8.826 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.159     8.985    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X70Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          1.676    10.785    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/wea[0]
    SLICE_X32Y26         LUT4 (Prop_lut4_I3_O)        0.124    10.909 r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.087    11.996    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y0          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.529    12.957    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.296    13.253    
                         clock uncertainty           -0.063    13.191    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.748    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 2.160ns (31.999%)  route 4.590ns (68.001%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 13.025 - 8.138 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.727     5.299    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X71Y38         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y38         FDRE (Prop_fdre_C_Q)         0.419     5.718 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/Q
                         net (fo=3, routed)           1.016     6.734    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.299     7.033 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.033    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.583 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.583    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.854 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.599     8.453    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X70Y36         LUT2 (Prop_lut2_I0_O)        0.373     8.826 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.159     8.985    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X70Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          1.266    10.374    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    SLICE_X52Y22         LUT4 (Prop_lut4_I2_O)        0.124    10.498 r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.551    12.050    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y4          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.597    13.025    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.296    13.321    
                         clock uncertainty           -0.063    13.259    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.816    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.298ns  (logic 1.804ns (24.719%)  route 5.494ns (75.281%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 12.976 - 8.138 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.717     5.289    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X89Y66         FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.456     5.745 r  CUPPA_0/CRSM_0/y_adr_reg[4]/Q
                         net (fo=32, routed)          1.292     7.037    CUPPA_0/CRSM_0/Q[4]
    SLICE_X90Y64         LUT5 (Prop_lut5_I0_O)        0.150     7.187 f  CUPPA_0/CRSM_0/i_rd_data[15]_i_42/O
                         net (fo=1, routed)           0.469     7.657    CUPPA_0/CRSM_0/i_rd_data[15]_i_42_n_0
    SLICE_X90Y64         LUT6 (Prop_lut6_I2_O)        0.328     7.985 f  CUPPA_0/CRSM_0/i_rd_data[15]_i_31/O
                         net (fo=1, routed)           0.567     8.552    CUPPA_0/CRSM_0/i_rd_data[15]_i_31_n_0
    SLICE_X90Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.676 f  CUPPA_0/CRSM_0/i_rd_data[15]_i_18/O
                         net (fo=93, routed)          0.971     9.647    CUPPA_0/CRSM_0/i_rd_data[15]_i_18_n_0
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.150     9.797 r  CUPPA_0/CRSM_0/i_rd_data[13]_i_12/O
                         net (fo=13, routed)          0.943    10.741    CUPPA_0/CRSM_0/i_rd_data[13]_i_12_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I4_O)        0.348    11.089 r  CUPPA_0/CRSM_0/i_rd_data[5]_i_5/O
                         net (fo=1, routed)           0.452    11.541    CUPPA_0/CRSM_0/i_rd_data[5]_i_5_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.665 r  CUPPA_0/CRSM_0/i_rd_data[5]_i_3/O
                         net (fo=1, routed)           0.799    12.464    CUPPA_0/CRSM_0/i_rd_data[5]_i_3_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I1_O)        0.124    12.588 r  CUPPA_0/CRSM_0/i_rd_data[5]_i_1/O
                         net (fo=1, routed)           0.000    12.588    CUPPA_0/CRSM_0/i_rd_data[5]_i_1_n_0
    SLICE_X87Y58         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.548    12.976    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X87Y58         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[5]/C
                         clock pessimism              0.434    13.409    
                         clock uncertainty           -0.063    13.347    
    SLICE_X87Y58         FDRE (Setup_fdre_C_D)        0.031    13.378    CUPPA_0/CRSM_0/i_rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.378    
                         arrival time                         -12.588    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.160ns (32.094%)  route 4.570ns (67.905%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 13.038 - 8.138 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.727     5.299    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X71Y38         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y38         FDRE (Prop_fdre_C_Q)         0.419     5.718 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/Q
                         net (fo=3, routed)           1.016     6.734    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.299     7.033 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.033    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.583 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.583    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.854 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.599     8.453    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X70Y36         LUT2 (Prop_lut2_I0_O)        0.373     8.826 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.159     8.985    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X70Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          1.023    10.131    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X54Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.255 r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=3, routed)           1.774    12.030    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y7          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.610    13.038    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.296    13.334    
                         clock uncertainty           -0.063    13.272    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.829    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                  0.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.837%)  route 0.222ns (61.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.602     1.846    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X91Y30         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.141     1.987 r  WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[13]/Q
                         net (fo=1, routed)           0.222     2.209    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB18_X4Y10         RAMB18E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.909     2.257    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y10         RAMB18E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.357     1.900    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     2.196    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.814%)  route 0.219ns (57.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.601     1.845    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X90Y29         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y29         FDRE (Prop_fdre_C_Q)         0.164     2.009 r  WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[11]/Q
                         net (fo=1, routed)           0.219     2.228    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X4Y10         RAMB18E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.909     2.257    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y10         RAMB18E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.357     1.900    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.196    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.587     1.831    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X83Y46         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[15]/Q
                         net (fo=1, routed)           0.056     2.028    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/DIA
    SLICE_X82Y46         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.856     2.203    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/WCLK
    SLICE_X82Y46         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/CLK
                         clock pessimism             -0.360     1.844    
    SLICE_X82Y46         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.991    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.393%)  route 0.257ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.602     1.846    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X91Y30         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.141     1.987 r  WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[1]/Q
                         net (fo=1, routed)           0.257     2.244    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X4Y10         RAMB18E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.909     2.257    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y10         RAMB18E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.357     1.900    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.196    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/i_test_conf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.252ns (55.057%)  route 0.206ns (44.943%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.582     1.826    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X67Y52         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_test_conf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.967 f  WFM_ACQ_1/WVB/WR_CTRL/i_test_conf_reg[2]/Q
                         net (fo=2, routed)           0.206     2.172    WFM_ACQ_1/WVB/WR_CTRL/i_test_conf[2]
    SLICE_X66Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.217 r  WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max[4]_i_4/O
                         net (fo=1, routed)           0.000     2.217    WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max[4]_i_4_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.283 r  WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.283    WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max0[2]
    SLICE_X66Y49         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.852     2.199    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X66Y49         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max_reg[2]/C
                         clock pessimism             -0.103     2.096    
    SLICE_X66Y49         FDRE (Hold_fdre_C_D)         0.134     2.230    WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.745%)  route 0.249ns (60.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.608     1.852    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X90Y38         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y38         FDRE (Prop_fdre_C_Q)         0.164     2.016 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[17]/Q
                         net (fo=1, routed)           0.249     2.264    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[17]
    RAMB18_X4Y16         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.921     2.269    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y16         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.357     1.912    
    RAMB18_X4Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIPADIP[1])
                                                      0.296     2.208    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/CUPPA_TRIG/adc_stream_out_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.768%)  route 0.253ns (64.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.609     1.853    WFM_ACQ_1/CUPPA_TRIG/clk_122_88_MHz
    SLICE_X95Y53         FDRE                                         r  WFM_ACQ_1/CUPPA_TRIG/adc_stream_out_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  WFM_ACQ_1/CUPPA_TRIG/adc_stream_out_0_reg[1]/Q
                         net (fo=1, routed)           0.253     2.247    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d[3]
    SLICE_X94Y48         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.882     2.229    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X94Y48         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[3]/C
                         clock pessimism             -0.103     2.126    
    SLICE_X94Y48         FDRE (Hold_fdre_C_D)         0.063     2.189    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 CUPPA_0/CRSM_0/y_wr_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.183%)  route 0.236ns (64.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.598     1.842    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X91Y71         FDRE                                         r  CUPPA_0/CRSM_0/y_wr_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDRE (Prop_fdre_C_Q)         0.128     1.970 r  CUPPA_0/CRSM_0/y_wr_data_reg[9]/Q
                         net (fo=13, routed)          0.236     2.206    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X4Y13         RAMB36E1                                     r  CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.911     2.259    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.357     1.901    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.242     2.143    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.426%)  route 0.274ns (62.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.610     1.854    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X92Y43         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y43         FDRE (Prop_fdre_C_Q)         0.164     2.018 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[33]/Q
                         net (fo=1, routed)           0.274     2.292    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[15]
    RAMB36_X4Y9          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.922     2.270    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y9          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.337     1.933    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     2.229    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.502%)  route 0.251ns (60.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.601     1.845    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X90Y29         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y29         FDRE (Prop_fdre_C_Q)         0.164     2.009 r  WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[0]/Q
                         net (fo=1, routed)           0.251     2.260    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X4Y10         RAMB18E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.909     2.257    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y10         RAMB18E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.357     1.900    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.196    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_122_88_MHz_DIG0_MMCM
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.138       5.194      RAMB36_X4Y13     CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X4Y9      WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X4Y9      WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y16     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y16     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y11     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y11     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y12     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y12     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y13     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.138       205.222    MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y49     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y49     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y49     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y49     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y48     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y48     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y48     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y48     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y50     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y50     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_245_76_MHz_DIG0_MMCM
  To Clock:  clk_245_76_MHz_DIG0_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_245_76_MHz_DIG0_MMCM
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.069       1.914      BUFGCTRL_X0Y1    dig0_mmcm_0/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y132    DIG0_LVDS/ADC_IO_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y132    DIG0_LVDS/ADC_IO_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y128    DIG0_LVDS/ADC_IO_0/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y128    DIG0_LVDS/ADC_IO_0/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y130    DIG0_LVDS/ADC_IO_0/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y130    DIG0_LVDS/ADC_IO_0/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y118    DIG0_LVDS/ADC_IO_0/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y118    DIG0_LVDS/ADC_IO_0/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y140    DIG0_LVDS/ADC_IO_0/inst/pins[4].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.069       209.291    MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DIG0_MMCM
  To Clock:  clkfbout_DIG0_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DIG0_MMCM
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.069       1.914      BUFGCTRL_X0Y5    dig0_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.069       95.931     MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.069       209.291    MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_122_88_MHz_DIG0_MMCM
  To Clock:  clk_122_88_MHz_DIG0_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        2.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.769ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[28]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 0.580ns (11.184%)  route 4.606ns (88.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 13.033 - 8.138 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.778     5.350    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.456     5.806 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.596     6.403    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.527 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.010    10.536    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X92Y87         FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.605    13.033    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X92Y87         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[28]/C
                         clock pessimism              0.397    13.429    
                         clock uncertainty           -0.063    13.367    
    SLICE_X92Y87         FDCE (Recov_fdce_C_CLR)     -0.319    13.048    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[29]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 0.580ns (11.184%)  route 4.606ns (88.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 13.033 - 8.138 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.778     5.350    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.456     5.806 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.596     6.403    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.527 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.010    10.536    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X92Y87         FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.605    13.033    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X92Y87         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[29]/C
                         clock pessimism              0.397    13.429    
                         clock uncertainty           -0.063    13.367    
    SLICE_X92Y87         FDCE (Recov_fdce_C_CLR)     -0.319    13.048    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[30]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 0.580ns (11.184%)  route 4.606ns (88.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 13.033 - 8.138 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.778     5.350    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.456     5.806 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.596     6.403    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.527 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.010    10.536    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X92Y87         FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.605    13.033    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X92Y87         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[30]/C
                         clock pessimism              0.397    13.429    
                         clock uncertainty           -0.063    13.367    
    SLICE_X92Y87         FDCE (Recov_fdce_C_CLR)     -0.319    13.048    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[31]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 0.580ns (11.184%)  route 4.606ns (88.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 13.033 - 8.138 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.778     5.350    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.456     5.806 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.596     6.403    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.527 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.010    10.536    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X92Y87         FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.605    13.033    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X92Y87         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[31]/C
                         clock pessimism              0.397    13.429    
                         clock uncertainty           -0.063    13.367    
    SLICE_X92Y87         FDCE (Recov_fdce_C_CLR)     -0.319    13.048    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.580ns (11.515%)  route 4.457ns (88.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 13.031 - 8.138 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.778     5.350    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.456     5.806 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.596     6.403    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.527 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         3.861    10.387    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X92Y84         FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.603    13.031    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X92Y84         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[16]/C
                         clock pessimism              0.397    13.427    
                         clock uncertainty           -0.063    13.365    
    SLICE_X92Y84         FDCE (Recov_fdce_C_CLR)     -0.319    13.046    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.580ns (11.515%)  route 4.457ns (88.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 13.031 - 8.138 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.778     5.350    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.456     5.806 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.596     6.403    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.527 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         3.861    10.387    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X92Y84         FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.603    13.031    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X92Y84         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[17]/C
                         clock pessimism              0.397    13.427    
                         clock uncertainty           -0.063    13.365    
    SLICE_X92Y84         FDCE (Recov_fdce_C_CLR)     -0.319    13.046    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.580ns (11.515%)  route 4.457ns (88.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 13.031 - 8.138 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.778     5.350    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.456     5.806 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.596     6.403    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.527 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         3.861    10.387    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X92Y84         FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.603    13.031    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X92Y84         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[18]/C
                         clock pessimism              0.397    13.427    
                         clock uncertainty           -0.063    13.365    
    SLICE_X92Y84         FDCE (Recov_fdce_C_CLR)     -0.319    13.046    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.580ns (11.515%)  route 4.457ns (88.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 13.031 - 8.138 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.778     5.350    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.456     5.806 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.596     6.403    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.527 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         3.861    10.387    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X92Y84         FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.603    13.031    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X92Y84         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[19]/C
                         clock pessimism              0.397    13.427    
                         clock uncertainty           -0.063    13.365    
    SLICE_X92Y84         FDCE (Recov_fdce_C_CLR)     -0.319    13.046    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 0.580ns (11.513%)  route 4.458ns (88.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 13.032 - 8.138 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.778     5.350    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.456     5.806 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.596     6.403    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.527 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         3.861    10.388    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X92Y86         FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.604    13.032    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X92Y86         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[24]/C
                         clock pessimism              0.397    13.428    
                         clock uncertainty           -0.063    13.366    
    SLICE_X92Y86         FDCE (Recov_fdce_C_CLR)     -0.319    13.047    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.047    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 0.580ns (11.513%)  route 4.458ns (88.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 13.032 - 8.138 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.778     5.350    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.456     5.806 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.596     6.403    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.527 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         3.861    10.388    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X92Y86         FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        1.604    13.032    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X92Y86         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[25]/C
                         clock pessimism              0.397    13.428    
                         clock uncertainty           -0.063    13.366    
    SLICE_X92Y86         FDCE (Recov_fdce_C_CLR)     -0.319    13.047    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.047    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  2.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.314%)  route 0.549ns (74.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.603     1.847    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.141     1.988 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.215     2.203    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.045     2.248 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.334     2.581    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X94Y68         FDCE                                         f  DAC_SPI/IILC_SCLK_0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.870     2.217    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X94Y68         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[0]/C
                         clock pessimism             -0.337     1.880    
    SLICE_X94Y68         FDCE (Remov_fdce_C_CLR)     -0.067     1.813    DAC_SPI/IILC_SCLK_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.314%)  route 0.549ns (74.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.603     1.847    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.141     1.988 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.215     2.203    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.045     2.248 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.334     2.581    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X94Y68         FDCE                                         f  DAC_SPI/IILC_SCLK_0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.870     2.217    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X94Y68         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[1]/C
                         clock pessimism             -0.337     1.880    
    SLICE_X94Y68         FDCE (Remov_fdce_C_CLR)     -0.067     1.813    DAC_SPI/IILC_SCLK_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.314%)  route 0.549ns (74.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.603     1.847    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.141     1.988 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.215     2.203    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.045     2.248 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.334     2.581    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X94Y68         FDCE                                         f  DAC_SPI/IILC_SCLK_0/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.870     2.217    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X94Y68         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[2]/C
                         clock pessimism             -0.337     1.880    
    SLICE_X94Y68         FDCE (Remov_fdce_C_CLR)     -0.067     1.813    DAC_SPI/IILC_SCLK_0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.314%)  route 0.549ns (74.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.603     1.847    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.141     1.988 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.215     2.203    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.045     2.248 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.334     2.581    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X94Y68         FDCE                                         f  DAC_SPI/IILC_SCLK_0/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.870     2.217    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X94Y68         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[3]/C
                         clock pessimism             -0.337     1.880    
    SLICE_X94Y68         FDCE (Remov_fdce_C_CLR)     -0.067     1.813    DAC_SPI/IILC_SCLK_0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.106%)  route 0.555ns (74.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.603     1.847    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.141     1.988 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.215     2.203    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.045     2.248 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.340     2.588    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X99Y67         FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.872     2.219    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X99Y67         FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[4]/C
                         clock pessimism             -0.337     1.882    
    SLICE_X99Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.790    DAC_SPI/IILC_MISO_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.106%)  route 0.555ns (74.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.603     1.847    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.141     1.988 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.215     2.203    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.045     2.248 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.340     2.588    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X99Y67         FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.872     2.219    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X99Y67         FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[5]/C
                         clock pessimism             -0.337     1.882    
    SLICE_X99Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.790    DAC_SPI/IILC_MISO_0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.106%)  route 0.555ns (74.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.603     1.847    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.141     1.988 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.215     2.203    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.045     2.248 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.340     2.588    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X99Y67         FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.872     2.219    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X99Y67         FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[6]/C
                         clock pessimism             -0.337     1.882    
    SLICE_X99Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.790    DAC_SPI/IILC_MISO_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.106%)  route 0.555ns (74.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.603     1.847    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.141     1.988 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.215     2.203    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.045     2.248 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.340     2.588    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X99Y67         FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.872     2.219    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X99Y67         FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[7]/C
                         clock pessimism             -0.337     1.882    
    SLICE_X99Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.790    DAC_SPI/IILC_MISO_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.979%)  route 0.623ns (77.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.603     1.847    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.141     1.988 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.215     2.203    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.045     2.248 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.408     2.656    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X94Y69         FDCE                                         f  DAC_SPI/IILC_SCLK_0/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.869     2.216    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X94Y69         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[4]/C
                         clock pessimism             -0.337     1.879    
    SLICE_X94Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.812    DAC_SPI/IILC_SCLK_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.979%)  route 0.623ns (77.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.603     1.847    CUPPA_0/clk_122_88_MHz
    SLICE_X93Y66         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.141     1.988 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.215     2.203    CUPPA_0/spi_rst
    SLICE_X93Y67         LUT2 (Prop_lut2_I0_O)        0.045     2.248 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.408     2.656    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X94Y69         FDCE                                         f  DAC_SPI/IILC_SCLK_0/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3596, routed)        0.869     2.216    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X94Y69         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[5]/C
                         clock pessimism             -0.337     1.879    
    SLICE_X94Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.812    DAC_SPI/IILC_SCLK_0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.844    





