{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592392413100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592392413101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 13:13:32 2020 " "Processing started: Wed Jun 17 13:13:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592392413101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392413101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ensamblado_placa -c ensamblado_placa " "Command: quartus_map --read_settings_files=on --write_settings_files=off ensamblado_placa -c ensamblado_placa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392413101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592392413615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592392413615 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "disenyo_qsys.qsys " "Elaborating Platform Designer system entity \"disenyo_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392423186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:47 Progress: Loading disenyo_qsys/disenyo_qsys.qsys " "2020.06.17.13:13:47 Progress: Loading disenyo_qsys/disenyo_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392427666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:48 Progress: Reading input file " "2020.06.17.13:13:48 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392428013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:48 Progress: Adding clk_0 \[clock_source 19.1\] " "2020.06.17.13:13:48 Progress: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392428127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:48 Progress: Parameterizing module clk_0 " "2020.06.17.13:13:48 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392428877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:48 Progress: Adding ensamblado_procesador_0 \[ensamblado_procesador 1.0\] " "2020.06.17.13:13:48 Progress: Adding ensamblado_procesador_0 \[ensamblado_procesador 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392428879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:49 Progress: Parameterizing module ensamblado_procesador_0 " "2020.06.17.13:13:49 Progress: Parameterizing module ensamblado_procesador_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392429057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:49 Progress: Adding master_0 \[altera_jtag_avalon_master 19.1\] " "2020.06.17.13:13:49 Progress: Adding master_0 \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392429060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:49 Progress: Parameterizing module master_0 " "2020.06.17.13:13:49 Progress: Parameterizing module master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392429116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:49 Progress: Adding mm_reloj_0 \[mm_reloj 1.0\] " "2020.06.17.13:13:49 Progress: Adding mm_reloj_0 \[mm_reloj 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392429117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:49 Progress: Parameterizing module mm_reloj_0 " "2020.06.17.13:13:49 Progress: Parameterizing module mm_reloj_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392429793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:49 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 19.1\] " "2020.06.17.13:13:49 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392429794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:49 Progress: Parameterizing module new_sdram_controller_0 " "2020.06.17.13:13:49 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392429850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:49 Progress: Adding ps2_0 \[altera_up_avalon_ps2 18.0\] " "2020.06.17.13:13:49 Progress: Adding ps2_0 \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392429852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:49 Progress: Parameterizing module ps2_0 " "2020.06.17.13:13:49 Progress: Parameterizing module ps2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392429872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:49 Progress: Adding sram_0 \[altera_up_avalon_sram 18.0\] " "2020.06.17.13:13:49 Progress: Adding sram_0 \[altera_up_avalon_sram 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392429887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:49 Progress: Parameterizing module sram_0 " "2020.06.17.13:13:49 Progress: Parameterizing module sram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392429907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:49 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\] " "2020.06.17.13:13:49 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392429908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:49 Progress: Parameterizing module sys_sdram_pll_0 " "2020.06.17.13:13:49 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392429988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:49 Progress: Adding video_dma_controller_0 \[altera_up_avalon_video_dma_controller 18.0\] " "2020.06.17.13:13:49 Progress: Adding video_dma_controller_0 \[altera_up_avalon_video_dma_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392429994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:50 Progress: Parameterizing module video_dma_controller_0 " "2020.06.17.13:13:50 Progress: Parameterizing module video_dma_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392430038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:50 Progress: Adding video_dual_clock_buffer_0 \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2020.06.17.13:13:50 Progress: Adding video_dual_clock_buffer_0 \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392430040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:50 Progress: Parameterizing module video_dual_clock_buffer_0 " "2020.06.17.13:13:50 Progress: Parameterizing module video_dual_clock_buffer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392430653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:50 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\] " "2020.06.17.13:13:50 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392430656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:50 Progress: Parameterizing module video_pll_0 " "2020.06.17.13:13:50 Progress: Parameterizing module video_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392430700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:50 Progress: Adding video_vga_controller_0 \[altera_up_avalon_video_vga_controller 18.0\] " "2020.06.17.13:13:50 Progress: Adding video_vga_controller_0 \[altera_up_avalon_video_vga_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392430701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:50 Progress: Parameterizing module video_vga_controller_0 " "2020.06.17.13:13:50 Progress: Parameterizing module video_vga_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392430726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:50 Progress: Building connections " "2020.06.17.13:13:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392430732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:50 Progress: Parameterizing connections " "2020.06.17.13:13:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392430809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:50 Progress: Validating " "2020.06.17.13:13:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392430818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.17.13:13:52 Progress: Done reading input file " "2020.06.17.13:13:52 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392432058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Disenyo_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Disenyo_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392432910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Disenyo_qsys.sys_sdram_pll_0: Refclk Freq: 50.0 " "Disenyo_qsys.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392432919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Disenyo_qsys.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "Disenyo_qsys.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392432922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Disenyo_qsys: Generating disenyo_qsys \"disenyo_qsys\" for QUARTUS_SYNTH " "Disenyo_qsys: Generating disenyo_qsys \"disenyo_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392435005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ensamblado_procesador_0: \"disenyo_qsys\" instantiated ensamblado_procesador \"ensamblado_procesador_0\" " "Ensamblado_procesador_0: \"disenyo_qsys\" instantiated ensamblado_procesador \"ensamblado_procesador_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392440419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0: \"disenyo_qsys\" instantiated altera_jtag_avalon_master \"master_0\" " "Master_0: \"disenyo_qsys\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392440536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_reloj_0: \"disenyo_qsys\" instantiated mm_reloj \"mm_reloj_0\" " "Mm_reloj_0: \"disenyo_qsys\" instantiated mm_reloj \"mm_reloj_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392440537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392440538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392440539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392440539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Starting RTL generation for module 'disenyo_qsys_new_sdram_controller_0' " "New_sdram_controller_0: Starting RTL generation for module 'disenyo_qsys_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392440604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0:   Generation command is \[exec /home/gerard/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=disenyo_qsys_new_sdram_controller_0 --dir=/tmp/alt8430_7865168345484342509.dir/0004_new_sdram_controller_0_gen/ --quartus_dir=/home/gerard/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8430_7865168345484342509.dir/0004_new_sdram_controller_0_gen//disenyo_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "New_sdram_controller_0:   Generation command is \[exec /home/gerard/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=disenyo_qsys_new_sdram_controller_0 --dir=/tmp/alt8430_7865168345484342509.dir/0004_new_sdram_controller_0_gen/ --quartus_dir=/home/gerard/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8430_7865168345484342509.dir/0004_new_sdram_controller_0_gen//disenyo_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392440605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Done RTL generation for module 'disenyo_qsys_new_sdram_controller_0' " "New_sdram_controller_0: Done RTL generation for module 'disenyo_qsys_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392440983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: \"disenyo_qsys\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\" " "New_sdram_controller_0: \"disenyo_qsys\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392440985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ps2_0: Starting Generation of PS2 Controller " "Ps2_0: Starting Generation of PS2 Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392440987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ps2_0: \"disenyo_qsys\" instantiated altera_up_avalon_ps2 \"ps2_0\" " "Ps2_0: \"disenyo_qsys\" instantiated altera_up_avalon_ps2 \"ps2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392441138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0: Starting Generation of the SRAM Controller " "Sram_0: Starting Generation of the SRAM Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392441139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0: \"disenyo_qsys\" instantiated altera_up_avalon_sram \"sram_0\" " "Sram_0: \"disenyo_qsys\" instantiated altera_up_avalon_sram \"sram_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392441279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"disenyo_qsys\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"disenyo_qsys\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392441335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dma_controller_0: Starting Generation of Video DMA Controller " "Video_dma_controller_0: Starting Generation of Video DMA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392441345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dma_controller_0: \"disenyo_qsys\" instantiated altera_up_avalon_video_dma_controller \"video_dma_controller_0\" " "Video_dma_controller_0: \"disenyo_qsys\" instantiated altera_up_avalon_video_dma_controller \"video_dma_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392441549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer " "Video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392441551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dual_clock_buffer_0: \"disenyo_qsys\" instantiated altera_up_avalon_video_dual_clock_buffer \"video_dual_clock_buffer_0\" " "Video_dual_clock_buffer_0: \"disenyo_qsys\" instantiated altera_up_avalon_video_dual_clock_buffer \"video_dual_clock_buffer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392441683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll_0: \"disenyo_qsys\" instantiated altera_up_avalon_video_pll \"video_pll_0\" " "Video_pll_0: \"disenyo_qsys\" instantiated altera_up_avalon_video_pll \"video_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392441706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_vga_controller_0: Starting Generation of VGA Controller " "Video_vga_controller_0: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392441707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_vga_controller_0: \"disenyo_qsys\" instantiated altera_up_avalon_video_vga_controller \"video_vga_controller_0\" " "Video_vga_controller_0: \"disenyo_qsys\" instantiated altera_up_avalon_video_vga_controller \"video_vga_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392441840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392442633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392442756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392442880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392442949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"disenyo_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"disenyo_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"disenyo_qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"disenyo_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"disenyo_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"disenyo_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dma_controller_0_avalon_dma_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"video_dma_controller_0_avalon_dma_master_translator\" " "Video_dma_controller_0_avalon_dma_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"video_dma_controller_0_avalon_dma_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0_avalon_sram_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sram_0_avalon_sram_slave_translator\" " "Sram_0_avalon_sram_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sram_0_avalon_sram_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dma_controller_0_avalon_dma_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"video_dma_controller_0_avalon_dma_master_agent\" " "Video_dma_controller_0_avalon_dma_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"video_dma_controller_0_avalon_dma_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0_avalon_sram_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sram_0_avalon_sram_slave_agent\" " "Sram_0_avalon_sram_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sram_0_avalon_sram_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ensamblado_procesador_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ensamblado_procesador_0_avalon_master_limiter\" " "Ensamblado_procesador_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ensamblado_procesador_0_avalon_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0_avalon_sram_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sram_0_avalon_sram_slave_burst_adapter\" " "Sram_0_avalon_sram_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sram_0_avalon_sram_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392443975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392444000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392444001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0_avalon_sram_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sram_0_avalon_sram_slave_rsp_width_adapter\" " "Sram_0_avalon_sram_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sram_0_avalon_sram_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392444003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392444004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392444004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_stage: \"mm_interconnect_0\" instantiated altera_avalon_st_pipeline_stage \"pipeline_stage\" " "Pipeline_stage: \"mm_interconnect_0\" instantiated altera_avalon_st_pipeline_stage \"pipeline_stage\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392444005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392444006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392444006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392444054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392444094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392444102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392444107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Disenyo_qsys: Done \"disenyo_qsys\" with 49 modules, 123 files " "Disenyo_qsys: Done \"disenyo_qsys\" with 49 modules, 123 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392444108 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "disenyo_qsys.qsys " "Finished elaborating Platform Designer system entity \"disenyo_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392445397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/recolectorEventos/recolectorEventos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/recolectorEventos/recolectorEventos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recolectorEventos-compor " "Found design unit 1: recolectorEventos-compor" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/recolectorEventos/recolectorEventos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/recolectorEventos/recolectorEventos.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445959 ""} { "Info" "ISGN_ENTITY_NAME" "1 recolectorEventos " "Found entity 1: recolectorEventos" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/recolectorEventos/recolectorEventos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/recolectorEventos/recolectorEventos.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445959 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/COMPONENTES/decoExcep_SYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/COMPONENTES/decoExcep_SYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592392445961 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/COMPONENTES/decoCamino_SYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/COMPONENTES/decoCamino_SYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592392445962 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/ensamblado_decoSYS/componentes_decoSYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/ensamblado_decoSYS/componentes_decoSYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592392445963 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/ensamblado_decoSYS/decoSYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/ensamblado_decoSYS/decoSYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592392445964 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/automata_estado_SYS/automata_estado_SYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/automata_estado_SYS/automata_estado_SYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592392445964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/control_SYS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/control_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_SYS-compor " "Found design unit 1: control_SYS-compor" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/control_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/control_SYS.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445965 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_SYS " "Found entity 1: control_SYS" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/control_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/control_SYS.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/componentes_control_SYS.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/componentes_control_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_SYS " "Found design unit 1: componentes_control_SYS" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/componentes_control_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/componentes_control_SYS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/COMPONENTES/ALU_CSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/COMPONENTES/ALU_CSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CSR-compor " "Found design unit 1: ALU_CSR-compor" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/COMPONENTES/ALU_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/COMPONENTES/ALU_CSR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445967 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CSR " "Found entity 1: ALU_CSR" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/COMPONENTES/ALU_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/COMPONENTES/ALU_CSR.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445967 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/ensamblado_camino_SYS/componentes_camino_SYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/ensamblado_camino_SYS/componentes_camino_SYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592392445968 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/ensamblado_camino_SYS/camino_SYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/ensamblado_camino_SYS/camino_SYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592392445968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR_procedimientos.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR_procedimientos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR_CSR_procedimientos_pkg " "Found design unit 1: BR_CSR_procedimientos_pkg" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR_procedimientos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR_procedimientos.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445969 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BR_CSR_procedimientos_pkg-body " "Found design unit 2: BR_CSR_procedimientos_pkg-body" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR_procedimientos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR_procedimientos.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR_CSR-compor " "Found design unit 1: BR_CSR-compor" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445970 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR_CSR " "Found entity 1: BR_CSR" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445970 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/ensambladoUSYS/ensambladoSYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/ensambladoUSYS/ensambladoSYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592392445971 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/ensambladoUSYS/componentesSYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/ensambladoUSYS/componentesSYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592392445971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/fuerza_bit_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/fuerza_bit_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fuerza_bit_0-compor " "Found design unit 1: fuerza_bit_0-compor" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/fuerza_bit_0.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/fuerza_bit_0.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445972 ""} { "Info" "ISGN_ENTITY_NAME" "1 fuerza_bit_0 " "Found entity 1: fuerza_bit_0" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/fuerza_bit_0.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/fuerza_bit_0.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL-comportamiento " "Found design unit 1: FMTL-comportamiento" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/FMTL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445973 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL " "Found entity 1: FMTL" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/FMTL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTI-compor " "Found design unit 1: FMTI-compor" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/FMTI.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTI.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445973 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTI " "Found entity 1: FMTI" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/FMTI.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTI.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTE-comportamiento " "Found design unit 1: FMTE-comportamiento" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/FMTE.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445974 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTE " "Found entity 1: FMTE" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/FMTE.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTE.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/BR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/BR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR-compor " "Found design unit 1: BR-compor" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/BR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/BR.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445974 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/BR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/BR.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-compor " "Found design unit 1: ALU-compor" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/ALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/ALU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445975 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/ALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/ensambladoUP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/ensambladoUP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensambladoUP-compor " "Found design unit 1: ensambladoUP-compor" {  } { { "../../ip/procesador/COMPONENTES/UP/ensambladoUP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/ensambladoUP.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445976 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensambladoUP " "Found entity 1: ensambladoUP" {  } { { "../../ip/procesador/COMPONENTES/UP/ensambladoUP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/ensambladoUP.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/componentesUP.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/componentesUP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentesUP " "Found design unit 1: componentesUP" {  } { { "../../ip/procesador/COMPONENTES/UP/componentesUP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/componentesUP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoSec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoSec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoSec-comportamiento " "Found design unit 1: decoSec-comportamiento" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoSec.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoSec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445977 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoSec " "Found entity 1: decoSec" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoSec.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoSec.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoopALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoopALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopALU-compor " "Found design unit 1: decoopALU-compor" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoopALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoopALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445978 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopALU " "Found entity 1: decoopALU" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoopALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoopALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoMem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoMem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoMem-comportamiento " "Found design unit 1: decoMem-comportamiento" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoMem.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoMem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445978 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoMem " "Found entity 1: decoMem" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoMem.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoMem.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoFMT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoFMT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoFMT-compor " "Found design unit 1: decoFMT-compor" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoFMT.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoFMT.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445979 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoFMT " "Found entity 1: decoFMT" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoFMT.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoFMT.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoExcep.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoExcep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoExcep-comportamiento " "Found design unit 1: decoExcep-comportamiento" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoExcep.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoExcep.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445980 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoExcep " "Found entity 1: decoExcep" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoExcep.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoExcep.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decocamino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decocamino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decocamino-comportamiento " "Found design unit 1: decocamino-comportamiento" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decocamino.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decocamino.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445981 ""} { "Info" "ISGN_ENTITY_NAME" "1 decocamino " "Found entity 1: decocamino" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decocamino.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decocamino.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder_procedimientos_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder_procedimientos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_procedimientos_pkg " "Found design unit 1: decoder_procedimientos_pkg" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder_procedimientos_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder_procedimientos_pkg-body " "Found design unit 2: decoder_procedimientos_pkg-body" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder_procedimientos_pkg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-compor " "Found design unit 1: decoder-compor" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445983 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/componentes_decoder.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/componentes_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_decoder " "Found design unit 1: componentes_decoder" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/componentes_decoder.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/componentes_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado_procedimientos_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado_procedimientos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 automata_estado_procedimientos_pkg " "Found design unit 1: automata_estado_procedimientos_pkg" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado_procedimientos_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445984 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 automata_estado_procedimientos_pkg-body " "Found design unit 2: automata_estado_procedimientos_pkg-body" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado_procedimientos_pkg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 automata_estado-compor " "Found design unit 1: automata_estado-compor" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445985 ""} { "Info" "ISGN_ENTITY_NAME" "1 automata_estado " "Found entity 1: automata_estado" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445985 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/UC/ensambladoUC/ensambladoUC.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/UC/ensambladoUC/ensambladoUC.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592392445986 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/UC/ensambladoUC/componentesUC.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/UC/ensambladoUC/componentesUC.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592392445987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32pe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32pe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32pe-comportamiento " "Found design unit 1: reg32pe-comportamiento" {  } { { "../../ip/procesador/componentes_elementales/reg32pe.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32pe.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445987 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32pe " "Found entity 1: reg32pe" {  } { { "../../ip/procesador/componentes_elementales/reg32pe.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32pe.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-comportamiento " "Found design unit 1: reg32-comportamiento" {  } { { "../../ip/procesador/componentes_elementales/reg32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445988 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "../../ip/procesador/componentes_elementales/reg32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux4_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux4_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_32-comportamiento " "Found design unit 1: mux4_32-comportamiento" {  } { { "../../ip/procesador/componentes_elementales/mux4_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux4_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445988 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_32 " "Found entity 1: mux4_32" {  } { { "../../ip/procesador/componentes_elementales/mux4_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux4_32.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux3_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux3_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_32-comportamiento " "Found design unit 1: mux3_32-comportamiento" {  } { { "../../ip/procesador/componentes_elementales/mux3_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux3_32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445989 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_32 " "Found entity 1: mux3_32" {  } { { "../../ip/procesador/componentes_elementales/mux3_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux3_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux2_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux2_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_32-comportamiento " "Found design unit 1: mux2_32-comportamiento" {  } { { "../../ip/procesador/componentes_elementales/mux2_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux2_32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445990 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_32 " "Found entity 1: mux2_32" {  } { { "../../ip/procesador/componentes_elementales/mux2_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux2_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445990 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/componentes_elementales/mayorque.vhd " "Can't analyze file -- file ../../ip/procesador/componentes_elementales/mayorque.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592392445991 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/componentes_elementales/latch1r.vhd " "Can't analyze file -- file ../../ip/procesador/componentes_elementales/latch1r.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592392445992 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/ensamblado_procesador/ensamblado_procesador.vhd " "Can't analyze file -- file ../../ip/procesador/ensamblado_procesador/ensamblado_procesador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592392445993 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/ensamblado_procesador/componentes_procesador.vhd " "Can't analyze file -- file ../../ip/procesador/ensamblado_procesador/componentes_procesador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592392445994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/tipos.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/tipos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos " "Found design unit 1: tipos" {  } { { "../../ip/procesador/parametros/tipos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/tipos.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/retardos.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/retardos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos " "Found design unit 1: retardos" {  } { { "../../ip/procesador/parametros/retardos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/retardos.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/constantes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/constantes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantes " "Found design unit 1: constantes" {  } { { "../../ip/procesador/parametros/constantes.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/constantes.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensamblado_placa-compor " "Found design unit 1: ensamblado_placa-compor" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445996 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensamblado_placa " "Found entity 1: ensamblado_placa" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/disenyo_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/disenyo_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys " "Found entity 1: disenyo_qsys" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-compor " "Found design unit 1: ALU-compor" {  } { { "db/ip/disenyo_qsys/submodules/ALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445999 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "db/ip/disenyo_qsys/submodules/ALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392445999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392445999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/ALU_CSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ALU_CSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CSR-compor " "Found design unit 1: ALU_CSR-compor" {  } { { "db/ip/disenyo_qsys/submodules/ALU_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU_CSR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446000 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CSR " "Found entity 1: ALU_CSR" {  } { { "db/ip/disenyo_qsys/submodules/ALU_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU_CSR.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/BR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/BR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR-compor " "Found design unit 1: BR-compor" {  } { { "db/ip/disenyo_qsys/submodules/BR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446000 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "db/ip/disenyo_qsys/submodules/BR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/BR_CSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/BR_CSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR_CSR-compor " "Found design unit 1: BR_CSR-compor" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446001 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR_CSR " "Found entity 1: BR_CSR" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR_CSR_procedimientos_pkg (disenyo_qsys) " "Found design unit 1: BR_CSR_procedimientos_pkg (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446001 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BR_CSR_procedimientos_pkg-body " "Found design unit 2: BR_CSR_procedimientos_pkg-body" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/FMTE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/FMTE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTE-comportamiento " "Found design unit 1: FMTE-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/FMTE.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446002 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTE " "Found entity 1: FMTE" {  } { { "db/ip/disenyo_qsys/submodules/FMTE.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/FMTI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/FMTI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTI-compor " "Found design unit 1: FMTI-compor" {  } { { "db/ip/disenyo_qsys/submodules/FMTI.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446003 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTI " "Found entity 1: FMTI" {  } { { "db/ip/disenyo_qsys/submodules/FMTI.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/FMTL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/FMTL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL-comportamiento " "Found design unit 1: FMTL-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/FMTL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446003 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL " "Found entity 1: FMTL" {  } { { "db/ip/disenyo_qsys/submodules/FMTL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446007 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446007 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446007 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446007 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446007 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446007 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/disenyo_qsys/submodules/altera_default_burst_converter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/disenyo_qsys/submodules/altera_incr_burst_converter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446022 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446022 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446027 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446032 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446032 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446032 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446032 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592392446037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446047 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/disenyo_qsys/submodules/altera_reset_controller.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2 " "Found entity 1: altera_up_ps2" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_command_out " "Found entity 1: altera_up_ps2_command_out" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_data_in " "Found entity 1: altera_up_ps2_data_in" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_memory.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592392446070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/disenyo_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/automata_estado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/automata_estado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 automata_estado-compor " "Found design unit 1: automata_estado-compor" {  } { { "db/ip/disenyo_qsys/submodules/automata_estado.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446071 ""} { "Info" "ISGN_ENTITY_NAME" "1 automata_estado " "Found entity 1: automata_estado" {  } { { "db/ip/disenyo_qsys/submodules/automata_estado.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 automata_estado_SYS-compor " "Found design unit 1: automata_estado_SYS-compor" {  } { { "db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446072 ""} { "Info" "ISGN_ENTITY_NAME" "1 automata_estado_SYS " "Found entity 1: automata_estado_SYS" {  } { { "db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 automata_estado_procedimientos_pkg (disenyo_qsys) " "Found design unit 1: automata_estado_procedimientos_pkg (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446072 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 automata_estado_procedimientos_pkg-body " "Found design unit 2: automata_estado_procedimientos_pkg-body" {  } { { "db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/camino_SYS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/camino_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camino_SYS-compor " "Found design unit 1: camino_SYS-compor" {  } { { "db/ip/disenyo_qsys/submodules/camino_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_SYS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446073 ""} { "Info" "ISGN_ENTITY_NAME" "1 camino_SYS " "Found entity 1: camino_SYS" {  } { { "db/ip/disenyo_qsys/submodules/camino_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_SYS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentesSYS.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentesSYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentesUSYS (disenyo_qsys) " "Found design unit 1: componentesUSYS (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentesSYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesSYS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentesUC.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentesUC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentesUC (disenyo_qsys) " "Found design unit 1: componentesUC (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentesUC.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentesUP.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentesUP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentesUP (disenyo_qsys) " "Found design unit 1: componentesUP (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentesUP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_camino_SYS.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_camino_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_camino_SYS (disenyo_qsys) " "Found design unit 1: componentes_camino_SYS (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_camino_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_camino_SYS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_control_SYS.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_control_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_SYS (disenyo_qsys) " "Found design unit 1: componentes_control_SYS (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_control_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_control_SYS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_decoSYS.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_decoSYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_decoSYS (disenyo_qsys) " "Found design unit 1: componentes_decoSYS (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_decoSYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoSYS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_decoder.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_decoder (disenyo_qsys) " "Found design unit 1: componentes_decoder (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_decoder.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_procesador.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_procesador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_procesador (disenyo_qsys) " "Found design unit 1: componentes_procesador (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_procesador.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_procesador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/constantes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/constantes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantes (disenyo_qsys) " "Found design unit 1: constantes (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/constantes.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/control_SYS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/control_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_SYS-compor " "Found design unit 1: control_SYS-compor" {  } { { "db/ip/disenyo_qsys/submodules/control_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446084 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_SYS " "Found entity 1: control_SYS" {  } { { "db/ip/disenyo_qsys/submodules/control_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoCamino_SYS-compor " "Found design unit 1: decoCamino_SYS-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446085 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoCamino_SYS " "Found entity 1: decoCamino_SYS" {  } { { "db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoExcep.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoExcep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoExcep-comportamiento " "Found design unit 1: decoExcep-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/decoExcep.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446085 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoExcep " "Found entity 1: decoExcep" {  } { { "db/ip/disenyo_qsys/submodules/decoExcep.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoExcep_SYS-compor " "Found design unit 1: decoExcep_SYS-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446086 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoExcep_SYS " "Found entity 1: decoExcep_SYS" {  } { { "db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoFMT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoFMT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoFMT-compor " "Found design unit 1: decoFMT-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoFMT.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446087 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoFMT " "Found entity 1: decoFMT" {  } { { "db/ip/disenyo_qsys/submodules/decoFMT.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoMem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoMem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoMem-comportamiento " "Found design unit 1: decoMem-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/decoMem.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446087 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoMem " "Found entity 1: decoMem" {  } { { "db/ip/disenyo_qsys/submodules/decoMem.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoSYS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoSYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoSYS-compor " "Found design unit 1: decoSYS-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoSYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446088 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoSYS " "Found entity 1: decoSYS" {  } { { "db/ip/disenyo_qsys/submodules/decoSYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoSec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoSec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoSec-comportamiento " "Found design unit 1: decoSec-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/decoSec.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446089 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoSec " "Found entity 1: decoSec" {  } { { "db/ip/disenyo_qsys/submodules/decoSec.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decocamino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decocamino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decocamino-comportamiento " "Found design unit 1: decocamino-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/decocamino.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446089 ""} { "Info" "ISGN_ENTITY_NAME" "1 decocamino " "Found entity 1: decocamino" {  } { { "db/ip/disenyo_qsys/submodules/decocamino.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-compor " "Found design unit 1: decoder-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoder.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446090 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "db/ip/disenyo_qsys/submodules/decoder.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_procedimientos_pkg (disenyo_qsys) " "Found design unit 1: decoder_procedimientos_pkg (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446091 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder_procedimientos_pkg-body " "Found design unit 2: decoder_procedimientos_pkg-body" {  } { { "db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoopALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoopALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopALU-compor " "Found design unit 1: decoopALU-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoopALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446091 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopALU " "Found entity 1: decoopALU" {  } { { "db/ip/disenyo_qsys/submodules/decoopALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_irq_mapper " "Found entity 1: disenyo_qsys_irq_mapper" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_irq_mapper.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_master_0 " "Found entity 1: disenyo_qsys_master_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_master_0_b2p_adapter " "Found entity 1: disenyo_qsys_master_0_b2p_adapter" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_master_0_p2b_adapter " "Found entity 1: disenyo_qsys_master_0_p2b_adapter" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_master_0_timing_adt " "Found entity 1: disenyo_qsys_master_0_timing_adt" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0 " "Found entity 1: disenyo_qsys_mm_interconnect_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: disenyo_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: disenyo_qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: disenyo_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: disenyo_qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: disenyo_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel disenyo_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592392446115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel disenyo_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592392446115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: disenyo_qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446116 ""} { "Info" "ISGN_ENTITY_NAME" "2 disenyo_qsys_mm_interconnect_0_router " "Found entity 2: disenyo_qsys_mm_interconnect_0_router" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel disenyo_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592392446117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel disenyo_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592392446117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: disenyo_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446118 ""} { "Info" "ISGN_ENTITY_NAME" "2 disenyo_qsys_mm_interconnect_0_router_001 " "Found entity 2: disenyo_qsys_mm_interconnect_0_router_001" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel disenyo_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592392446118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel disenyo_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592392446118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: disenyo_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446119 ""} { "Info" "ISGN_ENTITY_NAME" "2 disenyo_qsys_mm_interconnect_0_router_003 " "Found entity 2: disenyo_qsys_mm_interconnect_0_router_003" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel disenyo_qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592392446120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel disenyo_qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592392446120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: disenyo_qsys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446121 ""} { "Info" "ISGN_ENTITY_NAME" "2 disenyo_qsys_mm_interconnect_0_router_004 " "Found entity 2: disenyo_qsys_mm_interconnect_0_router_004" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: disenyo_qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: disenyo_qsys_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: disenyo_qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: disenyo_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_new_sdram_controller_0_input_efifo_module " "Found entity 1: disenyo_qsys_new_sdram_controller_0_input_efifo_module" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446130 ""} { "Info" "ISGN_ENTITY_NAME" "2 disenyo_qsys_new_sdram_controller_0 " "Found entity 2: disenyo_qsys_new_sdram_controller_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446130 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "disenyo_qsys_new_sdram_controller_0_test_component.v(238) " "Verilog HDL warning at disenyo_qsys_new_sdram_controller_0_test_component.v(238): extended using \"x\" or \"z\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1592392446131 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "disenyo_qsys_new_sdram_controller_0_test_component.v(239) " "Verilog HDL warning at disenyo_qsys_new_sdram_controller_0_test_component.v(239): extended using \"x\" or \"z\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1592392446131 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "disenyo_qsys_new_sdram_controller_0_test_component.v(240) " "Verilog HDL warning at disenyo_qsys_new_sdram_controller_0_test_component.v(240): extended using \"x\" or \"z\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1592392446131 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "disenyo_qsys_new_sdram_controller_0_test_component.v(241) " "Verilog HDL warning at disenyo_qsys_new_sdram_controller_0_test_component.v(241): extended using \"x\" or \"z\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1592392446132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_new_sdram_controller_0_test_component_ram_module " "Found entity 1: disenyo_qsys_new_sdram_controller_0_test_component_ram_module" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446132 ""} { "Info" "ISGN_ENTITY_NAME" "2 disenyo_qsys_new_sdram_controller_0_test_component " "Found entity 2: disenyo_qsys_new_sdram_controller_0_test_component" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_ps2_0 " "Found entity 1: disenyo_qsys_ps2_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_sram_0 " "Found entity 1: disenyo_qsys_sram_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_sram_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sram_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_sys_sdram_pll_0 " "Found entity 1: disenyo_qsys_sys_sdram_pll_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_video_dma_controller_0 " "Found entity 1: disenyo_qsys_video_dma_controller_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_video_dual_clock_buffer_0 " "Found entity 1: disenyo_qsys_video_dual_clock_buffer_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_video_pll_0 " "Found entity 1: disenyo_qsys_video_pll_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_video_vga_controller_0 " "Found entity 1: disenyo_qsys_video_vga_controller_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensambladoUSYS-compor " "Found design unit 1: ensambladoUSYS-compor" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446140 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensambladoUSYS " "Found entity 1: ensambladoUSYS" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensambladoUC-compor " "Found design unit 1: ensambladoUC-compor" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446141 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensambladoUC " "Found entity 1: ensambladoUC" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensambladoUP-compor " "Found design unit 1: ensambladoUP-compor" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446144 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensambladoUP " "Found entity 1: ensambladoUP" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensamblado_procesador-compor " "Found design unit 1: ensamblado_procesador-compor" {  } { { "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446146 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensamblado_procesador " "Found entity 1: ensamblado_procesador" {  } { { "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fuerza_bit_0-compor " "Found design unit 1: fuerza_bit_0-compor" {  } { { "db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446146 ""} { "Info" "ISGN_ENTITY_NAME" "1 fuerza_bit_0 " "Found entity 1: fuerza_bit_0" {  } { { "db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/mm_reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mm_reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mm_reloj-compor " "Found design unit 1: mm_reloj-compor" {  } { { "db/ip/disenyo_qsys/submodules/mm_reloj.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mm_reloj.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446147 ""} { "Info" "ISGN_ENTITY_NAME" "1 mm_reloj " "Found entity 1: mm_reloj" {  } { { "db/ip/disenyo_qsys/submodules/mm_reloj.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mm_reloj.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/mux2_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux2_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_32-comportamiento " "Found design unit 1: mux2_32-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/mux2_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446148 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_32 " "Found entity 1: mux2_32" {  } { { "db/ip/disenyo_qsys/submodules/mux2_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/mux3_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux3_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_32-comportamiento " "Found design unit 1: mux3_32-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/mux3_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux3_32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446148 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_32 " "Found entity 1: mux3_32" {  } { { "db/ip/disenyo_qsys/submodules/mux3_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux3_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/mux4_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux4_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_32-comportamiento " "Found design unit 1: mux4_32-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/mux4_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux4_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446149 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_32 " "Found entity 1: mux4_32" {  } { { "db/ip/disenyo_qsys/submodules/mux4_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux4_32.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/recolectorEventos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/recolectorEventos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recolectorEventos-compor " "Found design unit 1: recolectorEventos-compor" {  } { { "db/ip/disenyo_qsys/submodules/recolectorEventos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/recolectorEventos.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446149 ""} { "Info" "ISGN_ENTITY_NAME" "1 recolectorEventos " "Found entity 1: recolectorEventos" {  } { { "db/ip/disenyo_qsys/submodules/recolectorEventos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/recolectorEventos.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-comportamiento " "Found design unit 1: reg32-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/reg32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446150 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "db/ip/disenyo_qsys/submodules/reg32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/reg32pe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg32pe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32pe-comportamiento " "Found design unit 1: reg32pe-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/reg32pe.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446151 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32pe " "Found entity 1: reg32pe" {  } { { "db/ip/disenyo_qsys/submodules/reg32pe.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/retardos.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/retardos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos (disenyo_qsys) " "Found design unit 1: retardos (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/retardos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/tipos.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/tipos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos (disenyo_qsys) " "Found design unit 1: tipos (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/tipos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392446152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446152 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "disenyo_qsys_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1592392446198 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "disenyo_qsys_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1592392446198 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "disenyo_qsys_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1592392446198 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "disenyo_qsys_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1592392446200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ensamblado_placa " "Elaborating entity \"ensamblado_placa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592392446537 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[2\] ensamblado_placa.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[2\]\" at ensamblado_placa.vhd(13)" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392446540 "|ensamblado_placa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys disenyo_qsys:ensam " "Elaborating entity \"disenyo_qsys\" for hierarchy \"disenyo_qsys:ensam\"" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "ensam" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensamblado_procesador disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0 " "Elaborating entity \"ensamblado_procesador\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "ensamblado_procesador_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensambladoUC disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC " "Elaborating entity \"ensambladoUC\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\"" {  } { { "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" "UC" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "automata_estado disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|automata_estado:ae " "Elaborating entity \"automata_estado\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|automata_estado:ae\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "ae" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "dec" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decocamino disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decocamino:camino " "Elaborating entity \"decocamino\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decocamino:camino\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder.vhd" "camino" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopALU disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoopALU:ALU " "Elaborating entity \"decoopALU\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoopALU:ALU\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder.vhd" "ALU" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoMem disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoMem:MEMORIA " "Elaborating entity \"decoMem\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoMem:MEMORIA\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder.vhd" "MEMORIA" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoSec disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoSec:SECUEN " "Elaborating entity \"decoSec\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoSec:SECUEN\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder.vhd" "SECUEN" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoFMT disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoFMT:FMT " "Elaborating entity \"decoFMT\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoFMT:FMT\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder.vhd" "FMT" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32pe disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoFMT:FMT\|reg32pe:regaddr " "Elaborating entity \"reg32pe\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoFMT:FMT\|reg32pe:regaddr\"" {  } { { "db/ip/disenyo_qsys/submodules/decoFMT.vhd" "regaddr" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoExcep disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoExcep:EXCEPT " "Elaborating entity \"decoExcep\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoExcep:EXCEPT\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder.vhd" "EXCEPT" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensambladoUP disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP " "Elaborating entity \"ensambladoUP\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\"" {  } { { "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" "UP" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_32 disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|mux2_32:mCP " "Elaborating entity \"mux2_32\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|mux2_32:mCP\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "mCP" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTE disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|FMTE:fmtentrada " "Elaborating entity \"FMTE\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|FMTE:fmtentrada\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "fmtentrada" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|reg32:RLDM " "Elaborating entity \"reg32\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|reg32:RLDM\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "RLDM" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|FMTL:fmtload " "Elaborating entity \"FMTL\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|FMTL:fmtload\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "fmtload" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR " "Elaborating entity \"BR\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "bancoR" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTI disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|FMTI:fmtimm " "Elaborating entity \"FMTI\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|FMTI:fmtimm\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "fmtimm" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_32 disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|mux3_32:mLa " "Elaborating entity \"mux3_32\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|mux3_32:mLa\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "mLa" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|ALU:al " "Elaborating entity \"ALU\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|ALU:al\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "al" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fuerza_bit_0 disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|fuerza_bit_0:fb0 " "Elaborating entity \"fuerza_bit_0\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|fuerza_bit_0:fb0\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "fb0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensambladoUSYS disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS " "Elaborating entity \"ensambladoUSYS\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\"" {  } { { "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" "USYS" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR_CSR disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr " "Elaborating entity \"BR_CSR\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" "csr" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_SYS disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS " "Elaborating entity \"control_SYS\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" "contSYS" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoSYS disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\|decoSYS:decSYS " "Elaborating entity \"decoSYS\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\|decoSYS:decSYS\"" {  } { { "db/ip/disenyo_qsys/submodules/control_SYS.vhd" "decSYS" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoCamino_SYS disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\|decoSYS:decSYS\|decoCamino_SYS:decoCam_sys " "Elaborating entity \"decoCamino_SYS\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\|decoSYS:decSYS\|decoCamino_SYS:decoCam_sys\"" {  } { { "db/ip/disenyo_qsys/submodules/decoSYS.vhd" "decoCam_sys" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392446998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoExcep_SYS disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\|decoSYS:decSYS\|decoExcep_SYS:decoExc_sys " "Elaborating entity \"decoExcep_SYS\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\|decoSYS:decSYS\|decoExcep_SYS:decoExc_sys\"" {  } { { "db/ip/disenyo_qsys/submodules/decoSYS.vhd" "decoExc_sys" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "automata_estado_SYS disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\|automata_estado_SYS:aeSYS " "Elaborating entity \"automata_estado_SYS\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\|automata_estado_SYS:aeSYS\"" {  } { { "db/ip/disenyo_qsys/submodules/control_SYS.vhd" "aeSYS" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camino_SYS disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|camino_SYS:caminoSYS " "Elaborating entity \"camino_SYS\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|camino_SYS:caminoSYS\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" "caminoSYS" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CSR disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|camino_SYS:caminoSYS\|ALU_CSR:alucsr " "Elaborating entity \"ALU_CSR\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|camino_SYS:caminoSYS\|ALU_CSR:alucsr\"" {  } { { "db/ip/disenyo_qsys/submodules/camino_SYS.vhd" "alucsr" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_SYS.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recolectorEventos disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|recolectorEventos:recoEv " "Elaborating entity \"recolectorEventos\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|recolectorEventos:recoEv\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" "recoEv" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_master_0 disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0 " "Elaborating entity \"disenyo_qsys_master_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "master_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392447101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392447101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392447101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392447101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392447101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392447101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392447101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392447101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392447101 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592392447101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447103 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392447547 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592392447547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392447629 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592392447629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_master_0_timing_adt disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_timing_adt:timing_adt " "Elaborating entity \"disenyo_qsys_master_0_timing_adt\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_timing_adt:timing_adt\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "timing_adt" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447688 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready disenyo_qsys_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at disenyo_qsys_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592392447688 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "fifo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "b2p" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "p2b" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "transacto" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_master_0_b2p_adapter disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"disenyo_qsys_master_0_b2p_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "b2p_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447787 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel disenyo_qsys_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at disenyo_qsys_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592392447788 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 disenyo_qsys_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at disenyo_qsys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592392447788 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_master_0_p2b_adapter disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"disenyo_qsys_master_0_p2b_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "p2b_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "rst_controller" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm_reloj disenyo_qsys:ensam\|mm_reloj:mm_reloj_0 " "Elaborating entity \"mm_reloj\" for hierarchy \"disenyo_qsys:ensam\|mm_reloj:mm_reloj_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "mm_reloj_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_new_sdram_controller_0 disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"disenyo_qsys_new_sdram_controller_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "new_sdram_controller_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392447853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_new_sdram_controller_0_input_efifo_module disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"disenyo_qsys_new_sdram_controller_0_input_efifo_module\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "the_disenyo_qsys_new_sdram_controller_0_input_efifo_module" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_ps2_0 disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0 " "Elaborating entity \"disenyo_qsys_ps2_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "ps2_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2 disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port " "Elaborating entity \"altera_up_ps2\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" "PS2_Serial_Port" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_ps2.v(215) " "Verilog HDL assignment warning at altera_up_ps2.v(215): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592392448032 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_data_in disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In " "Elaborating entity \"altera_up_ps2_data_in\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2.v" "PS2_Data_In" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_ps2_data_in.v(173) " "Verilog HDL assignment warning at altera_up_ps2_data_in.v(173): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592392448039 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_command_out disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out " "Elaborating entity \"altera_up_ps2_command_out\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2.v" "PS2_Command_Out" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altera_up_ps2_command_out.v(227) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(227): truncated value with size 32 to match size of target (13)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592392448050 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 altera_up_ps2_command_out.v(238) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(238): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592392448051 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 altera_up_ps2_command_out.v(254) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(254): truncated value with size 32 to match size of target (17)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592392448051 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" "Incoming_Data_FIFO" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448263 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592392448263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_f041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_f041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_f041 " "Found entity 1: scfifo_f041" {  } { { "db/scfifo_f041.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_f041.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392448302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392448302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_f041 disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated " "Elaborating entity \"scfifo_f041\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2o31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2o31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2o31 " "Found entity 1: a_dpfifo_2o31" {  } { { "db/a_dpfifo_2o31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392448309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392448309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2o31 disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo " "Elaborating entity \"a_dpfifo_2o31\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\"" {  } { { "db/scfifo_f041.tdf" "dpfifo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_f041.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bh1 " "Found entity 1: altsyncram_7bh1" {  } { { "db/altsyncram_7bh1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7bh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392448355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392448355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bh1 disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|altsyncram_7bh1:FIFOram " "Elaborating entity \"altsyncram_7bh1\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|altsyncram_7bh1:FIFOram\"" {  } { { "db/a_dpfifo_2o31.tdf" "FIFOram" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls8 " "Found entity 1: cmpr_ls8" {  } { { "db/cmpr_ls8.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_ls8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392448407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392448407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:almost_full_comparer " "Elaborating entity \"cmpr_ls8\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2o31.tdf" "almost_full_comparer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:three_comparison " "Elaborating entity \"cmpr_ls8\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:three_comparison\"" {  } { { "db/a_dpfifo_2o31.tdf" "three_comparison" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392448452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392448452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_0ab:rd_ptr_msb " "Elaborating entity \"cntr_0ab\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_0ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_2o31.tdf" "rd_ptr_msb" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_da7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_da7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_da7 " "Found entity 1: cntr_da7" {  } { { "db/cntr_da7.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_da7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392448492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392448492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_da7 disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_da7:usedw_counter " "Elaborating entity \"cntr_da7\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_da7:usedw_counter\"" {  } { { "db/a_dpfifo_2o31.tdf" "usedw_counter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_1ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392448538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392448538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr " "Elaborating entity \"cntr_1ab\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\"" {  } { { "db/a_dpfifo_2o31.tdf" "wr_ptr" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_sram_0 disenyo_qsys:ensam\|disenyo_qsys_sram_0:sram_0 " "Elaborating entity \"disenyo_qsys_sram_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sram_0:sram_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "sram_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_sys_sdram_pll_0 disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"disenyo_qsys_sys_sdram_pll_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "sys_sdram_pll_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" "sys_pll" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448602 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592392448602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_3lb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392448647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392448647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" "reset_from_locked" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_video_dma_controller_0 disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0 " "Elaborating entity \"disenyo_qsys_video_dma_controller_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "video_dma_controller_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 disenyo_qsys_video_dma_controller_0.v(165) " "Verilog HDL assignment warning at disenyo_qsys_video_dma_controller_0.v(165): truncated value with size 32 to match size of target (19)" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592392448659 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "DMA_Control_Slave" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592392448667 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592392448668 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "From_Memory_to_Stream" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392448860 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592392448860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_l4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l4a1 " "Found entity 1: scfifo_l4a1" {  } { { "db/scfifo_l4a1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392448903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392448903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l4a1 disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated " "Elaborating entity \"scfifo_l4a1\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392448915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392448915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo " "Elaborating entity \"a_dpfifo_as31\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_l4a1.tdf" "dpfifo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392448965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392448965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392448967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392449020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392449020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392449065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392449065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392449115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392449115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_video_dual_clock_buffer_0 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"disenyo_qsys_video_dual_clock_buffer_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "video_dual_clock_buffer_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449417 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592392449417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392449459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392449459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392449469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392449469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392449509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392449509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392449556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392449556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392449603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392449603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/alt_synch_pipe_g9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392449627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392449627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392449635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392449635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/alt_synch_pipe_g9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392449645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392449645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392449656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392449656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392449663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392449663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392449702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392449702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392449757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392449757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_video_pll_0 disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0 " "Elaborating entity \"disenyo_qsys_video_pll_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "video_pll_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" "video_pll" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392449802 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592392449802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392449848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392449848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_video_vga_controller_0 disenyo_qsys:ensam\|disenyo_qsys_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"disenyo_qsys_video_vga_controller_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_vga_controller_0:video_vga_controller_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "video_vga_controller_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing disenyo_qsys:ensam\|disenyo_qsys_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v" "VGA_Timing" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592392449864 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592392449864 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "mm_interconnect_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392449874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_master_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "ensamblado_procesador_0_avalon_master_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "sram_0_avalon_sram_slave_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_control_slave_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "ps2_0_avalon_ps2_slave_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_reloj_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_reloj_0_avalon_slave_0_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "mm_reloj_0_avalon_slave_0_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_master_agent" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "ensamblado_procesador_0_avalon_master_agent" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "master_0_master_agent" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "sram_0_avalon_sram_slave_agent" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "sram_0_avalon_sram_slave_agent_rsp_fifo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "sram_0_avalon_sram_slave_agent_rdata_fifo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_control_slave_agent" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router:router " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "router" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_default_decode disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router:router\|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router:router\|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_001 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_001\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "router_001" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_001_default_decode disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_001:router_001\|disenyo_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_001:router_001\|disenyo_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_003 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_003\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "router_003" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_003_default_decode disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_003:router_003\|disenyo_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_003:router_003\|disenyo_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_004 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_004\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "router_004" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_004_default_decode disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_004:router_004\|disenyo_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_004:router_004\|disenyo_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:ensamblado_procesador_0_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:ensamblado_procesador_0_avalon_master_limiter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "ensamblado_procesador_0_avalon_master_limiter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "sram_0_avalon_sram_slave_burst_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_cmd_demux disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_cmd_demux_001 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_cmd_mux disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_cmd_mux_001 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_rsp_demux disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_rsp_demux_001 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_rsp_mux disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_rsp_mux_001 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "sram_0_avalon_sram_slave_rsp_width_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450884 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592392450894 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592392450895 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592392450896 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "sram_0_avalon_sram_slave_cmd_width_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:pipeline_stage " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:pipeline_stage\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "pipeline_stage" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:pipeline_stage\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:pipeline_stage\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392450985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:pipeline_stage_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:pipeline_stage_001\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "pipeline_stage_001" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392451004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:pipeline_stage_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:pipeline_stage_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392451015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_avalon_st_adapter disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 3034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392451045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392451050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 3063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392451054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392451061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_irq_mapper disenyo_qsys:ensam\|disenyo_qsys_irq_mapper:irq_mapper " "Elaborating entity \"disenyo_qsys_irq_mapper\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "irq_mapper" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392451072 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1592392452508 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1592392452516 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k524 " "Found entity 1: altsyncram_k524" {  } { { "db/altsyncram_k524.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_k524.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392454823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392454823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392455011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392455011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392455080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392455080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qgi " "Found entity 1: cntr_qgi" {  } { { "db/cntr_qgi.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_qgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392455175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392455175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392455222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392455222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392455301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392455301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392455418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392455418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392455477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392455477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392455544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392455544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392455593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392455593 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392455957 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1592392456299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.06.17.13:14:20 Progress: Loading sld6a1e6b3d/alt_sld_fab_wrapper_hw.tcl " "2020.06.17.13:14:20 Progress: Loading sld6a1e6b3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392460806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392463735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392463902 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392465013 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392465221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392465437 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392465669 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392465674 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392465677 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1592392466351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6a1e6b3d/alt_sld_fab.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392466716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392466716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392466867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392466867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392466870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392466870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392466996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392466996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392467139 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392467139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392467139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392467269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392467269 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf" 70 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 271 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592392469090 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf" 100 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 271 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592392469090 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf" 130 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 271 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592392469090 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf" 400 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 271 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592392469090 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf" 430 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 271 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592392469090 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf" 700 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 271 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592392469090 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf" 730 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 271 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592392469090 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf" 38 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 245 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 254 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592392469090 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf" 68 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 245 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 254 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592392469090 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf" 338 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 245 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 254 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592392469090 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf" 368 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 245 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 254 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592392469090 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf" 638 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 245 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 254 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592392469090 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf" 668 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 245 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 254 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592392469090 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf" 968 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 245 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 254 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592392469090 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1592392469090 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1592392469090 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|registros_rtl_0 " "Inferred RAM node \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|registros_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1592392472812 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|registros_rtl_1 " "Inferred RAM node \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|registros_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1592392472813 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|registros_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|registros_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|registros_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|registros_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592392479901 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1592392479901 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1592392479901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|altsyncram:registros_rtl_0 " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|altsyncram:registros_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392479939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|altsyncram:registros_rtl_0 " "Instantiated megafunction \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|altsyncram:registros_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392479939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392479939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392479939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392479939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392479939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392479939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392479939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392479939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392479939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392479939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392479939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392479939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392479939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392479939 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592392479939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_trd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_trd1 " "Found entity 1: altsyncram_trd1" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_trd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392479992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392479992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392480055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392480055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392480055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392480055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392480055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392480055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392480055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392480055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392480055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392480055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392480055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392480055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392480055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392480055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392480055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592392480055 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592392480055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qg1 " "Found entity 1: altsyncram_0qg1" {  } { { "db/altsyncram_0qg1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_0qg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592392480099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392480099 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1592392481134 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 356 -1 0 } } { "db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 306 -1 0 } } { "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592392481420 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592392481421 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592392485651 "|ensamblado_placa|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592392485651 "|ensamblado_placa|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592392485651 "|ensamblado_placa|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1592392485651 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392486130 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "172 " "172 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1592392493798 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/output_files/ensamblado_placa.map.smsg " "Generated suppressed messages file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/output_files/ensamblado_placa.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392494556 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 225 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 225 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1592392497119 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592392497362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592392497362 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" 35 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 232 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1592392497758 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" 34 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 278 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1592392497758 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" 34 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 278 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1592392497758 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8562 " "Implemented 8562 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592392498257 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592392498257 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "50 " "Implemented 50 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1592392498257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8194 " "Implemented 8194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592392498257 ""} { "Info" "ICUT_CUT_TM_RAMS" "226 " "Implemented 226 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1592392498257 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1592392498257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592392498257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1191 " "Peak virtual memory: 1191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592392498346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 13:14:58 2020 " "Processing ended: Wed Jun 17 13:14:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592392498346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592392498346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:19 " "Total CPU time (on all processors): 00:02:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592392498346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592392498346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1592392499526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592392499526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 13:14:59 2020 " "Processing started: Wed Jun 17 13:14:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592392499526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1592392499526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ensamblado_placa -c ensamblado_placa " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ensamblado_placa -c ensamblado_placa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1592392499527 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1592392499574 ""}
{ "Info" "0" "" "Project  = ensamblado_placa" {  } {  } 0 0 "Project  = ensamblado_placa" 0 0 "Fitter" 0 0 1592392499575 ""}
{ "Info" "0" "" "Revision = ensamblado_placa" {  } {  } 0 0 "Revision = ensamblado_placa" 0 0 "Fitter" 0 0 1592392499576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1592392499803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1592392499803 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ensamblado_placa EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ensamblado_placa\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592392499860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592392499940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592392499940 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592392500024 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592392500024 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592392500024 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has been set to clock1" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 1776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1592392500025 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 1777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592392500026 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 1776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592392500026 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592392500467 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1592392500474 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592392500880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592392500880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592392500880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592392500880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592392500880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592392500880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592392500880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592392500880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592392500880 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1592392500880 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592392500906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592392500906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592392500906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592392500906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592392500906 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1592392500906 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592392500913 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1592392502741 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592392504030 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592392504030 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592392504030 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 1777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592392504033 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 1776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592392504033 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592392505306 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592392505306 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592392505306 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592392505306 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592392505306 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592392505306 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592392505306 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592392505306 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1592392505306 ""}
{ "Info" "ISTA_SDC_FOUND" "ensamblado_placa.out.sdc " "Reading SDC File: 'ensamblado_placa.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592392505383 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1592392505383 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: '/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592392505407 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592392505408 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ensam\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ensam\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592392505529 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ensam\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ensam\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592392505529 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ensam\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ensam\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592392505529 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1592392505529 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592392505530 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592392505530 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592392505530 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1592392505530 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1592392505530 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592392505531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592392505531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592392505531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592392505531 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1592392505531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592392506944 ""}  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592392506944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592392506944 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_3lb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592392506944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592392506944 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_3lb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592392506944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3) " "Automatically promoted node disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592392506944 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 1776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592392506944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592392506944 ""}  } { { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 13706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592392506944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592392506944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 16888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 16908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 14462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506944 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592392506944 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 15574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592392506944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "disenyo_qsys:ensam\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node disenyo_qsys:ensam\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592392506944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[7\] " "Destination node disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[7\]" {  } { { "db/cntr_1ab.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_1ab.tdf" 74 17 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[6\] " "Destination node disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_1ab.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_1ab.tdf" 74 17 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[5\] " "Destination node disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_1ab.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_1ab.tdf" 74 17 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[4\] " "Destination node disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_1ab.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_1ab.tdf" 74 17 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[3\] " "Destination node disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_1ab.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_1ab.tdf" 74 17 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[2\] " "Destination node disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_1ab.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_1ab.tdf" 74 17 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[1\] " "Destination node disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_1ab.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_1ab.tdf" 74 17 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[0\] " "Destination node disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_1ab.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_1ab.tdf" 74 17 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_da7:usedw_counter\|counter_reg_bit\[7\] " "Destination node disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_da7:usedw_counter\|counter_reg_bit\[7\]" {  } { { "db/cntr_da7.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_da7.tdf" 75 17 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_da7:usedw_counter\|counter_reg_bit\[6\] " "Destination node disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_da7:usedw_counter\|counter_reg_bit\[6\]" {  } { { "db/cntr_da7.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_da7.tdf" 75 17 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1592392506944 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592392506944 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 4817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592392506944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "disenyo_qsys:ensam\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node disenyo_qsys:ensam\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~1 " "Destination node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~1" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 8616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~0 " "Destination node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 8634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~1 " "Destination node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~1" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 8635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[0\] " "Destination node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[0\]" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[2\] " "Destination node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[2\]" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[1\] " "Destination node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[1\]" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 2952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506945 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592392506945 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 4813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592392506945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|automata_estado:ae\|Pcero~1  " "Automatically promoted node disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|automata_estado:ae\|Pcero~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mepc\[0\] " "Destination node disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mepc\[0\]" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 4264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mstatus\[3\] " "Destination node disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mstatus\[3\]" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 4363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mip\[7\] " "Destination node disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mip\[7\]" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 4175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mip\[11\] " "Destination node disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mip\[11\]" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 4179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mepc\[10\] " "Destination node disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mepc\[10\]" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 4274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mepc\[11\] " "Destination node disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mepc\[11\]" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 4275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mepc\[12\] " "Destination node disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mepc\[12\]" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 4276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mepc\[13\] " "Destination node disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mepc\[13\]" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 4277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mepc\[14\] " "Destination node disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mepc\[14\]" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 4278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mepc\[15\] " "Destination node disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\|mepc\[15\]" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 4279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1592392506945 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592392506945 ""}  } { { "db/ip/disenyo_qsys/submodules/automata_estado.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 7956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592392506945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592392506946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 5329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592392506946 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592392506946 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 3479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592392506946 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592392508237 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592392508258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592392508259 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592392508283 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[0\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[0\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[0\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[0\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[0\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508388 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[0\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508388 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[1\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[1\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[1\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[1\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[1\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508388 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[1\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508388 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[2\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[2\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[2\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[2\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[2\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508389 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[2\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508389 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[3\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[3\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[3\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[3\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[3\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508389 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[3\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508389 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[4\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[4\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[4\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[4\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[4\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508389 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[4\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508389 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[5\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[5\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[5\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[5\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[5\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508389 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[5\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508389 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[6\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[6\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[6\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[6\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[6\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508390 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[6\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508390 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[7\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[7\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[7\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[7\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[7\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508390 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[7\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508390 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[8\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[8\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[8\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[8\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[8\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508390 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[8\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508390 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[9\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[9\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[9\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[9\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[9\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508391 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[9\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508391 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[10\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[10\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[10\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[10\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[10\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508391 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[10\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508391 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[11\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[11\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[11\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[11\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[11\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508392 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[11\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508392 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[12\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[12\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[12\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[12\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[12\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508392 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[12\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508392 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[13\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[13\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[13\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[13\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[13\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508393 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[13\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508393 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[14\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[14\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[14\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[14\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[14\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508393 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[14\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508393 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[15\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[15\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[15\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[15\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[15\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508394 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[15\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508394 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[16\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[16\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[16\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[16\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[16\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508394 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[16\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508394 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[17\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[17\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[17\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[17\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[17\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508394 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[17\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508394 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[18\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[18\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[18\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[18\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[18\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508394 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[18\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508394 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[19\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[19\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[19\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[19\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[19\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508395 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[19\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508395 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[20\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[20\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[20\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[20\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[20\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508395 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[20\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508395 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[21\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[21\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[21\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[21\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[21\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508395 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[21\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508395 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[22\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[22\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[22\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[22\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[22\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508395 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[22\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508395 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[23\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[23\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[23\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[23\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[23\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508396 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[23\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508396 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[24\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[24\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[24\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[24\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[24\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508396 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[24\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508396 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[25\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[25\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[25\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[25\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[25\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508396 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[25\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508396 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[26\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[26\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[26\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[26\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[26\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508396 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[26\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508396 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[27\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[27\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[27\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[27\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[27\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508396 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[27\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508396 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[28\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[28\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[28\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[28\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[28\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508396 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[28\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508396 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[29\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[29\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[29\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[29\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[29\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508397 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[29\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508397 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[30\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[30\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[30\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[30\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[30\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508397 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[30\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508397 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[31\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[31\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[31\]~_Duplicate_1 " "Can't pack node disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[31\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[31\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1592392508397 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|m_data\[31\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 19403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1592392508397 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1592392508414 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1592392508415 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1592392508415 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592392508416 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592392508455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592392508456 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592392508474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592392509918 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1592392509941 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 I/O Input Buffer " "Packed 48 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1592392509941 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "156 I/O Output Buffer " "Packed 156 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1592392509941 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "67 " "Created 67 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1592392509941 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592392509941 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 0 " "PLL \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 driven by disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" is driven by disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\]~clkctrl" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" 34 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 278 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } } { "db/altpll_3lb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_3lb2.tdf" 28 2 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" 35 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 232 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1592392510230 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" 34 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 278 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1592392510230 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clk\[1\] VGA_CLK~output " "PLL \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" 34 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 278 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 30 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1592392510231 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NETCLK_25 " "Node \"NETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "NETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592392512212 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1592392512212 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592392512223 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1592392512242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592392516381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592392519884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592392520000 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592392550608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:31 " "Fitter placement operations ending: elapsed time is 00:00:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592392550610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592392552898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "50 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 1 { 0 "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1592392565918 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592392565918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1592392676680 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592392676680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:59 " "Fitter routing operations ending: elapsed time is 00:01:59" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592392676684 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.08 " "Total time spent on timing analysis during the Fitter is 12.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1592392677192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592392677295 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592392678998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592392679004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592392680362 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592392682657 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1592392685597 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "51 Cyclone IV E " "51 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBCLK 3.3-V LVTTL G6 " "Pin PS2_KBCLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PS2_KBCLK } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBDAT 3.3-V LVTTL H5 " "Pin PS2_KBDAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PS2_KBDAT } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gerard/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592392685697 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1592392685697 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/output_files/ensamblado_placa.fit.smsg " "Generated suppressed messages file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/output_files/ensamblado_placa.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1592392686594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 474 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 474 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1611 " "Peak virtual memory: 1611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592392688842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 13:18:08 2020 " "Processing ended: Wed Jun 17 13:18:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592392688842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:09 " "Elapsed time: 00:03:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592392688842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:48 " "Total CPU time (on all processors): 00:03:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592392688842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592392688842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1592392689923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592392689924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 13:18:09 2020 " "Processing started: Wed Jun 17 13:18:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592392689924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1592392689924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ensamblado_placa -c ensamblado_placa " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ensamblado_placa -c ensamblado_placa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1592392689924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1592392690339 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1592392694398 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1592392694537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "868 " "Peak virtual memory: 868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592392694938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 13:18:14 2020 " "Processing ended: Wed Jun 17 13:18:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592392694938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592392694938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592392694938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1592392694938 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1592392695151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1592392696028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592392696029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 13:18:15 2020 " "Processing started: Wed Jun 17 13:18:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592392696029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1592392696029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ensamblado_placa -c ensamblado_placa " "Command: quartus_sta ensamblado_placa -c ensamblado_placa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1592392696029 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1592392696079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1592392696509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1592392696509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392696611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392696611 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592392697644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592392697644 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592392697644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592392697644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592392697644 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592392697644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592392697644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592392697644 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1592392697644 ""}
{ "Info" "ISTA_SDC_FOUND" "ensamblado_placa.out.sdc " "Reading SDC File: 'ensamblado_placa.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592392697711 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1592392697712 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: '/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592392697742 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592392697742 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ensam\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ensam\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592392697856 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ensam\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ensam\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592392697856 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ensam\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ensam\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592392697856 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592392697856 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592392697856 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592392697856 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592392697856 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1592392697856 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1592392697858 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1592392697884 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592392698299 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592392698299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.105 " "Worst-case setup slack is -4.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.105           -1490.120 CLOCK_50  " "   -4.105           -1490.120 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.094               0.000 altera_reserved_tck  " "   44.094               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392698300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 CLOCK_50  " "    0.384               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 altera_reserved_tck  " "    0.386               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392698353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.373 " "Worst-case recovery slack is -0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.373              -0.373 CLOCK_50  " "   -0.373              -0.373 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.680               0.000 altera_reserved_tck  " "   94.680               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392698381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.014 " "Worst-case removal slack is 1.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.014               0.000 altera_reserved_tck  " "    1.014               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.029               0.000 CLOCK_50  " "    1.029               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392698401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.554 " "Worst-case minimum pulse width slack is 9.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.554               0.000 CLOCK_50  " "    9.554               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.499               0.000 altera_reserved_tck  " "   49.499               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392698406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392698406 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392698698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 36 " "Number of Synchronizer Chains Found: 36" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392698698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392698698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392698698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.359 ns " "Worst Case Available Settling Time: 18.359 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392698698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392698698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392698698 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392698698 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592392698698 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592392698703 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1592392698752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1592392700358 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ensam\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ensam\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592392700790 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ensam\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ensam\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592392700790 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ensam\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ensam\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592392700790 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592392700790 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592392700790 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592392700790 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592392700790 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1592392700790 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592392700934 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592392700934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.168 " "Worst-case setup slack is -2.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392700937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392700937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.168            -437.439 CLOCK_50  " "   -2.168            -437.439 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392700937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.637               0.000 altera_reserved_tck  " "   44.637               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392700937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392700937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392700984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392700984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 CLOCK_50  " "    0.337               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392700984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 altera_reserved_tck  " "    0.338               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392700984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392700984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.260 " "Worst-case recovery slack is 1.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.260               0.000 CLOCK_50  " "    1.260               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.242               0.000 altera_reserved_tck  " "   95.242               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392701001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.922 " "Worst-case removal slack is 0.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.922               0.000 altera_reserved_tck  " "    0.922               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.939               0.000 CLOCK_50  " "    0.939               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392701022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.546 " "Worst-case minimum pulse width slack is 9.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.546               0.000 CLOCK_50  " "    9.546               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.414               0.000 altera_reserved_tck  " "   49.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392701032 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392701287 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 36 " "Number of Synchronizer Chains Found: 36" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392701287 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392701287 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392701287 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.450 ns " "Worst Case Available Settling Time: 18.450 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392701287 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392701287 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392701287 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392701287 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592392701287 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592392701296 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ensam\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ensam\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592392701661 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ensam\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ensam\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592392701661 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ensam\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ensam\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592392701661 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592392701661 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592392701661 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592392701661 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592392701661 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1592392701661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.887 " "Worst-case setup slack is 7.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.887               0.000 CLOCK_50  " "    7.887               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.333               0.000 altera_reserved_tck  " "   47.333               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392701702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.005 " "Worst-case hold slack is 0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 CLOCK_50  " "    0.005               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 altera_reserved_tck  " "    0.173               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392701750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.631 " "Worst-case recovery slack is 9.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.631               0.000 CLOCK_50  " "    9.631               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.109               0.000 altera_reserved_tck  " "   97.109               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392701776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.482 " "Worst-case removal slack is 0.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 altera_reserved_tck  " "    0.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 CLOCK_50  " "    0.489               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392701807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.145 " "Worst-case minimum pulse width slack is 9.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.145               0.000 CLOCK_50  " "    9.145               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.285               0.000 altera_reserved_tck  " "   49.285               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592392701822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592392701822 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392702127 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 36 " "Number of Synchronizer Chains Found: 36" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392702127 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392702127 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392702127 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.118 ns " "Worst Case Available Settling Time: 19.118 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392702127 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392702127 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392702127 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592392702127 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592392702127 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592392702662 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592392702665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "998 " "Peak virtual memory: 998 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592392702817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 13:18:22 2020 " "Processing ended: Wed Jun 17 13:18:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592392702817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592392702817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592392702817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1592392702817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1592392704056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592392704057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 13:18:23 2020 " "Processing started: Wed Jun 17 13:18:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592392704057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1592392704057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ensamblado_placa -c ensamblado_placa " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ensamblado_placa -c ensamblado_placa" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1592392704057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1592392704591 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ensamblado_placa.vho /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/simulation/modelsim/ simulation " "Generated file ensamblado_placa.vho in folder \"/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1592392706726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1107 " "Peak virtual memory: 1107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592392708767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 13:18:28 2020 " "Processing ended: Wed Jun 17 13:18:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592392708767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592392708767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592392708767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1592392708767 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 569 s " "Quartus Prime Full Compilation was successful. 0 errors, 569 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1592392709024 ""}
