vhdl work "preg1_suarez_vega.vhd"
verilog work "test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
