#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jan  3 16:25:37 2021
# Process ID: 59540
# Current directory: D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent76792 D:\practice_code\subject\hardware_design\soc_sram_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1/mycpu.xpr
update_compile_order -fileset sources_1
upgrade_ip -srcset inst_ram -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  inst_ram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips inst_ram] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip [get_ips ]
update_compile_order -fileset sources_1
add_files {D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/ctrl.v D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/ex.v D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/hilo_reg.v D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/mem.v D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/mem_wb.v D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/div.v D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/pc_reg.v D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/id.v D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/id_ex.v D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/regfile.v D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/openmips.v D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/defines.v D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/if_id.v D:/practice_code/subject/hardware_design/soc_sram_func/rtl/myCPU/ex_mem.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/practice_code/subject/hardware_design/soft/func_part/obj_1/inst_ram.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips inst_ram]
generate_target all [get_files  D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
export_ip_user_files -of_objects [get_files D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
launch_runs -jobs 4 inst_ram_synth_1
generate_target all [get_files D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci]
export_ip_user_files -of_objects [get_files D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci] -directory D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset clk_pll
set_property top clk_pll [get_fileset clk_pll]
move_files -fileset [get_fileset clk_pll] [get_files -of_objects [get_fileset sources_1] D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xci]
generate_target all [get_files D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci]
export_ip_user_files -of_objects [get_files D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci] -directory D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/practice_code/subject/hardware_design/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset data_ram
set_property top data_ram [get_fileset data_ram]
move_files -fileset [get_fileset data_ram] [get_files -of_objects [get_fileset sources_1] D:/practice_code/subject/hardware_design/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.xci]
launch_run {clk_pll_synth_1 data_ram_synth_1}
wait_on_run clk_pll_synth_1

wait_on_run clk_pll_synth_1
wait_on_run data_ram_synth_1

launch_simulation
launch_simulation
source tb_top.tcl
close_sim
launch_simulation
source tb_top.tcl
run all
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
close_sim
