$date
	Thu Sep  3 16:32:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DLATCH_tb $end
$scope module dut $end
$var wire 1 ! D $end
$var wire 1 " En $end
$var wire 1 # Q $end
$var wire 1 $ Qbar $end
$var wire 1 % andout_1 $end
$var wire 1 & andout_2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
x$
x#
0"
0!
$end
#3
1!
#5
1#
0$
1&
1"
#8
1$
0#
1%
0&
0!
#10
0%
0"
#11
1!
#15
1#
0$
1&
1"
#20
0&
0"
#25
1&
1"
#30
0&
0"
#31
0!
#35
1$
0#
1%
1"
#36
1#
0%
0$
1&
1!
#39
1$
0#
1%
0&
0!
#40
0%
0"
#41
1!
#45
1#
0$
1&
1"
#50
0&
0"
#55
1&
1"
#60
0&
0"
#61
0!
#65
1$
0#
1%
1"
#70
0%
0"
#71
