#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Apr 19 11:00:26 2019
# Process ID: 15384
# Current directory: D:/FPGA/Xilinx_Vivoda/DDS_Sin
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6416 D:\FPGA\Xilinx_Vivoda\DDS_Sin\DDS_Sin.xpr
# Log file: D:/FPGA/Xilinx_Vivoda/DDS_Sin/vivado.log
# Journal file: D:/FPGA/Xilinx_Vivoda/DDS_Sin\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.xpr
pdate_compile_order -fileset sources_1
create_run impl_2 -parent_run synth_1 -flow {Vivado Implementation 2017} -strategy {Vivado Implementation Defaults} -report_strategy {Vivado Implementation Default Reports}
current_run [get_runs impl_2]
set_property part xc7a100tfgg484-2 [current_project]
launch_simulation
source simu.tcl
synth_design -rtl -name rtl_1
close_sim
