.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Envelope_timer_TimerUDB */
.set Envelope_timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Envelope_timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Envelope_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Envelope_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Envelope_timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Envelope_timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Envelope_timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Envelope_timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Envelope_timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Envelope_timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set Envelope_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Envelope_timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB03_A0
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB03_A1
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB03_D0
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB03_D1
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB03_F0
.set Envelope_timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB03_F1
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB04_A0
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB04_A1
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB04_D0
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB04_D1
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB04_F0
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB04_F1
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Envelope_timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL

/* RefreshInterval_isr */
.set RefreshInterval_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RefreshInterval_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RefreshInterval_isr__INTC_MASK, 0x01
.set RefreshInterval_isr__INTC_NUMBER, 0
.set RefreshInterval_isr__INTC_PRIOR_NUM, 7
.set RefreshInterval_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set RefreshInterval_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RefreshInterval_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* emFile_SPI0_BSPIM */
.set emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set emFile_SPI0_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB04_MSK
.set emFile_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set emFile_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set emFile_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set emFile_SPI0_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB04_ST
.set emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set emFile_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set emFile_SPI0_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB04_CTL
.set emFile_SPI0_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set emFile_SPI0_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB04_CTL
.set emFile_SPI0_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set emFile_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set emFile_SPI0_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB04_MSK
.set emFile_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set emFile_SPI0_BSPIM_RxStsReg__4__MASK, 0x10
.set emFile_SPI0_BSPIM_RxStsReg__4__POS, 4
.set emFile_SPI0_BSPIM_RxStsReg__5__MASK, 0x20
.set emFile_SPI0_BSPIM_RxStsReg__5__POS, 5
.set emFile_SPI0_BSPIM_RxStsReg__6__MASK, 0x40
.set emFile_SPI0_BSPIM_RxStsReg__6__POS, 6
.set emFile_SPI0_BSPIM_RxStsReg__MASK, 0x70
.set emFile_SPI0_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set emFile_SPI0_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set emFile_SPI0_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set emFile_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set emFile_SPI0_BSPIM_RxStsReg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set emFile_SPI0_BSPIM_RxStsReg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set emFile_SPI0_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set emFile_SPI0_BSPIM_TxStsReg__0__MASK, 0x01
.set emFile_SPI0_BSPIM_TxStsReg__0__POS, 0
.set emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set emFile_SPI0_BSPIM_TxStsReg__1__MASK, 0x02
.set emFile_SPI0_BSPIM_TxStsReg__1__POS, 1
.set emFile_SPI0_BSPIM_TxStsReg__2__MASK, 0x04
.set emFile_SPI0_BSPIM_TxStsReg__2__POS, 2
.set emFile_SPI0_BSPIM_TxStsReg__3__MASK, 0x08
.set emFile_SPI0_BSPIM_TxStsReg__3__POS, 3
.set emFile_SPI0_BSPIM_TxStsReg__4__MASK, 0x10
.set emFile_SPI0_BSPIM_TxStsReg__4__POS, 4
.set emFile_SPI0_BSPIM_TxStsReg__MASK, 0x1F
.set emFile_SPI0_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set emFile_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set emFile_SPI0_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB04_ST
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB04_A0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB04_A1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB04_D0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB04_D1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set emFile_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB04_F0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB04_F1

/* VoiceA_DAC_viDAC8 */
.set VoiceA_DAC_viDAC8__CR0, CYREG_DAC0_CR0
.set VoiceA_DAC_viDAC8__CR1, CYREG_DAC0_CR1
.set VoiceA_DAC_viDAC8__D, CYREG_DAC0_D
.set VoiceA_DAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VoiceA_DAC_viDAC8__PM_ACT_MSK, 0x01
.set VoiceA_DAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VoiceA_DAC_viDAC8__PM_STBY_MSK, 0x01
.set VoiceA_DAC_viDAC8__STROBE, CYREG_DAC0_STROBE
.set VoiceA_DAC_viDAC8__SW0, CYREG_DAC0_SW0
.set VoiceA_DAC_viDAC8__SW2, CYREG_DAC0_SW2
.set VoiceA_DAC_viDAC8__SW3, CYREG_DAC0_SW3
.set VoiceA_DAC_viDAC8__SW4, CYREG_DAC0_SW4
.set VoiceA_DAC_viDAC8__TR, CYREG_DAC0_TR
.set VoiceA_DAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set VoiceA_DAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set VoiceA_DAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set VoiceA_DAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set VoiceA_DAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set VoiceA_DAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set VoiceA_DAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set VoiceA_DAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set VoiceA_DAC_viDAC8__TST, CYREG_DAC0_TST

/* VoiceB_DAC_viDAC8 */
.set VoiceB_DAC_viDAC8__CR0, CYREG_DAC3_CR0
.set VoiceB_DAC_viDAC8__CR1, CYREG_DAC3_CR1
.set VoiceB_DAC_viDAC8__D, CYREG_DAC3_D
.set VoiceB_DAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VoiceB_DAC_viDAC8__PM_ACT_MSK, 0x08
.set VoiceB_DAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VoiceB_DAC_viDAC8__PM_STBY_MSK, 0x08
.set VoiceB_DAC_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VoiceB_DAC_viDAC8__SW0, CYREG_DAC3_SW0
.set VoiceB_DAC_viDAC8__SW2, CYREG_DAC3_SW2
.set VoiceB_DAC_viDAC8__SW3, CYREG_DAC3_SW3
.set VoiceB_DAC_viDAC8__SW4, CYREG_DAC3_SW4
.set VoiceB_DAC_viDAC8__TR, CYREG_DAC3_TR
.set VoiceB_DAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VoiceB_DAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VoiceB_DAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VoiceB_DAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VoiceB_DAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VoiceB_DAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VoiceB_DAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VoiceB_DAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VoiceB_DAC_viDAC8__TST, CYREG_DAC3_TST

/* VoiceC_DAC_viDAC8 */
.set VoiceC_DAC_viDAC8__CR0, CYREG_DAC2_CR0
.set VoiceC_DAC_viDAC8__CR1, CYREG_DAC2_CR1
.set VoiceC_DAC_viDAC8__D, CYREG_DAC2_D
.set VoiceC_DAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VoiceC_DAC_viDAC8__PM_ACT_MSK, 0x04
.set VoiceC_DAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VoiceC_DAC_viDAC8__PM_STBY_MSK, 0x04
.set VoiceC_DAC_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VoiceC_DAC_viDAC8__SW0, CYREG_DAC2_SW0
.set VoiceC_DAC_viDAC8__SW2, CYREG_DAC2_SW2
.set VoiceC_DAC_viDAC8__SW3, CYREG_DAC2_SW3
.set VoiceC_DAC_viDAC8__SW4, CYREG_DAC2_SW4
.set VoiceC_DAC_viDAC8__TR, CYREG_DAC2_TR
.set VoiceC_DAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VoiceC_DAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VoiceC_DAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VoiceC_DAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VoiceC_DAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VoiceC_DAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VoiceC_DAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VoiceC_DAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VoiceC_DAC_viDAC8__TST, CYREG_DAC2_TST

/* Audio_opamp_ABuf */
.set Audio_opamp_ABuf__CR, CYREG_OPAMP1_CR
.set Audio_opamp_ABuf__MX, CYREG_OPAMP1_MX
.set Audio_opamp_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Audio_opamp_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Audio_opamp_ABuf__PM_ACT_MSK, 0x02
.set Audio_opamp_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Audio_opamp_ABuf__PM_STBY_MSK, 0x02
.set Audio_opamp_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Audio_opamp_ABuf__SW, CYREG_OPAMP1_SW
.set Audio_opamp_ABuf__TR0, CYREG_OPAMP1_TR0
.set Audio_opamp_ABuf__TR1, CYREG_OPAMP1_TR1

/* VoiceA_Amplitude */
.set VoiceA_Amplitude_Sync_ctrl_reg__0__MASK, 0x01
.set VoiceA_Amplitude_Sync_ctrl_reg__0__POS, 0
.set VoiceA_Amplitude_Sync_ctrl_reg__1__MASK, 0x02
.set VoiceA_Amplitude_Sync_ctrl_reg__1__POS, 1
.set VoiceA_Amplitude_Sync_ctrl_reg__2__MASK, 0x04
.set VoiceA_Amplitude_Sync_ctrl_reg__2__POS, 2
.set VoiceA_Amplitude_Sync_ctrl_reg__3__MASK, 0x08
.set VoiceA_Amplitude_Sync_ctrl_reg__3__POS, 3
.set VoiceA_Amplitude_Sync_ctrl_reg__4__MASK, 0x10
.set VoiceA_Amplitude_Sync_ctrl_reg__4__POS, 4
.set VoiceA_Amplitude_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set VoiceA_Amplitude_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set VoiceA_Amplitude_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set VoiceA_Amplitude_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB15_CTL
.set VoiceA_Amplitude_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set VoiceA_Amplitude_Sync_ctrl_reg__MASK, 0x1F
.set VoiceA_Amplitude_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set VoiceA_Amplitude_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set VoiceA_Amplitude_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL

/* VoiceB_Amplitude */
.set VoiceB_Amplitude_Sync_ctrl_reg__0__MASK, 0x01
.set VoiceB_Amplitude_Sync_ctrl_reg__0__POS, 0
.set VoiceB_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set VoiceB_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set VoiceB_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set VoiceB_Amplitude_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set VoiceB_Amplitude_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set VoiceB_Amplitude_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set VoiceB_Amplitude_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set VoiceB_Amplitude_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set VoiceB_Amplitude_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set VoiceB_Amplitude_Sync_ctrl_reg__1__MASK, 0x02
.set VoiceB_Amplitude_Sync_ctrl_reg__1__POS, 1
.set VoiceB_Amplitude_Sync_ctrl_reg__2__MASK, 0x04
.set VoiceB_Amplitude_Sync_ctrl_reg__2__POS, 2
.set VoiceB_Amplitude_Sync_ctrl_reg__3__MASK, 0x08
.set VoiceB_Amplitude_Sync_ctrl_reg__3__POS, 3
.set VoiceB_Amplitude_Sync_ctrl_reg__4__MASK, 0x10
.set VoiceB_Amplitude_Sync_ctrl_reg__4__POS, 4
.set VoiceB_Amplitude_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set VoiceB_Amplitude_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set VoiceB_Amplitude_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set VoiceB_Amplitude_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set VoiceB_Amplitude_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set VoiceB_Amplitude_Sync_ctrl_reg__MASK, 0x1F
.set VoiceB_Amplitude_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set VoiceB_Amplitude_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set VoiceB_Amplitude_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* VoiceC_Amplitude */
.set VoiceC_Amplitude_Sync_ctrl_reg__0__MASK, 0x01
.set VoiceC_Amplitude_Sync_ctrl_reg__0__POS, 0
.set VoiceC_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set VoiceC_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set VoiceC_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set VoiceC_Amplitude_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set VoiceC_Amplitude_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set VoiceC_Amplitude_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set VoiceC_Amplitude_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set VoiceC_Amplitude_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set VoiceC_Amplitude_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set VoiceC_Amplitude_Sync_ctrl_reg__1__MASK, 0x02
.set VoiceC_Amplitude_Sync_ctrl_reg__1__POS, 1
.set VoiceC_Amplitude_Sync_ctrl_reg__2__MASK, 0x04
.set VoiceC_Amplitude_Sync_ctrl_reg__2__POS, 2
.set VoiceC_Amplitude_Sync_ctrl_reg__3__MASK, 0x08
.set VoiceC_Amplitude_Sync_ctrl_reg__3__POS, 3
.set VoiceC_Amplitude_Sync_ctrl_reg__4__MASK, 0x10
.set VoiceC_Amplitude_Sync_ctrl_reg__4__POS, 4
.set VoiceC_Amplitude_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set VoiceC_Amplitude_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set VoiceC_Amplitude_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set VoiceC_Amplitude_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB12_CTL
.set VoiceC_Amplitude_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set VoiceC_Amplitude_Sync_ctrl_reg__MASK, 0x1F
.set VoiceC_Amplitude_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set VoiceC_Amplitude_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set VoiceC_Amplitude_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL

/* Display_LCDPort */
.set Display_LCDPort__0__MASK, 0x01
.set Display_LCDPort__0__PC, CYREG_PRT2_PC0
.set Display_LCDPort__0__PORT, 2
.set Display_LCDPort__0__SHIFT, 0
.set Display_LCDPort__1__MASK, 0x02
.set Display_LCDPort__1__PC, CYREG_PRT2_PC1
.set Display_LCDPort__1__PORT, 2
.set Display_LCDPort__1__SHIFT, 1
.set Display_LCDPort__2__MASK, 0x04
.set Display_LCDPort__2__PC, CYREG_PRT2_PC2
.set Display_LCDPort__2__PORT, 2
.set Display_LCDPort__2__SHIFT, 2
.set Display_LCDPort__3__MASK, 0x08
.set Display_LCDPort__3__PC, CYREG_PRT2_PC3
.set Display_LCDPort__3__PORT, 2
.set Display_LCDPort__3__SHIFT, 3
.set Display_LCDPort__4__MASK, 0x10
.set Display_LCDPort__4__PC, CYREG_PRT2_PC4
.set Display_LCDPort__4__PORT, 2
.set Display_LCDPort__4__SHIFT, 4
.set Display_LCDPort__5__MASK, 0x20
.set Display_LCDPort__5__PC, CYREG_PRT2_PC5
.set Display_LCDPort__5__PORT, 2
.set Display_LCDPort__5__SHIFT, 5
.set Display_LCDPort__6__MASK, 0x40
.set Display_LCDPort__6__PC, CYREG_PRT2_PC6
.set Display_LCDPort__6__PORT, 2
.set Display_LCDPort__6__SHIFT, 6
.set Display_LCDPort__AG, CYREG_PRT2_AG
.set Display_LCDPort__AMUX, CYREG_PRT2_AMUX
.set Display_LCDPort__BIE, CYREG_PRT2_BIE
.set Display_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Display_LCDPort__BYP, CYREG_PRT2_BYP
.set Display_LCDPort__CTL, CYREG_PRT2_CTL
.set Display_LCDPort__DM0, CYREG_PRT2_DM0
.set Display_LCDPort__DM1, CYREG_PRT2_DM1
.set Display_LCDPort__DM2, CYREG_PRT2_DM2
.set Display_LCDPort__DR, CYREG_PRT2_DR
.set Display_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set Display_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Display_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set Display_LCDPort__MASK, 0x7F
.set Display_LCDPort__PORT, 2
.set Display_LCDPort__PRT, CYREG_PRT2_PRT
.set Display_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Display_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Display_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Display_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Display_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Display_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Display_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Display_LCDPort__PS, CYREG_PRT2_PS
.set Display_LCDPort__SHIFT, 0
.set Display_LCDPort__SLW, CYREG_PRT2_SLW

/* EnvelopeControl */
.set EnvelopeControl_Sync_ctrl_reg__0__MASK, 0x01
.set EnvelopeControl_Sync_ctrl_reg__0__POS, 0
.set EnvelopeControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set EnvelopeControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set EnvelopeControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set EnvelopeControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set EnvelopeControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set EnvelopeControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set EnvelopeControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set EnvelopeControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set EnvelopeControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set EnvelopeControl_Sync_ctrl_reg__1__MASK, 0x02
.set EnvelopeControl_Sync_ctrl_reg__1__POS, 1
.set EnvelopeControl_Sync_ctrl_reg__2__MASK, 0x04
.set EnvelopeControl_Sync_ctrl_reg__2__POS, 2
.set EnvelopeControl_Sync_ctrl_reg__3__MASK, 0x08
.set EnvelopeControl_Sync_ctrl_reg__3__POS, 3
.set EnvelopeControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set EnvelopeControl_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set EnvelopeControl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set EnvelopeControl_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set EnvelopeControl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set EnvelopeControl_Sync_ctrl_reg__MASK, 0x0F
.set EnvelopeControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set EnvelopeControl_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set EnvelopeControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL

/* emFile_Clock_1 */
.set emFile_Clock_1__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set emFile_Clock_1__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set emFile_Clock_1__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set emFile_Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set emFile_Clock_1__INDEX, 0x07
.set emFile_Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set emFile_Clock_1__PM_ACT_MSK, 0x80
.set emFile_Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set emFile_Clock_1__PM_STBY_MSK, 0x80

/* emFile_SPI0_CS */
.set emFile_SPI0_CS__0__MASK, 0x01
.set emFile_SPI0_CS__0__PC, CYREG_PRT0_PC0
.set emFile_SPI0_CS__0__PORT, 0
.set emFile_SPI0_CS__0__SHIFT, 0
.set emFile_SPI0_CS__AG, CYREG_PRT0_AG
.set emFile_SPI0_CS__AMUX, CYREG_PRT0_AMUX
.set emFile_SPI0_CS__BIE, CYREG_PRT0_BIE
.set emFile_SPI0_CS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set emFile_SPI0_CS__BYP, CYREG_PRT0_BYP
.set emFile_SPI0_CS__CTL, CYREG_PRT0_CTL
.set emFile_SPI0_CS__DM0, CYREG_PRT0_DM0
.set emFile_SPI0_CS__DM1, CYREG_PRT0_DM1
.set emFile_SPI0_CS__DM2, CYREG_PRT0_DM2
.set emFile_SPI0_CS__DR, CYREG_PRT0_DR
.set emFile_SPI0_CS__INP_DIS, CYREG_PRT0_INP_DIS
.set emFile_SPI0_CS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set emFile_SPI0_CS__LCD_EN, CYREG_PRT0_LCD_EN
.set emFile_SPI0_CS__MASK, 0x01
.set emFile_SPI0_CS__PORT, 0
.set emFile_SPI0_CS__PRT, CYREG_PRT0_PRT
.set emFile_SPI0_CS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set emFile_SPI0_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set emFile_SPI0_CS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set emFile_SPI0_CS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set emFile_SPI0_CS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set emFile_SPI0_CS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set emFile_SPI0_CS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set emFile_SPI0_CS__PS, CYREG_PRT0_PS
.set emFile_SPI0_CS__SHIFT, 0
.set emFile_SPI0_CS__SLW, CYREG_PRT0_SLW

/* NoiseGenerator */
.set NoiseGenerator_ClkSp_CtrlReg__0__MASK, 0x01
.set NoiseGenerator_ClkSp_CtrlReg__0__POS, 0
.set NoiseGenerator_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set NoiseGenerator_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set NoiseGenerator_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set NoiseGenerator_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set NoiseGenerator_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set NoiseGenerator_ClkSp_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set NoiseGenerator_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set NoiseGenerator_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set NoiseGenerator_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set NoiseGenerator_ClkSp_CtrlReg__2__MASK, 0x04
.set NoiseGenerator_ClkSp_CtrlReg__2__POS, 2
.set NoiseGenerator_ClkSp_CtrlReg__3__MASK, 0x08
.set NoiseGenerator_ClkSp_CtrlReg__3__POS, 3
.set NoiseGenerator_ClkSp_CtrlReg__4__MASK, 0x10
.set NoiseGenerator_ClkSp_CtrlReg__4__POS, 4
.set NoiseGenerator_ClkSp_CtrlReg__5__MASK, 0x20
.set NoiseGenerator_ClkSp_CtrlReg__5__POS, 5
.set NoiseGenerator_ClkSp_CtrlReg__6__MASK, 0x40
.set NoiseGenerator_ClkSp_CtrlReg__6__POS, 6
.set NoiseGenerator_ClkSp_CtrlReg__7__MASK, 0x80
.set NoiseGenerator_ClkSp_CtrlReg__7__POS, 7
.set NoiseGenerator_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set NoiseGenerator_ClkSp_CtrlReg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set NoiseGenerator_ClkSp_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set NoiseGenerator_ClkSp_CtrlReg__COUNT_REG, CYREG_B1_UDB09_CTL
.set NoiseGenerator_ClkSp_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set NoiseGenerator_ClkSp_CtrlReg__MASK, 0xFD
.set NoiseGenerator_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set NoiseGenerator_ClkSp_CtrlReg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set NoiseGenerator_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set NoiseGenerator_b0_PRSdp_a__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set NoiseGenerator_b0_PRSdp_a__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set NoiseGenerator_b0_PRSdp_a__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set NoiseGenerator_b0_PRSdp_a__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set NoiseGenerator_b0_PRSdp_a__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set NoiseGenerator_b0_PRSdp_a__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set NoiseGenerator_b0_PRSdp_a__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set NoiseGenerator_b0_PRSdp_a__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set NoiseGenerator_b0_PRSdp_a__A0_REG, CYREG_B0_UDB08_A0
.set NoiseGenerator_b0_PRSdp_a__A1_REG, CYREG_B0_UDB08_A1
.set NoiseGenerator_b0_PRSdp_a__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set NoiseGenerator_b0_PRSdp_a__D0_REG, CYREG_B0_UDB08_D0
.set NoiseGenerator_b0_PRSdp_a__D1_REG, CYREG_B0_UDB08_D1
.set NoiseGenerator_b0_PRSdp_a__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set NoiseGenerator_b0_PRSdp_a__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set NoiseGenerator_b0_PRSdp_a__F0_REG, CYREG_B0_UDB08_F0
.set NoiseGenerator_b0_PRSdp_a__F1_REG, CYREG_B0_UDB08_F1
.set NoiseGenerator_b0_PRSdp_a__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set NoiseGenerator_b0_PRSdp_a__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set NoiseGenerator_b1_PRSdp_b__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set NoiseGenerator_b1_PRSdp_b__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set NoiseGenerator_b1_PRSdp_b__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set NoiseGenerator_b1_PRSdp_b__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set NoiseGenerator_b1_PRSdp_b__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set NoiseGenerator_b1_PRSdp_b__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set NoiseGenerator_b1_PRSdp_b__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set NoiseGenerator_b1_PRSdp_b__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set NoiseGenerator_b1_PRSdp_b__A0_REG, CYREG_B0_UDB11_A0
.set NoiseGenerator_b1_PRSdp_b__A1_REG, CYREG_B0_UDB11_A1
.set NoiseGenerator_b1_PRSdp_b__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set NoiseGenerator_b1_PRSdp_b__D0_REG, CYREG_B0_UDB11_D0
.set NoiseGenerator_b1_PRSdp_b__D1_REG, CYREG_B0_UDB11_D1
.set NoiseGenerator_b1_PRSdp_b__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set NoiseGenerator_b1_PRSdp_b__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set NoiseGenerator_b1_PRSdp_b__F0_REG, CYREG_B0_UDB11_F0
.set NoiseGenerator_b1_PRSdp_b__F1_REG, CYREG_B0_UDB11_F1
.set NoiseGenerator_b1_PRSdp_b__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set NoiseGenerator_b1_PRSdp_b__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set NoiseGenerator_b2_PRSdp_c__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set NoiseGenerator_b2_PRSdp_c__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set NoiseGenerator_b2_PRSdp_c__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set NoiseGenerator_b2_PRSdp_c__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set NoiseGenerator_b2_PRSdp_c__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set NoiseGenerator_b2_PRSdp_c__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set NoiseGenerator_b2_PRSdp_c__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set NoiseGenerator_b2_PRSdp_c__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set NoiseGenerator_b2_PRSdp_c__A0_REG, CYREG_B0_UDB05_A0
.set NoiseGenerator_b2_PRSdp_c__A1_REG, CYREG_B0_UDB05_A1
.set NoiseGenerator_b2_PRSdp_c__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set NoiseGenerator_b2_PRSdp_c__D0_REG, CYREG_B0_UDB05_D0
.set NoiseGenerator_b2_PRSdp_c__D1_REG, CYREG_B0_UDB05_D1
.set NoiseGenerator_b2_PRSdp_c__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set NoiseGenerator_b2_PRSdp_c__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set NoiseGenerator_b2_PRSdp_c__F0_REG, CYREG_B0_UDB05_F0
.set NoiseGenerator_b2_PRSdp_c__F1_REG, CYREG_B0_UDB05_F1
.set NoiseGenerator_b3_PRSdp_d_PO__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set NoiseGenerator_b3_PRSdp_d_PO__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set NoiseGenerator_b3_PRSdp_d_PO__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set NoiseGenerator_b3_PRSdp_d_PO__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set NoiseGenerator_b3_PRSdp_d_PO__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set NoiseGenerator_b3_PRSdp_d_PO__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set NoiseGenerator_b3_PRSdp_d_PO__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set NoiseGenerator_b3_PRSdp_d_PO__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set NoiseGenerator_b3_PRSdp_d_PO__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set NoiseGenerator_b3_PRSdp_d_PO__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set NoiseGenerator_b3_PRSdp_d_PO__CONTROL_REG, CYREG_B1_UDB07_CTL
.set NoiseGenerator_b3_PRSdp_d_PO__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set NoiseGenerator_b3_PRSdp_d_PO__COUNT_REG, CYREG_B1_UDB07_CTL
.set NoiseGenerator_b3_PRSdp_d_PO__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set NoiseGenerator_b3_PRSdp_d_PO__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set NoiseGenerator_b3_PRSdp_d_PO__PERIOD_REG, CYREG_B1_UDB07_MSK
.set NoiseGenerator_b3_PRSdp_d_PO__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set NoiseGenerator_b3_PRSdp_d__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set NoiseGenerator_b3_PRSdp_d__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set NoiseGenerator_b3_PRSdp_d__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set NoiseGenerator_b3_PRSdp_d__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set NoiseGenerator_b3_PRSdp_d__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set NoiseGenerator_b3_PRSdp_d__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set NoiseGenerator_b3_PRSdp_d__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set NoiseGenerator_b3_PRSdp_d__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set NoiseGenerator_b3_PRSdp_d__A0_REG, CYREG_B1_UDB07_A0
.set NoiseGenerator_b3_PRSdp_d__A1_REG, CYREG_B1_UDB07_A1
.set NoiseGenerator_b3_PRSdp_d__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set NoiseGenerator_b3_PRSdp_d__D0_REG, CYREG_B1_UDB07_D0
.set NoiseGenerator_b3_PRSdp_d__D1_REG, CYREG_B1_UDB07_D1
.set NoiseGenerator_b3_PRSdp_d__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set NoiseGenerator_b3_PRSdp_d__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set NoiseGenerator_b3_PRSdp_d__F0_REG, CYREG_B1_UDB07_F0
.set NoiseGenerator_b3_PRSdp_d__F1_REG, CYREG_B1_UDB07_F1
.set NoiseGenerator_b3_PRSdp_d__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set NoiseGenerator_b3_PRSdp_d__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* EnvelopeReset */
.set EnvelopeReset_Sync_ctrl_reg__0__MASK, 0x01
.set EnvelopeReset_Sync_ctrl_reg__0__POS, 0
.set EnvelopeReset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set EnvelopeReset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set EnvelopeReset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set EnvelopeReset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set EnvelopeReset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set EnvelopeReset_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set EnvelopeReset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set EnvelopeReset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set EnvelopeReset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set EnvelopeReset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set EnvelopeReset_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set EnvelopeReset_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set EnvelopeReset_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set EnvelopeReset_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set EnvelopeReset_Sync_ctrl_reg__MASK, 0x01
.set EnvelopeReset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set EnvelopeReset_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set EnvelopeReset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL

/* Mixer_Control */
.set Mixer_Control_Sync_ctrl_reg__0__MASK, 0x01
.set Mixer_Control_Sync_ctrl_reg__0__POS, 0
.set Mixer_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Mixer_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Mixer_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Mixer_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Mixer_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Mixer_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Mixer_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Mixer_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Mixer_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Mixer_Control_Sync_ctrl_reg__1__MASK, 0x02
.set Mixer_Control_Sync_ctrl_reg__1__POS, 1
.set Mixer_Control_Sync_ctrl_reg__2__MASK, 0x04
.set Mixer_Control_Sync_ctrl_reg__2__POS, 2
.set Mixer_Control_Sync_ctrl_reg__3__MASK, 0x08
.set Mixer_Control_Sync_ctrl_reg__3__POS, 3
.set Mixer_Control_Sync_ctrl_reg__4__MASK, 0x10
.set Mixer_Control_Sync_ctrl_reg__4__POS, 4
.set Mixer_Control_Sync_ctrl_reg__5__MASK, 0x20
.set Mixer_Control_Sync_ctrl_reg__5__POS, 5
.set Mixer_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Mixer_Control_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set Mixer_Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Mixer_Control_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB08_CTL
.set Mixer_Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Mixer_Control_Sync_ctrl_reg__MASK, 0x3F
.set Mixer_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Mixer_Control_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set Mixer_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL

/* emFile_miso0 */
.set emFile_miso0__0__MASK, 0x20
.set emFile_miso0__0__PC, CYREG_PRT0_PC5
.set emFile_miso0__0__PORT, 0
.set emFile_miso0__0__SHIFT, 5
.set emFile_miso0__AG, CYREG_PRT0_AG
.set emFile_miso0__AMUX, CYREG_PRT0_AMUX
.set emFile_miso0__BIE, CYREG_PRT0_BIE
.set emFile_miso0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set emFile_miso0__BYP, CYREG_PRT0_BYP
.set emFile_miso0__CTL, CYREG_PRT0_CTL
.set emFile_miso0__DM0, CYREG_PRT0_DM0
.set emFile_miso0__DM1, CYREG_PRT0_DM1
.set emFile_miso0__DM2, CYREG_PRT0_DM2
.set emFile_miso0__DR, CYREG_PRT0_DR
.set emFile_miso0__INP_DIS, CYREG_PRT0_INP_DIS
.set emFile_miso0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set emFile_miso0__LCD_EN, CYREG_PRT0_LCD_EN
.set emFile_miso0__MASK, 0x20
.set emFile_miso0__PORT, 0
.set emFile_miso0__PRT, CYREG_PRT0_PRT
.set emFile_miso0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set emFile_miso0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set emFile_miso0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set emFile_miso0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set emFile_miso0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set emFile_miso0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set emFile_miso0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set emFile_miso0__PS, CYREG_PRT0_PS
.set emFile_miso0__SHIFT, 5
.set emFile_miso0__SLW, CYREG_PRT0_SLW

/* emFile_mosi0 */
.set emFile_mosi0__0__MASK, 0x02
.set emFile_mosi0__0__PC, CYREG_PRT0_PC1
.set emFile_mosi0__0__PORT, 0
.set emFile_mosi0__0__SHIFT, 1
.set emFile_mosi0__AG, CYREG_PRT0_AG
.set emFile_mosi0__AMUX, CYREG_PRT0_AMUX
.set emFile_mosi0__BIE, CYREG_PRT0_BIE
.set emFile_mosi0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set emFile_mosi0__BYP, CYREG_PRT0_BYP
.set emFile_mosi0__CTL, CYREG_PRT0_CTL
.set emFile_mosi0__DM0, CYREG_PRT0_DM0
.set emFile_mosi0__DM1, CYREG_PRT0_DM1
.set emFile_mosi0__DM2, CYREG_PRT0_DM2
.set emFile_mosi0__DR, CYREG_PRT0_DR
.set emFile_mosi0__INP_DIS, CYREG_PRT0_INP_DIS
.set emFile_mosi0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set emFile_mosi0__LCD_EN, CYREG_PRT0_LCD_EN
.set emFile_mosi0__MASK, 0x02
.set emFile_mosi0__PORT, 0
.set emFile_mosi0__PRT, CYREG_PRT0_PRT
.set emFile_mosi0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set emFile_mosi0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set emFile_mosi0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set emFile_mosi0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set emFile_mosi0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set emFile_mosi0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set emFile_mosi0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set emFile_mosi0__PS, CYREG_PRT0_PS
.set emFile_mosi0__SHIFT, 1
.set emFile_mosi0__SLW, CYREG_PRT0_SLW

/* emFile_sclk0 */
.set emFile_sclk0__0__MASK, 0x08
.set emFile_sclk0__0__PC, CYREG_PRT0_PC3
.set emFile_sclk0__0__PORT, 0
.set emFile_sclk0__0__SHIFT, 3
.set emFile_sclk0__AG, CYREG_PRT0_AG
.set emFile_sclk0__AMUX, CYREG_PRT0_AMUX
.set emFile_sclk0__BIE, CYREG_PRT0_BIE
.set emFile_sclk0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set emFile_sclk0__BYP, CYREG_PRT0_BYP
.set emFile_sclk0__CTL, CYREG_PRT0_CTL
.set emFile_sclk0__DM0, CYREG_PRT0_DM0
.set emFile_sclk0__DM1, CYREG_PRT0_DM1
.set emFile_sclk0__DM2, CYREG_PRT0_DM2
.set emFile_sclk0__DR, CYREG_PRT0_DR
.set emFile_sclk0__INP_DIS, CYREG_PRT0_INP_DIS
.set emFile_sclk0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set emFile_sclk0__LCD_EN, CYREG_PRT0_LCD_EN
.set emFile_sclk0__MASK, 0x08
.set emFile_sclk0__PORT, 0
.set emFile_sclk0__PRT, CYREG_PRT0_PRT
.set emFile_sclk0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set emFile_sclk0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set emFile_sclk0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set emFile_sclk0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set emFile_sclk0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set emFile_sclk0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set emFile_sclk0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set emFile_sclk0__PS, CYREG_PRT0_PS
.set emFile_sclk0__SHIFT, 3
.set emFile_sclk0__SLW, CYREG_PRT0_SLW

/* VoiceA_clock */
.set VoiceA_clock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set VoiceA_clock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set VoiceA_clock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set VoiceA_clock__CFG2_SRC_SEL_MASK, 0x07
.set VoiceA_clock__INDEX, 0x03
.set VoiceA_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set VoiceA_clock__PM_ACT_MSK, 0x08
.set VoiceA_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set VoiceA_clock__PM_STBY_MSK, 0x08

/* VoiceB_clock */
.set VoiceB_clock__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set VoiceB_clock__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set VoiceB_clock__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set VoiceB_clock__CFG2_SRC_SEL_MASK, 0x07
.set VoiceB_clock__INDEX, 0x06
.set VoiceB_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set VoiceB_clock__PM_ACT_MSK, 0x40
.set VoiceB_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set VoiceB_clock__PM_STBY_MSK, 0x40

/* VoiceC_clock */
.set VoiceC_clock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set VoiceC_clock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set VoiceC_clock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set VoiceC_clock__CFG2_SRC_SEL_MASK, 0x07
.set VoiceC_clock__INDEX, 0x04
.set VoiceC_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set VoiceC_clock__PM_ACT_MSK, 0x10
.set VoiceC_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set VoiceC_clock__PM_STBY_MSK, 0x10

/* Noise_clock */
.set Noise_clock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Noise_clock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Noise_clock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Noise_clock__CFG2_SRC_SEL_MASK, 0x07
.set Noise_clock__INDEX, 0x05
.set Noise_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Noise_clock__PM_ACT_MSK, 0x20
.set Noise_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Noise_clock__PM_STBY_MSK, 0x20

/* Pushbuttons */
.set Pushbuttons_sts_sts_reg__0__MASK, 0x01
.set Pushbuttons_sts_sts_reg__0__POS, 0
.set Pushbuttons_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Pushbuttons_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set Pushbuttons_sts_sts_reg__1__MASK, 0x02
.set Pushbuttons_sts_sts_reg__1__POS, 1
.set Pushbuttons_sts_sts_reg__MASK, 0x03
.set Pushbuttons_sts_sts_reg__MASK_REG, CYREG_B0_UDB13_MSK
.set Pushbuttons_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Pushbuttons_sts_sts_reg__STATUS_REG, CYREG_B0_UDB13_ST

/* Reset_clock */
.set Reset_clock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Reset_clock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Reset_clock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Reset_clock__CFG2_SRC_SEL_MASK, 0x07
.set Reset_clock__INDEX, 0x02
.set Reset_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Reset_clock__PM_ACT_MSK, 0x04
.set Reset_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Reset_clock__PM_STBY_MSK, 0x04

/* Audio_Pin */
.set Audio_Pin__0__MASK, 0x40
.set Audio_Pin__0__PC, CYREG_PRT3_PC6
.set Audio_Pin__0__PORT, 3
.set Audio_Pin__0__SHIFT, 6
.set Audio_Pin__AG, CYREG_PRT3_AG
.set Audio_Pin__AMUX, CYREG_PRT3_AMUX
.set Audio_Pin__BIE, CYREG_PRT3_BIE
.set Audio_Pin__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Audio_Pin__BYP, CYREG_PRT3_BYP
.set Audio_Pin__CTL, CYREG_PRT3_CTL
.set Audio_Pin__DM0, CYREG_PRT3_DM0
.set Audio_Pin__DM1, CYREG_PRT3_DM1
.set Audio_Pin__DM2, CYREG_PRT3_DM2
.set Audio_Pin__DR, CYREG_PRT3_DR
.set Audio_Pin__INP_DIS, CYREG_PRT3_INP_DIS
.set Audio_Pin__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Audio_Pin__LCD_EN, CYREG_PRT3_LCD_EN
.set Audio_Pin__MASK, 0x40
.set Audio_Pin__PORT, 3
.set Audio_Pin__PRT, CYREG_PRT3_PRT
.set Audio_Pin__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Audio_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Audio_Pin__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Audio_Pin__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Audio_Pin__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Audio_Pin__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Audio_Pin__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Audio_Pin__PS, CYREG_PRT3_PS
.set Audio_Pin__SHIFT, 6
.set Audio_Pin__SLW, CYREG_PRT3_SLW

/* SW2 */
.set SW2__0__MASK, 0x02
.set SW2__0__PC, CYREG_PRT6_PC1
.set SW2__0__PORT, 6
.set SW2__0__SHIFT, 1
.set SW2__AG, CYREG_PRT6_AG
.set SW2__AMUX, CYREG_PRT6_AMUX
.set SW2__BIE, CYREG_PRT6_BIE
.set SW2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SW2__BYP, CYREG_PRT6_BYP
.set SW2__CTL, CYREG_PRT6_CTL
.set SW2__DM0, CYREG_PRT6_DM0
.set SW2__DM1, CYREG_PRT6_DM1
.set SW2__DM2, CYREG_PRT6_DM2
.set SW2__DR, CYREG_PRT6_DR
.set SW2__INP_DIS, CYREG_PRT6_INP_DIS
.set SW2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SW2__LCD_EN, CYREG_PRT6_LCD_EN
.set SW2__MASK, 0x02
.set SW2__PORT, 6
.set SW2__PRT, CYREG_PRT6_PRT
.set SW2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SW2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SW2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SW2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SW2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SW2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SW2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SW2__PS, CYREG_PRT6_PS
.set SW2__SHIFT, 1
.set SW2__SLW, CYREG_PRT6_SLW

/* SW3 */
.set SW3__0__MASK, 0x20
.set SW3__0__PC, CYREG_IO_PC_PRT15_PC5
.set SW3__0__PORT, 15
.set SW3__0__SHIFT, 5
.set SW3__AG, CYREG_PRT15_AG
.set SW3__AMUX, CYREG_PRT15_AMUX
.set SW3__BIE, CYREG_PRT15_BIE
.set SW3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SW3__BYP, CYREG_PRT15_BYP
.set SW3__CTL, CYREG_PRT15_CTL
.set SW3__DM0, CYREG_PRT15_DM0
.set SW3__DM1, CYREG_PRT15_DM1
.set SW3__DM2, CYREG_PRT15_DM2
.set SW3__DR, CYREG_PRT15_DR
.set SW3__INP_DIS, CYREG_PRT15_INP_DIS
.set SW3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SW3__LCD_EN, CYREG_PRT15_LCD_EN
.set SW3__MASK, 0x20
.set SW3__PORT, 15
.set SW3__PRT, CYREG_PRT15_PRT
.set SW3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SW3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SW3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SW3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SW3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SW3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SW3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SW3__PS, CYREG_PRT15_PS
.set SW3__SHIFT, 5
.set SW3__SLW, CYREG_PRT15_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC5LP
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CyRefreshInterval_clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set CyRefreshInterval_clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set CyRefreshInterval_clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set CyRefreshInterval_clock__CFG2_SRC_SEL_MASK, 0x07
.set CyRefreshInterval_clock__INDEX, 0x01
.set CyRefreshInterval_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CyRefreshInterval_clock__PM_ACT_MSK, 0x02
.set CyRefreshInterval_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CyRefreshInterval_clock__PM_STBY_MSK, 0x02
.set CySYNTH_MASTER_CLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CySYNTH_MASTER_CLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CySYNTH_MASTER_CLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CySYNTH_MASTER_CLK__CFG2_SRC_SEL_MASK, 0x07
.set CySYNTH_MASTER_CLK__INDEX, 0x00
.set CySYNTH_MASTER_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CySYNTH_MASTER_CLK__PM_ACT_MSK, 0x01
.set CySYNTH_MASTER_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CySYNTH_MASTER_CLK__PM_STBY_MSK, 0x01
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
