/*
 * stm32f407.h
 * Author: Kaitlyn W.
 */

#ifndef INC_STM32F407_DRIVERS_H_
#define INC_STM32F407_DRIVERS_H_

// Flash addresses of MCU memories, e.g. Flash, SRAM1, SRAM2, ROM
#define FLASH_BASEADRR				0x08000000U // Sector 0 start address
#define SRAM1_BASEADDR				0x20000000U
#define SRAM2_BASEADDR				0x2001C000U // SRAM_BASEADDR + 112kb
#define ROM_BASEADDR				0x1FFF0000U
#define OTP_BASEADDR				0x1FFF7800U
#define SRAM						SRAM1_BASEADDR


// AHB1/2 and APB1/2 bus peripheral base addresses
#define PERIPH_BASEADDR				0x40000000U
#define APB1PERIPH_BASEADDR			PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR			0x40010000U
#define AHB1PERIPH_BASEADDR			0x40020000U
#define AHB2PERIPH_BASE				0x50000000U


// Peripherals hanging off of AHB1 bus
#define GPIOA_BASEADDR				(AHB1PERIPH_BASEADDR)
#define GPIOB_BASEADDR				(AHB1PERIPH_BASEADDR + 0x0400U)
#define GPIOC_BASEADDR				(AHB1PERIPH_BASEADDR + 0x0800U)
#define GPIOD_BASEADDR				(AHB1PERIPH_BASEADDR + 0x0400U)
#define GPIOE_BASEADDR				(AHB1PERIPH_BASEADDR + 0x0C00U)
#define GPIOF_BASEADDR				(AHB1PERIPH_BASEADDR + 0x1000U)
#define GPIOG_BASEADDR				(AHB1PERIPH_BASEADDR + 0x1400U)
#define GPIOH_BASEADDR				(AHB1PERIPH_BASEADDR + 0x1800U)
#define GPIOI_BASEADDR				(AHB1PERIPH_BASEADDR + 0x2000U)


// Peripherals hanging off of APB1 bus
#define I2C1_BASEADDR				(APB1PERIPH_BASEADDR + 0x5400)
#define I2C2_BASEADDR				(APB1PERIPH_BASEADDR + 0x5800)
#define I2C3_BASEADDR				(APB1PERIPH_BASEADDR + 0x5C00)
#define SPI2_BASEADDR				(APB1PERIPH_BASEADDR + 0x3800)
#define SPI3_BASEADDR				(APB1PERIPH_BASEADDR + 0x3C00)
#define USART2_BASEADDR				(APB1PERIPH_BASEADDR + 0x4400)
#define USART3 BASEADDR				(APB1PERIPH_BASEADDR + 0x4800)
#define UART4_BASEADDR				(APB1PERIPH_BASEADDR + 0x4C00)
#define UART5_BASEADDR				(APB1PERIPH_BASEADDR + 0x5000)


// Peripherals hanging off of APB2 bus
#define SPI1_BASEADDR				(APB2PERIPH_BASEADDR + 0x3000)
#define USART1_BASEADDR				(APB2PERIPH_BASEADDR + 0x1000)
#define USART6_BASEADDR				(APB2PERIPH_BASEADDR + 0x1400)
#define EXT1_BASEADDR				(APB2PERIPH_BASEADDR + 0x3C00)
#define SYSCFG_BASEADDR				(APB2PERIPH_BASEADDR + 0x3800)

#endif /* INC_STM32F407_DRIVERS_H_ */
