$date
	Sun Oct 23 06:52:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#863164
b1000 !
1"
#863166
b1000 &
b1000 %
1$
#863167
0"
#863170
b100 &
b100 %
#863174
b10 &
b10 %
#863178
b1 &
b1 %
1#
#863182
b0 &
0#
b0 %
0$
#1873273
b11101 !
1"
#1873274
b11101 &
b11101 %
1$
#1873275
0"
#1873278
b1011000 &
b1011000 %
#1873282
b101100 &
b101100 %
#1873286
b10110 &
b10110 %
#1873290
b1011 &
b1011 %
#1873294
b100010 &
b100010 %
#1873298
b10001 &
b10001 %
#1873302
b110100 &
b110100 %
#1873306
b11010 &
b11010 %
#1873310
b1101 &
b1101 %
#1873314
b101000 &
b101000 %
#1873318
b10100 &
b10100 %
#1873322
b1010 &
b1010 %
#1873326
b101 &
b101 %
#1873330
b10000 &
b10000 %
#1873334
b1000 &
b1000 %
#1873338
b100 &
b100 %
#1873342
b10 &
b10 %
#1873346
b1 &
b1 %
1#
#1873350
b0 &
0#
b0 %
0$
#2878818
b10100 &
b10100 %
1$
b10100 !
1"
#2878819
0"
#2878822
b1010 &
b1010 %
#2878826
b101 &
b101 %
#2878830
b10000 &
b10000 %
#2878834
b1000 &
b1000 %
#2878838
b100 &
b100 %
#2878842
b10 &
b10 %
#2878846
b1 &
1#
b1 %
#2878850
b0 &
b0 %
0#
0$
#4500012
