# -Sequential-Implementation-of-RISC-V-Instruction-set
•The project aimed to design the RV32I RISC instruction set using the given MIN Architecture. •The RTL Hardware flowcharts method determined the number of states required to complete an instruction. Each state was executed in one clock cycle.
