

================================================================
== Vivado HLS Report for 'dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5'
================================================================
* Date:           Mon Sep 26 10:32:57 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.953|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |    6|    7|    5|    5| loop rewind(delay=0 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |    6|    6|         3|          1|          1|     5|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      0|        0|     4639|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|     1980|    -|
|Memory               |       15|      -|        0|        0|    -|
|Multiplexer          |        -|      -|        -|      426|    -|
|Register             |        -|      -|     1103|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       15|      0|     1103|     7045|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|      0|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------------+---------+-------+---+----+-----+
    |           Instance           |          Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------------+-------------------------+---------+-------+---+----+-----+
    |myproject_mux_83_10_1_1_U385  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U386  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U387  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U388  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U389  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U390  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U391  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U392  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U393  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U394  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U395  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U396  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U397  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U398  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U399  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U400  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U401  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U402  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U403  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U404  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U405  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U406  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U407  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U408  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U409  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U410  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U411  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U412  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U413  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U414  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U415  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U416  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U417  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U418  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U419  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U420  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U421  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U422  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U423  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U424  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U425  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U426  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U427  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U428  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U429  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U430  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U431  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U432  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U433  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U434  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U435  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U436  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U437  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U438  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U439  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U440  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U441  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U442  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U443  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    |myproject_mux_83_10_1_1_U444  |myproject_mux_83_10_1_1  |        0|      0|  0|  33|    0|
    +------------------------------+-------------------------+---------+-------+---+----+-----+
    |Total                         |                         |        0|      0|  0|1980|    0|
    +------------------------------+-------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w2_V220_U  |dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1bkb  |       15|  0|   0|    0|     5|  540|     1|         2700|
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                              |       15|  0|   0|    0|     5|  540|     1|         2700|
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_259_fu_856_p2   |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_260_fu_908_p2   |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_261_fu_976_p2   |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_262_fu_1028_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_263_fu_1080_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_264_fu_1148_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_265_fu_1200_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_266_fu_1252_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_267_fu_1320_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_268_fu_1372_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_269_fu_1424_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_270_fu_1492_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_271_fu_1544_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_272_fu_1596_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_273_fu_1664_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_274_fu_1716_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_275_fu_1768_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_276_fu_1836_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_277_fu_1888_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_278_fu_1940_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_279_fu_2008_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_280_fu_2060_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_281_fu_2112_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_282_fu_2180_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_283_fu_2232_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_284_fu_2284_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_285_fu_2352_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_286_fu_2404_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_287_fu_2456_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_288_fu_2524_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_289_fu_2576_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_290_fu_2628_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_291_fu_2696_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_292_fu_2748_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_293_fu_2800_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_294_fu_2868_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_295_fu_2920_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_296_fu_2972_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_297_fu_3040_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_298_fu_3092_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_299_fu_3144_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_300_fu_3212_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_301_fu_3264_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_302_fu_3316_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_303_fu_3384_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_304_fu_3436_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_305_fu_3488_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_306_fu_3556_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_307_fu_3608_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_308_fu_3660_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_309_fu_3728_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_310_fu_3780_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_311_fu_3832_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_312_fu_3900_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_313_fu_3952_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_314_fu_4004_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_315_fu_4072_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_316_fu_4124_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_317_fu_4176_p2  |     *    |      0|  0|  62|           9|          10|
    |mul_ln1118_fu_804_p2       |     *    |      0|  0|  62|           9|          10|
    |acc_0_V_fu_4215_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_10_V_fu_4305_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_11_V_fu_4314_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_12_V_fu_4323_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_13_V_fu_4332_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_14_V_fu_4341_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_15_V_fu_4350_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_16_V_fu_4359_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_17_V_fu_4368_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_18_V_fu_4377_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_19_V_fu_4386_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_1_V_fu_4224_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_2_V_fu_4233_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_3_V_fu_4242_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_4_V_fu_4251_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_5_V_fu_4260_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_6_V_fu_4269_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_7_V_fu_4278_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_8_V_fu_4287_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_9_V_fu_4296_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln703_390_fu_938_p2    |     +    |      0|  0|  15|          15|          15|
    |add_ln703_392_fu_1100_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_393_fu_1110_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_395_fu_1272_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_396_fu_1282_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_398_fu_1444_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_399_fu_1454_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_401_fu_1616_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_402_fu_1626_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_404_fu_1788_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_405_fu_1798_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_407_fu_1960_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_408_fu_1970_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_410_fu_2132_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_411_fu_2142_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_413_fu_2304_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_414_fu_2314_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_416_fu_2476_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_417_fu_2486_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_419_fu_2648_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_420_fu_2658_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_422_fu_2820_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_423_fu_2830_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_425_fu_2992_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_426_fu_3002_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_428_fu_3164_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_429_fu_3174_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_431_fu_3336_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_432_fu_3346_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_434_fu_3508_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_435_fu_3518_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_437_fu_3680_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_438_fu_3690_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_440_fu_3852_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_441_fu_3862_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_443_fu_4024_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_444_fu_4034_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_446_fu_4196_p2   |     +    |      0|  0|  14|          14|          14|
    |add_ln703_447_fu_4206_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln703_fu_928_p2        |     +    |      0|  0|  14|          14|          14|
    |w_index_fu_766_p2          |     +    |      0|  0|   4|           1|           3|
    |ap_condition_272           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln64_fu_772_p2        |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|4639|        1447|        1511|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  15|          3|    1|          3|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_phi_mux_w_index43_phi_fu_470_p6  |  15|          3|    3|          9|
    |ap_return_0                         |   9|          2|   16|         32|
    |ap_return_1                         |   9|          2|   16|         32|
    |ap_return_10                        |   9|          2|   16|         32|
    |ap_return_11                        |   9|          2|   16|         32|
    |ap_return_12                        |   9|          2|   16|         32|
    |ap_return_13                        |   9|          2|   16|         32|
    |ap_return_14                        |   9|          2|   16|         32|
    |ap_return_15                        |   9|          2|   16|         32|
    |ap_return_16                        |   9|          2|   16|         32|
    |ap_return_17                        |   9|          2|   16|         32|
    |ap_return_18                        |   9|          2|   16|         32|
    |ap_return_19                        |   9|          2|   16|         32|
    |ap_return_2                         |   9|          2|   16|         32|
    |ap_return_3                         |   9|          2|   16|         32|
    |ap_return_4                         |   9|          2|   16|         32|
    |ap_return_5                         |   9|          2|   16|         32|
    |ap_return_6                         |   9|          2|   16|         32|
    |ap_return_7                         |   9|          2|   16|         32|
    |ap_return_8                         |   9|          2|   16|         32|
    |ap_return_9                         |   9|          2|   16|         32|
    |res_0_V_write_assign41_reg_481      |   9|          2|   16|         32|
    |res_10_V_write_assign21_reg_621     |   9|          2|   16|         32|
    |res_11_V_write_assign19_reg_635     |   9|          2|   16|         32|
    |res_12_V_write_assign17_reg_649     |   9|          2|   16|         32|
    |res_13_V_write_assign15_reg_663     |   9|          2|   16|         32|
    |res_14_V_write_assign13_reg_677     |   9|          2|   16|         32|
    |res_15_V_write_assign11_reg_691     |   9|          2|   16|         32|
    |res_16_V_write_assign9_reg_705      |   9|          2|   16|         32|
    |res_17_V_write_assign7_reg_719      |   9|          2|   16|         32|
    |res_18_V_write_assign5_reg_733      |   9|          2|   16|         32|
    |res_19_V_write_assign3_reg_747      |   9|          2|   16|         32|
    |res_1_V_write_assign39_reg_495      |   9|          2|   16|         32|
    |res_2_V_write_assign37_reg_509      |   9|          2|   16|         32|
    |res_3_V_write_assign35_reg_523      |   9|          2|   16|         32|
    |res_4_V_write_assign33_reg_537      |   9|          2|   16|         32|
    |res_5_V_write_assign31_reg_551      |   9|          2|   16|         32|
    |res_6_V_write_assign29_reg_565      |   9|          2|   16|         32|
    |res_7_V_write_assign27_reg_579      |   9|          2|   16|         32|
    |res_8_V_write_assign25_reg_593      |   9|          2|   16|         32|
    |res_9_V_write_assign23_reg_607      |   9|          2|   16|         32|
    |w_index43_reg_466                   |   9|          2|    3|          6|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 426|         94|  650|       1304|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln703_390_reg_5070            |  15|   0|   15|          0|
    |add_ln703_393_reg_5075            |  15|   0|   15|          0|
    |add_ln703_396_reg_5080            |  15|   0|   15|          0|
    |add_ln703_399_reg_5085            |  15|   0|   15|          0|
    |add_ln703_402_reg_5090            |  15|   0|   15|          0|
    |add_ln703_405_reg_5095            |  15|   0|   15|          0|
    |add_ln703_408_reg_5100            |  15|   0|   15|          0|
    |add_ln703_411_reg_5105            |  15|   0|   15|          0|
    |add_ln703_414_reg_5110            |  15|   0|   15|          0|
    |add_ln703_417_reg_5115            |  15|   0|   15|          0|
    |add_ln703_420_reg_5120            |  15|   0|   15|          0|
    |add_ln703_423_reg_5125            |  15|   0|   15|          0|
    |add_ln703_426_reg_5130            |  15|   0|   15|          0|
    |add_ln703_429_reg_5135            |  15|   0|   15|          0|
    |add_ln703_432_reg_5140            |  15|   0|   15|          0|
    |add_ln703_435_reg_5145            |  15|   0|   15|          0|
    |add_ln703_438_reg_5150            |  15|   0|   15|          0|
    |add_ln703_441_reg_5155            |  15|   0|   15|          0|
    |add_ln703_444_reg_5160            |  15|   0|   15|          0|
    |add_ln703_447_reg_5165            |  15|   0|   15|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_return_0_preg                  |  16|   0|   16|          0|
    |ap_return_10_preg                 |  16|   0|   16|          0|
    |ap_return_11_preg                 |  16|   0|   16|          0|
    |ap_return_12_preg                 |  16|   0|   16|          0|
    |ap_return_13_preg                 |  16|   0|   16|          0|
    |ap_return_14_preg                 |  16|   0|   16|          0|
    |ap_return_15_preg                 |  16|   0|   16|          0|
    |ap_return_16_preg                 |  16|   0|   16|          0|
    |ap_return_17_preg                 |  16|   0|   16|          0|
    |ap_return_18_preg                 |  16|   0|   16|          0|
    |ap_return_19_preg                 |  16|   0|   16|          0|
    |ap_return_1_preg                  |  16|   0|   16|          0|
    |ap_return_2_preg                  |  16|   0|   16|          0|
    |ap_return_3_preg                  |  16|   0|   16|          0|
    |ap_return_4_preg                  |  16|   0|   16|          0|
    |ap_return_5_preg                  |  16|   0|   16|          0|
    |ap_return_6_preg                  |  16|   0|   16|          0|
    |ap_return_7_preg                  |  16|   0|   16|          0|
    |ap_return_8_preg                  |  16|   0|   16|          0|
    |ap_return_9_preg                  |  16|   0|   16|          0|
    |data_0_V_read_reg_4516            |  10|   0|   10|          0|
    |data_10_V_read_reg_4881           |  10|   0|   10|          0|
    |data_11_V_read_reg_4905           |  10|   0|   10|          0|
    |data_12_V_read_reg_4929           |  10|   0|   10|          0|
    |data_13_V_read_reg_4953           |  10|   0|   10|          0|
    |data_14_V_read_reg_4977           |  10|   0|   10|          0|
    |data_1_V_read_reg_4540            |  10|   0|   10|          0|
    |data_2_V_read_reg_4564            |  10|   0|   10|          0|
    |data_3_V_read_reg_4588            |  10|   0|   10|          0|
    |data_4_V_read_reg_4612            |  10|   0|   10|          0|
    |data_5_V_read_reg_4701            |  10|   0|   10|          0|
    |data_6_V_read_reg_4725            |  10|   0|   10|          0|
    |data_7_V_read_reg_4749            |  10|   0|   10|          0|
    |data_8_V_read_reg_4773            |  10|   0|   10|          0|
    |data_9_V_read_reg_4797            |  10|   0|   10|          0|
    |icmp_ln64_reg_5066                |   1|   0|    1|          0|
    |icmp_ln64_reg_5066_pp0_iter1_reg  |   1|   0|    1|          0|
    |res_0_V_write_assign41_reg_481    |  16|   0|   16|          0|
    |res_10_V_write_assign21_reg_621   |  16|   0|   16|          0|
    |res_11_V_write_assign19_reg_635   |  16|   0|   16|          0|
    |res_12_V_write_assign17_reg_649   |  16|   0|   16|          0|
    |res_13_V_write_assign15_reg_663   |  16|   0|   16|          0|
    |res_14_V_write_assign13_reg_677   |  16|   0|   16|          0|
    |res_15_V_write_assign11_reg_691   |  16|   0|   16|          0|
    |res_16_V_write_assign9_reg_705    |  16|   0|   16|          0|
    |res_17_V_write_assign7_reg_719    |  16|   0|   16|          0|
    |res_18_V_write_assign5_reg_733    |  16|   0|   16|          0|
    |res_19_V_write_assign3_reg_747    |  16|   0|   16|          0|
    |res_1_V_write_assign39_reg_495    |  16|   0|   16|          0|
    |res_2_V_write_assign37_reg_509    |  16|   0|   16|          0|
    |res_3_V_write_assign35_reg_523    |  16|   0|   16|          0|
    |res_4_V_write_assign33_reg_537    |  16|   0|   16|          0|
    |res_5_V_write_assign31_reg_551    |  16|   0|   16|          0|
    |res_6_V_write_assign29_reg_565    |  16|   0|   16|          0|
    |res_7_V_write_assign27_reg_579    |  16|   0|   16|          0|
    |res_8_V_write_assign25_reg_593    |  16|   0|   16|          0|
    |res_9_V_write_assign23_reg_607    |  16|   0|   16|          0|
    |w_index43_reg_466                 |   3|   0|    3|          0|
    |w_index_reg_5061                  |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1103|   0| 1103|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+--------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_done       | out |    1| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_continue   |  in |    1| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_0   | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_1   | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_2   | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_3   | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_4   | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_5   | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_6   | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_7   | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_8   | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_9   | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_10  | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_11  | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_12  | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_13  | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_14  | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_15  | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_16  | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_17  | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_18  | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|ap_return_19  | out |   16| ap_ctrl_hs | dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5 | return value |
|data_0_V      |  in |   10|   ap_none  |                            data_0_V                            |    pointer   |
|data_1_V      |  in |   10|   ap_none  |                            data_1_V                            |    pointer   |
|data_2_V      |  in |   10|   ap_none  |                            data_2_V                            |    pointer   |
|data_3_V      |  in |   10|   ap_none  |                            data_3_V                            |    pointer   |
|data_4_V      |  in |   10|   ap_none  |                            data_4_V                            |    pointer   |
|data_5_V      |  in |   10|   ap_none  |                            data_5_V                            |    pointer   |
|data_6_V      |  in |   10|   ap_none  |                            data_6_V                            |    pointer   |
|data_7_V      |  in |   10|   ap_none  |                            data_7_V                            |    pointer   |
|data_8_V      |  in |   10|   ap_none  |                            data_8_V                            |    pointer   |
|data_9_V      |  in |   10|   ap_none  |                            data_9_V                            |    pointer   |
|data_10_V     |  in |   10|   ap_none  |                            data_10_V                           |    pointer   |
|data_11_V     |  in |   10|   ap_none  |                            data_11_V                           |    pointer   |
|data_12_V     |  in |   10|   ap_none  |                            data_12_V                           |    pointer   |
|data_13_V     |  in |   10|   ap_none  |                            data_13_V                           |    pointer   |
|data_14_V     |  in |   10|   ap_none  |                            data_14_V                           |    pointer   |
+--------------+-----+-----+------------+----------------------------------------------------------------+--------------+

