$date
  Mon Feb 10 10:42:39 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_textio $end
$upscope $end
$scope module system_types $end
$upscope $end
$scope module custom_types $end
$upscope $end
$scope module csv_util $end
$upscope $end
$scope module andgate_tb $end
$var reg 1 ! clock $end
$var reg 1 " stopclock $end
$var reg 1 # reset $end
$var reg 1 $ enable $end
$var reg 1 % gateinputs_in_1 $end
$var reg 1 & gateinputs_in_2 $end
$var reg 1 ' gateoutput_out_and $end
$scope module uut $end
$var reg 1 ( gateinputs_in_1 $end
$var reg 1 ) gateinputs_in_2 $end
$var reg 1 * gateoutput_out_and $end
$var reg 1 + enb $end
$var reg 1 , fin $end
$var reg 1 - rst $end
$var reg 1 . clk $end
$var reg 1 / fin_cls_andgate $end
$var reg 1 0 rdy_cls_andgate $end
$var reg 1 1 rdy $end
$scope module cls_andgate $end
$var reg 1 2 m_input_in_1 $end
$var reg 1 3 m_input_in_2 $end
$var reg 1 4 output_out_and $end
$var reg 1 5 clk $end
$var reg 1 6 rdy $end
$var reg 1 7 fin $end
$var reg 1 8 enb $end
$var reg 1 9 rst $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
1#
0$
U%
U&
0'
U(
U)
0*
0+
0,
1-
1.
0/
00
01
U2
U3
04
15
06
07
08
19
#5000000
0!
0#
1$
0%
0&
0(
0)
1+
0-
0.
02
03
05
18
09
#10000000
1!
1.
15
#15000000
0!
0.
05
#20000000
1!
1,
1.
1/
10
11
15
16
17
#25000000
0!
0.
05
#30000000
1!
1%
1(
0,
1.
0/
00
01
12
15
06
07
#35000000
0!
0.
05
#40000000
1!
0%
1&
0(
1)
1,
1.
1/
10
11
02
13
15
16
17
#45000000
0!
0.
05
#50000000
1!
1%
1'
1(
1*
0,
1.
0/
00
01
12
14
15
06
07
#55000000
0!
0.
05
#60000000
1!
1,
1.
1/
10
11
15
16
17
#65000000
0!
1"
0.
05
#70000000
