Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 2e8e1c64faaa474aa6ea56be2a830a46 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot FIB_tb_func_synth xil_defaultlib.FIB_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GenerateClock
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Register_0
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.FIB_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_tb_func_synth
