[{"DBLP title": "Architecting phase change memory as a scalable dram alternative.", "DBLP authors": ["Benjamin C. Lee", "Engin Ipek", "Onur Mutlu", "Doug Burger"], "year": 2009, "MAG papers": [{"PaperId": 2102449048, "PaperTitle": "architecting phase change memory as a scalable dram alternative", "Year": 2009, "CitationCount": 877, "EstimatedCitation": 1205, "Affiliations": ["carnegie mellon university", "microsoft", "microsoft", "microsoft"]}], "source": "ES"}, {"DBLP title": "A durable and energy efficient main memory using phase change memory technology.", "DBLP authors": ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "year": 2009, "MAG papers": [{"PaperId": 2135393827, "PaperTitle": "a durable and energy efficient main memory using phase change memory technology", "Year": 2009, "CitationCount": 608, "EstimatedCitation": 848, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Scalable high performance main memory system using phase-change memory technology.", "DBLP authors": ["Moinuddin K. Qureshi", "Vijayalakshmi Srinivasan", "Jude A. Rivers"], "year": 2009, "MAG papers": [{"PaperId": 2048588974, "PaperTitle": "scalable high performance main memory system using phase change memory technology", "Year": 2009, "CitationCount": 863, "EstimatedCitation": 1233, "Affiliations": ["ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Hybrid cache architecture with disparate memory technologies.", "DBLP authors": ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Ramakrishnan Rajamony", "Yuan Xie"], "year": 2009, "MAG papers": [{"PaperId": 2064977311, "PaperTitle": "hybrid cache architecture with disparate memory technologies", "Year": 2009, "CitationCount": 260, "EstimatedCitation": 369, "Affiliations": ["pennsylvania state university", "ibm", "pennsylvania state university", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Dynamic MIPS rate stabilization in out-of-order processors.", "DBLP authors": ["Jinho Suh", "Michel Dubois"], "year": 2009, "MAG papers": [{"PaperId": 2099951182, "PaperTitle": "dynamic mips rate stabilization in out of order processors", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Hardware support for WCET analysis of hard real-time multicore systems.", "DBLP authors": ["Marco Paolieri", "Eduardo Qui\u00f1ones", "Francisco J. Cazorla", "Guillem Bernat", "Mateo Valero"], "year": 2009, "MAG papers": [{"PaperId": 2119959854, "PaperTitle": "hardware support for wcet analysis of hard real time multicore systems", "Year": 2009, "CitationCount": 192, "EstimatedCitation": 284, "Affiliations": [null, "barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Spatio-temporal memory streaming.", "DBLP authors": ["Stephen Somogyi", "Thomas F. Wenisch", "Anastasia Ailamaki", "Babak Falsafi"], "year": 2009, "MAG papers": [{"PaperId": 2168923722, "PaperTitle": "spatio temporal memory streaming", "Year": 2009, "CitationCount": 69, "EstimatedCitation": 117, "Affiliations": ["ecole polytechnique federale de lausanne", "carnegie mellon university", "ecole polytechnique federale de lausanne", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Stream chaining: exploiting multiple levels of correlation in data prefetching.", "DBLP authors": ["Pedro Diaz", "Marcelo Cintra"], "year": 2009, "MAG papers": [{"PaperId": 2108666047, "PaperTitle": "stream chaining exploiting multiple levels of correlation in data prefetching", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": ["university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Architectural core salvaging in a multi-core processor for hard-error tolerance.", "DBLP authors": ["Michael D. Powell", "Arijit Biswas", "Shantanu Gupta", "Shubhendu S. Mukherjee"], "year": 2009, "MAG papers": [{"PaperId": 2099828501, "PaperTitle": "architectural core salvaging in a multi core processor for hard error tolerance", "Year": 2009, "CitationCount": 112, "EstimatedCitation": 141, "Affiliations": ["intel", "intel", "university of michigan", "intel"]}], "source": "ES"}, {"DBLP title": "End-to-end register data-flow continuous self-test.", "DBLP authors": ["Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Jaume Abella", "Antonio Gonz\u00e1lez"], "year": 2009, "MAG papers": [{"PaperId": 1989622980, "PaperTitle": "end to end register data flow continuous self test", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Memory mapped ECC: low-cost error protection for last level caches.", "DBLP authors": ["Doe Hyun Yoon", "Mattan Erez"], "year": 2009, "MAG papers": [{"PaperId": 2080019739, "PaperTitle": "memory mapped ecc low cost error protection for last level caches", "Year": 2009, "CitationCount": 97, "EstimatedCitation": 128, "Affiliations": ["university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "AnySP: anytime anywhere anyway signal processing.", "DBLP authors": ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Kriszti\u00e1n Flautner"], "year": 2009, "MAG papers": [{"PaperId": 1982008951, "PaperTitle": "anysp anytime anywhere anyway signal processing", "Year": 2009, "CitationCount": 82, "EstimatedCitation": 106, "Affiliations": ["arizona state university", "university of michigan", "university of michigan", "university of michigan", null, "university of michigan"]}], "source": "ES"}, {"DBLP title": "Rigel: an architecture and scalable programming interface for a 1000-core accelerator.", "DBLP authors": ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "year": 2009, "MAG papers": [{"PaperId": 2010802738, "PaperTitle": "rigel an architecture and scalable programming interface for a 1000 core accelerator", "Year": 2009, "CitationCount": 118, "EstimatedCitation": 175, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness.", "DBLP authors": ["Sunpyo Hong", "Hyesoon Kim"], "year": 2009, "MAG papers": [{"PaperId": 2167334577, "PaperTitle": "an analytical model for a gpu architecture with memory level and thread level parallelism awareness", "Year": 2009, "CitationCount": 439, "EstimatedCitation": 641, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Multi-execution: multicore caching for data-similar executions.", "DBLP authors": ["Susmit Biswas", "Diana Franklin", "Alan Savage", "Ryan Dixon", "Timothy Sherwood", "Frederic T. Chong"], "year": 2009, "MAG papers": [{"PaperId": 1988625252, "PaperTitle": "multi execution multicore caching for data similar executions", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches.", "DBLP authors": ["Yuejian Xie", "Gabriel H. Loh"], "year": 2009, "MAG papers": [{"PaperId": 2135089498, "PaperTitle": "pipp promotion insertion pseudo partitioning of multi core shared caches", "Year": 2009, "CitationCount": 224, "EstimatedCitation": 318, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Reactive NUCA: near-optimal block placement and replication in distributed caches.", "DBLP authors": ["Nikos Hardavellas", "Michael Ferdman", "Babak Falsafi", "Anastasia Ailamaki"], "year": 2009, "MAG papers": [{"PaperId": 2151233837, "PaperTitle": "reactive nuca near optimal block placement and replication in distributed caches", "Year": 2009, "CitationCount": 298, "EstimatedCitation": 444, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "A case for bufferless routing in on-chip networks.", "DBLP authors": ["Thomas Moscibroda", "Onur Mutlu"], "year": 2009, "MAG papers": [{"PaperId": 2160610190, "PaperTitle": "a case for bufferless routing in on chip networks", "Year": 2009, "CitationCount": 264, "EstimatedCitation": 388, "Affiliations": ["carnegie mellon university", "microsoft"]}], "source": "ES"}, {"DBLP title": "Application-aware deadlock-free oblivious routing.", "DBLP authors": ["Michel A. Kinsy", "Myong Hyon Cho", "Tina Wen", "G. Edward Suh", "Marten van Dijk", "Srinivas Devadas"], "year": 2009, "MAG papers": [{"PaperId": 2128452435, "PaperTitle": "application aware deadlock free oblivious routing", "Year": 2009, "CitationCount": 64, "EstimatedCitation": 87, "Affiliations": ["massachusetts institute of technology", "cornell university", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}, {"PaperId": 1571037248, "PaperTitle": "application aware deadlock free oblivious routing", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Indirect adaptive routing on large scale interconnection networks.", "DBLP authors": ["Nan Jiang", "John Kim", "William J. Dally"], "year": 2009, "MAG papers": [{"PaperId": 2108255464, "PaperTitle": "indirect adaptive routing on large scale interconnection networks", "Year": 2009, "CitationCount": 69, "EstimatedCitation": 108, "Affiliations": ["kaist", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "InvisiFence: performance-transparent memory ordering in conventional multiprocessors.", "DBLP authors": ["Colin Blundell", "Milo M. K. Martin", "Thomas F. Wenisch"], "year": 2009, "MAG papers": [{"PaperId": 2142101409, "PaperTitle": "invisifence performance transparent memory ordering in conventional multiprocessors", "Year": 2009, "CitationCount": 79, "EstimatedCitation": 110, "Affiliations": ["university of pennsylvania", "university of michigan", "university of pennsylvania"]}], "source": "ES"}, {"DBLP title": "Decoupled store completion/silent deterministic replay: enabling scalable data memory for CPR/CFP processors.", "DBLP authors": ["Andrew D. Hilton", "Amir Roth"], "year": 2009, "MAG papers": [{"PaperId": 2102641569, "PaperTitle": "decoupled store completion silent deterministic replay enabling scalable data memory for cpr cfp processors", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of pennsylvania", "university of pennsylvania"]}], "source": "ES"}, {"DBLP title": "Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices.", "DBLP authors": ["Hongzhong Zheng", "Jiang Lin", "Zhao Zhang", "Zhichun Zhu"], "year": 2009, "MAG papers": [{"PaperId": 2003312212, "PaperTitle": "decoupled dimm building high bandwidth memory system using low speed dram devices", "Year": 2009, "CitationCount": 58, "EstimatedCitation": 79, "Affiliations": ["university of illinois at chicago", "iowa state university", "ibm", "university of illinois at chicago"]}], "source": "ES"}, {"DBLP title": "Disaggregated memory for expansion and sharing in blade servers.", "DBLP authors": ["Kevin T. Lim", "Jichuan Chang", "Trevor N. Mudge", "Parthasarathy Ranganathan", "Steven K. Reinhardt", "Thomas F. Wenisch"], "year": 2009, "MAG papers": [{"PaperId": 2161047342, "PaperTitle": "disaggregated memory for expansion and sharing in blade servers", "Year": 2009, "CitationCount": 159, "EstimatedCitation": 244, "Affiliations": ["university of michigan", "university of michigan", "hewlett packard", "advanced micro devices", "university of michigan", "hewlett packard"]}], "source": "ES"}, {"DBLP title": "The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization.", "DBLP authors": ["Cagdas Dirik", "Bruce L. Jacob"], "year": 2009, "MAG papers": [{"PaperId": 2074968498, "PaperTitle": "the performance of pc solid state disks ssds as a function of bandwidth concurrency device architecture and system organization", "Year": 2009, "CitationCount": 152, "EstimatedCitation": 222, "Affiliations": ["university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors.", "DBLP authors": ["Abhishek Bhattacharjee", "Margaret Martonosi"], "year": 2009, "MAG papers": [{"PaperId": 1963560066, "PaperTitle": "thread criticality predictors for dynamic performance power and resource management in chip multiprocessors", "Year": 2009, "CitationCount": 149, "EstimatedCitation": 202, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Thread motion: fine-grained power management for multi-core systems.", "DBLP authors": ["Krishna K. Rangan", "Gu-Yeon Wei", "David M. Brooks"], "year": 2009, "MAG papers": [{"PaperId": 2134782496, "PaperTitle": "thread motion fine grained power management for multi core systems", "Year": 2009, "CitationCount": 163, "EstimatedCitation": 284, "Affiliations": ["harvard university", "harvard university", "harvard university"]}], "source": "ES"}, {"DBLP title": "Temperature-constrained power control for chip multiprocessors with online model estimation.", "DBLP authors": ["Yefu Wang", "Kai Ma", "Xiaorui Wang"], "year": 2009, "MAG papers": [{"PaperId": 2171762108, "PaperTitle": "temperature constrained power control for chip multiprocessors with online model estimation", "Year": 2009, "CitationCount": 151, "EstimatedCitation": 206, "Affiliations": ["university of tennessee", "university of tennessee", "university of tennessee"]}], "source": "ES"}, {"DBLP title": "A case for an interleaving constrained shared-memory multi-processor.", "DBLP authors": ["Jie Yu", "Satish Narayanasamy"], "year": 2009, "MAG papers": [{"PaperId": 2084719450, "PaperTitle": "a case for an interleaving constrained shared memory multi processor", "Year": 2009, "CitationCount": 114, "EstimatedCitation": 162, "Affiliations": ["university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "SigRace: signature-based data race detection.", "DBLP authors": ["Abdullah Muzahid", "Dar\u00edo Su\u00e1rez Gracia", "Shanxiang Qi", "Josep Torrellas"], "year": 2009, "MAG papers": [{"PaperId": 2149538119, "PaperTitle": "sigrace signature based data race detection", "Year": 2009, "CitationCount": 70, "EstimatedCitation": 115, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of zaragoza", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "ECMon: exposing cache events for monitoring.", "DBLP authors": ["Vijay Nagarajan", "Rajiv Gupta"], "year": 2009, "MAG papers": [{"PaperId": 1996001376, "PaperTitle": "ecmon exposing cache events for monitoring", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "End-to-end performance forecasting: finding bottlenecks before they happen.", "DBLP authors": ["Ali G. Saidi", "Nathan L. Binkert", "Steven K. Reinhardt", "Trevor N. Mudge"], "year": 2009, "MAG papers": [{"PaperId": 2095739209, "PaperTitle": "end to end performance forecasting finding bottlenecks before they happen", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of michigan", "advanced micro devices", "hewlett packard", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Scaling the bandwidth wall: challenges in and avenues for CMP scaling.", "DBLP authors": ["Brian M. Rogers", "Anil Krishna", "Gordon B. Bell", "Ken V. Vu", "Xiaowei Jiang", "Yan Solihin"], "year": 2009, "MAG papers": [{"PaperId": 2118703320, "PaperTitle": "scaling the bandwidth wall challenges in and avenues for cmp scaling", "Year": 2009, "CitationCount": 180, "EstimatedCitation": 288, "Affiliations": ["north carolina state university", "research triangle park", "research triangle park", "north carolina state university", "research triangle park", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "A fault tolerant, area efficient architecture for Shor's factoring algorithm.", "DBLP authors": ["Mark Whitney", "Nemanja Isailovic", "Yatish Patel", "John Kubiatowicz"], "year": 2009, "MAG papers": [{"PaperId": 2008399707, "PaperTitle": "a fault tolerant area efficient architecture for shor s factoring algorithm", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Performance and power of cache-based reconfigurable computing.", "DBLP authors": ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "year": 2009, "MAG papers": [{"PaperId": 2030073746, "PaperTitle": "performance and power of cache based reconfigurable computing", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["xilinx", "university of washington", "university of washington", "xilinx", "xilinx", "xilinx", "xilinx", "xilinx"]}, {"PaperId": 2024612992, "PaperTitle": "performance and power of cache based reconfigurable computing", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["university of washington", "xilinx", "xilinx", "xilinx", "university of washington", "xilinx", "xilinx", "xilinx"]}], "source": "ES"}, {"DBLP title": "A memory system design framework: creating smart memories.", "DBLP authors": ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "year": 2009, "MAG papers": [{"PaperId": 1974120505, "PaperTitle": "a memory system design framework creating smart memories", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": [null, "stanford university", "stanford university", "stanford university", "stanford university", "stanford university", null]}], "source": "ES"}, {"DBLP title": "Flexible reference-counting-based hardware acceleration for garbage collection.", "DBLP authors": ["Jos\u00e9 A. Joao", "Onur Mutlu", "Yale N. Patt"], "year": 2009, "MAG papers": [{"PaperId": 2100819849, "PaperTitle": "flexible reference counting based hardware acceleration for garbage collection", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 50, "Affiliations": ["carnegie mellon university", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Firefly: illuminating future network-on-chip with nanophotonics.", "DBLP authors": ["Yan Pan", "Prabhat Kumar", "John Kim", "Gokhan Memik", "Yu Zhang", "Alok N. Choudhary"], "year": 2009, "MAG papers": [{"PaperId": 2119565088, "PaperTitle": "firefly illuminating future network on chip with nanophotonics", "Year": 2009, "CitationCount": 278, "EstimatedCitation": 414, "Affiliations": ["northwestern university", "northwestern university", "northwestern university", "kaist", "northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Phastlane: a rapid transit optical routing network.", "DBLP authors": ["Mark J. Cianchetti", "Joseph C. Kerekes", "David H. Albonesi"], "year": 2009, "MAG papers": [{"PaperId": 2113636689, "PaperTitle": "phastlane a rapid transit optical routing network", "Year": 2009, "CitationCount": 142, "EstimatedCitation": 217, "Affiliations": ["cornell university", "cornell university", "cornell university"]}], "source": "ES"}, {"DBLP title": "Achieving predictable performance through better memory controller placement in many-core CMPs.", "DBLP authors": ["Dennis Abts", "Natalie D. Enright Jerger", "John Kim", "Dan Gibson", "Mikko H. Lipasti"], "year": 2009, "MAG papers": [{"PaperId": 2155371841, "PaperTitle": "achieving predictable performance through better memory controller placement in many core cmps", "Year": 2009, "CitationCount": 110, "EstimatedCitation": 157, "Affiliations": ["google", "university of wisconsin madison", "university of toronto", "university of wisconsin madison", "kaist"]}], "source": "ES"}, {"DBLP title": "Dynamic performance tuning for speculative threads.", "DBLP authors": ["Yangchun Luo", "Venkatesan Packirisamy", "Wei-Chung Hsu", "Antonia Zhai", "Nikhil Mungre", "Ankit Tarkas"], "year": 2009, "MAG papers": [{"PaperId": 2008451057, "PaperTitle": "dynamic performance tuning for speculative threads", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Boosting single-thread performance in multi-core systems through fine-grain multi-threading.", "DBLP authors": ["Carlos Madriles", "Pedro L\u00f3pez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Mart\u00ednez", "Ra\u00fal Mart\u00ednez", "Antonio Gonz\u00e1lez"], "year": 2009, "MAG papers": [{"PaperId": 2149075803, "PaperTitle": "boosting single thread performance in multi core systems through fine grain multi threading", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor.", "DBLP authors": ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "H\u00e5kan Zeffer", "Marc Tremblay"], "year": 2009, "MAG papers": [{"PaperId": 2137953999, "PaperTitle": "simultaneous speculative threading a novel pipeline architecture implemented in sun s rock processor", "Year": 2009, "CitationCount": 52, "EstimatedCitation": 85, "Affiliations": ["sun microsystems", "sun microsystems", "sun microsystems", "sun microsystems", "sun microsystems", "sun microsystems", "sun microsystems", "sun microsystems"]}], "source": "ES"}]