[%General]
%3Csource%3E=E:/FPGAsave/data_collect/ADC0809.vhd
%3Cfilename%3E=E:/FPGAsave/data_collect/adc0809.v
%3Cclass%3E=100
%3Cbasename%3E=ADC0809
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=d, clk, rst, eoc, ale, start, oe, adda, lock_t, q
adc0809\category=100
adc0809\port=0
adc0809\alias=ADC0809
adda\category=117
adda\port=2
adda\alias=ADDA
adda\type\Subtype\mark1=ieee::std_logic
adda\type\Subtype\mark2=ieee::std_logic
ale\category=117
ale\port=2
ale\alias=ALE
ale\type\Subtype\mark1=ieee::std_logic
ale\type\Subtype\mark2=ieee::std_logic
behav\category=101
behav\port=0
behav\alias=behav
clk\category=117
clk\port=1
clk\alias=CLK
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
com\category=113
com\port=0
com\alias=COM
cs\category=117
cs\port=0
cs\alias=cs
cs\type\Subtype\mark1=adc0809::states
cs\type\Subtype\mark2=adc0809::states
cs\init\Signal\entry=adc0809::states::s0
d\category=117
d\port=1
d\alias=D
d\type\Subtype\mark1=ieee::std_logic_vector
d\type\Subtype\mark2=ieee::std_logic_vector
d\type\Subtype\constraint\0\Range\dir=false
d\type\Subtype\constraint\0\Range\left\Constant\value=7
d\type\Subtype\constraint\0\Range\left\Constant\units=
d\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d\type\Subtype\constraint\0\Range\right\Constant\value=0
d\type\Subtype\constraint\0\Range\right\Constant\units=
d\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
eoc\category=117
eoc\port=1
eoc\alias=EOC
eoc\type\Subtype\mark1=ieee::std_logic
eoc\type\Subtype\mark2=ieee::std_logic
latch1\category=113
latch1\port=0
latch1\alias=LATCH1
lock\category=117
lock\port=0
lock\alias=LOCK
lock\type\Subtype\mark1=ieee::std_logic
lock\type\Subtype\mark2=ieee::std_logic
lock_t\category=117
lock_t\port=2
lock_t\alias=LOCK_T
lock_t\type\Subtype\mark1=ieee::std_logic
lock_t\type\Subtype\mark2=ieee::std_logic
ns\category=117
ns\port=0
ns\alias=ns
ns\type\Subtype\mark1=adc0809::states
ns\type\Subtype\mark2=adc0809::states
ns\init\Signal\entry=adc0809::states::s0
oe\category=117
oe\port=2
oe\alias=OE
oe\type\Subtype\mark1=ieee::std_logic
oe\type\Subtype\mark2=ieee::std_logic
q\category=117
q\port=2
q\alias=Q
q\type\Subtype\mark1=ieee::std_logic_vector
q\type\Subtype\mark2=ieee::std_logic_vector
q\type\Subtype\constraint\0\Range\dir=false
q\type\Subtype\constraint\0\Range\left\Constant\value=7
q\type\Subtype\constraint\0\Range\left\Constant\units=
q\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
q\type\Subtype\constraint\0\Range\right\Constant\value=0
q\type\Subtype\constraint\0\Range\right\Constant\units=
q\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg\category=113
reg\port=0
reg\alias=REG
regl\category=117
regl\port=0
regl\alias=REGL
regl\type\Subtype\mark1=ieee::std_logic_vector
regl\type\Subtype\mark2=ieee::std_logic_vector
regl\type\Subtype\constraint\0\Range\dir=false
regl\type\Subtype\constraint\0\Range\left\Constant\value=7
regl\type\Subtype\constraint\0\Range\left\Constant\units=
regl\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
regl\type\Subtype\constraint\0\Range\right\Constant\value=0
regl\type\Subtype\constraint\0\Range\right\Constant\units=
regl\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rst\category=117
rst\port=1
rst\alias=RST
rst\type\Subtype\mark1=ieee::std_logic
rst\type\Subtype\mark2=ieee::std_logic
start\category=117
start\port=2
start\alias=START
start\type\Subtype\mark1=ieee::std_logic
start\type\Subtype\mark2=ieee::std_logic
states\category=119
states\port=0
states\alias=states
states\type\Type\entry=adc0809::states
states\type\Type\tclass=303
states\type\Type\name=
states\type\Type\values=s0, s1, s2, s3, s4
%3ChasCode%3E=true
