#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-PP' '-sverilog' '+define+SV' '+define+VPD' '../src/fix_parser.sv' '../src/fix_parser_out_module.sv' '../src/fix_parser_top.sv' '../src/cam/FF.sv' '../src/cam/decoder.sv' '../src/cam/priorityencoder.sv' '../src/cam/camreg.sv' '../src/cam/cam.sv' '../src/cam_cntrl.sv' '../src/ram/FF2.sv' '../src/ram/decoder2.sv' '../src/ram/multiplexer.sv' '../src/ram/ramreg.sv' '../src/ram/ram.sv' '../src/value_ram.sv' '../src/message_loc.sv' '../src/message_loc_cntrl.sv' '../src/read_message_cntrl.sv' '../src/checksum.sv' '../src/ascii2int.sv' 'dut.sv' '-o' '../sim/testbench.exe' 2>&1
