
---------- Begin Simulation Statistics ----------
final_tick                                86628849000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 149304                       # Simulator instruction rate (inst/s)
host_mem_usage                                 753772                       # Number of bytes of host memory used
host_op_rate                                   271329                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   669.78                       # Real time elapsed on the host
host_tick_rate                              129340129                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     181729532                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086629                       # Number of seconds simulated
sim_ticks                                 86628849000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20707702                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              37678                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1853397                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          23053743                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10006507                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        20707702                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         10701195                       # Number of indirect misses.
system.cpu.branchPred.lookups                23053743                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  227660                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1347217                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 126556749                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 99682664                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1853486                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   15783777                       # Number of branches committed
system.cpu.commit.bw_lim_events              11362870                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             713                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        52553668                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              181729532                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     77863979                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.333936                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.844428                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     29258052     37.58%     37.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16492203     21.18%     58.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5914765      7.60%     66.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5571787      7.16%     73.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4291770      5.51%     79.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2345341      3.01%     82.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1494644      1.92%     83.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1132547      1.45%     85.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11362870     14.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     77863979                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     614173                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               134095                       # Number of function calls committed.
system.cpu.commit.int_insts                 181113105                       # Number of committed integer instructions.
system.cpu.commit.loads                      25443115                       # Number of loads committed
system.cpu.commit.membars                          80                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       525203      0.29%      0.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        139580324     76.81%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2035587      1.12%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             4403      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          10087      0.01%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            880      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           10460      0.01%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             392      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             378      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          20122      0.01%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            78      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          207      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          207      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25038906     13.78%     92.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13940603      7.67%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       404209      0.22%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       157486      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         181729532                       # Class of committed instruction
system.cpu.commit.refs                       39541204                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     181729532                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.866288                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.866288                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     26226093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26226093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71884.133397                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71884.133397                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76742.253844                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76742.253844                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     26211490                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26211490                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1049724000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1049724000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000557                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000557                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        14603                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14603                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10246                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10246                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    334366000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    334366000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4357                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4357                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     14098296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14098296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83193.982901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83193.982901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81354.682681                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81354.682681                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14096600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14096600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    141096995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    141096995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         1696                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1696                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    137163995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    137163995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1686                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1686                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.968379                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               253                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        12642                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     40324389                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40324389                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73060.985030                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73060.985030                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78029.123780                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78029.123780                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     40308090                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         40308090                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   1190820995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1190820995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000404                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000404                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        16299                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16299                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        10256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    471529995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    471529995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000150                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000150                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data         6043                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6043                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     40324389                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     40324389                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73060.985030                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73060.985030                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78029.123780                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78029.123780                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     40308090                       # number of overall hits
system.cpu.dcache.overall_hits::total        40308090                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   1190820995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1190820995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000404                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000404                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        16299                       # number of overall misses
system.cpu.dcache.overall_misses::total         16299                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        10256                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10256                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    471529995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    471529995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000150                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000150                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6043                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6043                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                   5016                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1022                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs           6674.525662                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         80654818                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.724426                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998754                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998754                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs              6040                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          80654818                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.724426                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            40314135                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            244000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         1687                       # number of writebacks
system.cpu.dcache.writebacks::total              1687                       # number of writebacks
system.cpu.decode.BlockedCycles               9825194                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              258516696                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 34497186                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  36535130                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1892099                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               2833863                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    30956725                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         39320                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    15714896                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         15516                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    23053743                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  20564043                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      47217872                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                716283                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      149982542                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles         4522                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1128                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 3784198                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.266121                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           36467683                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           10234167                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.731323                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           85583472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.136574                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.524872                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 42714805     49.91%     49.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2364026      2.76%     52.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1713099      2.00%     54.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2601092      3.04%     57.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4390756      5.13%     62.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2909831      3.40%     66.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3269512      3.82%     70.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1846655      2.16%     72.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 23773696     27.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             85583472                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    383718                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   562417                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     20564042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20564042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25517.104154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25517.104154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24974.632079                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24974.632079                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     19683788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19683788                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  22461533000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  22461533000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.042805                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.042805                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       880254                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        880254                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       100332                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       100332                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19478265000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19478265000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.037926                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.037926                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       779922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       779922                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.583333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          312                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          453                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          312                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     20564042                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20564042                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25517.104154                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25517.104154                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24974.632079                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24974.632079                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     19683788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19683788                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst  22461533000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  22461533000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.042805                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.042805                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       880254                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         880254                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst       100332                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       100332                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19478265000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19478265000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.037926                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.037926                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       779922                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       779922                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     20564042                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20564042                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25517.104154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25517.104154                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24974.632079                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24974.632079                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     19683788                       # number of overall hits
system.cpu.icache.overall_hits::total        19683788                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst  22461533000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  22461533000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.042805                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.042805                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       880254                       # number of overall misses
system.cpu.icache.overall_misses::total        880254                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst       100332                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       100332                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19478265000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19478265000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.037926                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.037926                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       779922                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       779922                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 779662                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             26.238182                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         41908005                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.942972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            779921                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          41908005                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.942972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20463709                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       779662                       # number of writebacks
system.cpu.icache.writebacks::total            779662                       # number of writebacks
system.cpu.idleCycles                         1045378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2202757                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 17332726                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.427613                       # Inst execution rate
system.cpu.iew.exec_refs                     46665169                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15714337                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5875819                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34576103                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              52618                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            106086                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18895430                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           234283144                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              30950832                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4256833                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             210301347                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    704                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 24186                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1892099                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 25311                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           229                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          4690627                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        26390                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        49516                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          937                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      9132985                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      4797336                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          49516                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1777609                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         425148                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 243569453                       # num instructions consuming a value
system.cpu.iew.wb_count                     207824033                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.641479                       # average fanout of values written-back
system.cpu.iew.wb_producers                 156244807                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.399016                       # insts written-back per cycle
system.cpu.iew.wb_sent                      208779378                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                329878548                       # number of integer regfile reads
system.cpu.int_regfile_writes               176356560                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.154350                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.154350                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            933024      0.43%      0.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             163060670     76.00%     76.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2246251      1.05%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  4816      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               19729      0.01%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1044      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                10689      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  569      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  465      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               25894      0.01%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 85      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             207      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             236      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31427146     14.65%     92.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15852609      7.39%     99.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          662452      0.31%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         312295      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              214558181                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1103902                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             2165704                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       820333                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2562911                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4383349                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020430                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3682243     84.01%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     2      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     32      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      3      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    8      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 523155     11.94%     95.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                119257      2.72%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             29606      0.68%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            29043      0.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              216904604                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          517584847                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    207003700                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         284320013                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  234126336                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 214558181                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              156808                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        52553573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            667369                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         156095                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     81704186                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      85583472                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.507005                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.443909                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            29302342     34.24%     34.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8601962     10.05%     44.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10066439     11.76%     56.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7877431      9.20%     65.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8182012      9.56%     74.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8219426      9.60%     84.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7053877      8.24%     92.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4197256      4.90%     97.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2082727      2.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        85583472                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.476752                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    20564219                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           430                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           5170423                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2923979                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34576103                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18895430                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83895844                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    497                       # number of misc regfile writes
system.cpu.numCycles                         86628850                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     86628849000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 6174244                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             243935152                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1653759                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 36230637                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  33993                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 67148                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             658239322                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              250822464                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           330670879                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  37490983                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1635224                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1892099                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3784306                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 86735672                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           1227671                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        404404624                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          11203                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                750                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   8884452                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            715                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    300784309                       # The number of ROB reads
system.cpu.rob.rob_writes                   476371373                       # The number of ROB writes
system.cpu.timesIdled                          237488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          143                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           143                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79895.529801                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79895.529801                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    120642250                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    120642250                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         1510                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1510                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       779919                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         779919                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 117513.277101                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117513.277101                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 97511.125039                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97511.125039                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         776718                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             776718                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    376160000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    376160000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.004104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         3201                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3201                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    311158000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    311158000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.004091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3191                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3191                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          1683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104254.310345                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104254.310345                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84254.310345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84254.310345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               523                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   523                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    120935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     120935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.689245                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.689245                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            1160                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1160                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     97735000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     97735000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.689245                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.689245                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         1160                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1160                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         4357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108367.378049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108367.378049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89382.421875                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89382.421875                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    284356000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    284356000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.602249                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.602249                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         2624                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2624                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data           64                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           64                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    228819000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    228819000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.587560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.587560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2560                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2560                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks       779555                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       779555                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       779555                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           779555                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         1687                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1687                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         1687                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1687                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           779919                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             6040                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               785959                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 117513.277101                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107106.501057                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111875.590551                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 97511.125039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87783.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92274.924034                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               776718                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2256                       # number of demand (read+write) hits
system.l2.demand_hits::total                   778974                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    376160000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    405291000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        781451000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.004104                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.626490                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.008887                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               3201                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3784                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6985                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    311158000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    326554000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    637712000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.004091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.615894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.008793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          3191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6911                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          779919                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            6040                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              785959                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 117513.277101                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107106.501057                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111875.590551                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 97511.125039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87783.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79895.529801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90055.130032                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              776718                       # number of overall hits
system.l2.overall_hits::.cpu.data                2256                       # number of overall hits
system.l2.overall_hits::total                  778974                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    376160000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    405291000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       781451000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.004104                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.626490                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.008887                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              3201                       # number of overall misses
system.l2.overall_misses::.cpu.data              3784                       # number of overall misses
system.l2.overall_misses::total                  6985                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 74                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    311158000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    326554000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    120642250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    758354250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.004091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.615894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         3191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         1510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8421                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued             1875                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                1879                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    44                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                           4505                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          741                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3335                       # Occupied blocks per task id
system.l2.tags.avg_refs                    182.747704                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 12572777                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     107.406315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2045.786668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1165.260997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   766.973640                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.499460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.284488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.187249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997419                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           749                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3347                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.182861                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.817139                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                      8601                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  12572777                       # Number of tag accesses
system.l2.tags.tagsinuse                  4085.427619                       # Cycle average of tags in use
system.l2.tags.total_refs                     1571813                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       123                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 609                       # number of writebacks
system.l2.writebacks::total                       609                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    8797031.57                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                42416.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     23666.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                         6.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      2357459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2357459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           2357459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2748276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      1114086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6219822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         449919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2357459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2748276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      1114086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6669741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         449919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               449919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         1918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    300.613139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.453619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.684883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          666     34.72%     34.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          558     29.09%     63.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          171      8.92%     72.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          113      5.89%     78.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           66      3.44%     82.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           55      2.87%     84.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           45      2.35%     87.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      1.51%     88.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          215     11.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1918                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 538624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  538816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   37952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                38976                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       204224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        204224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         204224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         238080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        96512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             538816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           38976                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         3191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         1508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     46195.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36404.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49161.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       204224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       237888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        96512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2357459.464802539442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2746059.802780018654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1114086.140057107434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    147410752                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    135426514                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     74135981                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          609                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 2502361782.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        37952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 438098.860115294869                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1523938325750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           36                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               17676                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                560                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           36                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            3191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         1508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                609                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    78.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.152389334500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           36                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     233.388889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    129.638714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    643.370912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            20     55.56%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           15     41.67%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      2.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            36                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                    5175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      8419                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8419                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        8419                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 79.12                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     6659                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   42080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   79419601000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               356973247                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    199173247                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           36                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.472222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.448999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.909823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               28     77.78%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7     19.44%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            36                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      609                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  609                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        609                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                70.94                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     432                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy             84901500                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  6461700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       435902370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            245.889511                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     14103000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      53560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  85004117250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    462585748                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     138542484                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    955940518                       # Time in different power states
system.mem_ctrls_0.preBackEnergy              7688640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  3434475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       177636000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                28952700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         126615840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      20427496320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            21301125345                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          79227119266                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2035800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             84742470                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  7232820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       567392250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            247.207404                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     18916000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      66300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  84619831000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    553043252                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     126441974                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1244316774                       # Time in different power states
system.mem_ctrls_1.preBackEnergy              9844320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  3844335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       212374560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                31137540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         156733200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      20340838320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            21415292835                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          79206916276                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1059660                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        20880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        20880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       577792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       577792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  577792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            15022874                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           44457525                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8419                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8419    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8419                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4043                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12461                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               7259                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          609                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3433                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1160                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1160                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7259                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2339502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        17102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2356604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     99813120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       494528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              100307648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  86628849000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3133341000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2339764998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          18125997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     39168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           792614                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000929                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030500                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 791879     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    734      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             792614                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          126                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       784679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          607                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1570643                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            608                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                            6652                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            784278                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2296                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       779662                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7225                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             2144                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1683                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1683                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        779922                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4357                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
