{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556762219281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556762219291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 10:56:59 2019 " "Processing started: Thu May 02 10:56:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556762219291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762219291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GRAY_TEST -c GRAY_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off GRAY_TEST -c GRAY_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762219291 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "GRAY_TEST 13.1 C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/GRAY_TEST_assignment_defaults.qdf II " "Revision \"GRAY_TEST\" was previously opened in Quartus II software version 13.1. Created Quartus Prime Default Settings File C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/GRAY_TEST_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 13.1." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1556762224896 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/16.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/16.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762230296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556762231432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556762231432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "../Computer_System/synthesis/Computer_System.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "../Computer_System/synthesis/Computer_System.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper_001 " "Found entity 1: Computer_System_irq_mapper_001" {  } { { "../Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "../Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1 " "Found entity 1: Computer_System_mm_interconnect_1" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242078 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242093 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_004_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242118 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_004 " "Found entity 2: Computer_System_mm_interconnect_1_router_004" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242121 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router " "Found entity 2: Computer_System_mm_interconnect_1_router" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_025.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_025.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_025 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_025" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_025.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_025.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_025_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_025_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_025_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_025_error_adapter_0" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_025_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_025_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_011 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_011" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_011.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_011.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_010 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_010" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_010.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_010.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_008 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_008" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_008.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_007 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_007" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_007.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_005 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_005" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_004 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_004" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_004.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_002" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_028.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_028.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_028 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_028" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_028.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_028.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_026.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_026.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_026 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_026" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_026.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_026.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_025.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_025.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_025 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_025" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_025.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_025.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_018.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_018 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_018" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_018.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_018.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_016 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_016" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_016.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_016.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_031.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_031.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_031 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_031" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_031.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_031.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_028.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_028.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_028 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_028" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_028.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_028.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_026.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_026.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_026 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_026" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_026.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_026.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_025.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_025.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_025 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_025" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_025.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_025.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_018.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_018 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_018" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_018.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_018.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_016 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_016" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_016.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_016.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_011 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_011" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_011.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_010 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_010" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_010.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_008 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_008" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_008.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_007 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_007" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_007.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_005 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_005" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_005.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_004 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_004" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_002" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242293 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242293 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242293 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242293 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_049.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_049.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_049.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_049.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_049.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_049.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_049_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_049_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242313 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_049 " "Found entity 2: Computer_System_mm_interconnect_0_router_049" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_048.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_048.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_048.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_048.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_048.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_048.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_048_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_048_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242315 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_048 " "Found entity 2: Computer_System_mm_interconnect_0_router_048" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_045.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_045.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_045.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_045.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_045.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_045.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_045.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_045.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_045.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_045.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_045_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_045_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_045.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_045.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242318 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_045 " "Found entity 2: Computer_System_mm_interconnect_0_router_045" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_045.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_045.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_044.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_044.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_044.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_044.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_044.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_044.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_044_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_044_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242320 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_044 " "Found entity 2: Computer_System_mm_interconnect_0_router_044" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_041.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_041.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_041.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_041.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_041.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_041.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_041_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_041_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242323 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_041 " "Found entity 2: Computer_System_mm_interconnect_0_router_041" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_040.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_040.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_040.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_040.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_040.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_040.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_040_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_040_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242326 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_040 " "Found entity 2: Computer_System_mm_interconnect_0_router_040" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_039.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_039.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_039.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_039.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_039.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_039.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_039_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_039_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242329 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_039 " "Found entity 2: Computer_System_mm_interconnect_0_router_039" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_038.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_038.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_038.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_038.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_038.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_038.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_038_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_038_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242332 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_038 " "Found entity 2: Computer_System_mm_interconnect_0_router_038" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_037.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_037.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_037.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_037.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_037.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_037.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_037_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_037_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242334 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_037 " "Found entity 2: Computer_System_mm_interconnect_0_router_037" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_036.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_036.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_036.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_036.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_036.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_036.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_036_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_036_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242337 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_036 " "Found entity 2: Computer_System_mm_interconnect_0_router_036" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_035.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_035.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_035.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_035.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_035.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_035.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_035.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_035.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_035.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_035.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_035_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_035_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_035.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_035.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242340 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_035 " "Found entity 2: Computer_System_mm_interconnect_0_router_035" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_035.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_035.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_031.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_031.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_031.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_031.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_031.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_031.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_031_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_031_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242343 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_031 " "Found entity 2: Computer_System_mm_interconnect_0_router_031" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_029.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_029.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_029.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_029.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_029.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_029.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_029_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_029_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242347 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_029 " "Found entity 2: Computer_System_mm_interconnect_0_router_029" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_013_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_013_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242349 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_013 " "Found entity 2: Computer_System_mm_interconnect_0_router_013" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_012_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_012_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242352 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_012 " "Found entity 2: Computer_System_mm_interconnect_0_router_012" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242354 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_011_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_011_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242355 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_011 " "Found entity 2: Computer_System_mm_interconnect_0_router_011" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_010_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_010_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242357 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_010 " "Found entity 2: Computer_System_mm_interconnect_0_router_010" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_008_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_008_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242360 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_008 " "Found entity 2: Computer_System_mm_interconnect_0_router_008" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_007_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_007_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242364 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_007 " "Found entity 2: Computer_System_mm_interconnect_0_router_007" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_006_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_006_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242366 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_006 " "Found entity 2: Computer_System_mm_interconnect_0_router_006" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_005_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_005_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242369 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_005 " "Found entity 2: Computer_System_mm_interconnect_0_router_005" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_004_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242372 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_004 " "Found entity 2: Computer_System_mm_interconnect_0_router_004" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242375 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_003 " "Found entity 2: Computer_System_mm_interconnect_0_router_003" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242378 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242381 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "../Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "../Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_custom_instruction_master_multi_xconnect " "Found entity 1: Computer_System_Nios2_custom_instruction_master_multi_xconnect" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "../Computer_System/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem " "Found entity 1: Computer_System_Video_In_Subsystem" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242405 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(291) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(291): ignored dangling comma in List of Port Connections" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556762242428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Scaler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Scaler" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242439 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(274) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(274): ignored dangling comma in List of Port Connections" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556762242442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_DMA " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_DMA" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Clipper " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Clipper" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_chroma_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_chroma_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_YCrCb_to_RGB_converter " "Found entity 1: altera_up_YCrCb_to_RGB_converter" {  } { { "../Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_RGB_to_YCrCb_converter " "Found entity 1: altera_up_RGB_to_YCrCb_converter" {  } { { "../Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_csc.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_csc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_CSC " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_CSC" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_video_stream_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_video_stream_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_gaussian_smoothing_filter " "Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter" {  } { { "../Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_sobel_operator " "Found entity 1: altera_up_edge_detection_sobel_operator" {  } { { "../Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_nonmaximum_suppression " "Found entity 1: altera_up_edge_detection_nonmaximum_suppression" {  } { { "../Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_hysteresis.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_hysteresis.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_hysteresis " "Found entity 1: altera_up_edge_detection_hysteresis" {  } { { "../Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_pixel_info_shift_register " "Found entity 1: altera_up_edge_detection_pixel_info_shift_register" {  } { { "../Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_data_shift_register " "Found entity 1: altera_up_edge_detection_data_shift_register" {  } { { "../Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_chroma_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_chroma_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem " "Found entity 1: Computer_System_VGA_Subsystem" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_avalon_st_adapter " "Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0 " "Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_Scaler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_Scaler" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_FIFO" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_DMA " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_DMA" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_PLL " "Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "../Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_PLL_video_pll " "Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "../Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Controller " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Controller" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Alpha_Blender " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Alpha_Blender" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0 " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242582 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001 " "Found entity 2: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556762242584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242585 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router " "Found entity 2: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_set_black_transparent.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_set_black_transparent.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_ascii_rom_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_ascii_rom_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_ascii_rom_128 " "Found entity 1: altera_up_video_ascii_rom_128" {  } { { "../Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_ascii_to_image.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_ascii_to_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image" {  } { { "../Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "../Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL_sys_pll " "Found entity 1: Computer_System_System_PLL_sys_pll" {  } { { "../Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SysID " "Found entity 1: Computer_System_SysID" {  } { { "../Computer_System/synthesis/submodules/Computer_System_SysID.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SysID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Slider_Switches " "Found entity 1: Computer_System_Slider_Switches" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_input_efifo_module " "Found entity 1: Computer_System_SDRAM_input_efifo_module" {  } { { "../Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242619 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM " "Found entity 2: Computer_System_SDRAM" {  } { { "../Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242619 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Computer_System_SDRAM_test_component.v(236) " "Verilog HDL warning at Computer_System_SDRAM_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "../Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556762242622 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Computer_System_SDRAM_test_component.v(237) " "Verilog HDL warning at Computer_System_SDRAM_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "../Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556762242622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_test_component_ram_module " "Found entity 1: Computer_System_SDRAM_test_component_ram_module" {  } { { "../Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242623 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM_test_component " "Found entity 2: Computer_System_SDRAM_test_component" {  } { { "../Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Pushbuttons " "Found entity 1: Computer_System_Pushbuttons" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "../Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2 " "Found entity 1: altera_up_ps2" {  } { { "../Computer_System/synthesis/submodules/altera_up_ps2.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_command_out " "Found entity 1: altera_up_ps2_command_out" {  } { { "../Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_data_in " "Found entity 1: altera_up_ps2_data_in" {  } { { "../Computer_System/synthesis/submodules/altera_up_ps2_data_in.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2_data_in.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242637 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Computer_System_PS2_Port.v(239) " "Verilog HDL Module Instantiation warning at Computer_System_PS2_Port.v(239): ignored dangling comma in List of Port Connections" {  } { { "../Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 239 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556762242640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_ps2_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_ps2_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_PS2_Port " "Found entity 1: Computer_System_PS2_Port" {  } { { "../Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Onchip_SRAM " "Found entity 1: Computer_System_Onchip_SRAM" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/fpoint_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Found entity 1: fpoint_wrapper" {  } { { "../Computer_System/synthesis/submodules/fpoint_wrapper.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/fpoint_qsys.v 23 23 " "Found 23 design units, including 23 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Found entity 1: fpoint_qsys_mult_single" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Found entity 22: fpoint_qsys_addsub_single" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Found entity 23: fpoint_qsys" {  } { { "../Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/fpoint_hw_qsys.v 36 36 " "Found 36 design units, including 36 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Found entity 35: fpoint_hw_qsys_div_single" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Found entity 36: fpoint_hw_qsys" {  } { { "../Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core " "Found entity 1: Computer_System_Nios2_2nd_Core" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762242693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762242693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_ic_data_module " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_ic_data_module" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_Nios2_2nd_Core_cpu_ic_tag_module " "Found entity 2: Computer_System_Nios2_2nd_Core_cpu_ic_tag_module" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_Nios2_2nd_Core_cpu_bht_module " "Found entity 3: Computer_System_Nios2_2nd_Core_cpu_bht_module" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module " "Found entity 4: Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module " "Found entity 5: Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "6 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug " "Found entity 6: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "7 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break " "Found entity 7: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "8 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk " "Found entity 8: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "9 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single " "Found entity 9: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "10 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired " "Found entity 10: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "11 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk " "Found entity 11: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "12 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace " "Found entity 12: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "13 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode " "Found entity 13: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "14 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace " "Found entity 14: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "15 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "16 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "17 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "18 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo " "Found entity 18: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "19 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib " "Found entity 19: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "20 Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "21 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im " "Found entity 21: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "22 Computer_System_Nios2_2nd_Core_cpu_nios2_performance_monitors " "Found entity 22: Computer_System_Nios2_2nd_Core_cpu_nios2_performance_monitors" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "23 Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg " "Found entity 23: Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "24 Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module " "Found entity 24: Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "25 Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem " "Found entity 25: Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "26 Computer_System_Nios2_2nd_Core_cpu_nios2_oci " "Found entity 26: Computer_System_Nios2_2nd_Core_cpu_nios2_oci" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""} { "Info" "ISGN_ENTITY_NAME" "27 Computer_System_Nios2_2nd_Core_cpu " "Found entity 27: Computer_System_Nios2_2nd_Core_cpu" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762243606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762243610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762243612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762243615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_mult_cell " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_mult_cell" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_mult_cell.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762243618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_test_bench " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_test_bench" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762243621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2 " "Found entity 1: Computer_System_Nios2" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762243624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762243624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_ic_data_module " "Found entity 1: Computer_System_Nios2_cpu_ic_data_module" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_Nios2_cpu_ic_tag_module " "Found entity 2: Computer_System_Nios2_cpu_ic_tag_module" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_Nios2_cpu_bht_module " "Found entity 3: Computer_System_Nios2_cpu_bht_module" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_Nios2_cpu_register_bank_a_module " "Found entity 4: Computer_System_Nios2_cpu_register_bank_a_module" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_Nios2_cpu_register_bank_b_module " "Found entity 5: Computer_System_Nios2_cpu_register_bank_b_module" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "6 Computer_System_Nios2_cpu_nios2_oci_debug " "Found entity 6: Computer_System_Nios2_cpu_nios2_oci_debug" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "7 Computer_System_Nios2_cpu_nios2_oci_break " "Found entity 7: Computer_System_Nios2_cpu_nios2_oci_break" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "8 Computer_System_Nios2_cpu_nios2_oci_xbrk " "Found entity 8: Computer_System_Nios2_cpu_nios2_oci_xbrk" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "9 Computer_System_Nios2_cpu_nios2_oci_match_single " "Found entity 9: Computer_System_Nios2_cpu_nios2_oci_match_single" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "10 Computer_System_Nios2_cpu_nios2_oci_match_paired " "Found entity 10: Computer_System_Nios2_cpu_nios2_oci_match_paired" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "11 Computer_System_Nios2_cpu_nios2_oci_dbrk " "Found entity 11: Computer_System_Nios2_cpu_nios2_oci_dbrk" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "12 Computer_System_Nios2_cpu_nios2_oci_itrace " "Found entity 12: Computer_System_Nios2_cpu_nios2_oci_itrace" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "13 Computer_System_Nios2_cpu_nios2_oci_td_mode " "Found entity 13: Computer_System_Nios2_cpu_nios2_oci_td_mode" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "14 Computer_System_Nios2_cpu_nios2_oci_dtrace " "Found entity 14: Computer_System_Nios2_cpu_nios2_oci_dtrace" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "15 Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "16 Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "17 Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "18 Computer_System_Nios2_cpu_nios2_oci_fifo " "Found entity 18: Computer_System_Nios2_cpu_nios2_oci_fifo" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "19 Computer_System_Nios2_cpu_nios2_oci_pib " "Found entity 19: Computer_System_Nios2_cpu_nios2_oci_pib" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "20 Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "21 Computer_System_Nios2_cpu_nios2_oci_im " "Found entity 21: Computer_System_Nios2_cpu_nios2_oci_im" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "22 Computer_System_Nios2_cpu_nios2_performance_monitors " "Found entity 22: Computer_System_Nios2_cpu_nios2_performance_monitors" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "23 Computer_System_Nios2_cpu_nios2_avalon_reg " "Found entity 23: Computer_System_Nios2_cpu_nios2_avalon_reg" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "24 Computer_System_Nios2_cpu_ociram_sp_ram_module " "Found entity 24: Computer_System_Nios2_cpu_ociram_sp_ram_module" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "25 Computer_System_Nios2_cpu_nios2_ocimem " "Found entity 25: Computer_System_Nios2_cpu_nios2_ocimem" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "26 Computer_System_Nios2_cpu_nios2_oci " "Found entity 26: Computer_System_Nios2_cpu_nios2_oci" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""} { "Info" "ISGN_ENTITY_NAME" "27 Computer_System_Nios2_cpu " "Found entity 27: Computer_System_Nios2_cpu" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_sysclk " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_sysclk" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_tck " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_tck" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_wrapper " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_wrapper" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_mult_cell " "Found entity 1: Computer_System_Nios2_cpu_mult_cell" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_test_bench " "Found entity 1: Computer_System_Nios2_cpu_test_bench" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_LEDs " "Found entity 1: Computer_System_LEDs" {  } { { "../Computer_System/synthesis/submodules/Computer_System_LEDs.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge" {  } { { "../Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter" {  } { { "../Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter" {  } { { "../Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "../Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244529 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "../Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244529 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "../Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244529 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "../Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244529 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "../Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244529 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "../Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244529 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "../Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "../Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "../Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_timing_adt " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_timing_adt" {  } { { "../Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "../Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "../Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244543 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "../Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244543 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "../Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "../Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "../Computer_System/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "../Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "../Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "../Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_UART_sim_scfifo_w " "Found entity 1: Computer_System_JTAG_UART_sim_scfifo_w" {  } { { "../Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244564 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_JTAG_UART_scfifo_w " "Found entity 2: Computer_System_JTAG_UART_scfifo_w" {  } { { "../Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244564 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_JTAG_UART_sim_scfifo_r " "Found entity 3: Computer_System_JTAG_UART_sim_scfifo_r" {  } { { "../Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244564 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_JTAG_UART_scfifo_r " "Found entity 4: Computer_System_JTAG_UART_scfifo_r" {  } { { "../Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244564 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_JTAG_UART " "Found entity 5: Computer_System_JTAG_UART" {  } { { "../Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_irda_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_irda_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_counters " "Found entity 1: altera_up_irda_counters" {  } { { "../Computer_System/synthesis/submodules/altera_up_irda_counters.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_irda_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_irda_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_in_deserializer " "Found entity 1: altera_up_irda_in_deserializer" {  } { { "../Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_irda_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_irda_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_out_serializer " "Found entity 1: altera_up_irda_out_serializer" {  } { { "../Computer_System/synthesis/submodules/altera_up_irda_out_serializer.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244571 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "../Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556762244573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "../Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_irda.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_irda.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_IrDA " "Found entity 1: Computer_System_IrDA" {  } { { "../Computer_System/synthesis/submodules/Computer_System_IrDA.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Interval_Timer " "Found entity 1: Computer_System_Interval_Timer" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX5_HEX4 " "Found entity 1: Computer_System_HEX5_HEX4" {  } { { "../Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX3_HEX0 " "Found entity 1: Computer_System_HEX3_HEX0" {  } { { "../Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "../Computer_System/synthesis/submodules/altera_address_span_extender.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_expansion_jp1.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_expansion_jp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Expansion_JP1 " "Found entity 1: Computer_System_Expansion_JP1" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_audio_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_audio_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem " "Found entity 1: Computer_System_Audio_Subsystem" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL_audio_pll " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL_audio_pll" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "../Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "../Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "../Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "../Computer_System/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_audio_subsystem_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_audio_subsystem_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio " "Found entity 1: Computer_System_Audio_Subsystem_Audio" {  } { { "../Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "../Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "../Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244616 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "../Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556762244618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "../Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "../Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "../Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "../Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "../Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "../Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "../Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "../Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "../Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "../Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_AV_Config " "Found entity 1: Computer_System_AV_Config" {  } { { "../Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "../Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "../Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "../Computer_System/synthesis/submodules/hps_sdram.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "../Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "../Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "../Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "../Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "../Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "../Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "../Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "../Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "../Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "../Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "../Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "../Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "../Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "../Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "../Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "../Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "../Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "../Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "../Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "../Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "../Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ADC " "Found entity 1: Computer_System_ADC" {  } { { "../Computer_System/synthesis/submodules/Computer_System_ADC.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ADC.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762244860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762244860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "../Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556762244862 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(318) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "../Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1556762245014 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(328) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "../Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1556762245014 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(338) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "../Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1556762245014 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(682) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "../Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1556762245015 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc_golden_top.v 1 1 " "Using design file de1_soc_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762245497 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556762245497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_golden_top " "Elaborating entity \"DE1_SOC_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556762245521 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de1_soc_golden_top.v(100) " "Output port \"DRAM_ADDR\" at de1_soc_golden_top.v(100) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245559 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de1_soc_golden_top.v(101) " "Output port \"DRAM_BA\" at de1_soc_golden_top.v(101) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245559 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de1_soc_golden_top.v(133) " "Output port \"HEX0\" at de1_soc_golden_top.v(133) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245559 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de1_soc_golden_top.v(134) " "Output port \"HEX1\" at de1_soc_golden_top.v(134) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245559 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de1_soc_golden_top.v(135) " "Output port \"HEX2\" at de1_soc_golden_top.v(135) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245559 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de1_soc_golden_top.v(136) " "Output port \"HEX3\" at de1_soc_golden_top.v(136) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245559 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de1_soc_golden_top.v(137) " "Output port \"HEX4\" at de1_soc_golden_top.v(137) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245559 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de1_soc_golden_top.v(138) " "Output port \"HEX5\" at de1_soc_golden_top.v(138) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245559 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR de1_soc_golden_top.v(210) " "Output port \"LEDR\" at de1_soc_golden_top.v(210) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de1_soc_golden_top.v(237) " "Output port \"VGA_B\" at de1_soc_golden_top.v(237) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de1_soc_golden_top.v(240) " "Output port \"VGA_G\" at de1_soc_golden_top.v(240) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de1_soc_golden_top.v(242) " "Output port \"VGA_R\" at de1_soc_golden_top.v(242) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST de1_soc_golden_top.v(59) " "Output port \"ADC_CONVST\" at de1_soc_golden_top.v(59) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de1_soc_golden_top.v(60) " "Output port \"ADC_DIN\" at de1_soc_golden_top.v(60) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de1_soc_golden_top.v(62) " "Output port \"ADC_SCLK\" at de1_soc_golden_top.v(62) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de1_soc_golden_top.v(72) " "Output port \"AUD_DACDAT\" at de1_soc_golden_top.v(72) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de1_soc_golden_top.v(74) " "Output port \"AUD_XCK\" at de1_soc_golden_top.v(74) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de1_soc_golden_top.v(102) " "Output port \"DRAM_CAS_N\" at de1_soc_golden_top.v(102) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de1_soc_golden_top.v(103) " "Output port \"DRAM_CKE\" at de1_soc_golden_top.v(103) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de1_soc_golden_top.v(104) " "Output port \"DRAM_CLK\" at de1_soc_golden_top.v(104) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de1_soc_golden_top.v(105) " "Output port \"DRAM_CS_N\" at de1_soc_golden_top.v(105) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de1_soc_golden_top.v(107) " "Output port \"DRAM_LDQM\" at de1_soc_golden_top.v(107) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de1_soc_golden_top.v(108) " "Output port \"DRAM_RAS_N\" at de1_soc_golden_top.v(108) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de1_soc_golden_top.v(109) " "Output port \"DRAM_UDQM\" at de1_soc_golden_top.v(109) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de1_soc_golden_top.v(110) " "Output port \"DRAM_WE_N\" at de1_soc_golden_top.v(110) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL de1_soc_golden_top.v(115) " "Output port \"FAN_CTRL\" at de1_soc_golden_top.v(115) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1_soc_golden_top.v(120) " "Output port \"FPGA_I2C_SCLK\" at de1_soc_golden_top.v(120) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1_soc_golden_top.v(200) " "Output port \"IRDA_TXD\" at de1_soc_golden_top.v(200) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de1_soc_golden_top.v(231) " "Output port \"TD_RESET_N\" at de1_soc_golden_top.v(231) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N de1_soc_golden_top.v(238) " "Output port \"VGA_BLANK_N\" at de1_soc_golden_top.v(238) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK de1_soc_golden_top.v(239) " "Output port \"VGA_CLK\" at de1_soc_golden_top.v(239) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de1_soc_golden_top.v(241) " "Output port \"VGA_HS\" at de1_soc_golden_top.v(241) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N de1_soc_golden_top.v(243) " "Output port \"VGA_SYNC_N\" at de1_soc_golden_top.v(243) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de1_soc_golden_top.v(246) " "Output port \"VGA_VS\" at de1_soc_golden_top.v(246) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556762245561 "|DE1_SOC_golden_top"}
{ "Warning" "WSGN_EMPTY_SHELL" "DE1_SOC_golden_top " "Entity \"DE1_SOC_golden_top\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1556762245586 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1556762246399 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1556762246399 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "Analysis & Synthesis" 0 -1 1556762246399 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 216 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 217 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556762246565 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1556762246565 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556762246666 "|DE1_SOC_golden_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556762246666 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System 25 " "Ignored 25 assignments for entity \"Computer_System\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246893 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_ARM_A9_HPS 1749 " "Ignored 1749 assignments for entity \"Computer_System_ARM_A9_HPS\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246893 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_ARM_A9_HPS_fpga_interfaces 1341 " "Ignored 1341 assignments for entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246893 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_ARM_A9_HPS_hps_io 1337 " "Ignored 1337 assignments for entity \"Computer_System_ARM_A9_HPS_hps_io\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_ARM_A9_HPS_hps_io_border 1357 " "Ignored 1357 assignments for entity \"Computer_System_ARM_A9_HPS_hps_io_border\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_Audio_Subsystem_Audio_PLL_audio_pll 317 " "Ignored 317 assignments for entity \"Computer_System_Audio_Subsystem_Audio_PLL_audio_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_Expansion_JP1 29 " "Ignored 29 assignments for entity \"Computer_System_Expansion_JP1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_HEX3_HEX0 22 " "Ignored 22 assignments for entity \"Computer_System_HEX3_HEX0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_HEX5_HEX4 22 " "Ignored 22 assignments for entity \"Computer_System_HEX5_HEX4\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_Interval_Timer 26 " "Ignored 26 assignments for entity \"Computer_System_Interval_Timer\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_JTAG_UART 24 " "Ignored 24 assignments for entity \"Computer_System_JTAG_UART\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_JTAG_to_FPGA_Bridge 16 " "Ignored 16 assignments for entity \"Computer_System_JTAG_to_FPGA_Bridge\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter 21 " "Ignored 21 assignments for entity \"Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter 21 " "Ignored 21 assignments for entity \"Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_JTAG_to_FPGA_Bridge_timing_adt 21 " "Ignored 21 assignments for entity \"Computer_System_JTAG_to_FPGA_Bridge_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_LEDs 22 " "Ignored 22 assignments for entity \"Computer_System_LEDs\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_Nios2 173 " "Ignored 173 assignments for entity \"Computer_System_Nios2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_Nios2_2nd_Core 173 " "Ignored 173 assignments for entity \"Computer_System_Nios2_2nd_Core\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_Nios2_2nd_Core_cpu 179 " "Ignored 179 assignments for entity \"Computer_System_Nios2_2nd_Core_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_Nios2_cpu 179 " "Ignored 179 assignments for entity \"Computer_System_Nios2_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_Nios2_custom_instruction_master_multi_xconnect 13 " "Ignored 13 assignments for entity \"Computer_System_Nios2_custom_instruction_master_multi_xconnect\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_Onchip_SRAM 40 " "Ignored 40 assignments for entity \"Computer_System_Onchip_SRAM\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_Pushbuttons 27 " "Ignored 27 assignments for entity \"Computer_System_Pushbuttons\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_SDRAM 34 " "Ignored 34 assignments for entity \"Computer_System_SDRAM\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_Slider_Switches 24 " "Ignored 24 assignments for entity \"Computer_System_Slider_Switches\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_SysID 10 " "Ignored 10 assignments for entity \"Computer_System_SysID\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_System_PLL_sys_pll 317 " "Ignored 317 assignments for entity \"Computer_System_System_PLL_sys_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM 40 " "Ignored 40 assignments for entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_VGA_Subsystem_VGA_PLL_video_pll 317 " "Ignored 317 assignments for entity \"Computer_System_VGA_Subsystem_VGA_PLL_video_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_VGA_Subsystem_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"Computer_System_VGA_Subsystem_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0 21 " "Ignored 21 assignments for entity \"Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller 22 " "Ignored 22 assignments for entity \"Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_irq_mapper 14 " "Ignored 14 assignments for entity \"Computer_System_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_irq_mapper_001 14 " "Ignored 14 assignments for entity \"Computer_System_irq_mapper_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"Computer_System_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"Computer_System_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_avalon_st_adapter_025 32 " "Ignored 32 assignments for entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_025\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_avalon_st_adapter_025_error_adapter_0 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_025_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"Computer_System_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_cmd_demux_002 17 " "Ignored 17 assignments for entity \"Computer_System_mm_interconnect_0_cmd_demux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_cmd_demux_004 17 " "Ignored 17 assignments for entity \"Computer_System_mm_interconnect_0_cmd_demux_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_cmd_demux_005 17 " "Ignored 17 assignments for entity \"Computer_System_mm_interconnect_0_cmd_demux_005\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_cmd_demux_007 17 " "Ignored 17 assignments for entity \"Computer_System_mm_interconnect_0_cmd_demux_007\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_cmd_demux_008 17 " "Ignored 17 assignments for entity \"Computer_System_mm_interconnect_0_cmd_demux_008\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_cmd_demux_010 17 " "Ignored 17 assignments for entity \"Computer_System_mm_interconnect_0_cmd_demux_010\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_cmd_demux_011 17 " "Ignored 17 assignments for entity \"Computer_System_mm_interconnect_0_cmd_demux_011\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_cmd_mux_016 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_cmd_mux_016\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_cmd_mux_018 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_cmd_mux_018\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_cmd_mux_025 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_cmd_mux_025\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_cmd_mux_026 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_cmd_mux_026\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_cmd_mux_028 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_cmd_mux_028\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_cmd_mux_031 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_cmd_mux_031\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_004 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_005 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_005\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_006 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_006\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_007 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_007\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_008 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_008\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_010 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_010\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_011 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_011\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_012 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_012\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_013 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_013\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_029 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_029\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_031 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_031\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_035 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_035\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_036 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_036\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_037 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_037\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_038 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_038\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_039 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_039\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_040 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_040\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_041 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_041\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_044 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_044\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_045 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_045\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_048 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_048\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_router_049 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_0_router_049\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"Computer_System_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_rsp_demux_016 17 " "Ignored 17 assignments for entity \"Computer_System_mm_interconnect_0_rsp_demux_016\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_rsp_demux_018 17 " "Ignored 17 assignments for entity \"Computer_System_mm_interconnect_0_rsp_demux_018\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_rsp_demux_025 17 " "Ignored 17 assignments for entity \"Computer_System_mm_interconnect_0_rsp_demux_025\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_rsp_demux_026 17 " "Ignored 17 assignments for entity \"Computer_System_mm_interconnect_0_rsp_demux_026\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_rsp_demux_028 17 " "Ignored 17 assignments for entity \"Computer_System_mm_interconnect_0_rsp_demux_028\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_rsp_mux_002 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_rsp_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_rsp_mux_004 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_rsp_mux_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_rsp_mux_005 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_rsp_mux_005\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_rsp_mux_007 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_rsp_mux_007\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_rsp_mux_008 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_rsp_mux_008\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_rsp_mux_010 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_rsp_mux_010\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_0_rsp_mux_011 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_0_rsp_mux_011\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_1 12 " "Ignored 12 assignments for entity \"Computer_System_mm_interconnect_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_1_cmd_demux 17 " "Ignored 17 assignments for entity \"Computer_System_mm_interconnect_1_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_1_cmd_mux 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_1_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_1_router 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_1_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_1_router_004 36 " "Ignored 36 assignments for entity \"Computer_System_mm_interconnect_1_router_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_1_rsp_demux 17 " "Ignored 17 assignments for entity \"Computer_System_mm_interconnect_1_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Computer_System_mm_interconnect_1_rsp_mux 19 " "Ignored 19 assignments for entity \"Computer_System_mm_interconnect_1_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_address_span_extender 27 " "Ignored 27 assignments for entity \"altera_address_span_extender\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_packets_to_master 12 " "Ignored 12 assignments for entity \"altera_avalon_packets_to_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_bytes_to_packets 12 " "Ignored 12 assignments for entity \"altera_avalon_st_bytes_to_packets\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_jtag_interface 18 " "Ignored 18 assignments for entity \"altera_avalon_st_jtag_interface\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_packets_to_bytes 12 " "Ignored 12 assignments for entity \"altera_avalon_st_packets_to_bytes\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_customins_master_translator 28 " "Ignored 28 assignments for entity \"altera_customins_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_customins_slave_translator 23 " "Ignored 23 assignments for entity \"altera_customins_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_axi_master_ni 67 " "Ignored 67 assignments for entity \"altera_merlin_axi_master_ni\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_axi_slave_ni 66 " "Ignored 66 assignments for entity \"altera_merlin_axi_slave_ni\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_burst_adapter 43 " "Ignored 43 assignments for entity \"altera_merlin_burst_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_width_adapter 60 " "Ignored 60 assignments for entity \"altera_merlin_width_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fpoint_wrapper 10 " "Ignored 10 assignments for entity \"fpoint_wrapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556762246898 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/output_files/GRAY_TEST.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/output_files/GRAY_TEST.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762247073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556762442099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556762442099 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 228 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 230 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v" 232 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556762442505 "|DE1_SOC_golden_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556762442505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "241 " "Implemented 241 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556762442511 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556762442511 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1556762442511 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556762442511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 419 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 419 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556762442612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 11:00:42 2019 " "Processing ended: Thu May 02 11:00:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556762442612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:43 " "Elapsed time: 00:03:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556762442612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:58 " "Total CPU time (on all processors): 00:03:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556762442612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762442612 ""}
