v 20130925 2
C 5700 5000 1 0 0 sram4byte.sym
{
T 6500 5975 5 10 1 1 0 4 1
source=sram4byte.sch
T 6500 6700 5 10 1 1 0 3 1
refdes=A
}
C 8400 5000 1 0 0 sram4byte.sym
{
T 9200 5975 5 10 1 1 0 4 1
source=sram4byte.sch
T 9200 6700 5 10 1 1 0 3 1
refdes=B
}
C 11100 5000 1 0 0 sram4byte.sym
{
T 11900 5975 5 10 1 1 0 4 1
source=sram4byte.sch
T 11900 6700 5 10 1 1 0 3 1
refdes=C
}
C 13800 5000 1 0 0 sram4byte.sym
{
T 14600 5975 5 10 1 1 0 4 1
source=sram4byte.sch
T 14600 6700 5 10 1 1 0 3 1
refdes=D
}
C 6400 4700 1 0 0 gnd-1.sym
C 9100 4700 1 0 0 gnd-1.sym
C 11800 4700 1 0 0 gnd-1.sym
C 14500 4700 1 0 0 gnd-1.sym
C 14400 7900 1 0 0 vdd-1.sym
C 11700 7900 1 0 0 vdd-1.sym
C 9000 7900 1 0 0 vdd-1.sym
C 6300 7900 1 0 0 vdd-1.sym
C 6100 3400 1 0 0 in-1.sym
{
T 6100 3900 5 10 0 0 0 0 1
footprint=anchor
T 6100 3700 5 10 0 0 0 0 1
device=INPUT
T 6100 3500 5 10 1 1 0 7 1
refdes=A0#
}
C 15000 3400 1 0 1 in-1.sym
{
T 15000 3900 5 10 0 0 0 6 1
footprint=anchor
T 15000 3700 5 10 0 0 0 6 1
device=INPUT
T 15000 3500 5 10 1 1 0 1 1
refdes=A0
}
C 6100 3200 1 0 0 in-1.sym
{
T 6100 3700 5 10 0 0 0 0 1
footprint=anchor
T 6100 3500 5 10 0 0 0 0 1
device=INPUT
T 6100 3300 5 10 1 1 0 7 1
refdes=A1#
}
C 15000 3200 1 0 1 in-1.sym
{
T 15000 3700 5 10 0 0 0 6 1
footprint=anchor
T 15000 3500 5 10 0 0 0 6 1
device=INPUT
T 15000 3300 5 10 1 1 0 1 1
refdes=A1
}
C 10100 3500 1 0 1 in-1.sym
{
T 10100 4000 5 10 0 0 0 6 1
footprint=anchor
T 10100 3800 5 10 0 0 0 6 1
device=INPUT
T 9800 3600 5 10 1 1 0 3 1
refdes=SEL#
}
C 6100 3000 1 0 0 in-1.sym
{
T 6100 3500 5 10 0 0 0 0 1
footprint=anchor
T 6100 3300 5 10 0 0 0 0 1
device=INPUT
T 6100 3100 5 10 1 1 0 7 1
refdes=A2#
}
C 15000 3000 1 0 1 in-1.sym
{
T 15000 3500 5 10 0 0 0 6 1
footprint=anchor
T 15000 3300 5 10 0 0 0 6 1
device=INPUT
T 15000 3100 5 10 1 1 0 1 1
refdes=A2
}
C 6200 4300 1 0 0 in-1.sym
{
T 6200 4800 5 10 0 0 0 0 1
footprint=anchor
T 6200 4600 5 10 0 0 0 0 1
device=INPUT
T 6600 4400 5 10 1 1 0 3 1
refdes=A3#
}
C 11600 4300 1 0 0 in-1.sym
{
T 11600 4800 5 10 0 0 0 0 1
footprint=anchor
T 11600 4600 5 10 0 0 0 0 1
device=INPUT
T 12000 4400 5 10 1 1 0 3 1
refdes=A3
}
C 9100 3500 1 0 0 2n7002.sym
{
T 9325 3800 5 10 1 1 0 1 1
refdes=M
T 9200 4300 5 10 0 1 0 0 1
value=2N7002P
T 9600 4100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 10600 4100 5 10 0 1 0 0 1
device=NMOS
}
C 6800 4100 1 0 0 2n7002.sym
{
T 7025 4400 5 10 1 1 0 1 1
refdes=M0
T 6900 4900 5 10 0 1 0 0 1
value=2N7002P
T 7300 4700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 8300 4700 5 10 0 1 0 0 1
device=NMOS
}
C 12200 4100 1 0 0 2n7002.sym
{
T 12425 4400 5 10 1 1 0 1 1
refdes=M1
T 12300 4900 5 10 0 1 0 0 1
value=2N7002P
T 12700 4700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13700 4700 5 10 0 1 0 0 1
device=NMOS
}
C 8500 3700 1 0 0 in-1.sym
{
T 8500 4200 5 10 0 0 0 0 1
footprint=anchor
T 8500 4000 5 10 0 0 0 0 1
device=INPUT
T 8900 3800 5 10 1 1 0 3 1
refdes=SEL
}
N 7300 5400 7300 4600 4
N 7200 4600 10000 4600 4
N 10000 4600 10000 5400 4
N 12700 5400 12700 4600 4
N 12600 4600 15400 4600 4
N 15400 4600 15400 5400 4
N 7200 4200 7200 4100 4
N 7200 4100 12600 4100 4
N 12600 4100 12600 4200 4
N 9500 4000 9500 4100 4
C 11400 3300 1 0 0 in-1.sym
{
T 11400 3600 5 10 0 0 0 0 1
device=INPUT
T 11400 3400 5 10 1 1 0 7 1
refdes=GND
}
C 11900 3100 1 0 0 gnd-1.sym
C 11400 3500 1 0 0 in-1.sym
{
T 11400 3800 5 10 0 0 0 0 1
device=INPUT
T 11400 3600 5 10 1 1 0 7 1
refdes=Vdd
}
C 11800 3600 1 0 0 vdd-1.sym
N 5700 7600 5500 7600 4
{
T 5500 7600 5 10 1 1 0 7 1
netname=L0
}
N 5700 7400 5500 7400 4
{
T 5500 7400 5 10 1 1 0 7 1
netname=L1
}
N 5700 7200 5500 7200 4
{
T 5500 7200 5 10 1 1 0 7 1
netname=L2
}
N 5700 7000 5500 7000 4
{
T 5500 7000 5 10 1 1 0 7 1
netname=L3
}
N 5700 6800 5500 6800 4
{
T 5500 6800 5 10 1 1 0 7 1
netname=L4
}
N 5700 6600 5500 6600 4
{
T 5500 6600 5 10 1 1 0 7 1
netname=L5
}
N 5700 6400 5500 6400 4
{
T 5500 6400 5 10 1 1 0 7 1
netname=L6
}
N 5700 6200 5500 6200 4
{
T 5500 6200 5 10 1 1 0 7 1
netname=L7
}
N 7300 7600 7500 7600 4
{
T 7500 7600 5 10 1 1 0 1 1
netname=R0
}
N 7300 7400 7500 7400 4
{
T 7500 7400 5 10 1 1 0 1 1
netname=R1
}
N 7300 7200 7500 7200 4
{
T 7500 7200 5 10 1 1 0 1 1
netname=R2
}
N 7300 7000 7500 7000 4
{
T 7500 7000 5 10 1 1 0 1 1
netname=R3
}
N 7300 6800 7500 6800 4
{
T 7500 6800 5 10 1 1 0 1 1
netname=R4
}
N 7300 6600 7500 6600 4
{
T 7500 6600 5 10 1 1 0 1 1
netname=R5
}
N 7300 6400 7500 6400 4
{
T 7500 6400 5 10 1 1 0 1 1
netname=R6
}
N 7300 6200 7500 6200 4
{
T 7500 6200 5 10 1 1 0 1 1
netname=R7
}
N 8400 7600 8200 7600 4
{
T 8200 7600 5 10 1 1 0 7 1
netname=L0
}
N 8400 7400 8200 7400 4
{
T 8200 7400 5 10 1 1 0 7 1
netname=L1
}
N 8400 7200 8200 7200 4
{
T 8200 7200 5 10 1 1 0 7 1
netname=L2
}
N 8400 7000 8200 7000 4
{
T 8200 7000 5 10 1 1 0 7 1
netname=L3
}
N 8400 6800 8200 6800 4
{
T 8200 6800 5 10 1 1 0 7 1
netname=L4
}
N 8400 6600 8200 6600 4
{
T 8200 6600 5 10 1 1 0 7 1
netname=L5
}
N 8400 6400 8200 6400 4
{
T 8200 6400 5 10 1 1 0 7 1
netname=L6
}
N 8400 6200 8200 6200 4
{
T 8200 6200 5 10 1 1 0 7 1
netname=L7
}
N 10000 7600 10200 7600 4
{
T 10200 7600 5 10 1 1 0 1 1
netname=R0
}
N 10000 7400 10200 7400 4
{
T 10200 7400 5 10 1 1 0 1 1
netname=R1
}
N 10000 7200 10200 7200 4
{
T 10200 7200 5 10 1 1 0 1 1
netname=R2
}
N 10000 7000 10200 7000 4
{
T 10200 7000 5 10 1 1 0 1 1
netname=R3
}
N 10000 6800 10200 6800 4
{
T 10200 6800 5 10 1 1 0 1 1
netname=R4
}
N 10000 6600 10200 6600 4
{
T 10200 6600 5 10 1 1 0 1 1
netname=R5
}
N 10000 6400 10200 6400 4
{
T 10200 6400 5 10 1 1 0 1 1
netname=R6
}
N 10000 6200 10200 6200 4
{
T 10200 6200 5 10 1 1 0 1 1
netname=R7
}
N 11100 7600 10900 7600 4
{
T 10900 7600 5 10 1 1 0 7 1
netname=L0
}
N 11100 7400 10900 7400 4
{
T 10900 7400 5 10 1 1 0 7 1
netname=L1
}
N 11100 7200 10900 7200 4
{
T 10900 7200 5 10 1 1 0 7 1
netname=L2
}
N 11100 7000 10900 7000 4
{
T 10900 7000 5 10 1 1 0 7 1
netname=L3
}
N 11100 6800 10900 6800 4
{
T 10900 6800 5 10 1 1 0 7 1
netname=L4
}
N 11100 6600 10900 6600 4
{
T 10900 6600 5 10 1 1 0 7 1
netname=L5
}
N 11100 6400 10900 6400 4
{
T 10900 6400 5 10 1 1 0 7 1
netname=L6
}
N 11100 6200 10900 6200 4
{
T 10900 6200 5 10 1 1 0 7 1
netname=L7
}
N 12700 7600 12900 7600 4
{
T 12900 7600 5 10 1 1 0 1 1
netname=R0
}
N 12700 7400 12900 7400 4
{
T 12900 7400 5 10 1 1 0 1 1
netname=R1
}
N 12700 7200 12900 7200 4
{
T 12900 7200 5 10 1 1 0 1 1
netname=R2
}
N 12700 7000 12900 7000 4
{
T 12900 7000 5 10 1 1 0 1 1
netname=R3
}
N 12700 6800 12900 6800 4
{
T 12900 6800 5 10 1 1 0 1 1
netname=R4
}
N 12700 6600 12900 6600 4
{
T 12900 6600 5 10 1 1 0 1 1
netname=R5
}
N 12700 6400 12900 6400 4
{
T 12900 6400 5 10 1 1 0 1 1
netname=R6
}
N 12700 6200 12900 6200 4
{
T 12900 6200 5 10 1 1 0 1 1
netname=R7
}
N 13800 7600 13600 7600 4
{
T 13600 7600 5 10 1 1 0 7 1
netname=L0
}
N 13800 7400 13600 7400 4
{
T 13600 7400 5 10 1 1 0 7 1
netname=L1
}
N 13800 7200 13600 7200 4
{
T 13600 7200 5 10 1 1 0 7 1
netname=L2
}
N 13800 7000 13600 7000 4
{
T 13600 7000 5 10 1 1 0 7 1
netname=L3
}
N 13800 6800 13600 6800 4
{
T 13600 6800 5 10 1 1 0 7 1
netname=L4
}
N 13800 6600 13600 6600 4
{
T 13600 6600 5 10 1 1 0 7 1
netname=L5
}
N 13800 6400 13600 6400 4
{
T 13600 6400 5 10 1 1 0 7 1
netname=L6
}
N 13800 6200 13600 6200 4
{
T 13600 6200 5 10 1 1 0 7 1
netname=L7
}
N 15400 7600 15600 7600 4
{
T 15600 7600 5 10 1 1 0 1 1
netname=R0
}
N 15400 7400 15600 7400 4
{
T 15600 7400 5 10 1 1 0 1 1
netname=R1
}
N 15400 7200 15600 7200 4
{
T 15600 7200 5 10 1 1 0 1 1
netname=R2
}
N 15400 7000 15600 7000 4
{
T 15600 7000 5 10 1 1 0 1 1
netname=R3
}
N 15400 6800 15600 6800 4
{
T 15600 6800 5 10 1 1 0 1 1
netname=R4
}
N 15400 6600 15600 6600 4
{
T 15600 6600 5 10 1 1 0 1 1
netname=R5
}
N 15400 6400 15600 6400 4
{
T 15600 6400 5 10 1 1 0 1 1
netname=R6
}
N 15400 6200 15600 6200 4
{
T 15600 6200 5 10 1 1 0 1 1
netname=R7
}
C 6100 8800 1 0 0 in-1.sym
{
T 6100 9300 5 10 0 0 0 0 1
footprint=anchor
T 6100 9100 5 10 0 0 0 0 1
device=INPUT
T 6100 8900 5 10 1 1 0 7 1
refdes=L0
}
C 6100 8600 1 0 0 in-1.sym
{
T 6100 9100 5 10 0 0 0 0 1
footprint=anchor
T 6100 8900 5 10 0 0 0 0 1
device=INPUT
T 6100 8700 5 10 1 1 0 7 1
refdes=L1
}
C 6100 8400 1 0 0 in-1.sym
{
T 6100 8900 5 10 0 0 0 0 1
footprint=anchor
T 6100 8700 5 10 0 0 0 0 1
device=INPUT
T 6100 8500 5 10 1 1 0 7 1
refdes=L2
}
C 6100 8200 1 0 0 in-1.sym
{
T 6100 8700 5 10 0 0 0 0 1
footprint=anchor
T 6100 8500 5 10 0 0 0 0 1
device=INPUT
T 6100 8300 5 10 1 1 0 7 1
refdes=L3
}
C 8800 8800 1 0 0 in-1.sym
{
T 8800 9300 5 10 0 0 0 0 1
footprint=anchor
T 8800 9100 5 10 0 0 0 0 1
device=INPUT
T 8800 8900 5 10 1 1 0 7 1
refdes=L4
}
C 8800 8600 1 0 0 in-1.sym
{
T 8800 9100 5 10 0 0 0 0 1
footprint=anchor
T 8800 8900 5 10 0 0 0 0 1
device=INPUT
T 8800 8700 5 10 1 1 0 7 1
refdes=L5
}
C 8800 8400 1 0 0 in-1.sym
{
T 8800 8900 5 10 0 0 0 0 1
footprint=anchor
T 8800 8700 5 10 0 0 0 0 1
device=INPUT
T 8800 8500 5 10 1 1 0 7 1
refdes=L6
}
C 8800 8200 1 0 0 in-1.sym
{
T 8800 8700 5 10 0 0 0 0 1
footprint=anchor
T 8800 8500 5 10 0 0 0 0 1
device=INPUT
T 8800 8300 5 10 1 1 0 7 1
refdes=L7
}
C 11500 8800 1 0 0 in-1.sym
{
T 11500 9300 5 10 0 0 0 0 1
footprint=anchor
T 11500 9100 5 10 0 0 0 0 1
device=INPUT
T 11500 8900 5 10 1 1 0 7 1
refdes=R0
}
C 11500 8600 1 0 0 in-1.sym
{
T 11500 9100 5 10 0 0 0 0 1
footprint=anchor
T 11500 8900 5 10 0 0 0 0 1
device=INPUT
T 11500 8700 5 10 1 1 0 7 1
refdes=R1
}
C 11500 8400 1 0 0 in-1.sym
{
T 11500 8900 5 10 0 0 0 0 1
footprint=anchor
T 11500 8700 5 10 0 0 0 0 1
device=INPUT
T 11500 8500 5 10 1 1 0 7 1
refdes=R2
}
C 11500 8200 1 0 0 in-1.sym
{
T 11500 8700 5 10 0 0 0 0 1
footprint=anchor
T 11500 8500 5 10 0 0 0 0 1
device=INPUT
T 11500 8300 5 10 1 1 0 7 1
refdes=R3
}
C 14200 8800 1 0 0 in-1.sym
{
T 14200 9300 5 10 0 0 0 0 1
footprint=anchor
T 14200 9100 5 10 0 0 0 0 1
device=INPUT
T 14200 8900 5 10 1 1 0 7 1
refdes=R4
}
C 14200 8600 1 0 0 in-1.sym
{
T 14200 9100 5 10 0 0 0 0 1
footprint=anchor
T 14200 8900 5 10 0 0 0 0 1
device=INPUT
T 14200 8700 5 10 1 1 0 7 1
refdes=R5
}
C 14200 8400 1 0 0 in-1.sym
{
T 14200 8900 5 10 0 0 0 0 1
footprint=anchor
T 14200 8700 5 10 0 0 0 0 1
device=INPUT
T 14200 8500 5 10 1 1 0 7 1
refdes=R6
}
C 14200 8200 1 0 0 in-1.sym
{
T 14200 8700 5 10 0 0 0 0 1
footprint=anchor
T 14200 8500 5 10 0 0 0 0 1
device=INPUT
T 14200 8300 5 10 1 1 0 7 1
refdes=R7
}
N 6700 8900 6900 8900 4
{
T 6900 8900 5 10 1 1 0 1 1
netname=L0
}
N 6700 8700 6900 8700 4
{
T 6900 8700 5 10 1 1 0 1 1
netname=L1
}
N 6700 8500 6900 8500 4
{
T 6900 8500 5 10 1 1 0 1 1
netname=L2
}
N 6700 8300 6900 8300 4
{
T 6900 8300 5 10 1 1 0 1 1
netname=L3
}
N 9400 8900 9600 8900 4
{
T 9600 8900 5 10 1 1 0 1 1
netname=L4
}
N 9400 8700 9600 8700 4
{
T 9600 8700 5 10 1 1 0 1 1
netname=L5
}
N 9400 8500 9600 8500 4
{
T 9600 8500 5 10 1 1 0 1 1
netname=L6
}
N 9400 8300 9600 8300 4
{
T 9600 8300 5 10 1 1 0 1 1
netname=L7
}
N 12100 8900 12300 8900 4
{
T 12300 8900 5 10 1 1 0 1 1
netname=R0
}
N 12100 8700 12300 8700 4
{
T 12300 8700 5 10 1 1 0 1 1
netname=R1
}
N 12100 8500 12300 8500 4
{
T 12300 8500 5 10 1 1 0 1 1
netname=R2
}
N 12100 8300 12300 8300 4
{
T 12300 8300 5 10 1 1 0 1 1
netname=R3
}
N 14800 8900 15000 8900 4
{
T 15000 8900 5 10 1 1 0 1 1
netname=R4
}
N 14800 8700 15000 8700 4
{
T 15000 8700 5 10 1 1 0 1 1
netname=R5
}
N 14800 8500 15000 8500 4
{
T 15000 8500 5 10 1 1 0 1 1
netname=R6
}
N 14800 8300 15000 8300 4
{
T 15000 8300 5 10 1 1 0 1 1
netname=R7
}
N 5700 5800 5500 5800 4
{
T 5500 5800 5 10 1 1 0 7 1
netname=A0
}
N 8400 5600 8200 5600 4
{
T 8200 5600 5 10 1 1 0 7 1
netname=A0
}
N 11100 5600 10900 5600 4
{
T 10900 5600 5 10 1 1 0 7 1
netname=A0
}
N 13800 5800 13600 5800 4
{
T 13600 5800 5 10 1 1 0 7 1
netname=A0
}
N 5700 5600 5500 5600 4
{
T 5500 5600 5 10 1 1 0 7 1
netname=A1
}
N 8400 5800 8200 5800 4
{
T 8200 5800 5 10 1 1 0 7 1
netname=A1
}
N 13800 5400 13600 5400 4
{
T 13600 5400 5 10 1 1 0 7 1
netname=A1
}
N 8400 5400 8200 5400 4
{
T 8200 5400 5 10 1 1 0 7 1
netname=A2
}
N 11100 5800 10900 5800 4
{
T 10900 5800 5 10 1 1 0 7 1
netname=A2
}
N 13800 5600 13600 5600 4
{
T 13600 5600 5 10 1 1 0 7 1
netname=A2
}
N 7300 5800 7500 5800 4
{
T 7500 5800 5 10 1 1 0 1 1
netname=A0#
}
N 10000 5600 10200 5600 4
{
T 10200 5600 5 10 1 1 0 1 1
netname=A0#
}
N 12700 5600 12900 5600 4
{
T 12900 5600 5 10 1 1 0 1 1
netname=A0#
}
N 15400 5800 15600 5800 4
{
T 15600 5800 5 10 1 1 0 1 1
netname=A0#
}
N 7300 5600 7500 5600 4
{
T 7500 5600 5 10 1 1 0 1 1
netname=A1#
}
N 10000 5800 10200 5800 4
{
T 10200 5800 5 10 1 1 0 1 1
netname=A1#
}
N 11100 5400 10900 5400 4
{
T 10900 5400 5 10 1 1 0 7 1
netname=A1#
}
N 5700 5400 5500 5400 4
{
T 5500 5400 5 10 1 1 0 7 1
netname=A2#
}
N 15400 5600 15600 5600 4
{
T 15600 5600 5 10 1 1 0 1 1
netname=A2#
}
N 12700 5800 12900 5800 4
{
T 12900 5800 5 10 1 1 0 1 1
netname=A2#
}
N 6700 3500 6900 3500 4
{
T 6900 3500 5 10 1 1 0 1 1
netname=A0#
}
N 6700 3100 6900 3100 4
{
T 6900 3100 5 10 1 1 0 1 1
netname=A2#
}
N 6700 3300 6900 3300 4
{
T 6900 3300 5 10 1 1 0 1 1
netname=A1#
}
N 14400 3500 14200 3500 4
{
T 14200 3500 5 10 1 1 0 7 1
netname=A0
}
N 14400 3300 14200 3300 4
{
T 14200 3300 5 10 1 1 0 7 1
netname=A1
}
N 14400 3100 14200 3100 4
{
T 14200 3100 5 10 1 1 0 7 1
netname=A2
}
