// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module adpcm_main_filtep (
        ap_ready,
        rlt1,
        al1,
        rlt2,
        al2,
        ap_return
);


output   ap_ready;
input  [30:0] rlt1;
input  [15:0] al1;
input  [30:0] rlt2;
input  [14:0] al2;
output  [31:0] ap_return;

wire  signed [31:0] pl_fu_64_p3;
wire  signed [31:0] pl2_fu_82_p3;
wire   [46:0] mul_ln479_fu_56_p2;
wire   [46:0] pl_1_fu_60_p2;
wire   [46:0] pl_2_fu_100_p2;

adpcm_main_mul_15s_32s_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_15s_32s_47_1_1_U48(
    .din0(al2),
    .din1(pl2_fu_82_p3),
    .dout(mul_ln479_fu_56_p2)
);

adpcm_main_mul_16s_32s_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_16s_32s_47_1_1_U49(
    .din0(al1),
    .din1(pl_fu_64_p3),
    .dout(pl_1_fu_60_p2)
);

assign ap_ready = 1'b1;

assign pl2_fu_82_p3 = {{rlt2}, {1'd0}};

assign pl_2_fu_100_p2 = (mul_ln479_fu_56_p2 + pl_1_fu_60_p2);

assign pl_fu_64_p3 = {{rlt1}, {1'd0}};

assign ap_return = {{pl_2_fu_100_p2[46:15]}};

endmodule //adpcm_main_filtep
