// Seed: 2935480145
module module_0 (
    output wire id_0,
    output tri  id_1,
    output tri  id_2,
    input  tri0 id_3
);
  wand id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  wire id_18;
  assign id_17 = 1;
  wire id_19;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wire  id_1,
    output uwire id_2,
    output logic id_3
);
  parameter id_5 = (1);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0
  );
  wire id_6;
  always id_3 <= id_6;
  wire id_7;
  ;
  uwire id_8;
  ;
  assign id_3 = -1;
  assign id_8 = 1;
endmodule
