#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "G:\PROGRA~4\iverilog\lib\ivl\system.vpi";
:vpi_module "G:\PROGRA~4\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "G:\PROGRA~4\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "G:\PROGRA~4\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "G:\PROGRA~4\iverilog\lib\ivl\va_math.vpi";
S_00000195a6cdc9f0 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v00000195a6d4f7d0_0 .var "clk", 0 0;
S_00000195a6cdcb80 .scope module, "cpu_top" "cpu_top" 2 10, 3 1 0, S_00000195a6cdc9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v00000195a6d504f0_0 .net "clk", 0 0, v00000195a6d4f7d0_0;  1 drivers
v00000195a6d4ee70_0 .net "instr_addr", 31 0, L_00000195a6cd7860;  1 drivers
v00000195a6d50270_0 .net "instr_data", 31 0, v00000195a6d4e6f0_0;  1 drivers
S_00000195a6cdcd10 .scope module, "core" "core" 3 11, 4 1 0, S_00000195a6cdcb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_data";
    .port_info 2 /INPUT 32 "last_pc";
    .port_info 3 /OUTPUT 32 "instr_addr";
L_00000195a6cd70f0 .functor BUFZ 32, v00000195a6d4e6f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000195a6cd7860 .functor BUFZ 32, L_00000195a6d4f190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000195a6cd7a90 .functor BUFZ 32, L_00000195a6d503b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000195a6cd7940 .functor BUFZ 5, L_00000195a6d4f370, C4<00000>, C4<00000>, C4<00000>;
L_00000195a6cd6fa0 .functor BUFZ 32, v00000195a6ce0310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000195a6cd7400 .functor BUFZ 5, L_00000195a6d4f910, C4<00000>, C4<00000>, C4<00000>;
v00000195a6d490c0_0 .net *"_ivl_0", 0 0, L_00000195a6d4f730;  1 drivers
L_00000195a6d80088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000195a6d48940_0 .net/2u *"_ivl_2", 31 0, L_00000195a6d80088;  1 drivers
v00000195a6d48800_0 .net *"_ivl_27", 0 0, L_00000195a6d4fa50;  1 drivers
v00000195a6d49340_0 .net *"_ivl_28", 19 0, L_00000195a6d4ea10;  1 drivers
v00000195a6d48ee0_0 .net *"_ivl_4", 31 0, L_00000195a6d4f870;  1 drivers
v00000195a6d484e0_0 .net "alu_b_src", 31 0, L_00000195a6cd7a90;  1 drivers
v00000195a6d48580_0 .net "alu_op", 0 0, v00000195a6d49660_0;  1 drivers
v00000195a6d49160_0 .net "alu_result", 31 0, v00000195a6ce0310_0;  1 drivers
v00000195a6d49200_0 .net "clk", 0 0, v00000195a6d4f7d0_0;  alias, 1 drivers
v00000195a6d492a0_0 .net "imm12", 11 0, v00000195a6d48a80_0;  1 drivers
v00000195a6d49520_0 .net "imm32", 31 0, L_00000195a6d503b0;  1 drivers
v00000195a6d495c0_0 .net "instr", 31 0, L_00000195a6cd70f0;  1 drivers
v00000195a6d497a0_0 .net "instr_addr", 31 0, L_00000195a6cd7860;  alias, 1 drivers
v00000195a6d49840_0 .net "instr_data", 31 0, v00000195a6d4e6f0_0;  alias, 1 drivers
L_00000195a6d802c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000195a6d486c0_0 .net "last_pc", 31 0, L_00000195a6d802c8;  1 drivers
v00000195a6d48760_0 .var "pc", 31 0;
v00000195a6d49ac0_0 .net "pc_next", 31 0, L_00000195a6d4f190;  1 drivers
v00000195a6d49ca0_0 .net "rd", 4 0, L_00000195a6d4f910;  1 drivers
v00000195a6d498e0_0 .net "rf_raddr0", 4 0, L_00000195a6cd7940;  1 drivers
v00000195a6d49b60_0 .net "rf_rdata0", 31 0, L_00000195a6d4e790;  1 drivers
v00000195a6d4fd70_0 .net "rf_waddr", 4 0, L_00000195a6cd7400;  1 drivers
v00000195a6d50130_0 .net "rf_wdata", 31 0, L_00000195a6cd6fa0;  1 drivers
v00000195a6d4fb90_0 .net "rf_we", 0 0, v00000195a6d481c0_0;  1 drivers
v00000195a6d4ec90_0 .net "rs1", 4 0, L_00000195a6d4f370;  1 drivers
L_00000195a6d4f730 .cmp/eq 32, v00000195a6d48760_0, L_00000195a6d802c8;
L_00000195a6d4f870 .arith/sum 32, v00000195a6d48760_0, L_00000195a6d80088;
L_00000195a6d4f190 .functor MUXZ 32, L_00000195a6d4f870, v00000195a6d48760_0, L_00000195a6d4f730, C4<>;
L_00000195a6d4f910 .part L_00000195a6cd70f0, 7, 5;
L_00000195a6d4f370 .part L_00000195a6cd70f0, 15, 5;
L_00000195a6d4fa50 .part v00000195a6d48a80_0, 11, 1;
LS_00000195a6d4ea10_0_0 .concat [ 1 1 1 1], L_00000195a6d4fa50, L_00000195a6d4fa50, L_00000195a6d4fa50, L_00000195a6d4fa50;
LS_00000195a6d4ea10_0_4 .concat [ 1 1 1 1], L_00000195a6d4fa50, L_00000195a6d4fa50, L_00000195a6d4fa50, L_00000195a6d4fa50;
LS_00000195a6d4ea10_0_8 .concat [ 1 1 1 1], L_00000195a6d4fa50, L_00000195a6d4fa50, L_00000195a6d4fa50, L_00000195a6d4fa50;
LS_00000195a6d4ea10_0_12 .concat [ 1 1 1 1], L_00000195a6d4fa50, L_00000195a6d4fa50, L_00000195a6d4fa50, L_00000195a6d4fa50;
LS_00000195a6d4ea10_0_16 .concat [ 1 1 1 1], L_00000195a6d4fa50, L_00000195a6d4fa50, L_00000195a6d4fa50, L_00000195a6d4fa50;
LS_00000195a6d4ea10_1_0 .concat [ 4 4 4 4], LS_00000195a6d4ea10_0_0, LS_00000195a6d4ea10_0_4, LS_00000195a6d4ea10_0_8, LS_00000195a6d4ea10_0_12;
LS_00000195a6d4ea10_1_4 .concat [ 4 0 0 0], LS_00000195a6d4ea10_0_16;
L_00000195a6d4ea10 .concat [ 16 4 0 0], LS_00000195a6d4ea10_1_0, LS_00000195a6d4ea10_1_4;
L_00000195a6d503b0 .concat [ 12 20 0 0], v00000195a6d48a80_0, L_00000195a6d4ea10;
S_00000195a6cc5a30 .scope module, "alu" "alu" 4 26, 5 1 0, S_00000195a6cdcd10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src_a";
    .port_info 1 /INPUT 32 "src_b";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /OUTPUT 32 "res";
v00000195a6cdfd70_0 .net "op", 0 0, v00000195a6d49660_0;  alias, 1 drivers
v00000195a6ce0310_0 .var "res", 31 0;
v00000195a6ce04f0_0 .net "src_a", 31 0, L_00000195a6d4e790;  alias, 1 drivers
v00000195a6d49e80_0 .net "src_b", 31 0, L_00000195a6cd7a90;  alias, 1 drivers
E_00000195a6ced220 .event anyedge, v00000195a6cdfd70_0, v00000195a6ce04f0_0, v00000195a6d49e80_0;
S_00000195a6cc5bc0 .scope module, "control" "control" 4 45, 6 1 0, S_00000195a6cdcd10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 12 "imm12";
    .port_info 2 /OUTPUT 1 "rf_we";
    .port_info 3 /OUTPUT 1 "alu_op";
v00000195a6d49660_0 .var "alu_op", 0 0;
v00000195a6d49f20_0 .net "funct3", 2 0, L_00000195a6d4ed30;  1 drivers
v00000195a6d48a80_0 .var "imm12", 11 0;
v00000195a6d48f80_0 .net "instr", 31 0, L_00000195a6cd70f0;  alias, 1 drivers
v00000195a6d48da0_0 .net "opcode", 6 0, L_00000195a6d4e8d0;  1 drivers
v00000195a6d481c0_0 .var "rf_we", 0 0;
E_00000195a6cecc60 .event anyedge, v00000195a6d49f20_0, v00000195a6d48da0_0, v00000195a6d48f80_0;
L_00000195a6d4e8d0 .part L_00000195a6cd70f0, 0, 7;
L_00000195a6d4ed30 .part L_00000195a6cd70f0, 12, 3;
S_00000195a6cc5d50 .scope module, "rf" "reg_file" 4 34, 7 1 0, S_00000195a6cdcd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "raddr0";
    .port_info 2 /INPUT 5 "raddr1";
    .port_info 3 /INPUT 5 "waddr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /OUTPUT 32 "rdata0";
    .port_info 7 /OUTPUT 32 "rdata1";
v00000195a6d49020_0 .net *"_ivl_0", 31 0, L_00000195a6d4f2d0;  1 drivers
v00000195a6d49d40_0 .net *"_ivl_10", 6 0, L_00000195a6d4ebf0;  1 drivers
L_00000195a6d80160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000195a6d488a0_0 .net *"_ivl_13", 1 0, L_00000195a6d80160;  1 drivers
L_00000195a6d801a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195a6d48620_0 .net/2u *"_ivl_14", 31 0, L_00000195a6d801a8;  1 drivers
L_00000195a6d80310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195a6d48c60_0 .net *"_ivl_18", 31 0, L_00000195a6d80310;  1 drivers
L_00000195a6d801f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195a6d483a0_0 .net/2u *"_ivl_22", 31 0, L_00000195a6d801f0;  1 drivers
v00000195a6d49480_0 .net *"_ivl_24", 0 0, L_00000195a6d4fe10;  1 drivers
v00000195a6d48080_0 .net *"_ivl_26", 31 0, L_00000195a6d4f9b0;  1 drivers
L_00000195a6d80358 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000195a6d489e0_0 .net *"_ivl_28", 6 0, L_00000195a6d80358;  1 drivers
L_00000195a6d800d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195a6d49de0_0 .net *"_ivl_3", 26 0, L_00000195a6d800d0;  1 drivers
L_00000195a6d80238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195a6d493e0_0 .net/2u *"_ivl_32", 31 0, L_00000195a6d80238;  1 drivers
L_00000195a6d80118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195a6d48120_0 .net/2u *"_ivl_4", 31 0, L_00000195a6d80118;  1 drivers
v00000195a6d49c00_0 .net *"_ivl_6", 0 0, L_00000195a6d50450;  1 drivers
v00000195a6d49700_0 .net *"_ivl_8", 31 0, L_00000195a6d50590;  1 drivers
v00000195a6d48260_0 .net "clk", 0 0, v00000195a6d4f7d0_0;  alias, 1 drivers
v00000195a6d48b20_0 .net "raddr0", 4 0, L_00000195a6cd7940;  alias, 1 drivers
L_00000195a6d80280 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000195a6d49a20_0 .net "raddr1", 4 0, L_00000195a6d80280;  1 drivers
v00000195a6d48300_0 .net "rdata0", 31 0, L_00000195a6d4e790;  alias, 1 drivers
v00000195a6d48d00_0 .net "rdata1", 31 0, L_00000195a6d50310;  1 drivers
v00000195a6d48bc0 .array "rf", 0 31, 31 0;
v00000195a6d48e40_0 .net "waddr", 4 0, L_00000195a6cd7400;  alias, 1 drivers
v00000195a6d48440_0 .net "wdata", 31 0, L_00000195a6cd6fa0;  alias, 1 drivers
v00000195a6d49980_0 .net "we", 0 0, v00000195a6d481c0_0;  alias, 1 drivers
E_00000195a6cecae0 .event posedge, v00000195a6d48260_0;
L_00000195a6d4f2d0 .concat [ 5 27 0 0], L_00000195a6cd7940, L_00000195a6d800d0;
L_00000195a6d50450 .cmp/ne 32, L_00000195a6d4f2d0, L_00000195a6d80118;
L_00000195a6d50590 .array/port v00000195a6d48bc0, L_00000195a6d4ebf0;
L_00000195a6d4ebf0 .concat [ 5 2 0 0], L_00000195a6cd7940, L_00000195a6d80160;
L_00000195a6d4e790 .functor MUXZ 32, L_00000195a6d801a8, L_00000195a6d50590, L_00000195a6d50450, C4<>;
L_00000195a6d4fe10 .cmp/ne 32, L_00000195a6d80310, L_00000195a6d801f0;
L_00000195a6d4f9b0 .array/port v00000195a6d48bc0, L_00000195a6d80358;
L_00000195a6d50310 .functor MUXZ 32, L_00000195a6d80238, L_00000195a6d4f9b0, L_00000195a6d4fe10, C4<>;
S_00000195a6ccdbd0 .scope generate, "reg_init[0]" "reg_init[0]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced160 .param/l "i" 0 7 15, +C4<00>;
S_00000195a6ccdd60 .scope generate, "reg_init[1]" "reg_init[1]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced7e0 .param/l "i" 0 7 15, +C4<01>;
S_00000195a6ccdef0 .scope generate, "reg_init[2]" "reg_init[2]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6cecf60 .param/l "i" 0 7 15, +C4<010>;
S_00000195a6cd6a80 .scope generate, "reg_init[3]" "reg_init[3]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ceca60 .param/l "i" 0 7 15, +C4<011>;
S_00000195a6cd6c10 .scope generate, "reg_init[4]" "reg_init[4]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6cecd60 .param/l "i" 0 7 15, +C4<0100>;
S_00000195a6cd6da0 .scope generate, "reg_init[5]" "reg_init[5]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced620 .param/l "i" 0 7 15, +C4<0101>;
S_00000195a6c7d800 .scope generate, "reg_init[6]" "reg_init[6]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6cecb60 .param/l "i" 0 7 15, +C4<0110>;
S_00000195a6c7d990 .scope generate, "reg_init[7]" "reg_init[7]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced360 .param/l "i" 0 7 15, +C4<0111>;
S_00000195a6c7db20 .scope generate, "reg_init[8]" "reg_init[8]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6cecca0 .param/l "i" 0 7 15, +C4<01000>;
S_00000195a6c92770 .scope generate, "reg_init[9]" "reg_init[9]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6cecde0 .param/l "i" 0 7 15, +C4<01001>;
S_00000195a6c92900 .scope generate, "reg_init[10]" "reg_init[10]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6cecfe0 .param/l "i" 0 7 15, +C4<01010>;
S_00000195a6d4a860 .scope generate, "reg_init[11]" "reg_init[11]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced120 .param/l "i" 0 7 15, +C4<01011>;
S_00000195a6d4a9f0 .scope generate, "reg_init[12]" "reg_init[12]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced820 .param/l "i" 0 7 15, +C4<01100>;
S_00000195a6d4ab80 .scope generate, "reg_init[13]" "reg_init[13]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced560 .param/l "i" 0 7 15, +C4<01101>;
S_00000195a6d4ad10 .scope generate, "reg_init[14]" "reg_init[14]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced020 .param/l "i" 0 7 15, +C4<01110>;
S_00000195a6d4aea0 .scope generate, "reg_init[15]" "reg_init[15]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced5a0 .param/l "i" 0 7 15, +C4<01111>;
S_00000195a6d4a220 .scope generate, "reg_init[16]" "reg_init[16]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced720 .param/l "i" 0 7 15, +C4<010000>;
S_00000195a6d4a3b0 .scope generate, "reg_init[17]" "reg_init[17]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced060 .param/l "i" 0 7 15, +C4<010001>;
S_00000195a6d4a090 .scope generate, "reg_init[18]" "reg_init[18]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced3a0 .param/l "i" 0 7 15, +C4<010010>;
S_00000195a6d4a540 .scope generate, "reg_init[19]" "reg_init[19]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced460 .param/l "i" 0 7 15, +C4<010011>;
S_00000195a6d4a6d0 .scope generate, "reg_init[20]" "reg_init[20]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced6e0 .param/l "i" 0 7 15, +C4<010100>;
S_00000195a6d4c810 .scope generate, "reg_init[21]" "reg_init[21]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced0e0 .param/l "i" 0 7 15, +C4<010101>;
S_00000195a6d4c680 .scope generate, "reg_init[22]" "reg_init[22]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced660 .param/l "i" 0 7 15, +C4<010110>;
S_00000195a6d4ccc0 .scope generate, "reg_init[23]" "reg_init[23]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced3e0 .param/l "i" 0 7 15, +C4<010111>;
S_00000195a6d4c9a0 .scope generate, "reg_init[24]" "reg_init[24]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced1a0 .param/l "i" 0 7 15, +C4<011000>;
S_00000195a6d4cb30 .scope generate, "reg_init[25]" "reg_init[25]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6cece60 .param/l "i" 0 7 15, +C4<011001>;
S_00000195a6d4c360 .scope generate, "reg_init[26]" "reg_init[26]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6cecee0 .param/l "i" 0 7 15, +C4<011010>;
S_00000195a6d4ce50 .scope generate, "reg_init[27]" "reg_init[27]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced1e0 .param/l "i" 0 7 15, +C4<011011>;
S_00000195a6d4ba00 .scope generate, "reg_init[28]" "reg_init[28]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced420 .param/l "i" 0 7 15, +C4<011100>;
S_00000195a6d4beb0 .scope generate, "reg_init[29]" "reg_init[29]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced860 .param/l "i" 0 7 15, +C4<011101>;
S_00000195a6d4c040 .scope generate, "reg_init[30]" "reg_init[30]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6ced8a0 .param/l "i" 0 7 15, +C4<011110>;
S_00000195a6d4b0a0 .scope generate, "reg_init[31]" "reg_init[31]" 7 15, 7 15 0, S_00000195a6cc5d50;
 .timescale 0 0;
P_00000195a6cecaa0 .param/l "i" 0 7 15, +C4<011111>;
S_00000195a6d4b3c0 .scope module, "rom" "rom" 3 9, 8 1 0, S_00000195a6cdcb80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "q";
P_00000195a6cbdd40 .param/l "ADDR_WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
P_00000195a6cbdd78 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
v00000195a6d4f550_0 .net "addr", 31 0, L_00000195a6cd7860;  alias, 1 drivers
v00000195a6d4f5f0_0 .net "clk", 0 0, v00000195a6d4f7d0_0;  alias, 1 drivers
v00000195a6d501d0 .array "mem", 31 0, 31 0;
v00000195a6d4e6f0_0 .var "q", 31 0;
    .scope S_00000195a6d4b3c0;
T_0 ;
    %vpi_call 8 10 "$readmemh", "G:/addi.txt", v00000195a6d501d0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000195a6d4b3c0;
T_1 ;
    %wait E_00000195a6cecae0;
    %ix/getv 4, v00000195a6d4f550_0;
    %load/vec4a v00000195a6d501d0, 4;
    %assign/vec4 v00000195a6d4e6f0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000195a6cc5a30;
T_2 ;
    %wait E_00000195a6ced220;
    %load/vec4 v00000195a6cdfd70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v00000195a6ce04f0_0;
    %store/vec4 v00000195a6ce0310_0, 0, 32;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v00000195a6ce04f0_0;
    %load/vec4 v00000195a6d49e80_0;
    %add;
    %store/vec4 v00000195a6ce0310_0, 0, 32;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000195a6ccdbd0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_3;
    .scope S_00000195a6ccdd60;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_4;
    .scope S_00000195a6ccdef0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_5;
    .scope S_00000195a6cd6a80;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_6;
    .scope S_00000195a6cd6c10;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_7;
    .scope S_00000195a6cd6da0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_8;
    .scope S_00000195a6c7d800;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_9;
    .scope S_00000195a6c7d990;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_10;
    .scope S_00000195a6c7db20;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_11;
    .scope S_00000195a6c92770;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_12;
    .scope S_00000195a6c92900;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_13;
    .scope S_00000195a6d4a860;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_14;
    .scope S_00000195a6d4a9f0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_15;
    .scope S_00000195a6d4ab80;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_16;
    .scope S_00000195a6d4ad10;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_17;
    .scope S_00000195a6d4aea0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_18;
    .scope S_00000195a6d4a220;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_19;
    .scope S_00000195a6d4a3b0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_20;
    .scope S_00000195a6d4a090;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_21;
    .scope S_00000195a6d4a540;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_22;
    .scope S_00000195a6d4a6d0;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_23;
    .scope S_00000195a6d4c810;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_24;
    .scope S_00000195a6d4c680;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_25;
    .scope S_00000195a6d4ccc0;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_26;
    .scope S_00000195a6d4c9a0;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_27;
    .scope S_00000195a6d4cb30;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_28;
    .scope S_00000195a6d4c360;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_29;
    .scope S_00000195a6d4ce50;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_30;
    .scope S_00000195a6d4ba00;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_31;
    .scope S_00000195a6d4beb0;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_32;
    .scope S_00000195a6d4c040;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_33;
    .scope S_00000195a6d4b0a0;
T_34 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000195a6d48bc0, 4, 0;
    %end;
    .thread T_34;
    .scope S_00000195a6cc5d50;
T_35 ;
    %wait E_00000195a6cecae0;
    %load/vec4 v00000195a6d49980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v00000195a6d48440_0;
    %load/vec4 v00000195a6d48e40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000195a6d48bc0, 0, 4;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_00000195a6cc5bc0;
T_36 ;
    %wait E_00000195a6cecc60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a6d481c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a6d49660_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000195a6d48a80_0, 0, 12;
    %load/vec4 v00000195a6d49f20_0;
    %load/vec4 v00000195a6d48da0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 19, 0, 10;
    %cmp/z;
    %jmp/1 T_36.0, 4;
    %jmp T_36.2;
T_36.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195a6d481c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195a6d49660_0, 0, 1;
    %load/vec4 v00000195a6d48f80_0;
    %parti/s 12, 20, 6;
    %store/vec4 v00000195a6d48a80_0, 0, 12;
    %jmp T_36.2;
T_36.2 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_00000195a6cdcd10;
T_37 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000195a6d48760_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_00000195a6cdcd10;
T_38 ;
    %wait E_00000195a6cecae0;
    %load/vec4 v00000195a6d49ac0_0;
    %assign/vec4 v00000195a6d48760_0, 0;
    %vpi_call 4 18 "$strobe", "CPUv1: [%h] %h", v00000195a6d48760_0, v00000195a6d495c0_0 {0 0 0};
    %jmp T_38;
    .thread T_38;
    .scope S_00000195a6cdc9f0;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195a6d4f7d0_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_00000195a6cdc9f0;
T_40 ;
    %delay 1, 0;
    %load/vec4 v00000195a6d4f7d0_0;
    %inv;
    %store/vec4 v00000195a6d4f7d0_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_00000195a6cdc9f0;
T_41 ;
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "core.v";
    "alu.v";
    "control.v";
    "reg_file.v";
    "rom.v";
