Source Block: hdl/library/axi_intr_monitor/axi_intr_monitor.v@90:100@HdlIdDef

//------------------------------------------------------------------------------
//----------- Wires Declarations -----------------------------------------------
//------------------------------------------------------------------------------

wire            up_rreq_s;
wire            up_wreq_s;
wire    [13:0]  up_raddr_s;
wire    [13:0]  up_waddr_s;
wire    [31:0]  up_wdata_s;


Diff Content:
- 95 wire            up_rreq_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/data_offload/data_offload.v@157:167
  //    dst_*  - AXI4 Stream Master interface's clock domain

  // internal signals
  wire                                        up_clk;
  wire                                        up_rstn;
  wire                                        up_wreq_s;
  wire  [13:0]                                up_waddr_s;
  wire  [31:0]                                up_wdata_s;
  wire                                        up_rreq_s;
  wire  [13:0]                                up_raddr_s;
  wire                                        up_wack_s;

Clone Blocks 2:
hdl/library/axi_intr_monitor/axi_intr_monitor.v@92:102
//----------- Wires Declarations -----------------------------------------------
//------------------------------------------------------------------------------

wire            up_rreq_s;
wire            up_wreq_s;
wire    [13:0]  up_raddr_s;
wire    [13:0]  up_waddr_s;
wire    [31:0]  up_wdata_s;

//------------------------------------------------------------------------------
//----------- Assign/Always Blocks ---------------------------------------------

Clone Blocks 3:
hdl/library/axi_intr_monitor/axi_intr_monitor.v@91:101
//------------------------------------------------------------------------------
//----------- Wires Declarations -----------------------------------------------
//------------------------------------------------------------------------------

wire            up_rreq_s;
wire            up_wreq_s;
wire    [13:0]  up_raddr_s;
wire    [13:0]  up_waddr_s;
wire    [31:0]  up_wdata_s;

//------------------------------------------------------------------------------

Clone Blocks 4:
hdl/library/data_offload/data_offload.v@155:165
  // NOTE: Clock domain prefixes
  //    src_*  - AXI4 Stream Slave interface's clock domain
  //    dst_*  - AXI4 Stream Master interface's clock domain

  // internal signals
  wire                                        up_clk;
  wire                                        up_rstn;
  wire                                        up_wreq_s;
  wire  [13:0]                                up_waddr_s;
  wire  [31:0]                                up_wdata_s;
  wire                                        up_rreq_s;

Clone Blocks 5:
hdl/library/axi_ad7616/axi_ad7616.v@104:114

  // internal signals

  wire                              up_clk;
  wire                              up_rstn;
  wire                              up_rst;
  wire                              up_rreq_s;
  wire    [13:0]                    up_raddr_s;
  wire                              up_wreq_s;
  wire    [13:0]                    up_waddr_s;
  wire    [31:0]                    up_wdata_s;

Clone Blocks 6:
hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync.v@241:251
  wire              up_delay_locked_s;
  wire              up_wreq_s;
  wire    [ 13:0]   up_waddr_s;
  wire    [ 31:0]   up_wdata_s;
  wire              up_rreq_s;
  wire    [ 13:0]   up_raddr_s;
  wire              up_rstn;
  wire              up_clk;

  // signal name changes


Clone Blocks 7:
hdl/library/data_offload/data_offload.v@156:166
  //    src_*  - AXI4 Stream Slave interface's clock domain
  //    dst_*  - AXI4 Stream Master interface's clock domain

  // internal signals
  wire                                        up_clk;
  wire                                        up_rstn;
  wire                                        up_wreq_s;
  wire  [13:0]                                up_waddr_s;
  wire  [31:0]                                up_wdata_s;
  wire                                        up_rreq_s;
  wire  [13:0]                                up_raddr_s;

Clone Blocks 8:
hdl/library/axi_clock_monitor/axi_clock_monitor.v@100:110

  // internal signals

  wire         up_clk;
  wire         up_rstn;
  wire         up_wreq_s;
  wire         up_rreq_s;
  wire         up_waddr_s;
  wire         up_raddr_s;

  wire         clock         [0:15];

Clone Blocks 9:
hdl/library/axi_intr_monitor/axi_intr_monitor.v@94:104

wire            up_rreq_s;
wire            up_wreq_s;
wire    [13:0]  up_raddr_s;
wire    [13:0]  up_waddr_s;
wire    [31:0]  up_wdata_s;

//------------------------------------------------------------------------------
//----------- Assign/Always Blocks ---------------------------------------------
//------------------------------------------------------------------------------


Clone Blocks 10:
hdl/library/axi_ad7616/axi_ad7616.v@105:115
  // internal signals

  wire                              up_clk;
  wire                              up_rstn;
  wire                              up_rst;
  wire                              up_rreq_s;
  wire    [13:0]                    up_raddr_s;
  wire                              up_wreq_s;
  wire    [13:0]                    up_waddr_s;
  wire    [31:0]                    up_wdata_s;


Clone Blocks 11:
hdl/library/axi_clock_monitor/axi_clock_monitor.v@99:109
  reg  [31:0]  up_rdata_int = 'd0;

  // internal signals

  wire         up_clk;
  wire         up_rstn;
  wire         up_wreq_s;
  wire         up_rreq_s;
  wire         up_waddr_s;
  wire         up_raddr_s;


Clone Blocks 12:
hdl/library/axi_intr_monitor/axi_intr_monitor.v@93:103
//------------------------------------------------------------------------------

wire            up_rreq_s;
wire            up_wreq_s;
wire    [13:0]  up_raddr_s;
wire    [13:0]  up_waddr_s;
wire    [31:0]  up_wdata_s;

//------------------------------------------------------------------------------
//----------- Assign/Always Blocks ---------------------------------------------
//------------------------------------------------------------------------------

