Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 13 11:50:02 2022
| Host         : Omen-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (6)
7. checking multiple_clock (7311)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7311)
---------------------------------
 There are 7311 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.623        0.000                      0                 7441        0.049        0.000                      0                 7441        2.000        0.000                       0                  7317  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         15.623        0.000                      0                 7441        0.209        0.000                      0                 7441       19.500        0.000                       0                  7313  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       15.636        0.000                      0                 7441        0.209        0.000                      0                 7441       19.500        0.000                       0                  7313  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         15.623        0.000                      0                 7441        0.049        0.000                      0                 7441  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       15.623        0.000                      0                 7441        0.049        0.000                      0                 7441  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.623ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.042ns  (logic 0.766ns (3.186%)  route 23.276ns (96.814%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          8.177    22.970    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X76Y47         LUT6 (Prop_lut6_I2_O)        0.124    23.094 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][7]_i_1/O
                         net (fo=1, routed)           0.000    23.094    design_1_i/ScreenBufferMem_0/inst/rMem[450][7]_i_1_n_0
    SLICE_X76Y47         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X76Y47         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][7]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.160    38.686    
    SLICE_X76Y47         FDRE (Setup_fdre_C_D)        0.031    38.717    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][7]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -23.094    
  -------------------------------------------------------------------
                         slack                                 15.623    

Slack (MET) :             15.632ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.031ns  (logic 0.766ns (3.188%)  route 23.265ns (96.812%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 38.392 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          8.165    22.959    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X78Y42         LUT5 (Prop_lut5_I1_O)        0.124    23.083 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][1]_i_1/O
                         net (fo=1, routed)           0.000    23.083    design_1_i/ScreenBufferMem_0/inst/rMem[450][1]_i_1_n_0
    SLICE_X78Y42         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.560    38.392    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X78Y42         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][1]/C
                         clock pessimism              0.452    38.844    
                         clock uncertainty           -0.160    38.684    
    SLICE_X78Y42         FDRE (Setup_fdre_C_D)        0.031    38.715    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][1]
  -------------------------------------------------------------------
                         required time                         38.715    
                         arrival time                         -23.083    
  -------------------------------------------------------------------
                         slack                                 15.632    

Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.925ns  (logic 0.766ns (3.202%)  route 23.159ns (96.798%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 38.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          8.059    22.853    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X78Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.977 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][11]_i_1/O
                         net (fo=1, routed)           0.000    22.977    design_1_i/ScreenBufferMem_0/inst/rMem[450][11]_i_1_n_0
    SLICE_X78Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.561    38.393    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X78Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][11]/C
                         clock pessimism              0.452    38.845    
                         clock uncertainty           -0.160    38.685    
    SLICE_X78Y44         FDRE (Setup_fdre_C_D)        0.029    38.714    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][11]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -22.977    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             16.021ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.641ns  (logic 0.766ns (3.240%)  route 22.875ns (96.760%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 38.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.775    22.569    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X77Y45         LUT6 (Prop_lut6_I2_O)        0.124    22.693 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][6]_i_1/O
                         net (fo=1, routed)           0.000    22.693    design_1_i/ScreenBufferMem_0/inst/rMem[450][6]_i_1_n_0
    SLICE_X77Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.561    38.393    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][6]/C
                         clock pessimism              0.452    38.845    
                         clock uncertainty           -0.160    38.685    
    SLICE_X77Y45         FDRE (Setup_fdre_C_D)        0.029    38.714    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][6]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -22.693    
  -------------------------------------------------------------------
                         slack                                 16.021    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.589ns  (logic 0.766ns (3.247%)  route 22.823ns (96.753%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.723    22.517    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X79Y47         LUT5 (Prop_lut5_I1_O)        0.124    22.641 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][4]_i_1/O
                         net (fo=1, routed)           0.000    22.641    design_1_i/ScreenBufferMem_0/inst/rMem[450][4]_i_1_n_0
    SLICE_X79Y47         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y47         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][4]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.160    38.686    
    SLICE_X79Y47         FDRE (Setup_fdre_C_D)        0.031    38.717    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][4]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -22.641    
  -------------------------------------------------------------------
                         slack                                 16.076    

Slack (MET) :             16.261ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.404ns  (logic 0.766ns (3.273%)  route 22.638ns (96.727%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.538    22.332    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X83Y46         LUT6 (Prop_lut6_I2_O)        0.124    22.456 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][10]_i_1/O
                         net (fo=1, routed)           0.000    22.456    design_1_i/ScreenBufferMem_0/inst/rMem[450][10]_i_1_n_0
    SLICE_X83Y46         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y46         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][10]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.160    38.686    
    SLICE_X83Y46         FDRE (Setup_fdre_C_D)        0.031    38.717    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][10]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -22.456    
  -------------------------------------------------------------------
                         slack                                 16.261    

Slack (MET) :             16.548ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.115ns  (logic 0.766ns (3.314%)  route 22.349ns (96.686%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.249    22.043    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X85Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.167 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][2]_i_1/O
                         net (fo=1, routed)           0.000    22.167    design_1_i/ScreenBufferMem_0/inst/rMem[450][2]_i_1_n_0
    SLICE_X85Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][2]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.160    38.686    
    SLICE_X85Y44         FDRE (Setup_fdre_C_D)        0.029    38.715    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][2]
  -------------------------------------------------------------------
                         required time                         38.715    
                         arrival time                         -22.167    
  -------------------------------------------------------------------
                         slack                                 16.548    

Slack (MET) :             16.681ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.030ns  (logic 0.766ns (3.326%)  route 22.264ns (96.674%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.164    21.958    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X82Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.082 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][0]_i_1/O
                         net (fo=1, routed)           0.000    22.082    design_1_i/ScreenBufferMem_0/inst/rMem[450][0]_i_1_n_0
    SLICE_X82Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][0]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.160    38.686    
    SLICE_X82Y44         FDRE (Setup_fdre_C_D)        0.077    38.763    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][0]
  -------------------------------------------------------------------
                         required time                         38.763    
                         arrival time                         -22.082    
  -------------------------------------------------------------------
                         slack                                 16.681    

Slack (MET) :             17.362ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.305ns  (logic 0.766ns (3.434%)  route 21.539ns (96.566%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          6.439    21.232    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X88Y43         LUT6 (Prop_lut6_I2_O)        0.124    21.356 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][8]_i_1/O
                         net (fo=1, routed)           0.000    21.356    design_1_i/ScreenBufferMem_0/inst/rMem[450][8]_i_1_n_0
    SLICE_X88Y43         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.563    38.395    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X88Y43         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][8]/C
                         clock pessimism              0.452    38.847    
                         clock uncertainty           -0.160    38.687    
    SLICE_X88Y43         FDRE (Setup_fdre_C_D)        0.031    38.718    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][8]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                         -21.356    
  -------------------------------------------------------------------
                         slack                                 17.362    

Slack (MET) :             17.370ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.296ns  (logic 0.766ns (3.436%)  route 21.530ns (96.564%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          6.431    21.224    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X88Y43         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][9]_i_1/O
                         net (fo=1, routed)           0.000    21.348    design_1_i/ScreenBufferMem_0/inst/rMem[450][9]_i_1_n_0
    SLICE_X88Y43         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.563    38.395    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X88Y43         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][9]/C
                         clock pessimism              0.452    38.847    
                         clock uncertainty           -0.160    38.687    
    SLICE_X88Y43         FDRE (Setup_fdre_C_D)        0.031    38.718    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][9]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                         -21.348    
  -------------------------------------------------------------------
                         slack                                 17.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.583    -0.649    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y10         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/Q
                         net (fo=2, routed)           0.114    -0.393    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[10][9]
    SLICE_X67Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[10][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem[10][9]_i_1_n_0
    SLICE_X67Y10         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.851    -0.889    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y10         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/C
                         clock pessimism              0.240    -0.649    
    SLICE_X67Y10         FDRE (Hold_fdre_C_D)         0.091    -0.558    design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.576    -0.656    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y25         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/Q
                         net (fo=2, routed)           0.114    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[210][5]
    SLICE_X83Y25         LUT4 (Prop_lut4_I2_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[210][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[210][5]_i_1_n_0
    SLICE_X83Y25         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.842    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y25         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X83Y25         FDRE (Hold_fdre_C_D)         0.091    -0.565    design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.577    -0.655    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X71Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/Q
                         net (fo=2, routed)           0.115    -0.398    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[193][3]
    SLICE_X71Y27         LUT5 (Prop_lut5_I4_O)        0.045    -0.353 r  design_1_i/ScreenBufferMem_0/inst/rMem[193][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    design_1_i/ScreenBufferMem_0/inst/rMem[193][3]_i_1_n_0
    SLICE_X71Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.841    -0.899    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X71Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/C
                         clock pessimism              0.244    -0.655    
    SLICE_X71Y27         FDRE (Hold_fdre_C_D)         0.091    -0.564    design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.378%)  route 0.117ns (38.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X75Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[189][7]
    SLICE_X75Y21         LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[189][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[189][7]_i_1_n_0
    SLICE_X75Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.843    -0.897    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X75Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/C
                         clock pessimism              0.243    -0.654    
    SLICE_X75Y21         FDRE (Hold_fdre_C_D)         0.092    -0.562    design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.378%)  route 0.117ns (38.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.584    -0.648    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/Q
                         net (fo=2, routed)           0.117    -0.389    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[236][5]
    SLICE_X77Y35         LUT4 (Prop_lut4_I2_O)        0.045    -0.344 r  design_1_i/ScreenBufferMem_0/inst/rMem[236][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    design_1_i/ScreenBufferMem_0/inst/rMem[236][5]_i_1_n_0
    SLICE_X77Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.852    -0.888    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/C
                         clock pessimism              0.240    -0.648    
    SLICE_X77Y35         FDRE (Hold_fdre_C_D)         0.092    -0.556    design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[202][6]
    SLICE_X77Y27         LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[202][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[202][6]_i_1_n_0
    SLICE_X77Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.844    -0.896    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/C
                         clock pessimism              0.242    -0.654    
    SLICE_X77Y27         FDRE (Hold_fdre_C_D)         0.092    -0.562    design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.608    -0.624    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/Q
                         net (fo=2, routed)           0.117    -0.365    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[139][4]
    SLICE_X93Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.320 r  design_1_i/ScreenBufferMem_0/inst/rMem[139][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/ScreenBufferMem_0/inst/rMem[139][4]_i_1_n_0
    SLICE_X93Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.877    -0.863    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X93Y13         FDRE (Hold_fdre_C_D)         0.092    -0.532    design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.608    -0.624    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y14         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/Q
                         net (fo=2, routed)           0.117    -0.365    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[139][6]
    SLICE_X93Y14         LUT4 (Prop_lut4_I2_O)        0.045    -0.320 r  design_1_i/ScreenBufferMem_0/inst/rMem[139][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/ScreenBufferMem_0/inst/rMem[139][6]_i_1_n_0
    SLICE_X93Y14         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.877    -0.863    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y14         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X93Y14         FDRE (Hold_fdre_C_D)         0.092    -0.532    design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.611    -0.621    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y9          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/Q
                         net (fo=2, routed)           0.117    -0.362    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[143][3]
    SLICE_X93Y9          LUT3 (Prop_lut3_I1_O)        0.045    -0.317 r  design_1_i/ScreenBufferMem_0/inst/rMem[143][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    design_1_i/ScreenBufferMem_0/inst/rMem[143][3]_i_1_n_0
    SLICE_X93Y9          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.881    -0.859    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y9          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/C
                         clock pessimism              0.238    -0.621    
    SLICE_X93Y9          FDRE (Hold_fdre_C_D)         0.092    -0.529    design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.585    -0.647    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X81Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/Q
                         net (fo=2, routed)           0.117    -0.388    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[238][6]
    SLICE_X81Y36         LUT4 (Prop_lut4_I2_O)        0.045    -0.343 r  design_1_i/ScreenBufferMem_0/inst/rMem[238][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    design_1_i/ScreenBufferMem_0/inst/rMem[238][6]_i_1_n_0
    SLICE_X81Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.852    -0.888    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X81Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/C
                         clock pessimism              0.241    -0.647    
    SLICE_X81Y36         FDRE (Hold_fdre_C_D)         0.092    -0.555    design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y8      design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y9      design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y25     design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y6      design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y17     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y10     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y8      design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y10     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y25     design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y6      design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y10     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y13     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y12     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y14     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y11     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y18     design_1_i/ScreenBufferMem_0/inst/rMem_reg[129][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y10     design_1_i/ScreenBufferMem_0/inst/rMem_reg[129][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y10     design_1_i/ScreenBufferMem_0/inst/rMem_reg[129][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y17     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y70     design_1_i/ScreenBufferMem_0/inst/rMem_reg[279][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y11     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y12     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y12     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y13     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y12     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y15     design_1_i/ScreenBufferMem_0/inst/rMem_reg[42][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y45     design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y45     design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.636ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.042ns  (logic 0.766ns (3.186%)  route 23.276ns (96.814%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          8.177    22.970    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X76Y47         LUT6 (Prop_lut6_I2_O)        0.124    23.094 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][7]_i_1/O
                         net (fo=1, routed)           0.000    23.094    design_1_i/ScreenBufferMem_0/inst/rMem[450][7]_i_1_n_0
    SLICE_X76Y47         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X76Y47         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][7]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.147    38.699    
    SLICE_X76Y47         FDRE (Setup_fdre_C_D)        0.031    38.730    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][7]
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                         -23.094    
  -------------------------------------------------------------------
                         slack                                 15.636    

Slack (MET) :             15.645ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.031ns  (logic 0.766ns (3.188%)  route 23.265ns (96.812%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 38.392 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          8.165    22.959    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X78Y42         LUT5 (Prop_lut5_I1_O)        0.124    23.083 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][1]_i_1/O
                         net (fo=1, routed)           0.000    23.083    design_1_i/ScreenBufferMem_0/inst/rMem[450][1]_i_1_n_0
    SLICE_X78Y42         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.560    38.392    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X78Y42         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][1]/C
                         clock pessimism              0.452    38.844    
                         clock uncertainty           -0.147    38.697    
    SLICE_X78Y42         FDRE (Setup_fdre_C_D)        0.031    38.728    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][1]
  -------------------------------------------------------------------
                         required time                         38.728    
                         arrival time                         -23.083    
  -------------------------------------------------------------------
                         slack                                 15.645    

Slack (MET) :             15.750ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.925ns  (logic 0.766ns (3.202%)  route 23.159ns (96.798%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 38.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          8.059    22.853    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X78Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.977 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][11]_i_1/O
                         net (fo=1, routed)           0.000    22.977    design_1_i/ScreenBufferMem_0/inst/rMem[450][11]_i_1_n_0
    SLICE_X78Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.561    38.393    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X78Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][11]/C
                         clock pessimism              0.452    38.845    
                         clock uncertainty           -0.147    38.698    
    SLICE_X78Y44         FDRE (Setup_fdre_C_D)        0.029    38.727    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][11]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                         -22.977    
  -------------------------------------------------------------------
                         slack                                 15.750    

Slack (MET) :             16.034ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.641ns  (logic 0.766ns (3.240%)  route 22.875ns (96.760%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 38.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.775    22.569    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X77Y45         LUT6 (Prop_lut6_I2_O)        0.124    22.693 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][6]_i_1/O
                         net (fo=1, routed)           0.000    22.693    design_1_i/ScreenBufferMem_0/inst/rMem[450][6]_i_1_n_0
    SLICE_X77Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.561    38.393    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][6]/C
                         clock pessimism              0.452    38.845    
                         clock uncertainty           -0.147    38.698    
    SLICE_X77Y45         FDRE (Setup_fdre_C_D)        0.029    38.727    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][6]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                         -22.693    
  -------------------------------------------------------------------
                         slack                                 16.034    

Slack (MET) :             16.089ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.589ns  (logic 0.766ns (3.247%)  route 22.823ns (96.753%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.723    22.517    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X79Y47         LUT5 (Prop_lut5_I1_O)        0.124    22.641 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][4]_i_1/O
                         net (fo=1, routed)           0.000    22.641    design_1_i/ScreenBufferMem_0/inst/rMem[450][4]_i_1_n_0
    SLICE_X79Y47         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y47         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][4]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.147    38.699    
    SLICE_X79Y47         FDRE (Setup_fdre_C_D)        0.031    38.730    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][4]
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                         -22.641    
  -------------------------------------------------------------------
                         slack                                 16.089    

Slack (MET) :             16.274ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.404ns  (logic 0.766ns (3.273%)  route 22.638ns (96.727%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.538    22.332    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X83Y46         LUT6 (Prop_lut6_I2_O)        0.124    22.456 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][10]_i_1/O
                         net (fo=1, routed)           0.000    22.456    design_1_i/ScreenBufferMem_0/inst/rMem[450][10]_i_1_n_0
    SLICE_X83Y46         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y46         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][10]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.147    38.699    
    SLICE_X83Y46         FDRE (Setup_fdre_C_D)        0.031    38.730    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][10]
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                         -22.456    
  -------------------------------------------------------------------
                         slack                                 16.274    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.115ns  (logic 0.766ns (3.314%)  route 22.349ns (96.686%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.249    22.043    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X85Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.167 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][2]_i_1/O
                         net (fo=1, routed)           0.000    22.167    design_1_i/ScreenBufferMem_0/inst/rMem[450][2]_i_1_n_0
    SLICE_X85Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][2]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.147    38.699    
    SLICE_X85Y44         FDRE (Setup_fdre_C_D)        0.029    38.728    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][2]
  -------------------------------------------------------------------
                         required time                         38.728    
                         arrival time                         -22.167    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.694ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.030ns  (logic 0.766ns (3.326%)  route 22.264ns (96.674%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.164    21.958    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X82Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.082 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][0]_i_1/O
                         net (fo=1, routed)           0.000    22.082    design_1_i/ScreenBufferMem_0/inst/rMem[450][0]_i_1_n_0
    SLICE_X82Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][0]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.147    38.699    
    SLICE_X82Y44         FDRE (Setup_fdre_C_D)        0.077    38.776    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][0]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                         -22.082    
  -------------------------------------------------------------------
                         slack                                 16.694    

Slack (MET) :             17.374ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.305ns  (logic 0.766ns (3.434%)  route 21.539ns (96.566%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          6.439    21.232    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X88Y43         LUT6 (Prop_lut6_I2_O)        0.124    21.356 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][8]_i_1/O
                         net (fo=1, routed)           0.000    21.356    design_1_i/ScreenBufferMem_0/inst/rMem[450][8]_i_1_n_0
    SLICE_X88Y43         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.563    38.395    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X88Y43         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][8]/C
                         clock pessimism              0.452    38.847    
                         clock uncertainty           -0.147    38.700    
    SLICE_X88Y43         FDRE (Setup_fdre_C_D)        0.031    38.731    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][8]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                         -21.356    
  -------------------------------------------------------------------
                         slack                                 17.374    

Slack (MET) :             17.383ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.296ns  (logic 0.766ns (3.436%)  route 21.530ns (96.564%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          6.431    21.224    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X88Y43         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][9]_i_1/O
                         net (fo=1, routed)           0.000    21.348    design_1_i/ScreenBufferMem_0/inst/rMem[450][9]_i_1_n_0
    SLICE_X88Y43         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.563    38.395    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X88Y43         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][9]/C
                         clock pessimism              0.452    38.847    
                         clock uncertainty           -0.147    38.700    
    SLICE_X88Y43         FDRE (Setup_fdre_C_D)        0.031    38.731    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][9]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                         -21.348    
  -------------------------------------------------------------------
                         slack                                 17.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.583    -0.649    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y10         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/Q
                         net (fo=2, routed)           0.114    -0.393    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[10][9]
    SLICE_X67Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[10][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem[10][9]_i_1_n_0
    SLICE_X67Y10         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.851    -0.889    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y10         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/C
                         clock pessimism              0.240    -0.649    
    SLICE_X67Y10         FDRE (Hold_fdre_C_D)         0.091    -0.558    design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.576    -0.656    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y25         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/Q
                         net (fo=2, routed)           0.114    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[210][5]
    SLICE_X83Y25         LUT4 (Prop_lut4_I2_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[210][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[210][5]_i_1_n_0
    SLICE_X83Y25         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.842    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y25         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X83Y25         FDRE (Hold_fdre_C_D)         0.091    -0.565    design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.577    -0.655    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X71Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/Q
                         net (fo=2, routed)           0.115    -0.398    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[193][3]
    SLICE_X71Y27         LUT5 (Prop_lut5_I4_O)        0.045    -0.353 r  design_1_i/ScreenBufferMem_0/inst/rMem[193][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    design_1_i/ScreenBufferMem_0/inst/rMem[193][3]_i_1_n_0
    SLICE_X71Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.841    -0.899    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X71Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/C
                         clock pessimism              0.244    -0.655    
    SLICE_X71Y27         FDRE (Hold_fdre_C_D)         0.091    -0.564    design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.378%)  route 0.117ns (38.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X75Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[189][7]
    SLICE_X75Y21         LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[189][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[189][7]_i_1_n_0
    SLICE_X75Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.843    -0.897    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X75Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/C
                         clock pessimism              0.243    -0.654    
    SLICE_X75Y21         FDRE (Hold_fdre_C_D)         0.092    -0.562    design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.378%)  route 0.117ns (38.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.584    -0.648    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/Q
                         net (fo=2, routed)           0.117    -0.389    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[236][5]
    SLICE_X77Y35         LUT4 (Prop_lut4_I2_O)        0.045    -0.344 r  design_1_i/ScreenBufferMem_0/inst/rMem[236][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    design_1_i/ScreenBufferMem_0/inst/rMem[236][5]_i_1_n_0
    SLICE_X77Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.852    -0.888    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/C
                         clock pessimism              0.240    -0.648    
    SLICE_X77Y35         FDRE (Hold_fdre_C_D)         0.092    -0.556    design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[202][6]
    SLICE_X77Y27         LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[202][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[202][6]_i_1_n_0
    SLICE_X77Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.844    -0.896    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/C
                         clock pessimism              0.242    -0.654    
    SLICE_X77Y27         FDRE (Hold_fdre_C_D)         0.092    -0.562    design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.608    -0.624    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/Q
                         net (fo=2, routed)           0.117    -0.365    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[139][4]
    SLICE_X93Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.320 r  design_1_i/ScreenBufferMem_0/inst/rMem[139][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/ScreenBufferMem_0/inst/rMem[139][4]_i_1_n_0
    SLICE_X93Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.877    -0.863    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X93Y13         FDRE (Hold_fdre_C_D)         0.092    -0.532    design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.608    -0.624    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y14         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/Q
                         net (fo=2, routed)           0.117    -0.365    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[139][6]
    SLICE_X93Y14         LUT4 (Prop_lut4_I2_O)        0.045    -0.320 r  design_1_i/ScreenBufferMem_0/inst/rMem[139][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/ScreenBufferMem_0/inst/rMem[139][6]_i_1_n_0
    SLICE_X93Y14         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.877    -0.863    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y14         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X93Y14         FDRE (Hold_fdre_C_D)         0.092    -0.532    design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.611    -0.621    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y9          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/Q
                         net (fo=2, routed)           0.117    -0.362    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[143][3]
    SLICE_X93Y9          LUT3 (Prop_lut3_I1_O)        0.045    -0.317 r  design_1_i/ScreenBufferMem_0/inst/rMem[143][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    design_1_i/ScreenBufferMem_0/inst/rMem[143][3]_i_1_n_0
    SLICE_X93Y9          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.881    -0.859    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y9          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/C
                         clock pessimism              0.238    -0.621    
    SLICE_X93Y9          FDRE (Hold_fdre_C_D)         0.092    -0.529    design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.585    -0.647    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X81Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/Q
                         net (fo=2, routed)           0.117    -0.388    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[238][6]
    SLICE_X81Y36         LUT4 (Prop_lut4_I2_O)        0.045    -0.343 r  design_1_i/ScreenBufferMem_0/inst/rMem[238][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    design_1_i/ScreenBufferMem_0/inst/rMem[238][6]_i_1_n_0
    SLICE_X81Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.852    -0.888    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X81Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/C
                         clock pessimism              0.241    -0.647    
    SLICE_X81Y36         FDRE (Hold_fdre_C_D)         0.092    -0.555    design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y8      design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y9      design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y25     design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y6      design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y17     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y10     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y8      design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y10     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y25     design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y6      design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y10     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y13     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y12     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y14     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y11     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y18     design_1_i/ScreenBufferMem_0/inst/rMem_reg[129][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y10     design_1_i/ScreenBufferMem_0/inst/rMem_reg[129][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y10     design_1_i/ScreenBufferMem_0/inst/rMem_reg[129][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y17     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y70     design_1_i/ScreenBufferMem_0/inst/rMem_reg[279][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y11     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y12     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y12     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y13     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y12     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y15     design_1_i/ScreenBufferMem_0/inst/rMem_reg[42][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y45     design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y45     design_1_i/ScreenBufferMem_0/inst/rMem_reg[505][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.623ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.042ns  (logic 0.766ns (3.186%)  route 23.276ns (96.814%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          8.177    22.970    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X76Y47         LUT6 (Prop_lut6_I2_O)        0.124    23.094 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][7]_i_1/O
                         net (fo=1, routed)           0.000    23.094    design_1_i/ScreenBufferMem_0/inst/rMem[450][7]_i_1_n_0
    SLICE_X76Y47         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X76Y47         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][7]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.160    38.686    
    SLICE_X76Y47         FDRE (Setup_fdre_C_D)        0.031    38.717    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][7]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -23.094    
  -------------------------------------------------------------------
                         slack                                 15.623    

Slack (MET) :             15.632ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.031ns  (logic 0.766ns (3.188%)  route 23.265ns (96.812%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 38.392 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          8.165    22.959    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X78Y42         LUT5 (Prop_lut5_I1_O)        0.124    23.083 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][1]_i_1/O
                         net (fo=1, routed)           0.000    23.083    design_1_i/ScreenBufferMem_0/inst/rMem[450][1]_i_1_n_0
    SLICE_X78Y42         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.560    38.392    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X78Y42         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][1]/C
                         clock pessimism              0.452    38.844    
                         clock uncertainty           -0.160    38.684    
    SLICE_X78Y42         FDRE (Setup_fdre_C_D)        0.031    38.715    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][1]
  -------------------------------------------------------------------
                         required time                         38.715    
                         arrival time                         -23.083    
  -------------------------------------------------------------------
                         slack                                 15.632    

Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.925ns  (logic 0.766ns (3.202%)  route 23.159ns (96.798%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 38.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          8.059    22.853    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X78Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.977 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][11]_i_1/O
                         net (fo=1, routed)           0.000    22.977    design_1_i/ScreenBufferMem_0/inst/rMem[450][11]_i_1_n_0
    SLICE_X78Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.561    38.393    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X78Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][11]/C
                         clock pessimism              0.452    38.845    
                         clock uncertainty           -0.160    38.685    
    SLICE_X78Y44         FDRE (Setup_fdre_C_D)        0.029    38.714    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][11]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -22.977    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             16.021ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.641ns  (logic 0.766ns (3.240%)  route 22.875ns (96.760%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 38.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.775    22.569    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X77Y45         LUT6 (Prop_lut6_I2_O)        0.124    22.693 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][6]_i_1/O
                         net (fo=1, routed)           0.000    22.693    design_1_i/ScreenBufferMem_0/inst/rMem[450][6]_i_1_n_0
    SLICE_X77Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.561    38.393    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][6]/C
                         clock pessimism              0.452    38.845    
                         clock uncertainty           -0.160    38.685    
    SLICE_X77Y45         FDRE (Setup_fdre_C_D)        0.029    38.714    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][6]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -22.693    
  -------------------------------------------------------------------
                         slack                                 16.021    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.589ns  (logic 0.766ns (3.247%)  route 22.823ns (96.753%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.723    22.517    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X79Y47         LUT5 (Prop_lut5_I1_O)        0.124    22.641 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][4]_i_1/O
                         net (fo=1, routed)           0.000    22.641    design_1_i/ScreenBufferMem_0/inst/rMem[450][4]_i_1_n_0
    SLICE_X79Y47         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y47         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][4]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.160    38.686    
    SLICE_X79Y47         FDRE (Setup_fdre_C_D)        0.031    38.717    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][4]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -22.641    
  -------------------------------------------------------------------
                         slack                                 16.076    

Slack (MET) :             16.261ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.404ns  (logic 0.766ns (3.273%)  route 22.638ns (96.727%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.538    22.332    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X83Y46         LUT6 (Prop_lut6_I2_O)        0.124    22.456 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][10]_i_1/O
                         net (fo=1, routed)           0.000    22.456    design_1_i/ScreenBufferMem_0/inst/rMem[450][10]_i_1_n_0
    SLICE_X83Y46         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y46         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][10]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.160    38.686    
    SLICE_X83Y46         FDRE (Setup_fdre_C_D)        0.031    38.717    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][10]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -22.456    
  -------------------------------------------------------------------
                         slack                                 16.261    

Slack (MET) :             16.548ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.115ns  (logic 0.766ns (3.314%)  route 22.349ns (96.686%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.249    22.043    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X85Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.167 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][2]_i_1/O
                         net (fo=1, routed)           0.000    22.167    design_1_i/ScreenBufferMem_0/inst/rMem[450][2]_i_1_n_0
    SLICE_X85Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][2]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.160    38.686    
    SLICE_X85Y44         FDRE (Setup_fdre_C_D)        0.029    38.715    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][2]
  -------------------------------------------------------------------
                         required time                         38.715    
                         arrival time                         -22.167    
  -------------------------------------------------------------------
                         slack                                 16.548    

Slack (MET) :             16.681ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.030ns  (logic 0.766ns (3.326%)  route 22.264ns (96.674%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.164    21.958    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X82Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.082 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][0]_i_1/O
                         net (fo=1, routed)           0.000    22.082    design_1_i/ScreenBufferMem_0/inst/rMem[450][0]_i_1_n_0
    SLICE_X82Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][0]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.160    38.686    
    SLICE_X82Y44         FDRE (Setup_fdre_C_D)        0.077    38.763    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][0]
  -------------------------------------------------------------------
                         required time                         38.763    
                         arrival time                         -22.082    
  -------------------------------------------------------------------
                         slack                                 16.681    

Slack (MET) :             17.362ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.305ns  (logic 0.766ns (3.434%)  route 21.539ns (96.566%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          6.439    21.232    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X88Y43         LUT6 (Prop_lut6_I2_O)        0.124    21.356 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][8]_i_1/O
                         net (fo=1, routed)           0.000    21.356    design_1_i/ScreenBufferMem_0/inst/rMem[450][8]_i_1_n_0
    SLICE_X88Y43         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.563    38.395    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X88Y43         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][8]/C
                         clock pessimism              0.452    38.847    
                         clock uncertainty           -0.160    38.687    
    SLICE_X88Y43         FDRE (Setup_fdre_C_D)        0.031    38.718    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][8]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                         -21.356    
  -------------------------------------------------------------------
                         slack                                 17.362    

Slack (MET) :             17.370ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.296ns  (logic 0.766ns (3.436%)  route 21.530ns (96.564%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          6.431    21.224    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X88Y43         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][9]_i_1/O
                         net (fo=1, routed)           0.000    21.348    design_1_i/ScreenBufferMem_0/inst/rMem[450][9]_i_1_n_0
    SLICE_X88Y43         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.563    38.395    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X88Y43         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][9]/C
                         clock pessimism              0.452    38.847    
                         clock uncertainty           -0.160    38.687    
    SLICE_X88Y43         FDRE (Setup_fdre_C_D)        0.031    38.718    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][9]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                         -21.348    
  -------------------------------------------------------------------
                         slack                                 17.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.583    -0.649    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y10         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/Q
                         net (fo=2, routed)           0.114    -0.393    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[10][9]
    SLICE_X67Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[10][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem[10][9]_i_1_n_0
    SLICE_X67Y10         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.851    -0.889    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y10         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/C
                         clock pessimism              0.240    -0.649    
                         clock uncertainty            0.160    -0.488    
    SLICE_X67Y10         FDRE (Hold_fdre_C_D)         0.091    -0.397    design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.576    -0.656    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y25         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/Q
                         net (fo=2, routed)           0.114    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[210][5]
    SLICE_X83Y25         LUT4 (Prop_lut4_I2_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[210][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[210][5]_i_1_n_0
    SLICE_X83Y25         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.842    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y25         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/C
                         clock pessimism              0.242    -0.656    
                         clock uncertainty            0.160    -0.495    
    SLICE_X83Y25         FDRE (Hold_fdre_C_D)         0.091    -0.404    design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.577    -0.655    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X71Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/Q
                         net (fo=2, routed)           0.115    -0.398    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[193][3]
    SLICE_X71Y27         LUT5 (Prop_lut5_I4_O)        0.045    -0.353 r  design_1_i/ScreenBufferMem_0/inst/rMem[193][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    design_1_i/ScreenBufferMem_0/inst/rMem[193][3]_i_1_n_0
    SLICE_X71Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.841    -0.899    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X71Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/C
                         clock pessimism              0.244    -0.655    
                         clock uncertainty            0.160    -0.494    
    SLICE_X71Y27         FDRE (Hold_fdre_C_D)         0.091    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.378%)  route 0.117ns (38.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X75Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[189][7]
    SLICE_X75Y21         LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[189][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[189][7]_i_1_n_0
    SLICE_X75Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.843    -0.897    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X75Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/C
                         clock pessimism              0.243    -0.654    
                         clock uncertainty            0.160    -0.493    
    SLICE_X75Y21         FDRE (Hold_fdre_C_D)         0.092    -0.401    design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.378%)  route 0.117ns (38.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.584    -0.648    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/Q
                         net (fo=2, routed)           0.117    -0.389    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[236][5]
    SLICE_X77Y35         LUT4 (Prop_lut4_I2_O)        0.045    -0.344 r  design_1_i/ScreenBufferMem_0/inst/rMem[236][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    design_1_i/ScreenBufferMem_0/inst/rMem[236][5]_i_1_n_0
    SLICE_X77Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.852    -0.888    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/C
                         clock pessimism              0.240    -0.648    
                         clock uncertainty            0.160    -0.487    
    SLICE_X77Y35         FDRE (Hold_fdre_C_D)         0.092    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[202][6]
    SLICE_X77Y27         LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[202][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[202][6]_i_1_n_0
    SLICE_X77Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.844    -0.896    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/C
                         clock pessimism              0.242    -0.654    
                         clock uncertainty            0.160    -0.493    
    SLICE_X77Y27         FDRE (Hold_fdre_C_D)         0.092    -0.401    design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.608    -0.624    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/Q
                         net (fo=2, routed)           0.117    -0.365    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[139][4]
    SLICE_X93Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.320 r  design_1_i/ScreenBufferMem_0/inst/rMem[139][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/ScreenBufferMem_0/inst/rMem[139][4]_i_1_n_0
    SLICE_X93Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.877    -0.863    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.160    -0.463    
    SLICE_X93Y13         FDRE (Hold_fdre_C_D)         0.092    -0.371    design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.608    -0.624    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y14         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/Q
                         net (fo=2, routed)           0.117    -0.365    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[139][6]
    SLICE_X93Y14         LUT4 (Prop_lut4_I2_O)        0.045    -0.320 r  design_1_i/ScreenBufferMem_0/inst/rMem[139][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/ScreenBufferMem_0/inst/rMem[139][6]_i_1_n_0
    SLICE_X93Y14         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.877    -0.863    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y14         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.160    -0.463    
    SLICE_X93Y14         FDRE (Hold_fdre_C_D)         0.092    -0.371    design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.611    -0.621    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y9          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/Q
                         net (fo=2, routed)           0.117    -0.362    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[143][3]
    SLICE_X93Y9          LUT3 (Prop_lut3_I1_O)        0.045    -0.317 r  design_1_i/ScreenBufferMem_0/inst/rMem[143][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    design_1_i/ScreenBufferMem_0/inst/rMem[143][3]_i_1_n_0
    SLICE_X93Y9          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.881    -0.859    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y9          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/C
                         clock pessimism              0.238    -0.621    
                         clock uncertainty            0.160    -0.460    
    SLICE_X93Y9          FDRE (Hold_fdre_C_D)         0.092    -0.368    design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.585    -0.647    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X81Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/Q
                         net (fo=2, routed)           0.117    -0.388    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[238][6]
    SLICE_X81Y36         LUT4 (Prop_lut4_I2_O)        0.045    -0.343 r  design_1_i/ScreenBufferMem_0/inst/rMem[238][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    design_1_i/ScreenBufferMem_0/inst/rMem[238][6]_i_1_n_0
    SLICE_X81Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.852    -0.888    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X81Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/C
                         clock pessimism              0.241    -0.647    
                         clock uncertainty            0.160    -0.486    
    SLICE_X81Y36         FDRE (Hold_fdre_C_D)         0.092    -0.394    design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.623ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.042ns  (logic 0.766ns (3.186%)  route 23.276ns (96.814%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          8.177    22.970    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X76Y47         LUT6 (Prop_lut6_I2_O)        0.124    23.094 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][7]_i_1/O
                         net (fo=1, routed)           0.000    23.094    design_1_i/ScreenBufferMem_0/inst/rMem[450][7]_i_1_n_0
    SLICE_X76Y47         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X76Y47         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][7]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.160    38.686    
    SLICE_X76Y47         FDRE (Setup_fdre_C_D)        0.031    38.717    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][7]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -23.094    
  -------------------------------------------------------------------
                         slack                                 15.623    

Slack (MET) :             15.632ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.031ns  (logic 0.766ns (3.188%)  route 23.265ns (96.812%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 38.392 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          8.165    22.959    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X78Y42         LUT5 (Prop_lut5_I1_O)        0.124    23.083 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][1]_i_1/O
                         net (fo=1, routed)           0.000    23.083    design_1_i/ScreenBufferMem_0/inst/rMem[450][1]_i_1_n_0
    SLICE_X78Y42         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.560    38.392    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X78Y42         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][1]/C
                         clock pessimism              0.452    38.844    
                         clock uncertainty           -0.160    38.684    
    SLICE_X78Y42         FDRE (Setup_fdre_C_D)        0.031    38.715    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][1]
  -------------------------------------------------------------------
                         required time                         38.715    
                         arrival time                         -23.083    
  -------------------------------------------------------------------
                         slack                                 15.632    

Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.925ns  (logic 0.766ns (3.202%)  route 23.159ns (96.798%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 38.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          8.059    22.853    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X78Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.977 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][11]_i_1/O
                         net (fo=1, routed)           0.000    22.977    design_1_i/ScreenBufferMem_0/inst/rMem[450][11]_i_1_n_0
    SLICE_X78Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.561    38.393    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X78Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][11]/C
                         clock pessimism              0.452    38.845    
                         clock uncertainty           -0.160    38.685    
    SLICE_X78Y44         FDRE (Setup_fdre_C_D)        0.029    38.714    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][11]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -22.977    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             16.021ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.641ns  (logic 0.766ns (3.240%)  route 22.875ns (96.760%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 38.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.775    22.569    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X77Y45         LUT6 (Prop_lut6_I2_O)        0.124    22.693 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][6]_i_1/O
                         net (fo=1, routed)           0.000    22.693    design_1_i/ScreenBufferMem_0/inst/rMem[450][6]_i_1_n_0
    SLICE_X77Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.561    38.393    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][6]/C
                         clock pessimism              0.452    38.845    
                         clock uncertainty           -0.160    38.685    
    SLICE_X77Y45         FDRE (Setup_fdre_C_D)        0.029    38.714    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][6]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -22.693    
  -------------------------------------------------------------------
                         slack                                 16.021    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.589ns  (logic 0.766ns (3.247%)  route 22.823ns (96.753%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.723    22.517    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X79Y47         LUT5 (Prop_lut5_I1_O)        0.124    22.641 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][4]_i_1/O
                         net (fo=1, routed)           0.000    22.641    design_1_i/ScreenBufferMem_0/inst/rMem[450][4]_i_1_n_0
    SLICE_X79Y47         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y47         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][4]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.160    38.686    
    SLICE_X79Y47         FDRE (Setup_fdre_C_D)        0.031    38.717    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][4]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -22.641    
  -------------------------------------------------------------------
                         slack                                 16.076    

Slack (MET) :             16.261ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.404ns  (logic 0.766ns (3.273%)  route 22.638ns (96.727%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.538    22.332    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X83Y46         LUT6 (Prop_lut6_I2_O)        0.124    22.456 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][10]_i_1/O
                         net (fo=1, routed)           0.000    22.456    design_1_i/ScreenBufferMem_0/inst/rMem[450][10]_i_1_n_0
    SLICE_X83Y46         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y46         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][10]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.160    38.686    
    SLICE_X83Y46         FDRE (Setup_fdre_C_D)        0.031    38.717    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][10]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -22.456    
  -------------------------------------------------------------------
                         slack                                 16.261    

Slack (MET) :             16.548ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.115ns  (logic 0.766ns (3.314%)  route 22.349ns (96.686%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.249    22.043    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X85Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.167 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][2]_i_1/O
                         net (fo=1, routed)           0.000    22.167    design_1_i/ScreenBufferMem_0/inst/rMem[450][2]_i_1_n_0
    SLICE_X85Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][2]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.160    38.686    
    SLICE_X85Y44         FDRE (Setup_fdre_C_D)        0.029    38.715    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][2]
  -------------------------------------------------------------------
                         required time                         38.715    
                         arrival time                         -22.167    
  -------------------------------------------------------------------
                         slack                                 16.548    

Slack (MET) :             16.681ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.030ns  (logic 0.766ns (3.326%)  route 22.264ns (96.674%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          7.164    21.958    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X82Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.082 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][0]_i_1/O
                         net (fo=1, routed)           0.000    22.082    design_1_i/ScreenBufferMem_0/inst/rMem[450][0]_i_1_n_0
    SLICE_X82Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.562    38.394    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y44         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][0]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.160    38.686    
    SLICE_X82Y44         FDRE (Setup_fdre_C_D)        0.077    38.763    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][0]
  -------------------------------------------------------------------
                         required time                         38.763    
                         arrival time                         -22.082    
  -------------------------------------------------------------------
                         slack                                 16.681    

Slack (MET) :             17.362ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.305ns  (logic 0.766ns (3.434%)  route 21.539ns (96.566%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          6.439    21.232    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X88Y43         LUT6 (Prop_lut6_I2_O)        0.124    21.356 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][8]_i_1/O
                         net (fo=1, routed)           0.000    21.356    design_1_i/ScreenBufferMem_0/inst/rMem[450][8]_i_1_n_0
    SLICE_X88Y43         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.563    38.395    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X88Y43         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][8]/C
                         clock pessimism              0.452    38.847    
                         clock uncertainty           -0.160    38.687    
    SLICE_X88Y43         FDRE (Setup_fdre_C_D)        0.031    38.718    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][8]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                         -21.356    
  -------------------------------------------------------------------
                         slack                                 17.362    

Slack (MET) :             17.370ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.296ns  (logic 0.766ns (3.436%)  route 21.530ns (96.564%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 38.395 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.768    -0.948    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q
                         net (fo=386, routed)        15.100    14.669    design_1_i/ScreenBufferMem_0/inst/iAddrB[1]
    SLICE_X66Y69         LUT4 (Prop_lut4_I2_O)        0.124    14.793 r  design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3/O
                         net (fo=48, routed)          6.431    21.224    design_1_i/ScreenBufferMem_0/inst/rMem[258][11]_i_3_n_0
    SLICE_X88Y43         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[450][9]_i_1/O
                         net (fo=1, routed)           0.000    21.348    design_1_i/ScreenBufferMem_0/inst/rMem[450][9]_i_1_n_0
    SLICE_X88Y43         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.563    38.395    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X88Y43         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][9]/C
                         clock pessimism              0.452    38.847    
                         clock uncertainty           -0.160    38.687    
    SLICE_X88Y43         FDRE (Setup_fdre_C_D)        0.031    38.718    design_1_i/ScreenBufferMem_0/inst/rMem_reg[450][9]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                         -21.348    
  -------------------------------------------------------------------
                         slack                                 17.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.583    -0.649    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y10         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/Q
                         net (fo=2, routed)           0.114    -0.393    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[10][9]
    SLICE_X67Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[10][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem[10][9]_i_1_n_0
    SLICE_X67Y10         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.851    -0.889    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y10         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]/C
                         clock pessimism              0.240    -0.649    
                         clock uncertainty            0.160    -0.488    
    SLICE_X67Y10         FDRE (Hold_fdre_C_D)         0.091    -0.397    design_1_i/ScreenBufferMem_0/inst/rMem_reg[10][9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.576    -0.656    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y25         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/Q
                         net (fo=2, routed)           0.114    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[210][5]
    SLICE_X83Y25         LUT4 (Prop_lut4_I2_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[210][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[210][5]_i_1_n_0
    SLICE_X83Y25         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.842    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y25         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]/C
                         clock pessimism              0.242    -0.656    
                         clock uncertainty            0.160    -0.495    
    SLICE_X83Y25         FDRE (Hold_fdre_C_D)         0.091    -0.404    design_1_i/ScreenBufferMem_0/inst/rMem_reg[210][5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.577    -0.655    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X71Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/Q
                         net (fo=2, routed)           0.115    -0.398    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[193][3]
    SLICE_X71Y27         LUT5 (Prop_lut5_I4_O)        0.045    -0.353 r  design_1_i/ScreenBufferMem_0/inst/rMem[193][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    design_1_i/ScreenBufferMem_0/inst/rMem[193][3]_i_1_n_0
    SLICE_X71Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.841    -0.899    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X71Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]/C
                         clock pessimism              0.244    -0.655    
                         clock uncertainty            0.160    -0.494    
    SLICE_X71Y27         FDRE (Hold_fdre_C_D)         0.091    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg[193][3]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.378%)  route 0.117ns (38.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X75Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[189][7]
    SLICE_X75Y21         LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[189][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[189][7]_i_1_n_0
    SLICE_X75Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.843    -0.897    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X75Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]/C
                         clock pessimism              0.243    -0.654    
                         clock uncertainty            0.160    -0.493    
    SLICE_X75Y21         FDRE (Hold_fdre_C_D)         0.092    -0.401    design_1_i/ScreenBufferMem_0/inst/rMem_reg[189][7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.378%)  route 0.117ns (38.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.584    -0.648    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/Q
                         net (fo=2, routed)           0.117    -0.389    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[236][5]
    SLICE_X77Y35         LUT4 (Prop_lut4_I2_O)        0.045    -0.344 r  design_1_i/ScreenBufferMem_0/inst/rMem[236][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    design_1_i/ScreenBufferMem_0/inst/rMem[236][5]_i_1_n_0
    SLICE_X77Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.852    -0.888    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]/C
                         clock pessimism              0.240    -0.648    
                         clock uncertainty            0.160    -0.487    
    SLICE_X77Y35         FDRE (Hold_fdre_C_D)         0.092    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg[236][5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[202][6]
    SLICE_X77Y27         LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[202][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[202][6]_i_1_n_0
    SLICE_X77Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.844    -0.896    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X77Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]/C
                         clock pessimism              0.242    -0.654    
                         clock uncertainty            0.160    -0.493    
    SLICE_X77Y27         FDRE (Hold_fdre_C_D)         0.092    -0.401    design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.608    -0.624    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/Q
                         net (fo=2, routed)           0.117    -0.365    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[139][4]
    SLICE_X93Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.320 r  design_1_i/ScreenBufferMem_0/inst/rMem[139][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/ScreenBufferMem_0/inst/rMem[139][4]_i_1_n_0
    SLICE_X93Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.877    -0.863    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.160    -0.463    
    SLICE_X93Y13         FDRE (Hold_fdre_C_D)         0.092    -0.371    design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][4]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.608    -0.624    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y14         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/Q
                         net (fo=2, routed)           0.117    -0.365    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[139][6]
    SLICE_X93Y14         LUT4 (Prop_lut4_I2_O)        0.045    -0.320 r  design_1_i/ScreenBufferMem_0/inst/rMem[139][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/ScreenBufferMem_0/inst/rMem[139][6]_i_1_n_0
    SLICE_X93Y14         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.877    -0.863    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y14         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.160    -0.463    
    SLICE_X93Y14         FDRE (Hold_fdre_C_D)         0.092    -0.371    design_1_i/ScreenBufferMem_0/inst/rMem_reg[139][6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.611    -0.621    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y9          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/Q
                         net (fo=2, routed)           0.117    -0.362    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[143][3]
    SLICE_X93Y9          LUT3 (Prop_lut3_I1_O)        0.045    -0.317 r  design_1_i/ScreenBufferMem_0/inst/rMem[143][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    design_1_i/ScreenBufferMem_0/inst/rMem[143][3]_i_1_n_0
    SLICE_X93Y9          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.881    -0.859    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y9          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]/C
                         clock pessimism              0.238    -0.621    
                         clock uncertainty            0.160    -0.460    
    SLICE_X93Y9          FDRE (Hold_fdre_C_D)         0.092    -0.368    design_1_i/ScreenBufferMem_0/inst/rMem_reg[143][3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.585    -0.647    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X81Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/Q
                         net (fo=2, routed)           0.117    -0.388    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[238][6]
    SLICE_X81Y36         LUT4 (Prop_lut4_I2_O)        0.045    -0.343 r  design_1_i/ScreenBufferMem_0/inst/rMem[238][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    design_1_i/ScreenBufferMem_0/inst/rMem[238][6]_i_1_n_0
    SLICE_X81Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.852    -0.888    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X81Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]/C
                         clock pessimism              0.241    -0.647    
                         clock uncertainty            0.160    -0.486    
    SLICE_X81Y36         FDRE (Hold_fdre_C_D)         0.092    -0.394    design_1_i/ScreenBufferMem_0/inst/rMem_reg[238][6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.051    





