// Seed: 1845481665
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_17(
      .id_0(1'h0), .id_1(id_7), .id_2(id_8), .id_3(), .id_4(~id_1), .id_5(id_14)
  );
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input tri id_2,
    input supply0 id_3,
    output wor id_4
);
  assign id_1 = id_2 ==? id_0;
  assign id_1 = 1;
  assign id_4 = 1'h0 ? 1 : id_3 << 1;
  id_6(
      .id_0(id_7)
  );
  uwire id_8 = 1'h0;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
