Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.writeback_stage
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
