// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "03/11/2025 21:05:42"

// 
// Device: Altera 10M08DAF484C8G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS_Monociclo (
	clock,
	reset,
	PC_out,
	ALU_out,
	d_mem_out,
	ula_in1,
	ula_in2);
input 	clock;
input 	reset;
output 	[31:0] PC_out;
output 	[31:0] ALU_out;
output 	[31:0] d_mem_out;
output 	[31:0] ula_in1;
output 	[31:0] ula_in2;

// Design Ports Information
// PC_out[0]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[1]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[2]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[3]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[4]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[5]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[6]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[7]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[8]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[9]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[10]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[11]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[12]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[13]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[14]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[15]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[16]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[17]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[18]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[19]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[20]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[21]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[22]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[23]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[24]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[25]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[26]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[27]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[28]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[29]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[30]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[31]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[0]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[1]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[2]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[3]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[4]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[6]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[7]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[8]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[9]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[10]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[11]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[12]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[13]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[14]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[15]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[16]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[17]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[18]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[19]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[20]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[21]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[22]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[23]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[24]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[25]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[26]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[27]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[28]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[29]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[30]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[31]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[0]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[2]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[3]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[4]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[5]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[6]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[7]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[8]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[9]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[10]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[11]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[12]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[13]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[14]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[15]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[16]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[17]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[18]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[19]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[20]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[21]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[22]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[23]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[24]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[25]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[26]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[27]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[28]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[29]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[30]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[31]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[1]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[2]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[3]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[4]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[5]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[6]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[7]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[8]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[9]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[10]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[11]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[12]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[13]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[14]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[15]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[16]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[17]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[18]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[19]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[20]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[21]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[22]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[23]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[24]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[25]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[26]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[27]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[28]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[29]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[30]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in1[31]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[0]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[1]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[2]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[3]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[4]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[5]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[6]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[7]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[8]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[9]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[10]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[11]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[12]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[13]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[14]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[15]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[16]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[17]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[18]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[19]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[20]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[21]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[22]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[23]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[24]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[25]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[26]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[27]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[28]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[29]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[30]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[31]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \PC_out[0]~output_o ;
wire \PC_out[1]~output_o ;
wire \PC_out[2]~output_o ;
wire \PC_out[3]~output_o ;
wire \PC_out[4]~output_o ;
wire \PC_out[5]~output_o ;
wire \PC_out[6]~output_o ;
wire \PC_out[7]~output_o ;
wire \PC_out[8]~output_o ;
wire \PC_out[9]~output_o ;
wire \PC_out[10]~output_o ;
wire \PC_out[11]~output_o ;
wire \PC_out[12]~output_o ;
wire \PC_out[13]~output_o ;
wire \PC_out[14]~output_o ;
wire \PC_out[15]~output_o ;
wire \PC_out[16]~output_o ;
wire \PC_out[17]~output_o ;
wire \PC_out[18]~output_o ;
wire \PC_out[19]~output_o ;
wire \PC_out[20]~output_o ;
wire \PC_out[21]~output_o ;
wire \PC_out[22]~output_o ;
wire \PC_out[23]~output_o ;
wire \PC_out[24]~output_o ;
wire \PC_out[25]~output_o ;
wire \PC_out[26]~output_o ;
wire \PC_out[27]~output_o ;
wire \PC_out[28]~output_o ;
wire \PC_out[29]~output_o ;
wire \PC_out[30]~output_o ;
wire \PC_out[31]~output_o ;
wire \ALU_out[0]~output_o ;
wire \ALU_out[1]~output_o ;
wire \ALU_out[2]~output_o ;
wire \ALU_out[3]~output_o ;
wire \ALU_out[4]~output_o ;
wire \ALU_out[5]~output_o ;
wire \ALU_out[6]~output_o ;
wire \ALU_out[7]~output_o ;
wire \ALU_out[8]~output_o ;
wire \ALU_out[9]~output_o ;
wire \ALU_out[10]~output_o ;
wire \ALU_out[11]~output_o ;
wire \ALU_out[12]~output_o ;
wire \ALU_out[13]~output_o ;
wire \ALU_out[14]~output_o ;
wire \ALU_out[15]~output_o ;
wire \ALU_out[16]~output_o ;
wire \ALU_out[17]~output_o ;
wire \ALU_out[18]~output_o ;
wire \ALU_out[19]~output_o ;
wire \ALU_out[20]~output_o ;
wire \ALU_out[21]~output_o ;
wire \ALU_out[22]~output_o ;
wire \ALU_out[23]~output_o ;
wire \ALU_out[24]~output_o ;
wire \ALU_out[25]~output_o ;
wire \ALU_out[26]~output_o ;
wire \ALU_out[27]~output_o ;
wire \ALU_out[28]~output_o ;
wire \ALU_out[29]~output_o ;
wire \ALU_out[30]~output_o ;
wire \ALU_out[31]~output_o ;
wire \d_mem_out[0]~output_o ;
wire \d_mem_out[1]~output_o ;
wire \d_mem_out[2]~output_o ;
wire \d_mem_out[3]~output_o ;
wire \d_mem_out[4]~output_o ;
wire \d_mem_out[5]~output_o ;
wire \d_mem_out[6]~output_o ;
wire \d_mem_out[7]~output_o ;
wire \d_mem_out[8]~output_o ;
wire \d_mem_out[9]~output_o ;
wire \d_mem_out[10]~output_o ;
wire \d_mem_out[11]~output_o ;
wire \d_mem_out[12]~output_o ;
wire \d_mem_out[13]~output_o ;
wire \d_mem_out[14]~output_o ;
wire \d_mem_out[15]~output_o ;
wire \d_mem_out[16]~output_o ;
wire \d_mem_out[17]~output_o ;
wire \d_mem_out[18]~output_o ;
wire \d_mem_out[19]~output_o ;
wire \d_mem_out[20]~output_o ;
wire \d_mem_out[21]~output_o ;
wire \d_mem_out[22]~output_o ;
wire \d_mem_out[23]~output_o ;
wire \d_mem_out[24]~output_o ;
wire \d_mem_out[25]~output_o ;
wire \d_mem_out[26]~output_o ;
wire \d_mem_out[27]~output_o ;
wire \d_mem_out[28]~output_o ;
wire \d_mem_out[29]~output_o ;
wire \d_mem_out[30]~output_o ;
wire \d_mem_out[31]~output_o ;
wire \ula_in1[0]~output_o ;
wire \ula_in1[1]~output_o ;
wire \ula_in1[2]~output_o ;
wire \ula_in1[3]~output_o ;
wire \ula_in1[4]~output_o ;
wire \ula_in1[5]~output_o ;
wire \ula_in1[6]~output_o ;
wire \ula_in1[7]~output_o ;
wire \ula_in1[8]~output_o ;
wire \ula_in1[9]~output_o ;
wire \ula_in1[10]~output_o ;
wire \ula_in1[11]~output_o ;
wire \ula_in1[12]~output_o ;
wire \ula_in1[13]~output_o ;
wire \ula_in1[14]~output_o ;
wire \ula_in1[15]~output_o ;
wire \ula_in1[16]~output_o ;
wire \ula_in1[17]~output_o ;
wire \ula_in1[18]~output_o ;
wire \ula_in1[19]~output_o ;
wire \ula_in1[20]~output_o ;
wire \ula_in1[21]~output_o ;
wire \ula_in1[22]~output_o ;
wire \ula_in1[23]~output_o ;
wire \ula_in1[24]~output_o ;
wire \ula_in1[25]~output_o ;
wire \ula_in1[26]~output_o ;
wire \ula_in1[27]~output_o ;
wire \ula_in1[28]~output_o ;
wire \ula_in1[29]~output_o ;
wire \ula_in1[30]~output_o ;
wire \ula_in1[31]~output_o ;
wire \ula_in2[0]~output_o ;
wire \ula_in2[1]~output_o ;
wire \ula_in2[2]~output_o ;
wire \ula_in2[3]~output_o ;
wire \ula_in2[4]~output_o ;
wire \ula_in2[5]~output_o ;
wire \ula_in2[6]~output_o ;
wire \ula_in2[7]~output_o ;
wire \ula_in2[8]~output_o ;
wire \ula_in2[9]~output_o ;
wire \ula_in2[10]~output_o ;
wire \ula_in2[11]~output_o ;
wire \ula_in2[12]~output_o ;
wire \ula_in2[13]~output_o ;
wire \ula_in2[14]~output_o ;
wire \ula_in2[15]~output_o ;
wire \ula_in2[16]~output_o ;
wire \ula_in2[17]~output_o ;
wire \ula_in2[18]~output_o ;
wire \ula_in2[19]~output_o ;
wire \ula_in2[20]~output_o ;
wire \ula_in2[21]~output_o ;
wire \ula_in2[22]~output_o ;
wire \ula_in2[23]~output_o ;
wire \ula_in2[24]~output_o ;
wire \ula_in2[25]~output_o ;
wire \ula_in2[26]~output_o ;
wire \ula_in2[27]~output_o ;
wire \ula_in2[28]~output_o ;
wire \ula_in2[29]~output_o ;
wire \ula_in2[30]~output_o ;
wire \ula_in2[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \Imem|memoria_ROM~68_combout ;
wire \Imem|memoria_ROM~67_combout ;
wire \Imem|memoria_ROM~70_combout ;
wire \Imem|memoria_ROM~69_combout ;
wire \Imem|memoria_ROM~71_combout ;
wire \somador_pc4|somador_out[2]~1 ;
wire \somador_pc4|somador_out[3]~2_combout ;
wire \somador_pc4|somador_out[2]~0_combout ;
wire \pc|PC[2]~31 ;
wire \pc|PC[3]~32_combout ;
wire \Imem|memoria_ROM~50_combout ;
wire \Imem|memoria_ROM~53_combout ;
wire \Imem|memoria_ROM~54_combout ;
wire \Imem|memoria_ROM~52_combout ;
wire \Imem|memoria_ROM~55_combout ;
wire \Imem|memoria_ROM~56_combout ;
wire \Imem|memoria_ROM~57_combout ;
wire \Imem|memoria_ROM~51_combout ;
wire \Imem|memoria_ROM~62_combout ;
wire \Imem|memoria_ROM~58_combout ;
wire \Imem|memoria_ROM~59_combout ;
wire \Imem|memoria_ROM~60_combout ;
wire \Imem|memoria_ROM~61_combout ;
wire \Imem|memoria_ROM~63_combout ;
wire \uc|WideOr0~0_combout ;
wire \Imem|memoria_ROM~64_combout ;
wire \Imem|memoria_ROM~65_combout ;
wire \Imem|memoria_ROM~24_combout ;
wire \Imem|memoria_ROM~66_combout ;
wire \uc|WideOr0~1_combout ;
wire \uc|WideOr0~2_combout ;
wire \Imem|memoria_ROM~46_combout ;
wire \Imem|memoria_ROM~47_combout ;
wire \Imem|memoria_ROM~48_combout ;
wire \Imem|memoria_ROM~45_combout ;
wire \Imem|memoria_ROM~49_combout ;
wire \Imem|memoria_ROM~36_combout ;
wire \Imem|memoria_ROM~40_combout ;
wire \Imem|memoria_ROM~38_combout ;
wire \Imem|memoria_ROM~37_combout ;
wire \Imem|memoria_ROM~39_combout ;
wire \Imem|memoria_ROM~41_combout ;
wire \Imem|memoria_ROM~30_combout ;
wire \Imem|memoria_ROM~26_combout ;
wire \Imem|memoria_ROM~28_combout ;
wire \Imem|memoria_ROM~27_combout ;
wire \Imem|memoria_ROM~29_combout ;
wire \Imem|memoria_ROM~31_combout ;
wire \Imem|memoria_ROM~2_combout ;
wire \Imem|memoria_ROM~34_combout ;
wire \Imem|memoria_ROM~32_combout ;
wire \Imem|memoria_ROM~33_combout ;
wire \Imem|memoria_ROM~35_combout ;
wire \Regfile|Equal2~0_combout ;
wire \Imem|memoria_ROM~43_combout ;
wire \Imem|memoria_ROM~42_combout ;
wire \Imem|memoria_ROM~44_combout ;
wire \Regfile|ReadData2[0]~20_combout ;
wire \uc|Decoder0~0_combout ;
wire \uc|Decoder0~1_combout ;
wire \ULA_ctrl|Mux0~7_combout ;
wire \ULA_ctrl|Mux0~6_combout ;
wire \ULA_ctrl|Mux0~4_combout ;
wire \ULA_ctrl|Mux0~3_combout ;
wire \ULA_ctrl|Mux0~8_combout ;
wire \ULA_ctrl|Mux0~9_combout ;
wire \ULA_ctrl|Mux2~3_combout ;
wire \ULA_ctrl|Mux2~4_combout ;
wire \ULA_ctrl|Mux2~7_combout ;
wire \ULA_ctrl|Mux1~8_combout ;
wire \ULA_ctrl|Mux1~9_combout ;
wire \Imem|memoria_ROM~107_combout ;
wire \ULA_ctrl|Mux1~10_combout ;
wire \ULA_ctrl|Mux1~11_combout ;
wire \ULA_ctrl|Mux3~11_combout ;
wire \ULA_ctrl|Mux3~12_combout ;
wire \ULA_ctrl|Mux3~6_combout ;
wire \ULA_ctrl|Mux3~7_combout ;
wire \ULA_ctrl|Mux3~9_combout ;
wire \uc|WideOr2~0_combout ;
wire \Imem|memoria_ROM~16_combout ;
wire \Imem|memoria_ROM~17_combout ;
wire \Imem|memoria_ROM~3_combout ;
wire \Imem|memoria_ROM~18_combout ;
wire \Imem|memoria_ROM~19_combout ;
wire \Imem|memoria_ROM~20_combout ;
wire \Imem|memoria_ROM~4_combout ;
wire \Imem|memoria_ROM~14_combout ;
wire \Imem|memoria_ROM~15_combout ;
wire \Imem|memoria_ROM~10_combout ;
wire \Imem|memoria_ROM~11_combout ;
wire \Imem|memoria_ROM~12_combout ;
wire \Imem|memoria_ROM~13_combout ;
wire \Imem|memoria_ROM~5_combout ;
wire \Imem|memoria_ROM~6_combout ;
wire \Imem|memoria_ROM~7_combout ;
wire \Imem|memoria_ROM~8_combout ;
wire \Imem|memoria_ROM~9_combout ;
wire \Regfile|Equal1~0_combout ;
wire \Regfile|Equal1~1_combout ;
wire \ULA_ctrl|Mux3~10_combout ;
wire \ula|Mux28~2_combout ;
wire \ula|Mux28~19_combout ;
wire \D_mem|mem~162feeder_combout ;
wire \D_mem|mem~1675_combout ;
wire \D_mem|mem~1665_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \Imem|memoria_ROM~109_combout ;
wire \Imem|memoria_ROM~101_combout ;
wire \Imem|memoria_ROM~111_combout ;
wire \Imem|memoria_ROM~112_combout ;
wire \Imem|memoria_ROM~113_combout ;
wire \uc|Decoder0~3_combout ;
wire \uc|Decoder0~2_combout ;
wire \uc|Decoder0~5_combout ;
wire \uc|Decoder0~4_combout ;
wire \uc|Decoder0~6_combout ;
wire \Imem|memoria_ROM~104_combout ;
wire \Imem|memoria_ROM~102_combout ;
wire \Imem|memoria_ROM~103_combout ;
wire \Imem|memoria_ROM~105_combout ;
wire \uc|WideOr1~0_combout ;
wire \uc|WideOr1~1_combout ;
wire \Regfile|Decoder0~142_combout ;
wire \Regfile|Decoder0~143_combout ;
wire \Imem|memoria_ROM~106_combout ;
wire \Imem|memoria_ROM~108_combout ;
wire \Imem|memoria_ROM~110_combout ;
wire \mux_dest_reg|saida[2]~1_combout ;
wire \Imem|memoria_ROM~115_combout ;
wire \Imem|memoria_ROM~116_combout ;
wire \Imem|memoria_ROM~117_combout ;
wire \Imem|memoria_ROM~118_combout ;
wire \Imem|memoria_ROM~114_combout ;
wire \Imem|memoria_ROM~119_combout ;
wire \mux_dest_reg|saida[0]~0_combout ;
wire \Imem|memoria_ROM~99_combout ;
wire \Imem|memoria_ROM~97_combout ;
wire \Imem|memoria_ROM~96_combout ;
wire \Imem|memoria_ROM~98_combout ;
wire \Imem|memoria_ROM~100_combout ;
wire \mux_dest_reg|saida[4]~2_combout ;
wire \Regfile|Decoder0~146_combout ;
wire \Regfile|regs[21][31]~q ;
wire \Regfile|Decoder0~140_combout ;
wire \Regfile|Decoder0~164_combout ;
wire \mux_dest_reg|saida[1]~3_combout ;
wire \Regfile|Decoder0~145_combout ;
wire \Regfile|regs[29][31]~q ;
wire \Regfile|Decoder0~144_combout ;
wire \Regfile|regs[17][31]~q ;
wire \Regfile|Decoder0~163_combout ;
wire \Regfile|Decoder0~141_combout ;
wire \Regfile|regs[25][31]~q ;
wire \Regfile|ReadData2[31]~22_combout ;
wire \Regfile|ReadData2[31]~23_combout ;
wire \Regfile|Decoder0~149_combout ;
wire \Regfile|regs[20][31]~q ;
wire \Regfile|Decoder0~151_combout ;
wire \Regfile|regs[16][31]~q ;
wire \Regfile|ReadData2[31]~26_combout ;
wire \Regfile|Decoder0~166_combout ;
wire \Regfile|Decoder0~152_combout ;
wire \Regfile|regs[28][31]~q ;
wire \Regfile|ReadData2[31]~27_combout ;
wire \Regfile|Decoder0~31_combout ;
wire \Regfile|Decoder0~168_combout ;
wire \Regfile|regs[18][31]~q ;
wire \Regfile|Decoder0~19_combout ;
wire \Regfile|Decoder0~167_combout ;
wire \Regfile|regs[22][31]~q ;
wire \Regfile|ReadData2[31]~24_combout ;
wire \Regfile|Decoder0~148_combout ;
wire \Regfile|regs[30][31]~q ;
wire \Regfile|Decoder0~165_combout ;
wire \Regfile|Decoder0~147_combout ;
wire \Regfile|regs[26][31]~q ;
wire \Regfile|ReadData2[31]~25_combout ;
wire \Regfile|ReadData2[31]~28_combout ;
wire \Regfile|Decoder0~154_combout ;
wire \Regfile|regs[31][31]~q ;
wire \Regfile|Decoder0~170_combout ;
wire \Regfile|regs[23][31]~q ;
wire \Regfile|Decoder0~43_combout ;
wire \Regfile|Decoder0~169_combout ;
wire \Regfile|regs[19][31]~q ;
wire \Regfile|Decoder0~153_combout ;
wire \Regfile|regs[27][31]~q ;
wire \Regfile|ReadData2[31]~29_combout ;
wire \Regfile|ReadData2[31]~30_combout ;
wire \Regfile|ReadData2[31]~31_combout ;
wire \Regfile|Equal2~1_combout ;
wire \Regfile|regs[14][31]~feeder_combout ;
wire \Regfile|Decoder0~173_combout ;
wire \Regfile|regs[14][31]~q ;
wire \Regfile|regs[12][31]~feeder_combout ;
wire \Regfile|Decoder0~131_combout ;
wire \Regfile|Decoder0~176_combout ;
wire \Regfile|regs[12][31]~q ;
wire \Regfile|Decoder0~100_combout ;
wire \Regfile|Decoder0~174_combout ;
wire \Regfile|regs[13][31]~q ;
wire \Regfile|ReadData2[31]~39_combout ;
wire \Regfile|Decoder0~162_combout ;
wire \Regfile|regs[15][31]~q ;
wire \Regfile|ReadData2[31]~40_combout ;
wire \Regfile|regs[7][31]~feeder_combout ;
wire \Regfile|Decoder0~159_combout ;
wire \Regfile|regs[7][31]~q ;
wire \Regfile|Decoder0~156_combout ;
wire \Regfile|regs[6][31]~q ;
wire \Regfile|Decoder0~158_combout ;
wire \Regfile|regs[4][31]~q ;
wire \Regfile|regs[5][31]~feeder_combout ;
wire \Regfile|Decoder0~157_combout ;
wire \Regfile|regs[5][31]~q ;
wire \Regfile|ReadData2[31]~32_combout ;
wire \Regfile|ReadData2[31]~33_combout ;
wire \Regfile|regs[1][31]~feeder_combout ;
wire \Regfile|Decoder0~79_combout ;
wire \Regfile|Decoder0~172_combout ;
wire \Regfile|regs[1][31]~q ;
wire \Regfile|regs[3][31]~feeder_combout ;
wire \Regfile|Decoder0~160_combout ;
wire \Regfile|regs[3][31]~q ;
wire \Regfile|ReadData2[31]~36_combout ;
wire \Regfile|regs[2][31]~feeder_combout ;
wire \Regfile|Decoder0~161_combout ;
wire \Regfile|regs[2][31]~q ;
wire \Regfile|ReadData2[31]~37_combout ;
wire \Regfile|Decoder0~119_combout ;
wire \Regfile|Decoder0~175_combout ;
wire \Regfile|regs[11][31]~q ;
wire \Regfile|regs[10][31]~feeder_combout ;
wire \Regfile|Decoder0~67_combout ;
wire \Regfile|Decoder0~171_combout ;
wire \Regfile|regs[10][31]~q ;
wire \Regfile|Decoder0~155_combout ;
wire \Regfile|regs[8][31]~q ;
wire \Regfile|ReadData2[31]~34_combout ;
wire \Regfile|regs[9][31]~feeder_combout ;
wire \Regfile|Decoder0~177_combout ;
wire \Regfile|Decoder0~178_combout ;
wire \Regfile|regs[9][31]~q ;
wire \Regfile|ReadData2[31]~35_combout ;
wire \Regfile|ReadData2[31]~38_combout ;
wire \Regfile|ReadData2[31]~41_combout ;
wire \Regfile|ReadData2[31]~42_combout ;
wire \D_mem|mem~1679_combout ;
wire \D_mem|mem~1680_combout ;
wire \D_mem|mem~959_q ;
wire \D_mem|mem~1676_combout ;
wire \D_mem|mem~703_q ;
wire \D_mem|mem~831feeder_combout ;
wire \D_mem|mem~1673_combout ;
wire \D_mem|mem~1674_combout ;
wire \D_mem|mem~831_q ;
wire \D_mem|mem~1677_combout ;
wire \D_mem|mem~1678_combout ;
wire \D_mem|mem~575_q ;
wire \D_mem|mem~1644_combout ;
wire \D_mem|mem~1645_combout ;
wire \D_mem|mem~1691_combout ;
wire \D_mem|mem~1692_combout ;
wire \D_mem|mem~767_q ;
wire \D_mem|mem~1695_combout ;
wire \D_mem|mem~1696_combout ;
wire \D_mem|mem~1023_q ;
wire \D_mem|mem~895feeder_combout ;
wire \D_mem|mem~1689_combout ;
wire \D_mem|mem~1690_combout ;
wire \D_mem|mem~895_q ;
wire \D_mem|mem~1693_combout ;
wire \D_mem|mem~1694_combout ;
wire \D_mem|mem~639_q ;
wire \D_mem|mem~1651_combout ;
wire \D_mem|mem~1652_combout ;
wire \D_mem|mem~1685_combout ;
wire \D_mem|mem~1686_combout ;
wire \D_mem|mem~543_q ;
wire \D_mem|mem~671feeder_combout ;
wire \D_mem|mem~1681_combout ;
wire \D_mem|mem~1682_combout ;
wire \D_mem|mem~671_q ;
wire \D_mem|mem~1648_combout ;
wire \D_mem|mem~799feeder_combout ;
wire \D_mem|mem~1683_combout ;
wire \D_mem|mem~1684_combout ;
wire \D_mem|mem~799_q ;
wire \D_mem|mem~1687_combout ;
wire \D_mem|mem~1688_combout ;
wire \D_mem|mem~927_q ;
wire \D_mem|mem~1649_combout ;
wire \D_mem|mem~1667_combout ;
wire \D_mem|mem~1668_combout ;
wire \D_mem|mem~863_q ;
wire \D_mem|mem~1671_combout ;
wire \D_mem|mem~1672_combout ;
wire \D_mem|mem~991_q ;
wire \D_mem|mem~735feeder_combout ;
wire \D_mem|mem~1664_combout ;
wire \D_mem|mem~1666_combout ;
wire \D_mem|mem~735_q ;
wire \D_mem|mem~1669_combout ;
wire \D_mem|mem~1670_combout ;
wire \D_mem|mem~607_q ;
wire \D_mem|mem~1646_combout ;
wire \D_mem|mem~1647_combout ;
wire \D_mem|mem~1650_combout ;
wire \D_mem|mem~1653_combout ;
wire \D_mem|mem~255feeder_combout ;
wire \D_mem|mem~1704_combout ;
wire \D_mem|mem~255_q ;
wire \D_mem|mem~1702_combout ;
wire \D_mem|mem~223_q ;
wire \D_mem|mem~191feeder_combout ;
wire \D_mem|mem~191_q ;
wire \D_mem|mem~1703_combout ;
wire \D_mem|mem~159_q ;
wire \D_mem|mem~1654_combout ;
wire \D_mem|mem~1655_combout ;
wire \D_mem|mem~319feeder_combout ;
wire \D_mem|mem~1698_combout ;
wire \D_mem|mem~319_q ;
wire \D_mem|mem~1700_combout ;
wire \D_mem|mem~383_q ;
wire \D_mem|mem~1697_combout ;
wire \D_mem|mem~351_q ;
wire \D_mem|mem~1699_combout ;
wire \D_mem|mem~287_q ;
wire \D_mem|mem~1656_combout ;
wire \D_mem|mem~1657_combout ;
wire \D_mem|mem~63feeder_combout ;
wire \D_mem|mem~1706_combout ;
wire \D_mem|mem~63_q ;
wire \D_mem|mem~1708_combout ;
wire \D_mem|mem~127_q ;
wire \D_mem|mem~95feeder_combout ;
wire \D_mem|mem~1705_combout ;
wire \D_mem|mem~95_q ;
wire \D_mem|mem~1707_combout ;
wire \D_mem|mem~31_q ;
wire \D_mem|mem~1658_combout ;
wire \D_mem|mem~1659_combout ;
wire \D_mem|mem~1660_combout ;
wire \D_mem|mem~1712_combout ;
wire \D_mem|mem~511_q ;
wire \D_mem|mem~1710_combout ;
wire \D_mem|mem~479_q ;
wire \D_mem|mem~1709_combout ;
wire \D_mem|mem~447_q ;
wire \D_mem|mem~1711_combout ;
wire \D_mem|mem~415_q ;
wire \D_mem|mem~1661_combout ;
wire \D_mem|mem~1662_combout ;
wire \D_mem|mem~1663_combout ;
wire \D_mem|ReadData~31_combout ;
wire \mux_valor_write_data|saida[31]~1_combout ;
wire \Regfile|Decoder0~150_combout ;
wire \Regfile|regs[24][31]~q ;
wire \Regfile|ReadData1[31]~25_combout ;
wire \Regfile|ReadData1[31]~26_combout ;
wire \Regfile|ReadData1[31]~23_combout ;
wire \Regfile|ReadData1[31]~24_combout ;
wire \Regfile|ReadData1[31]~27_combout ;
wire \Regfile|ReadData1[31]~28_combout ;
wire \Regfile|ReadData1[31]~29_combout ;
wire \Regfile|ReadData1[31]~21_combout ;
wire \Regfile|ReadData1[31]~22_combout ;
wire \Regfile|ReadData1[31]~30_combout ;
wire \Regfile|ReadData1[31]~38_combout ;
wire \Regfile|ReadData1[31]~39_combout ;
wire \Regfile|ReadData1[31]~33_combout ;
wire \Regfile|ReadData1[31]~34_combout ;
wire \Regfile|ReadData1[31]~35_combout ;
wire \Regfile|ReadData1[31]~36_combout ;
wire \Regfile|ReadData1[31]~37_combout ;
wire \Regfile|ReadData1[31]~31_combout ;
wire \Regfile|ReadData1[31]~32_combout ;
wire \Regfile|ReadData1[31]~40_combout ;
wire \Regfile|ReadData1[31]~41_combout ;
wire \mux_in_2_ALU|saida[31]~1_combout ;
wire \ula|Mux0~8_combout ;
wire \D_mem|mem~382feeder_combout ;
wire \D_mem|mem~382_q ;
wire \D_mem|mem~318feeder_combout ;
wire \D_mem|mem~318_q ;
wire \D_mem|mem~286_q ;
wire \D_mem|mem~1634_combout ;
wire \D_mem|mem~350_q ;
wire \D_mem|mem~1635_combout ;
wire \D_mem|mem~510_q ;
wire \D_mem|mem~446_q ;
wire \D_mem|mem~478feeder_combout ;
wire \D_mem|mem~478_q ;
wire \D_mem|mem~414_q ;
wire \D_mem|mem~1641_combout ;
wire \D_mem|mem~1642_combout ;
wire \D_mem|mem~190feeder_combout ;
wire \D_mem|mem~190_q ;
wire \D_mem|mem~254_q ;
wire \D_mem|mem~222_q ;
wire \D_mem|mem~158_q ;
wire \D_mem|mem~1636_combout ;
wire \D_mem|mem~1637_combout ;
wire \D_mem|mem~94feeder_combout ;
wire \D_mem|mem~94_q ;
wire \D_mem|mem~126_q ;
wire \D_mem|mem~62_q ;
wire \D_mem|mem~30feeder_combout ;
wire \D_mem|mem~30_q ;
wire \D_mem|mem~1638_combout ;
wire \D_mem|mem~1639_combout ;
wire \D_mem|mem~1640_combout ;
wire \D_mem|mem~1643_combout ;
wire \D_mem|mem~990_q ;
wire \D_mem|mem~734_q ;
wire \D_mem|mem~862feeder_combout ;
wire \D_mem|mem~862_q ;
wire \D_mem|mem~606_q ;
wire \D_mem|mem~1624_combout ;
wire \D_mem|mem~1625_combout ;
wire \D_mem|mem~670_q ;
wire \D_mem|mem~798_q ;
wire \D_mem|mem~542_q ;
wire \D_mem|mem~1628_combout ;
wire \D_mem|mem~926_q ;
wire \D_mem|mem~1629_combout ;
wire \D_mem|mem~830_q ;
wire \D_mem|mem~958_q ;
wire \D_mem|mem~702_q ;
wire \D_mem|mem~574_q ;
wire \D_mem|mem~1626_combout ;
wire \D_mem|mem~1627_combout ;
wire \D_mem|mem~1630_combout ;
wire \D_mem|mem~894_q ;
wire \D_mem|mem~766_q ;
wire \D_mem|mem~638_q ;
wire \D_mem|mem~1631_combout ;
wire \D_mem|mem~1022_q ;
wire \D_mem|mem~1632_combout ;
wire \D_mem|mem~1633_combout ;
wire \D_mem|ReadData~30_combout ;
wire \Regfile|regs[25][30]~q ;
wire \Regfile|regs[29][30]~q ;
wire \Regfile|regs[21][30]~q ;
wire \Regfile|regs[17][30]~q ;
wire \Regfile|ReadData1[30]~42_combout ;
wire \Regfile|ReadData1[30]~43_combout ;
wire \Regfile|regs[19][30]~feeder_combout ;
wire \Regfile|regs[19][30]~q ;
wire \Regfile|regs[23][30]~feeder_combout ;
wire \Regfile|regs[23][30]~q ;
wire \Regfile|ReadData1[30]~49_combout ;
wire \Regfile|regs[31][30]~feeder_combout ;
wire \Regfile|regs[31][30]~q ;
wire \Regfile|regs[27][30]~feeder_combout ;
wire \Regfile|regs[27][30]~q ;
wire \Regfile|ReadData1[30]~50_combout ;
wire \Regfile|regs[22][30]~feeder_combout ;
wire \Regfile|regs[22][30]~q ;
wire \Regfile|regs[30][30]~q ;
wire \Regfile|regs[26][30]~feeder_combout ;
wire \Regfile|regs[26][30]~q ;
wire \Regfile|regs[18][30]~q ;
wire \Regfile|ReadData1[30]~44_combout ;
wire \Regfile|ReadData1[30]~45_combout ;
wire \Regfile|regs[20][30]~q ;
wire \Regfile|regs[28][30]~q ;
wire \Regfile|regs[24][30]~q ;
wire \Regfile|regs[16][30]~q ;
wire \Regfile|ReadData1[30]~46_combout ;
wire \Regfile|ReadData1[30]~47_combout ;
wire \Regfile|ReadData1[30]~48_combout ;
wire \Regfile|ReadData1[30]~51_combout ;
wire \Regfile|regs[15][30]~q ;
wire \Regfile|regs[14][30]~q ;
wire \Regfile|regs[13][30]~q ;
wire \Regfile|regs[12][30]~q ;
wire \Regfile|ReadData1[30]~59_combout ;
wire \Regfile|ReadData1[30]~60_combout ;
wire \Regfile|regs[9][30]~q ;
wire \Regfile|regs[10][30]~q ;
wire \Regfile|regs[8][30]~q ;
wire \Regfile|ReadData1[30]~52_combout ;
wire \Regfile|ReadData1[30]~53_combout ;
wire \Regfile|regs[2][30]~q ;
wire \Regfile|regs[3][30]~feeder_combout ;
wire \Regfile|regs[3][30]~q ;
wire \Regfile|regs[1][30]~q ;
wire \Regfile|ReadData1[30]~56_combout ;
wire \Regfile|ReadData1[30]~57_combout ;
wire \Regfile|regs[4][30]~feeder_combout ;
wire \Regfile|regs[4][30]~q ;
wire \Regfile|regs[5][30]~feeder_combout ;
wire \Regfile|regs[5][30]~q ;
wire \Regfile|ReadData1[30]~54_combout ;
wire \Regfile|regs[7][30]~feeder_combout ;
wire \Regfile|regs[7][30]~q ;
wire \Regfile|regs[6][30]~q ;
wire \Regfile|ReadData1[30]~55_combout ;
wire \Regfile|ReadData1[30]~58_combout ;
wire \Regfile|ReadData1[30]~61_combout ;
wire \Regfile|ReadData1[30]~62_combout ;
wire \ula|Mux1~17_combout ;
wire \Regfile|regs[21][3]~q ;
wire \Regfile|regs[29][3]~q ;
wire \Regfile|regs[25][3]~q ;
wire \Regfile|regs[17][3]~q ;
wire \Regfile|ReadData2[3]~620_combout ;
wire \Regfile|ReadData2[3]~621_combout ;
wire \Regfile|regs[31][3]~q ;
wire \Regfile|regs[23][3]~q ;
wire \Regfile|regs[27][3]~q ;
wire \Regfile|regs[19][3]~q ;
wire \Regfile|ReadData2[3]~627_combout ;
wire \Regfile|ReadData2[3]~628_combout ;
wire \Regfile|regs[24][3]~q ;
wire \Regfile|regs[20][3]~q ;
wire \Regfile|regs[16][3]~q ;
wire \Regfile|ReadData2[3]~624_combout ;
wire \Regfile|regs[28][3]~q ;
wire \Regfile|ReadData2[3]~625_combout ;
wire \Regfile|regs[26][3]~q ;
wire \Regfile|regs[30][3]~q ;
wire \Regfile|regs[22][3]~q ;
wire \Regfile|regs[18][3]~q ;
wire \Regfile|ReadData2[3]~622_combout ;
wire \Regfile|ReadData2[3]~623_combout ;
wire \Regfile|ReadData2[3]~626_combout ;
wire \Regfile|ReadData2[3]~629_combout ;
wire \Regfile|regs[14][3]~q ;
wire \Regfile|regs[12][3]~q ;
wire \Regfile|regs[13][3]~feeder_combout ;
wire \Regfile|regs[13][3]~q ;
wire \Regfile|ReadData2[3]~617_combout ;
wire \Regfile|ReadData2[3]~618_combout ;
wire \Regfile|regs[9][3]~q ;
wire \Regfile|regs[11][3]~q ;
wire \Regfile|regs[10][3]~q ;
wire \Regfile|regs[8][3]~q ;
wire \Regfile|ReadData2[3]~612_combout ;
wire \Regfile|ReadData2[3]~613_combout ;
wire \Regfile|regs[2][3]~q ;
wire \Regfile|regs[3][3]~q ;
wire \Regfile|regs[1][3]~feeder_combout ;
wire \Regfile|regs[1][3]~q ;
wire \Regfile|ReadData2[3]~614_combout ;
wire \Regfile|ReadData2[3]~615_combout ;
wire \Regfile|ReadData2[3]~616_combout ;
wire \Regfile|regs[6][3]~feeder_combout ;
wire \Regfile|regs[6][3]~q ;
wire \Regfile|regs[7][3]~q ;
wire \Regfile|regs[5][3]~q ;
wire \Regfile|regs[4][3]~q ;
wire \Regfile|ReadData2[3]~610_combout ;
wire \Regfile|ReadData2[3]~611_combout ;
wire \Regfile|ReadData2[3]~619_combout ;
wire \Regfile|ReadData2[3]~630_combout ;
wire \mux_in_2_ALU|saida[3]~29_combout ;
wire \ula|ShiftRight0~46_combout ;
wire \Regfile|regs[14][0]~q ;
wire \Regfile|regs[15][0]~feeder_combout ;
wire \Regfile|regs[15][0]~q ;
wire \Regfile|regs[13][0]~q ;
wire \Regfile|regs[12][0]~q ;
wire \Regfile|ReadData2[0]~7_combout ;
wire \Regfile|ReadData2[0]~8_combout ;
wire \Regfile|regs[9][0]~q ;
wire \Regfile|regs[10][0]~q ;
wire \Regfile|regs[8][0]~q ;
wire \Regfile|ReadData2[0]~0_combout ;
wire \Regfile|ReadData2[0]~1_combout ;
wire \Regfile|regs[2][0]~q ;
wire \Regfile|regs[1][0]~q ;
wire \Regfile|regs[3][0]~feeder_combout ;
wire \Regfile|regs[3][0]~q ;
wire \Regfile|ReadData2[0]~4_combout ;
wire \Regfile|ReadData2[0]~5_combout ;
wire \Regfile|regs[6][0]~q ;
wire \Regfile|regs[5][0]~feeder_combout ;
wire \Regfile|regs[5][0]~q ;
wire \Regfile|regs[4][0]~q ;
wire \Regfile|ReadData2[0]~2_combout ;
wire \Regfile|regs[7][0]~q ;
wire \Regfile|ReadData2[0]~3_combout ;
wire \Regfile|ReadData2[0]~6_combout ;
wire \Regfile|ReadData2[0]~9_combout ;
wire \Regfile|regs[19][0]~feeder_combout ;
wire \Regfile|regs[19][0]~q ;
wire \Regfile|regs[27][0]~feeder_combout ;
wire \Regfile|regs[27][0]~q ;
wire \Regfile|regs[31][0]~feeder_combout ;
wire \Regfile|regs[31][0]~q ;
wire \Regfile|regs[23][0]~q ;
wire \Regfile|ReadData2[0]~17_combout ;
wire \Regfile|ReadData2[0]~18_combout ;
wire \Regfile|regs[17][0]~q ;
wire \Regfile|regs[25][0]~q ;
wire \Regfile|regs[29][0]~q ;
wire \Regfile|regs[21][0]~q ;
wire \Regfile|ReadData2[0]~10_combout ;
wire \Regfile|ReadData2[0]~11_combout ;
wire \Regfile|regs[28][0]~feeder_combout ;
wire \Regfile|regs[28][0]~q ;
wire \Regfile|regs[20][0]~q ;
wire \Regfile|regs[24][0]~q ;
wire \Regfile|regs[16][0]~feeder_combout ;
wire \Regfile|regs[16][0]~q ;
wire \Regfile|ReadData2[0]~14_combout ;
wire \Regfile|ReadData2[0]~15_combout ;
wire \Regfile|regs[22][0]~q ;
wire \Regfile|regs[30][0]~feeder_combout ;
wire \Regfile|regs[30][0]~q ;
wire \Regfile|regs[18][0]~q ;
wire \Regfile|regs[26][0]~q ;
wire \Regfile|ReadData2[0]~12_combout ;
wire \Regfile|ReadData2[0]~13_combout ;
wire \Regfile|ReadData2[0]~16_combout ;
wire \Regfile|ReadData2[0]~19_combout ;
wire \Regfile|ReadData2[0]~21_combout ;
wire \mux_in_2_ALU|saida[0]~0_combout ;
wire \Regfile|ReadData1[3]~616_combout ;
wire \Regfile|ReadData1[3]~617_combout ;
wire \Regfile|ReadData1[3]~609_combout ;
wire \Regfile|ReadData1[3]~610_combout ;
wire \Regfile|ReadData1[3]~611_combout ;
wire \Regfile|ReadData1[3]~612_combout ;
wire \Regfile|ReadData1[3]~613_combout ;
wire \Regfile|ReadData1[3]~614_combout ;
wire \Regfile|ReadData1[3]~615_combout ;
wire \Regfile|ReadData1[3]~618_combout ;
wire \Regfile|ReadData1[3]~674_combout ;
wire \Regfile|regs[14][5]~q ;
wire \Regfile|regs[15][5]~q ;
wire \Regfile|regs[12][5]~q ;
wire \Regfile|regs[13][5]~feeder_combout ;
wire \Regfile|regs[13][5]~q ;
wire \Regfile|ReadData1[5]~584_combout ;
wire \Regfile|ReadData1[5]~585_combout ;
wire \Regfile|regs[7][5]~q ;
wire \Regfile|regs[6][5]~q ;
wire \Regfile|regs[4][5]~q ;
wire \Regfile|regs[5][5]~q ;
wire \Regfile|ReadData1[5]~577_combout ;
wire \Regfile|ReadData1[5]~578_combout ;
wire \Regfile|regs[2][5]~q ;
wire \Regfile|regs[3][5]~q ;
wire \Regfile|regs[1][5]~q ;
wire \Regfile|ReadData1[5]~581_combout ;
wire \Regfile|ReadData1[5]~582_combout ;
wire \Regfile|regs[11][5]~q ;
wire \Regfile|regs[9][5]~q ;
wire \Regfile|regs[8][5]~q ;
wire \Regfile|regs[10][5]~q ;
wire \Regfile|ReadData1[5]~579_combout ;
wire \Regfile|ReadData1[5]~580_combout ;
wire \Regfile|ReadData1[5]~583_combout ;
wire \Regfile|ReadData1[5]~586_combout ;
wire \Regfile|ReadData1[5]~587_combout ;
wire \ula|Mux27~15_combout ;
wire \Regfile|ReadData2[5]~575_combout ;
wire \Regfile|ReadData2[5]~576_combout ;
wire \Regfile|ReadData2[5]~568_combout ;
wire \Regfile|ReadData2[5]~569_combout ;
wire \Regfile|ReadData2[5]~572_combout ;
wire \Regfile|ReadData2[5]~573_combout ;
wire \Regfile|ReadData2[5]~570_combout ;
wire \Regfile|ReadData2[5]~571_combout ;
wire \Regfile|ReadData2[5]~574_combout ;
wire \Regfile|ReadData2[5]~577_combout ;
wire \Regfile|regs[24][5]~q ;
wire \Regfile|regs[28][5]~q ;
wire \Regfile|regs[20][5]~q ;
wire \Regfile|regs[16][5]~q ;
wire \Regfile|ReadData2[5]~582_combout ;
wire \Regfile|ReadData2[5]~583_combout ;
wire \Regfile|regs[26][5]~q ;
wire \Regfile|regs[30][5]~q ;
wire \Regfile|regs[22][5]~q ;
wire \Regfile|regs[18][5]~q ;
wire \Regfile|ReadData2[5]~580_combout ;
wire \Regfile|ReadData2[5]~581_combout ;
wire \Regfile|ReadData2[5]~584_combout ;
wire \Regfile|regs[23][5]~q ;
wire \Regfile|regs[31][5]~q ;
wire \Regfile|regs[27][5]~q ;
wire \Regfile|regs[19][5]~q ;
wire \Regfile|ReadData2[5]~585_combout ;
wire \Regfile|ReadData2[5]~586_combout ;
wire \Regfile|regs[21][5]~feeder_combout ;
wire \Regfile|regs[21][5]~q ;
wire \Regfile|regs[25][5]~feeder_combout ;
wire \Regfile|regs[25][5]~q ;
wire \Regfile|regs[17][5]~q ;
wire \Regfile|ReadData2[5]~578_combout ;
wire \Regfile|ReadData2[5]~579_combout ;
wire \Regfile|ReadData2[5]~587_combout ;
wire \Regfile|ReadData2[5]~588_combout ;
wire \mux_in_2_ALU|saida[5]~27_combout ;
wire \ula|Mux26~0_combout ;
wire \Regfile|regs[9][4]~q ;
wire \Regfile|regs[8][4]~feeder_combout ;
wire \Regfile|regs[8][4]~q ;
wire \Regfile|regs[10][4]~q ;
wire \Regfile|ReadData1[4]~598_combout ;
wire \Regfile|ReadData1[4]~599_combout ;
wire \Regfile|regs[2][4]~feeder_combout ;
wire \Regfile|regs[2][4]~q ;
wire \Regfile|regs[1][4]~q ;
wire \Regfile|regs[3][4]~q ;
wire \Regfile|ReadData1[4]~602_combout ;
wire \Regfile|ReadData1[4]~603_combout ;
wire \Regfile|regs[6][4]~q ;
wire \Regfile|regs[7][4]~q ;
wire \Regfile|regs[5][4]~q ;
wire \Regfile|regs[4][4]~q ;
wire \Regfile|ReadData1[4]~600_combout ;
wire \Regfile|ReadData1[4]~601_combout ;
wire \Regfile|ReadData1[4]~604_combout ;
wire \Regfile|regs[14][4]~q ;
wire \Regfile|regs[15][4]~q ;
wire \Regfile|regs[13][4]~q ;
wire \Regfile|regs[12][4]~q ;
wire \Regfile|ReadData1[4]~605_combout ;
wire \Regfile|ReadData1[4]~606_combout ;
wire \Regfile|ReadData1[4]~607_combout ;
wire \Regfile|regs[25][4]~feeder_combout ;
wire \Regfile|regs[25][4]~q ;
wire \Regfile|regs[29][4]~q ;
wire \Regfile|regs[21][4]~feeder_combout ;
wire \Regfile|regs[21][4]~q ;
wire \Regfile|regs[17][4]~q ;
wire \Regfile|ReadData1[4]~588_combout ;
wire \Regfile|ReadData1[4]~589_combout ;
wire \Regfile|regs[28][4]~feeder_combout ;
wire \Regfile|regs[28][4]~q ;
wire \Regfile|regs[20][4]~feeder_combout ;
wire \Regfile|regs[20][4]~q ;
wire \Regfile|regs[16][4]~q ;
wire \Regfile|regs[24][4]~q ;
wire \Regfile|ReadData1[4]~592_combout ;
wire \Regfile|ReadData1[4]~593_combout ;
wire \Regfile|regs[30][4]~q ;
wire \Regfile|regs[22][4]~q ;
wire \Regfile|regs[26][4]~q ;
wire \Regfile|regs[18][4]~q ;
wire \Regfile|ReadData1[4]~590_combout ;
wire \Regfile|ReadData1[4]~591_combout ;
wire \Regfile|ReadData1[4]~594_combout ;
wire \Regfile|regs[27][4]~feeder_combout ;
wire \Regfile|regs[27][4]~q ;
wire \Regfile|regs[31][4]~q ;
wire \Regfile|regs[23][4]~q ;
wire \Regfile|regs[19][4]~q ;
wire \Regfile|ReadData1[4]~595_combout ;
wire \Regfile|ReadData1[4]~596_combout ;
wire \Regfile|ReadData1[4]~597_combout ;
wire \Regfile|ReadData1[4]~608_combout ;
wire \Regfile|regs[14][2]~q ;
wire \Regfile|regs[12][2]~q ;
wire \Regfile|regs[13][2]~feeder_combout ;
wire \Regfile|regs[13][2]~q ;
wire \Regfile|ReadData1[2]~647_combout ;
wire \Regfile|ReadData1[2]~648_combout ;
wire \Regfile|regs[11][2]~feeder_combout ;
wire \Regfile|regs[11][2]~q ;
wire \Regfile|regs[9][2]~q ;
wire \Regfile|regs[8][2]~feeder_combout ;
wire \Regfile|regs[8][2]~q ;
wire \Regfile|regs[10][2]~q ;
wire \Regfile|ReadData1[2]~640_combout ;
wire \Regfile|ReadData1[2]~641_combout ;
wire \Regfile|regs[7][2]~q ;
wire \Regfile|regs[6][2]~q ;
wire \Regfile|regs[4][2]~q ;
wire \Regfile|regs[5][2]~q ;
wire \Regfile|ReadData1[2]~642_combout ;
wire \Regfile|ReadData1[2]~643_combout ;
wire \Regfile|regs[2][2]~q ;
wire \Regfile|regs[1][2]~q ;
wire \Regfile|regs[3][2]~q ;
wire \Regfile|ReadData1[2]~644_combout ;
wire \Regfile|ReadData1[2]~645_combout ;
wire \Regfile|ReadData1[2]~646_combout ;
wire \Regfile|ReadData1[2]~649_combout ;
wire \Regfile|regs[27][2]~feeder_combout ;
wire \Regfile|regs[27][2]~q ;
wire \Regfile|regs[31][2]~q ;
wire \Regfile|regs[23][2]~feeder_combout ;
wire \Regfile|regs[23][2]~q ;
wire \Regfile|regs[19][2]~q ;
wire \Regfile|ReadData1[2]~637_combout ;
wire \Regfile|ReadData1[2]~638_combout ;
wire \Regfile|regs[29][2]~q ;
wire \Regfile|regs[17][2]~q ;
wire \Regfile|regs[21][2]~q ;
wire \Regfile|ReadData1[2]~630_combout ;
wire \Regfile|regs[25][2]~q ;
wire \Regfile|ReadData1[2]~631_combout ;
wire \Regfile|regs[30][2]~q ;
wire \Regfile|regs[22][2]~q ;
wire \Regfile|regs[18][2]~q ;
wire \Regfile|regs[26][2]~q ;
wire \Regfile|ReadData1[2]~632_combout ;
wire \Regfile|ReadData1[2]~633_combout ;
wire \Regfile|regs[28][2]~q ;
wire \Regfile|regs[20][2]~q ;
wire \Regfile|regs[16][2]~q ;
wire \Regfile|regs[24][2]~q ;
wire \Regfile|ReadData1[2]~634_combout ;
wire \Regfile|ReadData1[2]~635_combout ;
wire \Regfile|ReadData1[2]~636_combout ;
wire \Regfile|ReadData1[2]~639_combout ;
wire \Regfile|ReadData1[2]~650_combout ;
wire \Regfile|regs[14][1]~q ;
wire \Regfile|regs[15][1]~q ;
wire \Regfile|regs[12][1]~q ;
wire \Regfile|regs[13][1]~feeder_combout ;
wire \Regfile|regs[13][1]~q ;
wire \Regfile|ReadData1[1]~668_combout ;
wire \Regfile|ReadData1[1]~669_combout ;
wire \Regfile|regs[6][1]~q ;
wire \Regfile|regs[4][1]~feeder_combout ;
wire \Regfile|regs[4][1]~q ;
wire \Regfile|regs[5][1]~feeder_combout ;
wire \Regfile|regs[5][1]~q ;
wire \Regfile|ReadData1[1]~661_combout ;
wire \Regfile|ReadData1[1]~662_combout ;
wire \Regfile|regs[9][1]~feeder_combout ;
wire \Regfile|regs[9][1]~q ;
wire \Regfile|regs[8][1]~feeder_combout ;
wire \Regfile|regs[8][1]~q ;
wire \Regfile|regs[10][1]~feeder_combout ;
wire \Regfile|regs[10][1]~q ;
wire \Regfile|regs[11][1]~feeder_combout ;
wire \Regfile|regs[11][1]~q ;
wire \Regfile|ReadData1[1]~663_combout ;
wire \Regfile|ReadData1[1]~664_combout ;
wire \Regfile|regs[2][1]~q ;
wire \Regfile|regs[3][1]~feeder_combout ;
wire \Regfile|regs[3][1]~q ;
wire \Regfile|regs[1][1]~feeder_combout ;
wire \Regfile|regs[1][1]~q ;
wire \Regfile|ReadData1[1]~665_combout ;
wire \Regfile|ReadData1[1]~666_combout ;
wire \Regfile|ReadData1[1]~667_combout ;
wire \Regfile|ReadData1[1]~670_combout ;
wire \Regfile|regs[17][1]~q ;
wire \Regfile|regs[25][1]~q ;
wire \Regfile|ReadData1[1]~651_combout ;
wire \Regfile|regs[29][1]~q ;
wire \Regfile|regs[21][1]~q ;
wire \Regfile|ReadData1[1]~652_combout ;
wire \Regfile|regs[31][1]~q ;
wire \Regfile|regs[23][1]~feeder_combout ;
wire \Regfile|regs[23][1]~q ;
wire \Regfile|regs[27][1]~feeder_combout ;
wire \Regfile|regs[27][1]~q ;
wire \Regfile|regs[19][1]~q ;
wire \Regfile|ReadData1[1]~658_combout ;
wire \Regfile|ReadData1[1]~659_combout ;
wire \Regfile|regs[16][1]~feeder_combout ;
wire \Regfile|regs[16][1]~q ;
wire \Regfile|regs[24][1]~q ;
wire \Regfile|regs[20][1]~feeder_combout ;
wire \Regfile|regs[20][1]~q ;
wire \Regfile|regs[28][1]~feeder_combout ;
wire \Regfile|regs[28][1]~q ;
wire \Regfile|ReadData1[1]~655_combout ;
wire \Regfile|ReadData1[1]~656_combout ;
wire \Regfile|regs[18][1]~q ;
wire \Regfile|regs[26][1]~feeder_combout ;
wire \Regfile|regs[26][1]~q ;
wire \Regfile|regs[30][1]~feeder_combout ;
wire \Regfile|regs[30][1]~q ;
wire \Regfile|regs[22][1]~q ;
wire \Regfile|ReadData1[1]~653_combout ;
wire \Regfile|ReadData1[1]~654_combout ;
wire \Regfile|ReadData1[1]~657_combout ;
wire \Regfile|ReadData1[1]~660_combout ;
wire \Regfile|ReadData1[1]~671_combout ;
wire \ula|Add1~1 ;
wire \ula|Add1~3 ;
wire \ula|Add1~5 ;
wire \ula|Add1~7 ;
wire \ula|Add1~9 ;
wire \ula|Add1~10_combout ;
wire \ula|Mux28~18_combout ;
wire \ula|Mux27~7_combout ;
wire \Regfile|regs[29][29]~q ;
wire \Regfile|regs[25][29]~q ;
wire \Regfile|regs[17][29]~q ;
wire \Regfile|ReadData2[29]~64_combout ;
wire \Regfile|ReadData2[29]~65_combout ;
wire \Regfile|regs[31][29]~q ;
wire \Regfile|regs[23][29]~q ;
wire \Regfile|regs[27][29]~feeder_combout ;
wire \Regfile|regs[27][29]~q ;
wire \Regfile|regs[19][29]~feeder_combout ;
wire \Regfile|regs[19][29]~q ;
wire \Regfile|ReadData2[29]~71_combout ;
wire \Regfile|ReadData2[29]~72_combout ;
wire \Regfile|regs[30][29]~q ;
wire \Regfile|regs[18][29]~q ;
wire \Regfile|regs[22][29]~q ;
wire \Regfile|ReadData2[29]~66_combout ;
wire \Regfile|regs[26][29]~q ;
wire \Regfile|ReadData2[29]~67_combout ;
wire \Regfile|regs[28][29]~q ;
wire \Regfile|regs[24][29]~q ;
wire \Regfile|regs[16][29]~q ;
wire \Regfile|regs[20][29]~q ;
wire \Regfile|ReadData2[29]~68_combout ;
wire \Regfile|ReadData2[29]~69_combout ;
wire \Regfile|ReadData2[29]~70_combout ;
wire \Regfile|ReadData2[29]~73_combout ;
wire \Regfile|regs[15][29]~feeder_combout ;
wire \Regfile|regs[15][29]~q ;
wire \Regfile|regs[14][29]~feeder_combout ;
wire \Regfile|regs[14][29]~q ;
wire \Regfile|regs[12][29]~feeder_combout ;
wire \Regfile|regs[12][29]~q ;
wire \Regfile|regs[13][29]~q ;
wire \Regfile|ReadData2[29]~81_combout ;
wire \Regfile|ReadData2[29]~82_combout ;
wire \Regfile|regs[6][29]~q ;
wire \Regfile|regs[7][29]~q ;
wire \Regfile|regs[4][29]~q ;
wire \Regfile|regs[5][29]~q ;
wire \Regfile|ReadData2[29]~74_combout ;
wire \Regfile|ReadData2[29]~75_combout ;
wire \Regfile|regs[11][29]~q ;
wire \Regfile|regs[9][29]~q ;
wire \Regfile|regs[10][29]~q ;
wire \Regfile|regs[8][29]~q ;
wire \Regfile|ReadData2[29]~76_combout ;
wire \Regfile|ReadData2[29]~77_combout ;
wire \Regfile|regs[2][29]~q ;
wire \Regfile|regs[3][29]~q ;
wire \Regfile|regs[1][29]~q ;
wire \Regfile|ReadData2[29]~78_combout ;
wire \Regfile|ReadData2[29]~79_combout ;
wire \Regfile|ReadData2[29]~80_combout ;
wire \Regfile|ReadData2[29]~83_combout ;
wire \Regfile|ReadData2[29]~84_combout ;
wire \D_mem|mem~253_q ;
wire \D_mem|mem~221_q ;
wire \D_mem|mem~189_q ;
wire \D_mem|mem~157_q ;
wire \D_mem|mem~1614_combout ;
wire \D_mem|mem~1615_combout ;
wire \D_mem|mem~317_q ;
wire \D_mem|mem~381_q ;
wire \D_mem|mem~349feeder_combout ;
wire \D_mem|mem~349_q ;
wire \D_mem|mem~285_q ;
wire \D_mem|mem~1616_combout ;
wire \D_mem|mem~1617_combout ;
wire \D_mem|mem~61feeder_combout ;
wire \D_mem|mem~61_q ;
wire \D_mem|mem~125_q ;
wire \D_mem|mem~93feeder_combout ;
wire \D_mem|mem~93_q ;
wire \D_mem|mem~29_q ;
wire \D_mem|mem~1618_combout ;
wire \D_mem|mem~1619_combout ;
wire \D_mem|mem~1620_combout ;
wire \D_mem|mem~509_q ;
wire \D_mem|mem~477_q ;
wire \D_mem|mem~445_q ;
wire \D_mem|mem~413_q ;
wire \D_mem|mem~1621_combout ;
wire \D_mem|mem~1622_combout ;
wire \D_mem|mem~1623_combout ;
wire \D_mem|mem~765_q ;
wire \D_mem|mem~1021_q ;
wire \D_mem|mem~893_q ;
wire \D_mem|mem~637_q ;
wire \D_mem|mem~1611_combout ;
wire \D_mem|mem~1612_combout ;
wire \D_mem|mem~957_q ;
wire \D_mem|mem~701_q ;
wire \D_mem|mem~829feeder_combout ;
wire \D_mem|mem~829_q ;
wire \D_mem|mem~573feeder_combout ;
wire \D_mem|mem~573_q ;
wire \D_mem|mem~1604_combout ;
wire \D_mem|mem~1605_combout ;
wire \D_mem|mem~797feeder_combout ;
wire \D_mem|mem~797_q ;
wire \D_mem|mem~925_q ;
wire \D_mem|mem~669feeder_combout ;
wire \D_mem|mem~669_q ;
wire \D_mem|mem~541_q ;
wire \D_mem|mem~1608_combout ;
wire \D_mem|mem~1609_combout ;
wire \D_mem|mem~861feeder_combout ;
wire \D_mem|mem~861_q ;
wire \D_mem|mem~605_q ;
wire \D_mem|mem~733_q ;
wire \D_mem|mem~1606_combout ;
wire \D_mem|mem~989_q ;
wire \D_mem|mem~1607_combout ;
wire \D_mem|mem~1610_combout ;
wire \D_mem|mem~1613_combout ;
wire \D_mem|ReadData~29_combout ;
wire \mux_in_2_ALU|saida[29]~3_combout ;
wire \Regfile|ReadData1[29]~80_combout ;
wire \Regfile|ReadData1[29]~81_combout ;
wire \Regfile|ReadData1[29]~75_combout ;
wire \Regfile|ReadData1[29]~76_combout ;
wire \Regfile|ReadData1[29]~77_combout ;
wire \Regfile|ReadData1[29]~78_combout ;
wire \Regfile|ReadData1[29]~79_combout ;
wire \Regfile|ReadData1[29]~73_combout ;
wire \Regfile|ReadData1[29]~74_combout ;
wire \Regfile|ReadData1[29]~82_combout ;
wire \Regfile|ReadData1[29]~83_combout ;
wire \D_mem|mem~444feeder_combout ;
wire \D_mem|mem~444_q ;
wire \D_mem|mem~508_q ;
wire \D_mem|mem~476feeder_combout ;
wire \D_mem|mem~476_q ;
wire \D_mem|mem~412_q ;
wire \D_mem|mem~1601_combout ;
wire \D_mem|mem~1602_combout ;
wire \D_mem|mem~380feeder_combout ;
wire \D_mem|mem~380_q ;
wire \D_mem|mem~348_q ;
wire \D_mem|mem~316_q ;
wire \D_mem|mem~284_q ;
wire \D_mem|mem~1594_combout ;
wire \D_mem|mem~1595_combout ;
wire \D_mem|mem~188_q ;
wire \D_mem|mem~252_q ;
wire \D_mem|mem~220_q ;
wire \D_mem|mem~156_q ;
wire \D_mem|mem~1596_combout ;
wire \D_mem|mem~1597_combout ;
wire \D_mem|mem~124feeder_combout ;
wire \D_mem|mem~124_q ;
wire \D_mem|mem~92feeder_combout ;
wire \D_mem|mem~92_q ;
wire \D_mem|mem~60feeder_combout ;
wire \D_mem|mem~60_q ;
wire \D_mem|mem~28_q ;
wire \D_mem|mem~1598_combout ;
wire \D_mem|mem~1599_combout ;
wire \D_mem|mem~1600_combout ;
wire \D_mem|mem~1603_combout ;
wire \D_mem|mem~860_q ;
wire \D_mem|mem~604_q ;
wire \D_mem|mem~1584_combout ;
wire \D_mem|mem~732feeder_combout ;
wire \D_mem|mem~732_q ;
wire \D_mem|mem~988feeder_combout ;
wire \D_mem|mem~988_q ;
wire \D_mem|mem~1585_combout ;
wire \D_mem|mem~892feeder_combout ;
wire \D_mem|mem~892_q ;
wire \D_mem|mem~1020feeder_combout ;
wire \D_mem|mem~1020_q ;
wire \D_mem|mem~764feeder_combout ;
wire \D_mem|mem~764_q ;
wire \D_mem|mem~636_q ;
wire \D_mem|mem~1591_combout ;
wire \D_mem|mem~1592_combout ;
wire \D_mem|mem~668feeder_combout ;
wire \D_mem|mem~668_q ;
wire \D_mem|mem~796_q ;
wire \D_mem|mem~540_q ;
wire \D_mem|mem~1588_combout ;
wire \D_mem|mem~924_q ;
wire \D_mem|mem~1589_combout ;
wire \D_mem|mem~828feeder_combout ;
wire \D_mem|mem~828_q ;
wire \D_mem|mem~956_q ;
wire \D_mem|mem~700_q ;
wire \D_mem|mem~572_q ;
wire \D_mem|mem~1586_combout ;
wire \D_mem|mem~1587_combout ;
wire \D_mem|mem~1590_combout ;
wire \D_mem|mem~1593_combout ;
wire \D_mem|ReadData~28_combout ;
wire \Regfile|regs[9][28]~q ;
wire \Regfile|regs[11][28]~q ;
wire \Regfile|regs[8][28]~q ;
wire \Regfile|regs[10][28]~q ;
wire \Regfile|ReadData1[28]~94_combout ;
wire \Regfile|ReadData1[28]~95_combout ;
wire \Regfile|regs[15][28]~q ;
wire \Regfile|regs[14][28]~q ;
wire \Regfile|regs[13][28]~q ;
wire \Regfile|regs[12][28]~q ;
wire \Regfile|ReadData1[28]~101_combout ;
wire \Regfile|ReadData1[28]~102_combout ;
wire \Regfile|regs[2][28]~feeder_combout ;
wire \Regfile|regs[2][28]~q ;
wire \Regfile|regs[1][28]~feeder_combout ;
wire \Regfile|regs[1][28]~q ;
wire \Regfile|regs[3][28]~q ;
wire \Regfile|ReadData1[28]~98_combout ;
wire \Regfile|ReadData1[28]~99_combout ;
wire \Regfile|regs[6][28]~q ;
wire \Regfile|regs[7][28]~feeder_combout ;
wire \Regfile|regs[7][28]~q ;
wire \Regfile|regs[5][28]~q ;
wire \Regfile|regs[4][28]~feeder_combout ;
wire \Regfile|regs[4][28]~q ;
wire \Regfile|ReadData1[28]~96_combout ;
wire \Regfile|ReadData1[28]~97_combout ;
wire \Regfile|ReadData1[28]~100_combout ;
wire \Regfile|ReadData1[28]~103_combout ;
wire \Regfile|regs[27][28]~feeder_combout ;
wire \Regfile|regs[27][28]~q ;
wire \Regfile|regs[23][28]~feeder_combout ;
wire \Regfile|regs[23][28]~q ;
wire \Regfile|regs[19][28]~feeder_combout ;
wire \Regfile|regs[19][28]~q ;
wire \Regfile|ReadData1[28]~91_combout ;
wire \Regfile|ReadData1[28]~92_combout ;
wire \Regfile|regs[20][28]~q ;
wire \Regfile|regs[28][28]~q ;
wire \Regfile|regs[24][28]~q ;
wire \Regfile|regs[16][28]~q ;
wire \Regfile|ReadData1[28]~88_combout ;
wire \Regfile|ReadData1[28]~89_combout ;
wire \Regfile|regs[22][28]~q ;
wire \Regfile|regs[30][28]~q ;
wire \Regfile|regs[26][28]~q ;
wire \Regfile|regs[18][28]~q ;
wire \Regfile|ReadData1[28]~86_combout ;
wire \Regfile|ReadData1[28]~87_combout ;
wire \Regfile|ReadData1[28]~90_combout ;
wire \Regfile|regs[25][28]~q ;
wire \Regfile|regs[21][28]~q ;
wire \Regfile|regs[17][28]~q ;
wire \Regfile|ReadData1[28]~84_combout ;
wire \Regfile|regs[29][28]~q ;
wire \Regfile|ReadData1[28]~85_combout ;
wire \Regfile|ReadData1[28]~93_combout ;
wire \Regfile|ReadData1[28]~104_combout ;
wire \Regfile|regs[12][27]~q ;
wire \Regfile|regs[13][27]~q ;
wire \Regfile|ReadData2[27]~123_combout ;
wire \Regfile|regs[14][27]~q ;
wire \Regfile|regs[15][27]~q ;
wire \Regfile|ReadData2[27]~124_combout ;
wire \Regfile|regs[4][27]~q ;
wire \Regfile|regs[5][27]~q ;
wire \Regfile|ReadData2[27]~116_combout ;
wire \Regfile|regs[6][27]~q ;
wire \Regfile|regs[7][27]~q ;
wire \Regfile|ReadData2[27]~117_combout ;
wire \Regfile|regs[2][27]~q ;
wire \Regfile|regs[1][27]~q ;
wire \Regfile|regs[3][27]~q ;
wire \Regfile|ReadData2[27]~120_combout ;
wire \Regfile|ReadData2[27]~121_combout ;
wire \Regfile|regs[11][27]~q ;
wire \Regfile|regs[9][27]~feeder_combout ;
wire \Regfile|regs[9][27]~q ;
wire \Regfile|regs[8][27]~q ;
wire \Regfile|regs[10][27]~feeder_combout ;
wire \Regfile|regs[10][27]~q ;
wire \Regfile|ReadData2[27]~118_combout ;
wire \Regfile|ReadData2[27]~119_combout ;
wire \Regfile|ReadData2[27]~122_combout ;
wire \Regfile|ReadData2[27]~125_combout ;
wire \Regfile|regs[31][27]~q ;
wire \Regfile|regs[27][27]~q ;
wire \Regfile|regs[19][27]~q ;
wire \Regfile|ReadData2[27]~113_combout ;
wire \Regfile|ReadData2[27]~114_combout ;
wire \Regfile|regs[29][27]~q ;
wire \Regfile|regs[21][27]~q ;
wire \Regfile|regs[25][27]~q ;
wire \Regfile|regs[17][27]~q ;
wire \Regfile|ReadData2[27]~106_combout ;
wire \Regfile|ReadData2[27]~107_combout ;
wire \Regfile|regs[30][27]~q ;
wire \Regfile|regs[26][27]~q ;
wire \Regfile|regs[18][27]~q ;
wire \Regfile|regs[22][27]~q ;
wire \Regfile|ReadData2[27]~108_combout ;
wire \Regfile|ReadData2[27]~109_combout ;
wire \Regfile|regs[28][27]~feeder_combout ;
wire \Regfile|regs[28][27]~q ;
wire \Regfile|regs[24][27]~feeder_combout ;
wire \Regfile|regs[24][27]~q ;
wire \Regfile|regs[16][27]~q ;
wire \Regfile|regs[20][27]~q ;
wire \Regfile|ReadData2[27]~110_combout ;
wire \Regfile|ReadData2[27]~111_combout ;
wire \Regfile|ReadData2[27]~112_combout ;
wire \Regfile|ReadData2[27]~115_combout ;
wire \Regfile|ReadData2[27]~126_combout ;
wire \D_mem|mem~763feeder_combout ;
wire \D_mem|mem~763_q ;
wire \D_mem|mem~1019_q ;
wire \D_mem|mem~635_q ;
wire \D_mem|mem~891_q ;
wire \D_mem|mem~1571_combout ;
wire \D_mem|mem~1572_combout ;
wire \D_mem|mem~859_q ;
wire \D_mem|mem~987_q ;
wire \D_mem|mem~731_q ;
wire \D_mem|mem~603_q ;
wire \D_mem|mem~1566_combout ;
wire \D_mem|mem~1567_combout ;
wire \D_mem|mem~795_q ;
wire \D_mem|mem~923_q ;
wire \D_mem|mem~667feeder_combout ;
wire \D_mem|mem~667_q ;
wire \D_mem|mem~539_q ;
wire \D_mem|mem~1568_combout ;
wire \D_mem|mem~1569_combout ;
wire \D_mem|mem~1570_combout ;
wire \D_mem|mem~955_q ;
wire \D_mem|mem~699_q ;
wire \D_mem|mem~827_q ;
wire \D_mem|mem~571_q ;
wire \D_mem|mem~1564_combout ;
wire \D_mem|mem~1565_combout ;
wire \D_mem|mem~1573_combout ;
wire \D_mem|mem~251_q ;
wire \D_mem|mem~219_q ;
wire \D_mem|mem~187_q ;
wire \D_mem|mem~155_q ;
wire \D_mem|mem~1574_combout ;
wire \D_mem|mem~1575_combout ;
wire \D_mem|mem~507_q ;
wire \D_mem|mem~475_q ;
wire \D_mem|mem~443feeder_combout ;
wire \D_mem|mem~443_q ;
wire \D_mem|mem~411_q ;
wire \D_mem|mem~1581_combout ;
wire \D_mem|mem~1582_combout ;
wire \D_mem|mem~59feeder_combout ;
wire \D_mem|mem~59_q ;
wire \D_mem|mem~123_q ;
wire \D_mem|mem~91feeder_combout ;
wire \D_mem|mem~91_q ;
wire \D_mem|mem~27_q ;
wire \D_mem|mem~1578_combout ;
wire \D_mem|mem~1579_combout ;
wire \D_mem|mem~315_q ;
wire \D_mem|mem~379_q ;
wire \D_mem|mem~347feeder_combout ;
wire \D_mem|mem~347_q ;
wire \D_mem|mem~283_q ;
wire \D_mem|mem~1576_combout ;
wire \D_mem|mem~1577_combout ;
wire \D_mem|mem~1580_combout ;
wire \D_mem|mem~1583_combout ;
wire \D_mem|ReadData~27_combout ;
wire \ula|result~27_combout ;
wire \mux_in_2_ALU|saida[27]~5_combout ;
wire \ula|Mux4~2_combout ;
wire \ula|Mux28~9_combout ;
wire \ula|Mux28~8_combout ;
wire \Regfile|regs[7][26]~feeder_combout ;
wire \Regfile|regs[7][26]~q ;
wire \Regfile|regs[6][26]~q ;
wire \Regfile|regs[4][26]~q ;
wire \Regfile|regs[5][26]~q ;
wire \Regfile|ReadData2[26]~139_combout ;
wire \Regfile|ReadData2[26]~140_combout ;
wire \Regfile|regs[1][26]~q ;
wire \Regfile|regs[3][26]~feeder_combout ;
wire \Regfile|regs[3][26]~q ;
wire \Regfile|ReadData2[26]~141_combout ;
wire \Regfile|regs[2][26]~q ;
wire \Regfile|ReadData2[26]~142_combout ;
wire \Regfile|ReadData2[26]~143_combout ;
wire \Regfile|regs[14][26]~feeder_combout ;
wire \Regfile|regs[14][26]~q ;
wire \Regfile|regs[15][26]~q ;
wire \Regfile|regs[13][26]~feeder_combout ;
wire \Regfile|regs[13][26]~q ;
wire \Regfile|regs[12][26]~feeder_combout ;
wire \Regfile|regs[12][26]~q ;
wire \Regfile|ReadData2[26]~144_combout ;
wire \Regfile|ReadData2[26]~145_combout ;
wire \Regfile|regs[10][26]~q ;
wire \Regfile|regs[8][26]~q ;
wire \Regfile|ReadData2[26]~137_combout ;
wire \Regfile|regs[11][26]~q ;
wire \Regfile|regs[9][26]~q ;
wire \Regfile|ReadData2[26]~138_combout ;
wire \Regfile|ReadData2[26]~146_combout ;
wire \Regfile|regs[17][26]~q ;
wire \Regfile|regs[21][26]~q ;
wire \Regfile|ReadData2[26]~127_combout ;
wire \Regfile|regs[29][26]~q ;
wire \Regfile|ReadData2[26]~128_combout ;
wire \Regfile|regs[31][26]~feeder_combout ;
wire \Regfile|regs[31][26]~q ;
wire \Regfile|regs[27][26]~q ;
wire \Regfile|regs[19][26]~feeder_combout ;
wire \Regfile|regs[19][26]~q ;
wire \Regfile|regs[23][26]~q ;
wire \Regfile|ReadData2[26]~134_combout ;
wire \Regfile|ReadData2[26]~135_combout ;
wire \Regfile|regs[28][26]~q ;
wire \Regfile|regs[20][26]~q ;
wire \Regfile|regs[16][26]~q ;
wire \Regfile|regs[24][26]~q ;
wire \Regfile|ReadData2[26]~131_combout ;
wire \Regfile|ReadData2[26]~132_combout ;
wire \Regfile|regs[30][26]~q ;
wire \Regfile|regs[22][26]~q ;
wire \Regfile|regs[18][26]~q ;
wire \Regfile|regs[26][26]~q ;
wire \Regfile|ReadData2[26]~129_combout ;
wire \Regfile|ReadData2[26]~130_combout ;
wire \Regfile|ReadData2[26]~133_combout ;
wire \Regfile|ReadData2[26]~136_combout ;
wire \Regfile|ReadData2[26]~147_combout ;
wire \D_mem|mem~378feeder_combout ;
wire \D_mem|mem~378_q ;
wire \D_mem|mem~346_q ;
wire \D_mem|mem~314_q ;
wire \D_mem|mem~282_q ;
wire \D_mem|mem~1554_combout ;
wire \D_mem|mem~1555_combout ;
wire \D_mem|mem~506_q ;
wire \D_mem|mem~442_q ;
wire \D_mem|mem~474_q ;
wire \D_mem|mem~410_q ;
wire \D_mem|mem~1561_combout ;
wire \D_mem|mem~1562_combout ;
wire \D_mem|mem~58_q ;
wire \D_mem|mem~26_q ;
wire \D_mem|mem~1558_combout ;
wire \D_mem|mem~122_q ;
wire \D_mem|mem~90_q ;
wire \D_mem|mem~1559_combout ;
wire \D_mem|mem~218feeder_combout ;
wire \D_mem|mem~218_q ;
wire \D_mem|mem~154_q ;
wire \D_mem|mem~1556_combout ;
wire \D_mem|mem~186feeder_combout ;
wire \D_mem|mem~186_q ;
wire \D_mem|mem~250_q ;
wire \D_mem|mem~1557_combout ;
wire \D_mem|mem~1560_combout ;
wire \D_mem|mem~1563_combout ;
wire \D_mem|mem~986_q ;
wire \D_mem|mem~730_q ;
wire \D_mem|mem~858_q ;
wire \D_mem|mem~602_q ;
wire \D_mem|mem~1544_combout ;
wire \D_mem|mem~1545_combout ;
wire \D_mem|mem~826_q ;
wire \D_mem|mem~954_q ;
wire \D_mem|mem~698_q ;
wire \D_mem|mem~570_q ;
wire \D_mem|mem~1546_combout ;
wire \D_mem|mem~1547_combout ;
wire \D_mem|mem~666_q ;
wire \D_mem|mem~922_q ;
wire \D_mem|mem~794feeder_combout ;
wire \D_mem|mem~794_q ;
wire \D_mem|mem~538_q ;
wire \D_mem|mem~1548_combout ;
wire \D_mem|mem~1549_combout ;
wire \D_mem|mem~1550_combout ;
wire \D_mem|mem~890_q ;
wire \D_mem|mem~1018_q ;
wire \D_mem|mem~762feeder_combout ;
wire \D_mem|mem~762_q ;
wire \D_mem|mem~634_q ;
wire \D_mem|mem~1551_combout ;
wire \D_mem|mem~1552_combout ;
wire \D_mem|mem~1553_combout ;
wire \D_mem|ReadData~26_combout ;
wire \mux_in_2_ALU|saida[26]~6_combout ;
wire \ula|Mux5~7_combout ;
wire \ula|result~25_combout ;
wire \Regfile|ReadData1[26]~136_combout ;
wire \Regfile|ReadData1[26]~137_combout ;
wire \Regfile|ReadData1[26]~143_combout ;
wire \Regfile|ReadData1[26]~144_combout ;
wire \Regfile|ReadData1[26]~140_combout ;
wire \Regfile|ReadData1[26]~141_combout ;
wire \Regfile|ReadData1[26]~138_combout ;
wire \Regfile|ReadData1[26]~139_combout ;
wire \Regfile|ReadData1[26]~142_combout ;
wire \Regfile|ReadData1[26]~145_combout ;
wire \Regfile|ReadData1[26]~690_combout ;
wire \Regfile|ReadData1[28]~695_combout ;
wire \ula|ShiftRight1~7_combout ;
wire \Regfile|ReadData1[27]~115_combout ;
wire \Regfile|ReadData1[27]~116_combout ;
wire \Regfile|ReadData1[27]~122_combout ;
wire \Regfile|ReadData1[27]~123_combout ;
wire \Regfile|ReadData1[27]~119_combout ;
wire \Regfile|ReadData1[27]~120_combout ;
wire \Regfile|ReadData1[27]~117_combout ;
wire \Regfile|ReadData1[27]~118_combout ;
wire \Regfile|ReadData1[27]~121_combout ;
wire \Regfile|ReadData1[27]~124_combout ;
wire \Regfile|ReadData1[27]~688_combout ;
wire \ula|ShiftRight1~19_combout ;
wire \ula|ShiftRight1~20_combout ;
wire \Regfile|ReadData1[30]~694_combout ;
wire \Regfile|ReadData1[31]~692_combout ;
wire \ula|ShiftRight1~18_combout ;
wire \ula|ShiftRight1~21_combout ;
wire \ula|ShiftRight1~59_combout ;
wire \ula|Mux13~0_combout ;
wire \ula|Mux13~3_combout ;
wire \ula|Mux13~4_combout ;
wire \ula|ShiftRight1~23_combout ;
wire \ula|ShiftRight0~88_combout ;
wire \ula|ShiftRight0~53_combout ;
wire \ula|ShiftRight0~89_combout ;
wire \ula|result~26_combout ;
wire \D_mem|mem~505_q ;
wire \D_mem|mem~473_q ;
wire \D_mem|mem~441feeder_combout ;
wire \D_mem|mem~441_q ;
wire \D_mem|mem~409_q ;
wire \D_mem|mem~1541_combout ;
wire \D_mem|mem~1542_combout ;
wire \D_mem|mem~345feeder_combout ;
wire \D_mem|mem~345_q ;
wire \D_mem|mem~281_q ;
wire \D_mem|mem~1536_combout ;
wire \D_mem|mem~313_q ;
wire \D_mem|mem~377_q ;
wire \D_mem|mem~1537_combout ;
wire \D_mem|mem~57_q ;
wire \D_mem|mem~121_q ;
wire \D_mem|mem~89_q ;
wire \D_mem|mem~25_q ;
wire \D_mem|mem~1538_combout ;
wire \D_mem|mem~1539_combout ;
wire \D_mem|mem~1540_combout ;
wire \D_mem|mem~249_q ;
wire \D_mem|mem~217_q ;
wire \D_mem|mem~185feeder_combout ;
wire \D_mem|mem~185_q ;
wire \D_mem|mem~153_q ;
wire \D_mem|mem~1534_combout ;
wire \D_mem|mem~1535_combout ;
wire \D_mem|mem~1543_combout ;
wire \D_mem|mem~953_q ;
wire \D_mem|mem~697_q ;
wire \D_mem|mem~825_q ;
wire \D_mem|mem~569_q ;
wire \D_mem|mem~1524_combout ;
wire \D_mem|mem~1525_combout ;
wire \D_mem|mem~761feeder_combout ;
wire \D_mem|mem~761_q ;
wire \D_mem|mem~1017_q ;
wire \D_mem|mem~889feeder_combout ;
wire \D_mem|mem~889_q ;
wire \D_mem|mem~633_q ;
wire \D_mem|mem~1531_combout ;
wire \D_mem|mem~1532_combout ;
wire \D_mem|mem~857_q ;
wire \D_mem|mem~985_q ;
wire \D_mem|mem~729feeder_combout ;
wire \D_mem|mem~729_q ;
wire \D_mem|mem~601_q ;
wire \D_mem|mem~1526_combout ;
wire \D_mem|mem~1527_combout ;
wire \D_mem|mem~793_q ;
wire \D_mem|mem~921_q ;
wire \D_mem|mem~665feeder_combout ;
wire \D_mem|mem~665_q ;
wire \D_mem|mem~537_q ;
wire \D_mem|mem~1528_combout ;
wire \D_mem|mem~1529_combout ;
wire \D_mem|mem~1530_combout ;
wire \D_mem|mem~1533_combout ;
wire \D_mem|ReadData~25_combout ;
wire \Regfile|regs[21][25]~q ;
wire \Regfile|regs[29][25]~q ;
wire \Regfile|regs[25][25]~q ;
wire \Regfile|regs[17][25]~q ;
wire \Regfile|ReadData1[25]~147_combout ;
wire \Regfile|ReadData1[25]~148_combout ;
wire \Regfile|regs[31][25]~q ;
wire \Regfile|regs[23][25]~q ;
wire \Regfile|regs[19][25]~q ;
wire \Regfile|regs[27][25]~q ;
wire \Regfile|ReadData1[25]~154_combout ;
wire \Regfile|ReadData1[25]~155_combout ;
wire \Regfile|regs[24][25]~q ;
wire \Regfile|regs[28][25]~q ;
wire \Regfile|regs[20][25]~q ;
wire \Regfile|regs[16][25]~q ;
wire \Regfile|ReadData1[25]~151_combout ;
wire \Regfile|ReadData1[25]~152_combout ;
wire \Regfile|regs[26][25]~q ;
wire \Regfile|regs[30][25]~q ;
wire \Regfile|regs[22][25]~q ;
wire \Regfile|regs[18][25]~q ;
wire \Regfile|ReadData1[25]~149_combout ;
wire \Regfile|ReadData1[25]~150_combout ;
wire \Regfile|ReadData1[25]~153_combout ;
wire \Regfile|ReadData1[25]~156_combout ;
wire \Regfile|regs[15][25]~q ;
wire \Regfile|regs[13][25]~q ;
wire \Regfile|regs[12][25]~q ;
wire \Regfile|ReadData1[25]~164_combout ;
wire \Regfile|regs[14][25]~q ;
wire \Regfile|ReadData1[25]~165_combout ;
wire \Regfile|regs[9][25]~q ;
wire \Regfile|regs[11][25]~q ;
wire \Regfile|regs[8][25]~q ;
wire \Regfile|regs[10][25]~q ;
wire \Regfile|ReadData1[25]~159_combout ;
wire \Regfile|ReadData1[25]~160_combout ;
wire \Regfile|regs[2][25]~feeder_combout ;
wire \Regfile|regs[2][25]~q ;
wire \Regfile|regs[3][25]~q ;
wire \Regfile|regs[1][25]~feeder_combout ;
wire \Regfile|regs[1][25]~q ;
wire \Regfile|ReadData1[25]~161_combout ;
wire \Regfile|ReadData1[25]~162_combout ;
wire \Regfile|ReadData1[25]~163_combout ;
wire \Regfile|regs[6][25]~q ;
wire \Regfile|regs[4][25]~q ;
wire \Regfile|regs[5][25]~q ;
wire \Regfile|ReadData1[25]~157_combout ;
wire \Regfile|ReadData1[25]~158_combout ;
wire \Regfile|ReadData1[25]~166_combout ;
wire \Regfile|ReadData1[25]~167_combout ;
wire \ula|Mux6~0_combout ;
wire \ula|result~24_combout ;
wire \ula|ShiftRight1~6_combout ;
wire \Regfile|ReadData1[25]~689_combout ;
wire \ula|ShiftRight0~21_combout ;
wire \ula|ShiftRight0~37_combout ;
wire \ula|ShiftRight1~8_combout ;
wire \ula|ShiftRight1~58_combout ;
wire \ula|Mux5~17_combout ;
wire \ula|ShiftRight0~47_combout ;
wire \ula|ShiftRight0~48_combout ;
wire \ula|ShiftRight0~75_combout ;
wire \ula|ShiftRight0~82_combout ;
wire \ula|Mux6~3_combout ;
wire \ula|Mux6~4_combout ;
wire \ula|Mux5~6_combout ;
wire \ula|ShiftLeft0~31_combout ;
wire \Regfile|regs[11][6]~feeder_combout ;
wire \Regfile|regs[11][6]~q ;
wire \Regfile|regs[9][6]~q ;
wire \Regfile|regs[10][6]~q ;
wire \Regfile|regs[8][6]~feeder_combout ;
wire \Regfile|regs[8][6]~q ;
wire \Regfile|ReadData2[6]~547_combout ;
wire \Regfile|ReadData2[6]~548_combout ;
wire \Regfile|regs[14][6]~q ;
wire \Regfile|regs[12][6]~q ;
wire \Regfile|regs[13][6]~q ;
wire \Regfile|ReadData2[6]~554_combout ;
wire \Regfile|ReadData2[6]~555_combout ;
wire \Regfile|regs[7][6]~feeder_combout ;
wire \Regfile|regs[7][6]~q ;
wire \Regfile|regs[6][6]~q ;
wire \Regfile|regs[4][6]~feeder_combout ;
wire \Regfile|regs[4][6]~q ;
wire \Regfile|regs[5][6]~q ;
wire \Regfile|ReadData2[6]~549_combout ;
wire \Regfile|ReadData2[6]~550_combout ;
wire \Regfile|regs[2][6]~q ;
wire \Regfile|regs[1][6]~feeder_combout ;
wire \Regfile|regs[1][6]~q ;
wire \Regfile|regs[3][6]~q ;
wire \Regfile|ReadData2[6]~551_combout ;
wire \Regfile|ReadData2[6]~552_combout ;
wire \Regfile|ReadData2[6]~553_combout ;
wire \Regfile|ReadData2[6]~556_combout ;
wire \Regfile|regs[31][6]~q ;
wire \Regfile|regs[27][6]~feeder_combout ;
wire \Regfile|regs[27][6]~q ;
wire \Regfile|regs[23][6]~feeder_combout ;
wire \Regfile|regs[23][6]~q ;
wire \Regfile|regs[19][6]~q ;
wire \Regfile|ReadData2[6]~564_combout ;
wire \Regfile|ReadData2[6]~565_combout ;
wire \Regfile|regs[29][6]~q ;
wire \Regfile|regs[25][6]~q ;
wire \Regfile|regs[17][6]~q ;
wire \Regfile|regs[21][6]~q ;
wire \Regfile|ReadData2[6]~557_combout ;
wire \Regfile|ReadData2[6]~558_combout ;
wire \Regfile|regs[30][6]~feeder_combout ;
wire \Regfile|regs[30][6]~q ;
wire \Regfile|regs[22][6]~q ;
wire \Regfile|regs[18][6]~feeder_combout ;
wire \Regfile|regs[18][6]~q ;
wire \Regfile|regs[26][6]~q ;
wire \Regfile|ReadData2[6]~559_combout ;
wire \Regfile|ReadData2[6]~560_combout ;
wire \Regfile|regs[28][6]~feeder_combout ;
wire \Regfile|regs[28][6]~q ;
wire \Regfile|regs[20][6]~q ;
wire \Regfile|regs[16][6]~feeder_combout ;
wire \Regfile|regs[16][6]~q ;
wire \Regfile|regs[24][6]~q ;
wire \Regfile|ReadData2[6]~561_combout ;
wire \Regfile|ReadData2[6]~562_combout ;
wire \Regfile|ReadData2[6]~563_combout ;
wire \Regfile|ReadData2[6]~566_combout ;
wire \Regfile|ReadData2[6]~567_combout ;
wire \D_mem|mem~358feeder_combout ;
wire \D_mem|mem~358_q ;
wire \D_mem|mem~326_q ;
wire \D_mem|mem~294feeder_combout ;
wire \D_mem|mem~294_q ;
wire \D_mem|mem~262_q ;
wire \D_mem|mem~1154_combout ;
wire \D_mem|mem~1155_combout ;
wire \D_mem|mem~454_q ;
wire \D_mem|mem~390_q ;
wire \D_mem|mem~1161_combout ;
wire \D_mem|mem~486_q ;
wire \D_mem|mem~422_q ;
wire \D_mem|mem~1162_combout ;
wire \D_mem|mem~166feeder_combout ;
wire \D_mem|mem~166_q ;
wire \D_mem|mem~230_q ;
wire \D_mem|mem~198_q ;
wire \D_mem|mem~134_q ;
wire \D_mem|mem~1156_combout ;
wire \D_mem|mem~1157_combout ;
wire \D_mem|mem~38feeder_combout ;
wire \D_mem|mem~38_q ;
wire \D_mem|mem~6_q ;
wire \D_mem|mem~1158_combout ;
wire \D_mem|mem~70feeder_combout ;
wire \D_mem|mem~70_q ;
wire \D_mem|mem~102_q ;
wire \D_mem|mem~1159_combout ;
wire \D_mem|mem~1160_combout ;
wire \D_mem|mem~1163_combout ;
wire \D_mem|mem~870feeder_combout ;
wire \D_mem|mem~870_q ;
wire \D_mem|mem~742feeder_combout ;
wire \D_mem|mem~742_q ;
wire \D_mem|mem~614_q ;
wire \D_mem|mem~1151_combout ;
wire \D_mem|mem~998_q ;
wire \D_mem|mem~1152_combout ;
wire \D_mem|mem~966feeder_combout ;
wire \D_mem|mem~966_q ;
wire \D_mem|mem~710_q ;
wire \D_mem|mem~838feeder_combout ;
wire \D_mem|mem~838_q ;
wire \D_mem|mem~582_q ;
wire \D_mem|mem~1144_combout ;
wire \D_mem|mem~1145_combout ;
wire \D_mem|mem~806feeder_combout ;
wire \D_mem|mem~806_q ;
wire \D_mem|mem~678_q ;
wire \D_mem|mem~550_q ;
wire \D_mem|mem~1146_combout ;
wire \D_mem|mem~934feeder_combout ;
wire \D_mem|mem~934_q ;
wire \D_mem|mem~1147_combout ;
wire \D_mem|mem~902_q ;
wire \D_mem|mem~646_q ;
wire \D_mem|mem~774_q ;
wire \D_mem|mem~518_q ;
wire \D_mem|mem~1148_combout ;
wire \D_mem|mem~1149_combout ;
wire \D_mem|mem~1150_combout ;
wire \D_mem|mem~1153_combout ;
wire \D_mem|ReadData~6_combout ;
wire \Imem|memoria_ROM~125_combout ;
wire \Imem|memoria_ROM~126_combout ;
wire \Imem|memoria_ROM~127_combout ;
wire \mux_in_2_ALU|saida[6]~26_combout ;
wire \Regfile|ReadData1[6]~553_combout ;
wire \Regfile|ReadData1[6]~554_combout ;
wire \Regfile|ReadData1[6]~546_combout ;
wire \Regfile|ReadData1[6]~547_combout ;
wire \Regfile|ReadData1[6]~550_combout ;
wire \Regfile|ReadData1[6]~551_combout ;
wire \Regfile|ReadData1[6]~548_combout ;
wire \Regfile|ReadData1[6]~549_combout ;
wire \Regfile|ReadData1[6]~552_combout ;
wire \Regfile|ReadData1[6]~555_combout ;
wire \Regfile|ReadData1[6]~566_combout ;
wire \ula|Add1~11 ;
wire \ula|Add1~12_combout ;
wire \Regfile|regs[26][23]~q ;
wire \Regfile|regs[30][23]~q ;
wire \Regfile|regs[22][23]~q ;
wire \Regfile|regs[18][23]~q ;
wire \Regfile|ReadData2[23]~192_combout ;
wire \Regfile|ReadData2[23]~193_combout ;
wire \Regfile|regs[16][23]~q ;
wire \Regfile|regs[20][23]~q ;
wire \Regfile|ReadData2[23]~194_combout ;
wire \Regfile|regs[28][23]~q ;
wire \Regfile|regs[24][23]~q ;
wire \Regfile|ReadData2[23]~195_combout ;
wire \Regfile|ReadData2[23]~196_combout ;
wire \Regfile|regs[29][23]~q ;
wire \Regfile|regs[21][23]~q ;
wire \Regfile|regs[17][23]~q ;
wire \Regfile|regs[25][23]~q ;
wire \Regfile|ReadData2[23]~190_combout ;
wire \Regfile|ReadData2[23]~191_combout ;
wire \Regfile|regs[19][23]~feeder_combout ;
wire \Regfile|regs[19][23]~q ;
wire \Regfile|regs[27][23]~q ;
wire \Regfile|ReadData2[23]~197_combout ;
wire \Regfile|regs[23][23]~q ;
wire \Regfile|ReadData2[23]~198_combout ;
wire \Regfile|ReadData2[23]~199_combout ;
wire \Regfile|regs[14][23]~q ;
wire \Regfile|regs[15][23]~q ;
wire \Regfile|regs[12][23]~feeder_combout ;
wire \Regfile|regs[12][23]~q ;
wire \Regfile|regs[13][23]~q ;
wire \Regfile|ReadData2[23]~207_combout ;
wire \Regfile|ReadData2[23]~208_combout ;
wire \Regfile|regs[2][23]~q ;
wire \Regfile|regs[3][23]~feeder_combout ;
wire \Regfile|regs[3][23]~q ;
wire \Regfile|regs[1][23]~q ;
wire \Regfile|ReadData2[23]~204_combout ;
wire \Regfile|ReadData2[23]~205_combout ;
wire \Regfile|regs[11][23]~q ;
wire \Regfile|regs[9][23]~q ;
wire \Regfile|regs[10][23]~feeder_combout ;
wire \Regfile|regs[10][23]~q ;
wire \Regfile|regs[8][23]~q ;
wire \Regfile|ReadData2[23]~202_combout ;
wire \Regfile|ReadData2[23]~203_combout ;
wire \Regfile|ReadData2[23]~206_combout ;
wire \Regfile|regs[7][23]~q ;
wire \Regfile|regs[6][23]~q ;
wire \Regfile|regs[4][23]~q ;
wire \Regfile|regs[5][23]~feeder_combout ;
wire \Regfile|regs[5][23]~q ;
wire \Regfile|ReadData2[23]~200_combout ;
wire \Regfile|ReadData2[23]~201_combout ;
wire \Regfile|ReadData2[23]~209_combout ;
wire \Regfile|ReadData2[23]~210_combout ;
wire \D_mem|mem~759feeder_combout ;
wire \D_mem|mem~759_q ;
wire \D_mem|mem~1015_q ;
wire \D_mem|mem~887_q ;
wire \D_mem|mem~631_q ;
wire \D_mem|mem~1491_combout ;
wire \D_mem|mem~1492_combout ;
wire \D_mem|mem~951_q ;
wire \D_mem|mem~695_q ;
wire \D_mem|mem~823feeder_combout ;
wire \D_mem|mem~823_q ;
wire \D_mem|mem~567_q ;
wire \D_mem|mem~1484_combout ;
wire \D_mem|mem~1485_combout ;
wire \D_mem|mem~791feeder_combout ;
wire \D_mem|mem~791_q ;
wire \D_mem|mem~919_q ;
wire \D_mem|mem~663feeder_combout ;
wire \D_mem|mem~663_q ;
wire \D_mem|mem~535_q ;
wire \D_mem|mem~1488_combout ;
wire \D_mem|mem~1489_combout ;
wire \D_mem|mem~855feeder_combout ;
wire \D_mem|mem~855_q ;
wire \D_mem|mem~983_q ;
wire \D_mem|mem~727_q ;
wire \D_mem|mem~599_q ;
wire \D_mem|mem~1486_combout ;
wire \D_mem|mem~1487_combout ;
wire \D_mem|mem~1490_combout ;
wire \D_mem|mem~1493_combout ;
wire \D_mem|mem~439_q ;
wire \D_mem|mem~407_q ;
wire \D_mem|mem~1501_combout ;
wire \D_mem|mem~503feeder_combout ;
wire \D_mem|mem~503_q ;
wire \D_mem|mem~471_q ;
wire \D_mem|mem~1502_combout ;
wire \D_mem|mem~247_q ;
wire \D_mem|mem~215_q ;
wire \D_mem|mem~183feeder_combout ;
wire \D_mem|mem~183_q ;
wire \D_mem|mem~151_q ;
wire \D_mem|mem~1494_combout ;
wire \D_mem|mem~1495_combout ;
wire \D_mem|mem~119feeder_combout ;
wire \D_mem|mem~119_q ;
wire \D_mem|mem~55_q ;
wire \D_mem|mem~87feeder_combout ;
wire \D_mem|mem~87_q ;
wire \D_mem|mem~23_q ;
wire \D_mem|mem~1498_combout ;
wire \D_mem|mem~1499_combout ;
wire \D_mem|mem~375_q ;
wire \D_mem|mem~311_q ;
wire \D_mem|mem~343_q ;
wire \D_mem|mem~279_q ;
wire \D_mem|mem~1496_combout ;
wire \D_mem|mem~1497_combout ;
wire \D_mem|mem~1500_combout ;
wire \D_mem|mem~1503_combout ;
wire \D_mem|ReadData~23_combout ;
wire \mux_in_2_ALU|saida[23]~9_combout ;
wire \Regfile|ReadData1[23]~206_combout ;
wire \Regfile|ReadData1[23]~207_combout ;
wire \Regfile|ReadData1[23]~199_combout ;
wire \Regfile|ReadData1[23]~200_combout ;
wire \Regfile|ReadData1[23]~201_combout ;
wire \Regfile|ReadData1[23]~202_combout ;
wire \Regfile|ReadData1[23]~203_combout ;
wire \Regfile|ReadData1[23]~204_combout ;
wire \Regfile|ReadData1[23]~205_combout ;
wire \Regfile|ReadData1[23]~208_combout ;
wire \Regfile|ReadData1[23]~209_combout ;
wire \Regfile|regs[29][22]~q ;
wire \Regfile|regs[25][22]~q ;
wire \Regfile|regs[21][22]~q ;
wire \Regfile|regs[17][22]~q ;
wire \Regfile|ReadData2[22]~211_combout ;
wire \Regfile|ReadData2[22]~212_combout ;
wire \Regfile|regs[30][22]~q ;
wire \Regfile|regs[18][22]~q ;
wire \Regfile|regs[26][22]~q ;
wire \Regfile|ReadData2[22]~213_combout ;
wire \Regfile|ReadData2[22]~214_combout ;
wire \Regfile|regs[16][22]~q ;
wire \Regfile|regs[24][22]~q ;
wire \Regfile|ReadData2[22]~215_combout ;
wire \Regfile|regs[20][22]~q ;
wire \Regfile|regs[28][22]~q ;
wire \Regfile|ReadData2[22]~216_combout ;
wire \Regfile|ReadData2[22]~217_combout ;
wire \Regfile|regs[23][22]~q ;
wire \Regfile|regs[19][22]~q ;
wire \Regfile|ReadData2[22]~218_combout ;
wire \Regfile|regs[31][22]~q ;
wire \Regfile|regs[27][22]~q ;
wire \Regfile|ReadData2[22]~219_combout ;
wire \Regfile|ReadData2[22]~220_combout ;
wire \Regfile|regs[11][22]~q ;
wire \Regfile|regs[9][22]~q ;
wire \Regfile|regs[8][22]~feeder_combout ;
wire \Regfile|regs[8][22]~q ;
wire \Regfile|regs[10][22]~feeder_combout ;
wire \Regfile|regs[10][22]~q ;
wire \Regfile|ReadData2[22]~221_combout ;
wire \Regfile|ReadData2[22]~222_combout ;
wire \Regfile|regs[7][22]~q ;
wire \Regfile|regs[6][22]~q ;
wire \Regfile|regs[4][22]~q ;
wire \Regfile|regs[5][22]~q ;
wire \Regfile|ReadData2[22]~223_combout ;
wire \Regfile|ReadData2[22]~224_combout ;
wire \Regfile|regs[2][22]~q ;
wire \Regfile|regs[3][22]~feeder_combout ;
wire \Regfile|regs[3][22]~q ;
wire \Regfile|regs[1][22]~q ;
wire \Regfile|ReadData2[22]~225_combout ;
wire \Regfile|ReadData2[22]~226_combout ;
wire \Regfile|ReadData2[22]~227_combout ;
wire \Regfile|regs[15][22]~q ;
wire \Regfile|regs[14][22]~q ;
wire \Regfile|regs[12][22]~q ;
wire \Regfile|regs[13][22]~q ;
wire \Regfile|ReadData2[22]~228_combout ;
wire \Regfile|ReadData2[22]~229_combout ;
wire \Regfile|ReadData2[22]~230_combout ;
wire \Regfile|ReadData2[22]~231_combout ;
wire \D_mem|mem~982feeder_combout ;
wire \D_mem|mem~982_q ;
wire \D_mem|mem~726_q ;
wire \D_mem|mem~854_q ;
wire \D_mem|mem~598_q ;
wire \D_mem|mem~1464_combout ;
wire \D_mem|mem~1465_combout ;
wire \D_mem|mem~886feeder_combout ;
wire \D_mem|mem~886_q ;
wire \D_mem|mem~1014_q ;
wire \D_mem|mem~758_q ;
wire \D_mem|mem~630_q ;
wire \D_mem|mem~1471_combout ;
wire \D_mem|mem~1472_combout ;
wire \D_mem|mem~662feeder_combout ;
wire \D_mem|mem~662_q ;
wire \D_mem|mem~918_q ;
wire \D_mem|mem~790_q ;
wire \D_mem|mem~534_q ;
wire \D_mem|mem~1468_combout ;
wire \D_mem|mem~1469_combout ;
wire \D_mem|mem~822_q ;
wire \D_mem|mem~950_q ;
wire \D_mem|mem~694_q ;
wire \D_mem|mem~566_q ;
wire \D_mem|mem~1466_combout ;
wire \D_mem|mem~1467_combout ;
wire \D_mem|mem~1470_combout ;
wire \D_mem|mem~1473_combout ;
wire \D_mem|mem~502_q ;
wire \D_mem|mem~438_q ;
wire \D_mem|mem~470_q ;
wire \D_mem|mem~406_q ;
wire \D_mem|mem~1481_combout ;
wire \D_mem|mem~1482_combout ;
wire \D_mem|mem~374feeder_combout ;
wire \D_mem|mem~374_q ;
wire \D_mem|mem~342_q ;
wire \D_mem|mem~310_q ;
wire \D_mem|mem~278_q ;
wire \D_mem|mem~1474_combout ;
wire \D_mem|mem~1475_combout ;
wire \D_mem|mem~86_q ;
wire \D_mem|mem~118_q ;
wire \D_mem|mem~22feeder_combout ;
wire \D_mem|mem~22_q ;
wire \D_mem|mem~54_q ;
wire \D_mem|mem~1478_combout ;
wire \D_mem|mem~1479_combout ;
wire \D_mem|mem~182_q ;
wire \D_mem|mem~214feeder_combout ;
wire \D_mem|mem~214_q ;
wire \D_mem|mem~150_q ;
wire \D_mem|mem~1476_combout ;
wire \D_mem|mem~246_q ;
wire \D_mem|mem~1477_combout ;
wire \D_mem|mem~1480_combout ;
wire \D_mem|mem~1483_combout ;
wire \D_mem|ReadData~22_combout ;
wire \mux_in_2_ALU|saida[22]~10_combout ;
wire \ula|Mux14~6_combout ;
wire \D_mem|mem~949feeder_combout ;
wire \D_mem|mem~949_q ;
wire \D_mem|mem~693_q ;
wire \D_mem|mem~821_q ;
wire \D_mem|mem~565_q ;
wire \D_mem|mem~1444_combout ;
wire \D_mem|mem~1445_combout ;
wire \D_mem|mem~885feeder_combout ;
wire \D_mem|mem~885_q ;
wire \D_mem|mem~629_q ;
wire \D_mem|mem~1451_combout ;
wire \D_mem|mem~757_q ;
wire \D_mem|mem~1013_q ;
wire \D_mem|mem~1452_combout ;
wire \D_mem|mem~853feeder_combout ;
wire \D_mem|mem~853_q ;
wire \D_mem|mem~981_q ;
wire \D_mem|mem~725feeder_combout ;
wire \D_mem|mem~725_q ;
wire \D_mem|mem~597_q ;
wire \D_mem|mem~1446_combout ;
wire \D_mem|mem~1447_combout ;
wire \D_mem|mem~789_q ;
wire \D_mem|mem~917_q ;
wire \D_mem|mem~661_q ;
wire \D_mem|mem~533_q ;
wire \D_mem|mem~1448_combout ;
wire \D_mem|mem~1449_combout ;
wire \D_mem|mem~1450_combout ;
wire \D_mem|mem~1453_combout ;
wire \D_mem|mem~437_q ;
wire \D_mem|mem~405_q ;
wire \D_mem|mem~1461_combout ;
wire \D_mem|mem~501feeder_combout ;
wire \D_mem|mem~501_q ;
wire \D_mem|mem~469_q ;
wire \D_mem|mem~1462_combout ;
wire \D_mem|mem~245feeder_combout ;
wire \D_mem|mem~245_q ;
wire \D_mem|mem~213_q ;
wire \D_mem|mem~181_q ;
wire \D_mem|mem~149_q ;
wire \D_mem|mem~1454_combout ;
wire \D_mem|mem~1455_combout ;
wire \D_mem|mem~309_q ;
wire \D_mem|mem~373_q ;
wire \D_mem|mem~341_q ;
wire \D_mem|mem~277_q ;
wire \D_mem|mem~1456_combout ;
wire \D_mem|mem~1457_combout ;
wire \D_mem|mem~53feeder_combout ;
wire \D_mem|mem~53_q ;
wire \D_mem|mem~117feeder_combout ;
wire \D_mem|mem~117_q ;
wire \D_mem|mem~85_q ;
wire \D_mem|mem~21_q ;
wire \D_mem|mem~1458_combout ;
wire \D_mem|mem~1459_combout ;
wire \D_mem|mem~1460_combout ;
wire \D_mem|mem~1463_combout ;
wire \D_mem|ReadData~21_combout ;
wire \Regfile|regs[6][21]~q ;
wire \Regfile|regs[7][21]~q ;
wire \Regfile|regs[5][21]~q ;
wire \Regfile|regs[4][21]~q ;
wire \Regfile|ReadData1[21]~241_combout ;
wire \Regfile|ReadData1[21]~242_combout ;
wire \Regfile|regs[15][21]~q ;
wire \Regfile|regs[13][21]~q ;
wire \Regfile|regs[12][21]~q ;
wire \Regfile|ReadData1[21]~248_combout ;
wire \Regfile|ReadData1[21]~249_combout ;
wire \Regfile|regs[2][21]~q ;
wire \Regfile|regs[1][21]~q ;
wire \Regfile|regs[3][21]~feeder_combout ;
wire \Regfile|regs[3][21]~q ;
wire \Regfile|ReadData1[21]~245_combout ;
wire \Regfile|ReadData1[21]~246_combout ;
wire \Regfile|regs[11][21]~feeder_combout ;
wire \Regfile|regs[11][21]~q ;
wire \Regfile|regs[9][21]~feeder_combout ;
wire \Regfile|regs[9][21]~q ;
wire \Regfile|regs[10][21]~q ;
wire \Regfile|regs[8][21]~q ;
wire \Regfile|ReadData1[21]~243_combout ;
wire \Regfile|ReadData1[21]~244_combout ;
wire \Regfile|ReadData1[21]~247_combout ;
wire \Regfile|ReadData1[21]~250_combout ;
wire \Regfile|regs[21][21]~q ;
wire \Regfile|regs[17][21]~q ;
wire \Regfile|regs[25][21]~q ;
wire \Regfile|ReadData1[21]~231_combout ;
wire \Regfile|regs[29][21]~q ;
wire \Regfile|ReadData1[21]~232_combout ;
wire \Regfile|regs[24][21]~q ;
wire \Regfile|regs[20][21]~q ;
wire \Regfile|regs[16][21]~q ;
wire \Regfile|ReadData1[21]~235_combout ;
wire \Regfile|regs[28][21]~q ;
wire \Regfile|ReadData1[21]~236_combout ;
wire \Regfile|regs[26][21]~feeder_combout ;
wire \Regfile|regs[26][21]~q ;
wire \Regfile|regs[18][21]~q ;
wire \Regfile|regs[22][21]~feeder_combout ;
wire \Regfile|regs[22][21]~q ;
wire \Regfile|ReadData1[21]~233_combout ;
wire \Regfile|regs[30][21]~q ;
wire \Regfile|ReadData1[21]~234_combout ;
wire \Regfile|ReadData1[21]~237_combout ;
wire \Regfile|regs[23][21]~q ;
wire \Regfile|regs[31][21]~q ;
wire \Regfile|regs[19][21]~q ;
wire \Regfile|regs[27][21]~q ;
wire \Regfile|ReadData1[21]~238_combout ;
wire \Regfile|ReadData1[21]~239_combout ;
wire \Regfile|ReadData1[21]~240_combout ;
wire \Regfile|ReadData1[21]~251_combout ;
wire \Regfile|regs[25][20]~q ;
wire \Regfile|regs[29][20]~q ;
wire \Regfile|regs[17][20]~q ;
wire \Regfile|regs[21][20]~q ;
wire \Regfile|ReadData1[20]~252_combout ;
wire \Regfile|ReadData1[20]~253_combout ;
wire \Regfile|regs[20][20]~q ;
wire \Regfile|regs[28][20]~q ;
wire \Regfile|regs[24][20]~q ;
wire \Regfile|regs[16][20]~q ;
wire \Regfile|ReadData1[20]~256_combout ;
wire \Regfile|ReadData1[20]~257_combout ;
wire \Regfile|regs[22][20]~q ;
wire \Regfile|regs[30][20]~q ;
wire \Regfile|regs[26][20]~q ;
wire \Regfile|regs[18][20]~q ;
wire \Regfile|ReadData1[20]~254_combout ;
wire \Regfile|ReadData1[20]~255_combout ;
wire \Regfile|ReadData1[20]~258_combout ;
wire \Regfile|regs[27][20]~q ;
wire \Regfile|regs[23][20]~q ;
wire \Regfile|regs[19][20]~q ;
wire \Regfile|ReadData1[20]~259_combout ;
wire \Regfile|ReadData1[20]~260_combout ;
wire \Regfile|ReadData1[20]~261_combout ;
wire \Regfile|regs[9][20]~feeder_combout ;
wire \Regfile|regs[9][20]~q ;
wire \Regfile|regs[11][20]~feeder_combout ;
wire \Regfile|regs[11][20]~q ;
wire \Regfile|regs[10][20]~q ;
wire \Regfile|regs[8][20]~q ;
wire \Regfile|ReadData1[20]~262_combout ;
wire \Regfile|ReadData1[20]~263_combout ;
wire \Regfile|regs[15][20]~feeder_combout ;
wire \Regfile|regs[15][20]~q ;
wire \Regfile|regs[13][20]~q ;
wire \Regfile|regs[12][20]~q ;
wire \Regfile|ReadData1[20]~269_combout ;
wire \Regfile|regs[14][20]~q ;
wire \Regfile|ReadData1[20]~270_combout ;
wire \Regfile|regs[2][20]~q ;
wire \Regfile|regs[3][20]~feeder_combout ;
wire \Regfile|regs[3][20]~q ;
wire \Regfile|regs[1][20]~q ;
wire \Regfile|ReadData1[20]~266_combout ;
wire \Regfile|ReadData1[20]~267_combout ;
wire \Regfile|regs[6][20]~q ;
wire \Regfile|regs[7][20]~q ;
wire \Regfile|regs[4][20]~q ;
wire \Regfile|regs[5][20]~q ;
wire \Regfile|ReadData1[20]~264_combout ;
wire \Regfile|ReadData1[20]~265_combout ;
wire \Regfile|ReadData1[20]~268_combout ;
wire \Regfile|ReadData1[20]~271_combout ;
wire \Regfile|ReadData1[20]~272_combout ;
wire \Regfile|regs[17][19]~q ;
wire \Regfile|regs[25][19]~q ;
wire \Regfile|ReadData2[19]~284_combout ;
wire \Regfile|regs[29][19]~q ;
wire \Regfile|regs[21][19]~q ;
wire \Regfile|ReadData2[19]~285_combout ;
wire \Regfile|regs[31][19]~q ;
wire \Regfile|regs[23][19]~q ;
wire \Regfile|regs[19][19]~q ;
wire \Regfile|regs[27][19]~q ;
wire \Regfile|ReadData2[19]~291_combout ;
wire \Regfile|ReadData2[19]~292_combout ;
wire \Regfile|regs[16][19]~q ;
wire \Regfile|regs[20][19]~q ;
wire \Regfile|ReadData2[19]~288_combout ;
wire \Regfile|regs[28][19]~q ;
wire \Regfile|regs[24][19]~q ;
wire \Regfile|ReadData2[19]~289_combout ;
wire \Regfile|regs[30][19]~q ;
wire \Regfile|regs[22][19]~q ;
wire \Regfile|regs[18][19]~q ;
wire \Regfile|ReadData2[19]~286_combout ;
wire \Regfile|regs[26][19]~q ;
wire \Regfile|ReadData2[19]~287_combout ;
wire \Regfile|ReadData2[19]~290_combout ;
wire \Regfile|ReadData2[19]~293_combout ;
wire \Regfile|regs[15][19]~q ;
wire \Regfile|regs[14][19]~q ;
wire \Regfile|regs[12][19]~q ;
wire \Regfile|regs[13][19]~q ;
wire \Regfile|ReadData2[19]~281_combout ;
wire \Regfile|ReadData2[19]~282_combout ;
wire \Regfile|regs[7][19]~q ;
wire \Regfile|regs[4][19]~q ;
wire \Regfile|regs[5][19]~q ;
wire \Regfile|ReadData2[19]~274_combout ;
wire \Regfile|ReadData2[19]~275_combout ;
wire \Regfile|regs[2][19]~feeder_combout ;
wire \Regfile|regs[2][19]~q ;
wire \Regfile|regs[1][19]~feeder_combout ;
wire \Regfile|regs[1][19]~q ;
wire \Regfile|regs[3][19]~feeder_combout ;
wire \Regfile|regs[3][19]~q ;
wire \Regfile|ReadData2[19]~278_combout ;
wire \Regfile|ReadData2[19]~279_combout ;
wire \Regfile|regs[11][19]~q ;
wire \Regfile|regs[9][19]~q ;
wire \Regfile|regs[10][19]~feeder_combout ;
wire \Regfile|regs[10][19]~q ;
wire \Regfile|regs[8][19]~feeder_combout ;
wire \Regfile|regs[8][19]~q ;
wire \Regfile|ReadData2[19]~276_combout ;
wire \Regfile|ReadData2[19]~277_combout ;
wire \Regfile|ReadData2[19]~280_combout ;
wire \Regfile|ReadData2[19]~283_combout ;
wire \Regfile|ReadData2[19]~294_combout ;
wire \D_mem|mem~51feeder_combout ;
wire \D_mem|mem~51_q ;
wire \D_mem|mem~115feeder_combout ;
wire \D_mem|mem~115_q ;
wire \D_mem|mem~83_q ;
wire \D_mem|mem~19_q ;
wire \D_mem|mem~1418_combout ;
wire \D_mem|mem~1419_combout ;
wire \D_mem|mem~307feeder_combout ;
wire \D_mem|mem~307_q ;
wire \D_mem|mem~371_q ;
wire \D_mem|mem~339feeder_combout ;
wire \D_mem|mem~339_q ;
wire \D_mem|mem~275_q ;
wire \D_mem|mem~1416_combout ;
wire \D_mem|mem~1417_combout ;
wire \D_mem|mem~1420_combout ;
wire \D_mem|mem~499_q ;
wire \D_mem|mem~467_q ;
wire \D_mem|mem~435feeder_combout ;
wire \D_mem|mem~435_q ;
wire \D_mem|mem~403_q ;
wire \D_mem|mem~1421_combout ;
wire \D_mem|mem~1422_combout ;
wire \D_mem|mem~243feeder_combout ;
wire \D_mem|mem~243_q ;
wire \D_mem|mem~211_q ;
wire \D_mem|mem~179feeder_combout ;
wire \D_mem|mem~179_q ;
wire \D_mem|mem~147_q ;
wire \D_mem|mem~1414_combout ;
wire \D_mem|mem~1415_combout ;
wire \D_mem|mem~1423_combout ;
wire \D_mem|mem~883_q ;
wire \D_mem|mem~627_q ;
wire \D_mem|mem~1411_combout ;
wire \D_mem|mem~1011_q ;
wire \D_mem|mem~755feeder_combout ;
wire \D_mem|mem~755_q ;
wire \D_mem|mem~1412_combout ;
wire \D_mem|mem~947feeder_combout ;
wire \D_mem|mem~947_q ;
wire \D_mem|mem~691_q ;
wire \D_mem|mem~819feeder_combout ;
wire \D_mem|mem~819_q ;
wire \D_mem|mem~563_q ;
wire \D_mem|mem~1404_combout ;
wire \D_mem|mem~1405_combout ;
wire \D_mem|mem~851_q ;
wire \D_mem|mem~979_q ;
wire \D_mem|mem~723_q ;
wire \D_mem|mem~595_q ;
wire \D_mem|mem~1406_combout ;
wire \D_mem|mem~1407_combout ;
wire \D_mem|mem~787_q ;
wire \D_mem|mem~915_q ;
wire \D_mem|mem~659_q ;
wire \D_mem|mem~531_q ;
wire \D_mem|mem~1408_combout ;
wire \D_mem|mem~1409_combout ;
wire \D_mem|mem~1410_combout ;
wire \D_mem|mem~1413_combout ;
wire \D_mem|ReadData~19_combout ;
wire \mux_in_2_ALU|saida[19]~13_combout ;
wire \Regfile|regs[17][18]~q ;
wire \Regfile|regs[21][18]~q ;
wire \Regfile|ReadData2[18]~305_combout ;
wire \Regfile|regs[25][18]~q ;
wire \Regfile|ReadData2[18]~306_combout ;
wire \Regfile|regs[27][18]~q ;
wire \Regfile|regs[31][18]~q ;
wire \Regfile|regs[23][18]~q ;
wire \Regfile|regs[19][18]~q ;
wire \Regfile|ReadData2[18]~312_combout ;
wire \Regfile|ReadData2[18]~313_combout ;
wire \Regfile|regs[20][18]~q ;
wire \Regfile|regs[24][18]~q ;
wire \Regfile|regs[16][18]~q ;
wire \Regfile|ReadData2[18]~309_combout ;
wire \Regfile|regs[28][18]~q ;
wire \Regfile|ReadData2[18]~310_combout ;
wire \Regfile|regs[22][18]~q ;
wire \Regfile|regs[26][18]~q ;
wire \Regfile|regs[18][18]~q ;
wire \Regfile|ReadData2[18]~307_combout ;
wire \Regfile|regs[30][18]~q ;
wire \Regfile|ReadData2[18]~308_combout ;
wire \Regfile|ReadData2[18]~311_combout ;
wire \Regfile|ReadData2[18]~314_combout ;
wire \Regfile|regs[15][18]~q ;
wire \Regfile|regs[14][18]~q ;
wire \Regfile|regs[13][18]~feeder_combout ;
wire \Regfile|regs[13][18]~q ;
wire \Regfile|regs[12][18]~q ;
wire \Regfile|ReadData2[18]~302_combout ;
wire \Regfile|ReadData2[18]~303_combout ;
wire \Regfile|regs[10][18]~q ;
wire \Regfile|regs[8][18]~q ;
wire \Regfile|ReadData2[18]~295_combout ;
wire \Regfile|regs[11][18]~q ;
wire \Regfile|regs[9][18]~q ;
wire \Regfile|ReadData2[18]~296_combout ;
wire \Regfile|regs[2][18]~q ;
wire \Regfile|regs[1][18]~q ;
wire \Regfile|regs[3][18]~feeder_combout ;
wire \Regfile|regs[3][18]~q ;
wire \Regfile|ReadData2[18]~299_combout ;
wire \Regfile|ReadData2[18]~300_combout ;
wire \Regfile|regs[6][18]~q ;
wire \Regfile|regs[7][18]~feeder_combout ;
wire \Regfile|regs[7][18]~q ;
wire \Regfile|regs[5][18]~q ;
wire \Regfile|regs[4][18]~feeder_combout ;
wire \Regfile|regs[4][18]~q ;
wire \Regfile|ReadData2[18]~297_combout ;
wire \Regfile|ReadData2[18]~298_combout ;
wire \Regfile|ReadData2[18]~301_combout ;
wire \Regfile|ReadData2[18]~304_combout ;
wire \Regfile|ReadData2[18]~315_combout ;
wire \D_mem|mem~882_q ;
wire \D_mem|mem~1010_q ;
wire \D_mem|mem~754feeder_combout ;
wire \D_mem|mem~754_q ;
wire \D_mem|mem~626_q ;
wire \D_mem|mem~1391_combout ;
wire \D_mem|mem~1392_combout ;
wire \D_mem|mem~658feeder_combout ;
wire \D_mem|mem~658_q ;
wire \D_mem|mem~914_q ;
wire \D_mem|mem~786_q ;
wire \D_mem|mem~530_q ;
wire \D_mem|mem~1388_combout ;
wire \D_mem|mem~1389_combout ;
wire \D_mem|mem~690_q ;
wire \D_mem|mem~562_q ;
wire \D_mem|mem~1386_combout ;
wire \D_mem|mem~818feeder_combout ;
wire \D_mem|mem~818_q ;
wire \D_mem|mem~946_q ;
wire \D_mem|mem~1387_combout ;
wire \D_mem|mem~1390_combout ;
wire \D_mem|mem~978_q ;
wire \D_mem|mem~722_q ;
wire \D_mem|mem~850_q ;
wire \D_mem|mem~594_q ;
wire \D_mem|mem~1384_combout ;
wire \D_mem|mem~1385_combout ;
wire \D_mem|mem~1393_combout ;
wire \D_mem|mem~178feeder_combout ;
wire \D_mem|mem~178_q ;
wire \D_mem|mem~242_q ;
wire \D_mem|mem~146feeder_combout ;
wire \D_mem|mem~146_q ;
wire \D_mem|mem~210feeder_combout ;
wire \D_mem|mem~210_q ;
wire \D_mem|mem~1396_combout ;
wire \D_mem|mem~1397_combout ;
wire \D_mem|mem~114feeder_combout ;
wire \D_mem|mem~114_q ;
wire \D_mem|mem~82feeder_combout ;
wire \D_mem|mem~82_q ;
wire \D_mem|mem~50feeder_combout ;
wire \D_mem|mem~50_q ;
wire \D_mem|mem~18_q ;
wire \D_mem|mem~1398_combout ;
wire \D_mem|mem~1399_combout ;
wire \D_mem|mem~1400_combout ;
wire \D_mem|mem~498_q ;
wire \D_mem|mem~434_q ;
wire \D_mem|mem~466feeder_combout ;
wire \D_mem|mem~466_q ;
wire \D_mem|mem~402_q ;
wire \D_mem|mem~1401_combout ;
wire \D_mem|mem~1402_combout ;
wire \D_mem|mem~370_q ;
wire \D_mem|mem~338_q ;
wire \D_mem|mem~274_q ;
wire \D_mem|mem~306feeder_combout ;
wire \D_mem|mem~306_q ;
wire \D_mem|mem~1394_combout ;
wire \D_mem|mem~1395_combout ;
wire \D_mem|mem~1403_combout ;
wire \D_mem|ReadData~18_combout ;
wire \mux_in_2_ALU|saida[18]~14_combout ;
wire \D_mem|mem~945_q ;
wire \D_mem|mem~689_q ;
wire \D_mem|mem~817feeder_combout ;
wire \D_mem|mem~817_q ;
wire \D_mem|mem~561_q ;
wire \D_mem|mem~1364_combout ;
wire \D_mem|mem~1365_combout ;
wire \D_mem|mem~753_q ;
wire \D_mem|mem~1009_q ;
wire \D_mem|mem~881_q ;
wire \D_mem|mem~625_q ;
wire \D_mem|mem~1371_combout ;
wire \D_mem|mem~1372_combout ;
wire \D_mem|mem~849_q ;
wire \D_mem|mem~977_q ;
wire \D_mem|mem~721_q ;
wire \D_mem|mem~593_q ;
wire \D_mem|mem~1366_combout ;
wire \D_mem|mem~1367_combout ;
wire \D_mem|mem~785_q ;
wire \D_mem|mem~913_q ;
wire \D_mem|mem~657_q ;
wire \D_mem|mem~529_q ;
wire \D_mem|mem~1368_combout ;
wire \D_mem|mem~1369_combout ;
wire \D_mem|mem~1370_combout ;
wire \D_mem|mem~1373_combout ;
wire \D_mem|mem~497_q ;
wire \D_mem|mem~465_q ;
wire \D_mem|mem~433feeder_combout ;
wire \D_mem|mem~433_q ;
wire \D_mem|mem~401_q ;
wire \D_mem|mem~1381_combout ;
wire \D_mem|mem~1382_combout ;
wire \D_mem|mem~241feeder_combout ;
wire \D_mem|mem~241_q ;
wire \D_mem|mem~209_q ;
wire \D_mem|mem~177feeder_combout ;
wire \D_mem|mem~177_q ;
wire \D_mem|mem~145_q ;
wire \D_mem|mem~1374_combout ;
wire \D_mem|mem~1375_combout ;
wire \D_mem|mem~113_q ;
wire \D_mem|mem~49feeder_combout ;
wire \D_mem|mem~49_q ;
wire \D_mem|mem~81_q ;
wire \D_mem|mem~17_q ;
wire \D_mem|mem~1378_combout ;
wire \D_mem|mem~1379_combout ;
wire \D_mem|mem~305feeder_combout ;
wire \D_mem|mem~305_q ;
wire \D_mem|mem~369_q ;
wire \D_mem|mem~337feeder_combout ;
wire \D_mem|mem~337_q ;
wire \D_mem|mem~273_q ;
wire \D_mem|mem~1376_combout ;
wire \D_mem|mem~1377_combout ;
wire \D_mem|mem~1380_combout ;
wire \D_mem|mem~1383_combout ;
wire \D_mem|ReadData~17_combout ;
wire \Regfile|regs[14][17]~q ;
wire \Regfile|regs[15][17]~q ;
wire \Regfile|regs[13][17]~feeder_combout ;
wire \Regfile|regs[13][17]~q ;
wire \Regfile|regs[12][17]~q ;
wire \Regfile|ReadData1[17]~332_combout ;
wire \Regfile|ReadData1[17]~333_combout ;
wire \Regfile|regs[7][17]~q ;
wire \Regfile|regs[6][17]~q ;
wire \Regfile|regs[5][17]~q ;
wire \Regfile|regs[4][17]~q ;
wire \Regfile|ReadData1[17]~325_combout ;
wire \Regfile|ReadData1[17]~326_combout ;
wire \Regfile|regs[11][17]~q ;
wire \Regfile|regs[9][17]~q ;
wire \Regfile|regs[8][17]~q ;
wire \Regfile|regs[10][17]~q ;
wire \Regfile|ReadData1[17]~327_combout ;
wire \Regfile|ReadData1[17]~328_combout ;
wire \Regfile|regs[2][17]~q ;
wire \Regfile|regs[1][17]~feeder_combout ;
wire \Regfile|regs[1][17]~q ;
wire \Regfile|regs[3][17]~q ;
wire \Regfile|ReadData1[17]~329_combout ;
wire \Regfile|ReadData1[17]~330_combout ;
wire \Regfile|ReadData1[17]~331_combout ;
wire \Regfile|ReadData1[17]~334_combout ;
wire \Regfile|regs[31][17]~q ;
wire \Regfile|regs[23][17]~q ;
wire \Regfile|regs[19][17]~q ;
wire \Regfile|regs[27][17]~q ;
wire \Regfile|ReadData1[17]~322_combout ;
wire \Regfile|ReadData1[17]~323_combout ;
wire \Regfile|regs[29][17]~q ;
wire \Regfile|regs[21][17]~feeder_combout ;
wire \Regfile|regs[21][17]~q ;
wire \Regfile|regs[17][17]~q ;
wire \Regfile|regs[25][17]~feeder_combout ;
wire \Regfile|regs[25][17]~q ;
wire \Regfile|ReadData1[17]~315_combout ;
wire \Regfile|ReadData1[17]~316_combout ;
wire \Regfile|regs[28][17]~feeder_combout ;
wire \Regfile|regs[28][17]~q ;
wire \Regfile|regs[24][17]~q ;
wire \Regfile|regs[16][17]~feeder_combout ;
wire \Regfile|regs[16][17]~q ;
wire \Regfile|regs[20][17]~q ;
wire \Regfile|ReadData1[17]~319_combout ;
wire \Regfile|ReadData1[17]~320_combout ;
wire \Regfile|regs[30][17]~q ;
wire \Regfile|regs[18][17]~q ;
wire \Regfile|regs[22][17]~q ;
wire \Regfile|ReadData1[17]~317_combout ;
wire \Regfile|ReadData1[17]~318_combout ;
wire \Regfile|ReadData1[17]~321_combout ;
wire \Regfile|ReadData1[17]~324_combout ;
wire \Regfile|ReadData1[17]~335_combout ;
wire \Regfile|regs[27][16]~q ;
wire \Regfile|regs[31][16]~q ;
wire \Regfile|regs[23][16]~q ;
wire \Regfile|regs[19][16]~q ;
wire \Regfile|ReadData2[16]~354_combout ;
wire \Regfile|ReadData2[16]~355_combout ;
wire \Regfile|regs[22][16]~q ;
wire \Regfile|regs[30][16]~q ;
wire \Regfile|regs[26][16]~q ;
wire \Regfile|regs[18][16]~q ;
wire \Regfile|ReadData2[16]~349_combout ;
wire \Regfile|ReadData2[16]~350_combout ;
wire \Regfile|regs[20][16]~q ;
wire \Regfile|regs[28][16]~q ;
wire \Regfile|regs[24][16]~q ;
wire \Regfile|regs[16][16]~q ;
wire \Regfile|ReadData2[16]~351_combout ;
wire \Regfile|ReadData2[16]~352_combout ;
wire \Regfile|ReadData2[16]~353_combout ;
wire \Regfile|regs[25][16]~feeder_combout ;
wire \Regfile|regs[25][16]~q ;
wire \Regfile|regs[29][16]~q ;
wire \Regfile|regs[17][16]~q ;
wire \Regfile|regs[21][16]~feeder_combout ;
wire \Regfile|regs[21][16]~q ;
wire \Regfile|ReadData2[16]~347_combout ;
wire \Regfile|ReadData2[16]~348_combout ;
wire \Regfile|ReadData2[16]~356_combout ;
wire \Regfile|regs[13][16]~q ;
wire \Regfile|regs[12][16]~feeder_combout ;
wire \Regfile|regs[12][16]~q ;
wire \Regfile|ReadData2[16]~344_combout ;
wire \Regfile|regs[15][16]~q ;
wire \Regfile|ReadData2[16]~345_combout ;
wire \Regfile|regs[9][16]~q ;
wire \Regfile|regs[11][16]~q ;
wire \Regfile|regs[10][16]~q ;
wire \Regfile|regs[8][16]~q ;
wire \Regfile|ReadData2[16]~337_combout ;
wire \Regfile|ReadData2[16]~338_combout ;
wire \Regfile|regs[3][16]~feeder_combout ;
wire \Regfile|regs[3][16]~q ;
wire \Regfile|regs[1][16]~q ;
wire \Regfile|ReadData2[16]~341_combout ;
wire \Regfile|regs[2][16]~q ;
wire \Regfile|ReadData2[16]~342_combout ;
wire \Regfile|regs[6][16]~q ;
wire \Regfile|regs[7][16]~q ;
wire \Regfile|regs[5][16]~q ;
wire \Regfile|regs[4][16]~q ;
wire \Regfile|ReadData2[16]~339_combout ;
wire \Regfile|ReadData2[16]~340_combout ;
wire \Regfile|ReadData2[16]~343_combout ;
wire \Regfile|ReadData2[16]~346_combout ;
wire \Regfile|ReadData2[16]~357_combout ;
wire \D_mem|mem~816feeder_combout ;
wire \D_mem|mem~816_q ;
wire \D_mem|mem~944_q ;
wire \D_mem|mem~688_q ;
wire \D_mem|mem~560_q ;
wire \D_mem|mem~1346_combout ;
wire \D_mem|mem~1347_combout ;
wire \D_mem|mem~656_q ;
wire \D_mem|mem~912_q ;
wire \D_mem|mem~784feeder_combout ;
wire \D_mem|mem~784_q ;
wire \D_mem|mem~528_q ;
wire \D_mem|mem~1348_combout ;
wire \D_mem|mem~1349_combout ;
wire \D_mem|mem~1350_combout ;
wire \D_mem|mem~976feeder_combout ;
wire \D_mem|mem~976_q ;
wire \D_mem|mem~848feeder_combout ;
wire \D_mem|mem~848_q ;
wire \D_mem|mem~592_q ;
wire \D_mem|mem~1344_combout ;
wire \D_mem|mem~720_q ;
wire \D_mem|mem~1345_combout ;
wire \D_mem|mem~880_q ;
wire \D_mem|mem~1008_q ;
wire \D_mem|mem~752_q ;
wire \D_mem|mem~624_q ;
wire \D_mem|mem~1351_combout ;
wire \D_mem|mem~1352_combout ;
wire \D_mem|mem~1353_combout ;
wire \D_mem|mem~496_q ;
wire \D_mem|mem~432_q ;
wire \D_mem|mem~464feeder_combout ;
wire \D_mem|mem~464_q ;
wire \D_mem|mem~400_q ;
wire \D_mem|mem~1361_combout ;
wire \D_mem|mem~1362_combout ;
wire \D_mem|mem~368feeder_combout ;
wire \D_mem|mem~368_q ;
wire \D_mem|mem~336_q ;
wire \D_mem|mem~304feeder_combout ;
wire \D_mem|mem~304_q ;
wire \D_mem|mem~272_q ;
wire \D_mem|mem~1354_combout ;
wire \D_mem|mem~1355_combout ;
wire \D_mem|mem~80feeder_combout ;
wire \D_mem|mem~80_q ;
wire \D_mem|mem~112_q ;
wire \D_mem|mem~48_q ;
wire \D_mem|mem~16_q ;
wire \D_mem|mem~1358_combout ;
wire \D_mem|mem~1359_combout ;
wire \D_mem|mem~176feeder_combout ;
wire \D_mem|mem~176_q ;
wire \D_mem|mem~240_q ;
wire \D_mem|mem~208_q ;
wire \D_mem|mem~144_q ;
wire \D_mem|mem~1356_combout ;
wire \D_mem|mem~1357_combout ;
wire \D_mem|mem~1360_combout ;
wire \D_mem|mem~1363_combout ;
wire \D_mem|ReadData~16_combout ;
wire \mux_in_2_ALU|saida[16]~16_combout ;
wire \ula|Mux15~2_combout ;
wire \D_mem|mem~239feeder_combout ;
wire \D_mem|mem~239_q ;
wire \D_mem|mem~207_q ;
wire \D_mem|mem~175_q ;
wire \D_mem|mem~143_q ;
wire \D_mem|mem~1334_combout ;
wire \D_mem|mem~1335_combout ;
wire \D_mem|mem~495_q ;
wire \D_mem|mem~463_q ;
wire \D_mem|mem~431_q ;
wire \D_mem|mem~399_q ;
wire \D_mem|mem~1341_combout ;
wire \D_mem|mem~1342_combout ;
wire \D_mem|mem~111_q ;
wire \D_mem|mem~47_q ;
wire \D_mem|mem~79feeder_combout ;
wire \D_mem|mem~79_q ;
wire \D_mem|mem~15_q ;
wire \D_mem|mem~1338_combout ;
wire \D_mem|mem~1339_combout ;
wire \D_mem|mem~335feeder_combout ;
wire \D_mem|mem~335_q ;
wire \D_mem|mem~271_q ;
wire \D_mem|mem~1336_combout ;
wire \D_mem|mem~303feeder_combout ;
wire \D_mem|mem~303_q ;
wire \D_mem|mem~367_q ;
wire \D_mem|mem~1337_combout ;
wire \D_mem|mem~1340_combout ;
wire \D_mem|mem~1343_combout ;
wire \D_mem|mem~751_q ;
wire \D_mem|mem~1007_q ;
wire \D_mem|mem~879_q ;
wire \D_mem|mem~623_q ;
wire \D_mem|mem~1331_combout ;
wire \D_mem|mem~1332_combout ;
wire \D_mem|mem~943_q ;
wire \D_mem|mem~687_q ;
wire \D_mem|mem~815_q ;
wire \D_mem|mem~559_q ;
wire \D_mem|mem~1324_combout ;
wire \D_mem|mem~1325_combout ;
wire \D_mem|mem~783_q ;
wire \D_mem|mem~911_q ;
wire \D_mem|mem~655_q ;
wire \D_mem|mem~527_q ;
wire \D_mem|mem~1328_combout ;
wire \D_mem|mem~1329_combout ;
wire \D_mem|mem~847_q ;
wire \D_mem|mem~975_q ;
wire \D_mem|mem~719_q ;
wire \D_mem|mem~591_q ;
wire \D_mem|mem~1326_combout ;
wire \D_mem|mem~1327_combout ;
wire \D_mem|mem~1330_combout ;
wire \D_mem|mem~1333_combout ;
wire \D_mem|ReadData~15_combout ;
wire \Regfile|regs[17][15]~q ;
wire \Regfile|regs[25][15]~q ;
wire \Regfile|ReadData1[15]~357_combout ;
wire \Regfile|regs[21][15]~q ;
wire \Regfile|regs[29][15]~q ;
wire \Regfile|ReadData1[15]~358_combout ;
wire \Regfile|regs[31][15]~q ;
wire \Regfile|regs[23][15]~q ;
wire \Regfile|regs[19][15]~q ;
wire \Regfile|regs[27][15]~q ;
wire \Regfile|ReadData1[15]~364_combout ;
wire \Regfile|ReadData1[15]~365_combout ;
wire \Regfile|regs[28][15]~q ;
wire \Regfile|regs[24][15]~q ;
wire \Regfile|regs[16][15]~q ;
wire \Regfile|regs[20][15]~q ;
wire \Regfile|ReadData1[15]~361_combout ;
wire \Regfile|ReadData1[15]~362_combout ;
wire \Regfile|regs[30][15]~q ;
wire \Regfile|regs[26][15]~q ;
wire \Regfile|regs[18][15]~q ;
wire \Regfile|regs[22][15]~q ;
wire \Regfile|ReadData1[15]~359_combout ;
wire \Regfile|ReadData1[15]~360_combout ;
wire \Regfile|ReadData1[15]~363_combout ;
wire \Regfile|ReadData1[15]~366_combout ;
wire \Regfile|regs[14][15]~feeder_combout ;
wire \Regfile|regs[14][15]~q ;
wire \Regfile|regs[13][15]~feeder_combout ;
wire \Regfile|regs[13][15]~q ;
wire \Regfile|regs[12][15]~feeder_combout ;
wire \Regfile|regs[12][15]~q ;
wire \Regfile|ReadData1[15]~374_combout ;
wire \Regfile|ReadData1[15]~375_combout ;
wire \Regfile|regs[4][15]~q ;
wire \Regfile|regs[5][15]~q ;
wire \Regfile|ReadData1[15]~367_combout ;
wire \Regfile|regs[6][15]~q ;
wire \Regfile|regs[7][15]~q ;
wire \Regfile|ReadData1[15]~368_combout ;
wire \Regfile|regs[2][15]~q ;
wire \Regfile|regs[1][15]~feeder_combout ;
wire \Regfile|regs[1][15]~q ;
wire \Regfile|regs[3][15]~feeder_combout ;
wire \Regfile|regs[3][15]~q ;
wire \Regfile|ReadData1[15]~371_combout ;
wire \Regfile|ReadData1[15]~372_combout ;
wire \Regfile|regs[11][15]~q ;
wire \Regfile|regs[9][15]~q ;
wire \Regfile|regs[8][15]~q ;
wire \Regfile|regs[10][15]~q ;
wire \Regfile|ReadData1[15]~369_combout ;
wire \Regfile|ReadData1[15]~370_combout ;
wire \Regfile|ReadData1[15]~373_combout ;
wire \Regfile|ReadData1[15]~376_combout ;
wire \Regfile|ReadData1[15]~377_combout ;
wire \D_mem|mem~462feeder_combout ;
wire \D_mem|mem~462_q ;
wire \D_mem|mem~398_q ;
wire \D_mem|mem~1321_combout ;
wire \D_mem|mem~494_q ;
wire \D_mem|mem~430_q ;
wire \D_mem|mem~1322_combout ;
wire \D_mem|mem~366feeder_combout ;
wire \D_mem|mem~366_q ;
wire \D_mem|mem~334_q ;
wire \D_mem|mem~302feeder_combout ;
wire \D_mem|mem~302_q ;
wire \D_mem|mem~270_q ;
wire \D_mem|mem~1314_combout ;
wire \D_mem|mem~1315_combout ;
wire \D_mem|mem~78feeder_combout ;
wire \D_mem|mem~78_q ;
wire \D_mem|mem~110_q ;
wire \D_mem|mem~46feeder_combout ;
wire \D_mem|mem~46_q ;
wire \D_mem|mem~14_q ;
wire \D_mem|mem~1318_combout ;
wire \D_mem|mem~1319_combout ;
wire \D_mem|mem~174_q ;
wire \D_mem|mem~238_q ;
wire \D_mem|mem~206_q ;
wire \D_mem|mem~142_q ;
wire \D_mem|mem~1316_combout ;
wire \D_mem|mem~1317_combout ;
wire \D_mem|mem~1320_combout ;
wire \D_mem|mem~1323_combout ;
wire \D_mem|mem~974feeder_combout ;
wire \D_mem|mem~974_q ;
wire \D_mem|mem~846feeder_combout ;
wire \D_mem|mem~846_q ;
wire \D_mem|mem~590_q ;
wire \D_mem|mem~1304_combout ;
wire \D_mem|mem~718_q ;
wire \D_mem|mem~1305_combout ;
wire \D_mem|mem~878_q ;
wire \D_mem|mem~1006_q ;
wire \D_mem|mem~750_q ;
wire \D_mem|mem~622_q ;
wire \D_mem|mem~1311_combout ;
wire \D_mem|mem~1312_combout ;
wire \D_mem|mem~654feeder_combout ;
wire \D_mem|mem~654_q ;
wire \D_mem|mem~910_q ;
wire \D_mem|mem~782_q ;
wire \D_mem|mem~526_q ;
wire \D_mem|mem~1308_combout ;
wire \D_mem|mem~1309_combout ;
wire \D_mem|mem~814_q ;
wire \D_mem|mem~942_q ;
wire \D_mem|mem~686_q ;
wire \D_mem|mem~558_q ;
wire \D_mem|mem~1306_combout ;
wire \D_mem|mem~1307_combout ;
wire \D_mem|mem~1310_combout ;
wire \D_mem|mem~1313_combout ;
wire \D_mem|ReadData~14_combout ;
wire \Regfile|regs[19][14]~q ;
wire \Regfile|regs[23][14]~q ;
wire \Regfile|ReadData1[14]~385_combout ;
wire \Regfile|regs[31][14]~q ;
wire \Regfile|regs[27][14]~q ;
wire \Regfile|ReadData1[14]~386_combout ;
wire \Regfile|regs[28][14]~q ;
wire \Regfile|regs[24][14]~q ;
wire \Regfile|regs[16][14]~q ;
wire \Regfile|ReadData1[14]~382_combout ;
wire \Regfile|ReadData1[14]~383_combout ;
wire \Regfile|regs[18][14]~q ;
wire \Regfile|regs[26][14]~q ;
wire \Regfile|ReadData1[14]~380_combout ;
wire \Regfile|regs[30][14]~q ;
wire \Regfile|regs[22][14]~q ;
wire \Regfile|ReadData1[14]~381_combout ;
wire \Regfile|ReadData1[14]~384_combout ;
wire \Regfile|regs[29][14]~q ;
wire \Regfile|regs[25][14]~feeder_combout ;
wire \Regfile|regs[25][14]~q ;
wire \Regfile|regs[21][14]~feeder_combout ;
wire \Regfile|regs[21][14]~q ;
wire \Regfile|regs[17][14]~q ;
wire \Regfile|ReadData1[14]~378_combout ;
wire \Regfile|ReadData1[14]~379_combout ;
wire \Regfile|ReadData1[14]~387_combout ;
wire \Regfile|regs[11][14]~q ;
wire \Regfile|regs[9][14]~q ;
wire \Regfile|regs[8][14]~q ;
wire \Regfile|regs[10][14]~q ;
wire \Regfile|ReadData1[14]~388_combout ;
wire \Regfile|ReadData1[14]~389_combout ;
wire \Regfile|regs[15][14]~feeder_combout ;
wire \Regfile|regs[15][14]~q ;
wire \Regfile|regs[14][14]~q ;
wire \Regfile|regs[12][14]~q ;
wire \Regfile|regs[13][14]~feeder_combout ;
wire \Regfile|regs[13][14]~q ;
wire \Regfile|ReadData1[14]~395_combout ;
wire \Regfile|ReadData1[14]~396_combout ;
wire \Regfile|regs[2][14]~q ;
wire \Regfile|regs[1][14]~q ;
wire \Regfile|regs[3][14]~q ;
wire \Regfile|ReadData1[14]~392_combout ;
wire \Regfile|ReadData1[14]~393_combout ;
wire \Regfile|regs[6][14]~feeder_combout ;
wire \Regfile|regs[6][14]~q ;
wire \Regfile|regs[7][14]~q ;
wire \Regfile|regs[5][14]~feeder_combout ;
wire \Regfile|regs[5][14]~q ;
wire \Regfile|regs[4][14]~q ;
wire \Regfile|ReadData1[14]~390_combout ;
wire \Regfile|ReadData1[14]~391_combout ;
wire \Regfile|ReadData1[14]~394_combout ;
wire \Regfile|ReadData1[14]~397_combout ;
wire \Regfile|ReadData1[14]~398_combout ;
wire \Regfile|regs[23][13]~q ;
wire \Regfile|regs[31][13]~q ;
wire \Regfile|regs[27][13]~q ;
wire \Regfile|regs[19][13]~q ;
wire \Regfile|ReadData2[13]~417_combout ;
wire \Regfile|ReadData2[13]~418_combout ;
wire \Regfile|regs[26][13]~q ;
wire \Regfile|regs[22][13]~q ;
wire \Regfile|regs[18][13]~q ;
wire \Regfile|ReadData2[13]~412_combout ;
wire \Regfile|regs[30][13]~q ;
wire \Regfile|ReadData2[13]~413_combout ;
wire \Regfile|regs[24][13]~q ;
wire \Regfile|regs[28][13]~q ;
wire \Regfile|regs[20][13]~q ;
wire \Regfile|regs[16][13]~q ;
wire \Regfile|ReadData2[13]~414_combout ;
wire \Regfile|ReadData2[13]~415_combout ;
wire \Regfile|ReadData2[13]~416_combout ;
wire \Regfile|regs[21][13]~feeder_combout ;
wire \Regfile|regs[21][13]~q ;
wire \Regfile|regs[29][13]~q ;
wire \Regfile|regs[17][13]~q ;
wire \Regfile|regs[25][13]~q ;
wire \Regfile|ReadData2[13]~410_combout ;
wire \Regfile|ReadData2[13]~411_combout ;
wire \Regfile|ReadData2[13]~419_combout ;
wire \Regfile|regs[7][13]~q ;
wire \Regfile|regs[6][13]~q ;
wire \Regfile|regs[5][13]~q ;
wire \Regfile|regs[4][13]~q ;
wire \Regfile|ReadData2[13]~400_combout ;
wire \Regfile|ReadData2[13]~401_combout ;
wire \Regfile|regs[15][13]~feeder_combout ;
wire \Regfile|regs[15][13]~q ;
wire \Regfile|regs[14][13]~q ;
wire \Regfile|regs[12][13]~q ;
wire \Regfile|regs[13][13]~feeder_combout ;
wire \Regfile|regs[13][13]~q ;
wire \Regfile|ReadData2[13]~407_combout ;
wire \Regfile|ReadData2[13]~408_combout ;
wire \Regfile|regs[9][13]~q ;
wire \Regfile|regs[11][13]~q ;
wire \Regfile|regs[10][13]~q ;
wire \Regfile|regs[8][13]~q ;
wire \Regfile|ReadData2[13]~402_combout ;
wire \Regfile|ReadData2[13]~403_combout ;
wire \Regfile|regs[1][13]~q ;
wire \Regfile|regs[3][13]~q ;
wire \Regfile|ReadData2[13]~404_combout ;
wire \Regfile|ReadData2[13]~405_combout ;
wire \Regfile|ReadData2[13]~406_combout ;
wire \Regfile|ReadData2[13]~409_combout ;
wire \Regfile|ReadData2[13]~420_combout ;
wire \D_mem|mem~237_q ;
wire \D_mem|mem~205_q ;
wire \D_mem|mem~173feeder_combout ;
wire \D_mem|mem~173_q ;
wire \D_mem|mem~141_q ;
wire \D_mem|mem~1294_combout ;
wire \D_mem|mem~1295_combout ;
wire \D_mem|mem~493_q ;
wire \D_mem|mem~461_q ;
wire \D_mem|mem~429_q ;
wire \D_mem|mem~397_q ;
wire \D_mem|mem~1301_combout ;
wire \D_mem|mem~1302_combout ;
wire \D_mem|mem~45feeder_combout ;
wire \D_mem|mem~45_q ;
wire \D_mem|mem~109_q ;
wire \D_mem|mem~13feeder_combout ;
wire \D_mem|mem~13_q ;
wire \D_mem|mem~77feeder_combout ;
wire \D_mem|mem~77_q ;
wire \D_mem|mem~1298_combout ;
wire \D_mem|mem~1299_combout ;
wire \D_mem|mem~301_q ;
wire \D_mem|mem~365_q ;
wire \D_mem|mem~333feeder_combout ;
wire \D_mem|mem~333_q ;
wire \D_mem|mem~269feeder_combout ;
wire \D_mem|mem~269_q ;
wire \D_mem|mem~1296_combout ;
wire \D_mem|mem~1297_combout ;
wire \D_mem|mem~1300_combout ;
wire \D_mem|mem~1303_combout ;
wire \D_mem|mem~941feeder_combout ;
wire \D_mem|mem~941_q ;
wire \D_mem|mem~685feeder_combout ;
wire \D_mem|mem~685_q ;
wire \D_mem|mem~557_q ;
wire \D_mem|mem~813feeder_combout ;
wire \D_mem|mem~813_q ;
wire \D_mem|mem~1284_combout ;
wire \D_mem|mem~1285_combout ;
wire \D_mem|mem~845_q ;
wire \D_mem|mem~973_q ;
wire \D_mem|mem~717_q ;
wire \D_mem|mem~589_q ;
wire \D_mem|mem~1286_combout ;
wire \D_mem|mem~1287_combout ;
wire \D_mem|mem~653_q ;
wire \D_mem|mem~525_q ;
wire \D_mem|mem~1288_combout ;
wire \D_mem|mem~781feeder_combout ;
wire \D_mem|mem~781_q ;
wire \D_mem|mem~909_q ;
wire \D_mem|mem~1289_combout ;
wire \D_mem|mem~1290_combout ;
wire \D_mem|mem~749_q ;
wire \D_mem|mem~1005_q ;
wire \D_mem|mem~877feeder_combout ;
wire \D_mem|mem~877_q ;
wire \D_mem|mem~621_q ;
wire \D_mem|mem~1291_combout ;
wire \D_mem|mem~1292_combout ;
wire \D_mem|mem~1293_combout ;
wire \D_mem|ReadData~13_combout ;
wire \mux_in_2_ALU|saida[13]~19_combout ;
wire \Regfile|regs[11][12]~feeder_combout ;
wire \Regfile|regs[11][12]~q ;
wire \Regfile|regs[9][12]~feeder_combout ;
wire \Regfile|regs[9][12]~q ;
wire \Regfile|regs[10][12]~q ;
wire \Regfile|regs[8][12]~q ;
wire \Regfile|ReadData2[12]~421_combout ;
wire \Regfile|ReadData2[12]~422_combout ;
wire \Regfile|regs[15][12]~q ;
wire \Regfile|regs[14][12]~q ;
wire \Regfile|regs[13][12]~q ;
wire \Regfile|regs[12][12]~q ;
wire \Regfile|ReadData2[12]~428_combout ;
wire \Regfile|ReadData2[12]~429_combout ;
wire \Regfile|regs[7][12]~feeder_combout ;
wire \Regfile|regs[7][12]~q ;
wire \Regfile|regs[6][12]~q ;
wire \Regfile|regs[5][12]~q ;
wire \Regfile|regs[4][12]~feeder_combout ;
wire \Regfile|regs[4][12]~q ;
wire \Regfile|ReadData2[12]~423_combout ;
wire \Regfile|ReadData2[12]~424_combout ;
wire \Regfile|regs[2][12]~q ;
wire \Regfile|regs[3][12]~q ;
wire \Regfile|regs[1][12]~q ;
wire \Regfile|ReadData2[12]~425_combout ;
wire \Regfile|ReadData2[12]~426_combout ;
wire \Regfile|ReadData2[12]~427_combout ;
wire \Regfile|ReadData2[12]~430_combout ;
wire \Regfile|regs[27][12]~q ;
wire \Regfile|regs[23][12]~q ;
wire \Regfile|regs[19][12]~q ;
wire \Regfile|ReadData2[12]~438_combout ;
wire \Regfile|ReadData2[12]~439_combout ;
wire \Regfile|regs[22][12]~q ;
wire \Regfile|regs[30][12]~q ;
wire \Regfile|regs[26][12]~q ;
wire \Regfile|regs[18][12]~q ;
wire \Regfile|ReadData2[12]~433_combout ;
wire \Regfile|ReadData2[12]~434_combout ;
wire \Regfile|regs[20][12]~q ;
wire \Regfile|regs[28][12]~q ;
wire \Regfile|regs[24][12]~q ;
wire \Regfile|regs[16][12]~q ;
wire \Regfile|ReadData2[12]~435_combout ;
wire \Regfile|ReadData2[12]~436_combout ;
wire \Regfile|ReadData2[12]~437_combout ;
wire \Regfile|regs[25][12]~q ;
wire \Regfile|regs[29][12]~q ;
wire \Regfile|regs[17][12]~q ;
wire \Regfile|regs[21][12]~q ;
wire \Regfile|ReadData2[12]~431_combout ;
wire \Regfile|ReadData2[12]~432_combout ;
wire \Regfile|ReadData2[12]~440_combout ;
wire \Regfile|ReadData2[12]~441_combout ;
wire \D_mem|mem~844feeder_combout ;
wire \D_mem|mem~844_q ;
wire \D_mem|mem~588_q ;
wire \D_mem|mem~1264_combout ;
wire \D_mem|mem~972feeder_combout ;
wire \D_mem|mem~972_q ;
wire \D_mem|mem~716_q ;
wire \D_mem|mem~1265_combout ;
wire \D_mem|mem~876_q ;
wire \D_mem|mem~1004_q ;
wire \D_mem|mem~620_q ;
wire \D_mem|mem~748_q ;
wire \D_mem|mem~1271_combout ;
wire \D_mem|mem~1272_combout ;
wire \D_mem|mem~652_q ;
wire \D_mem|mem~908_q ;
wire \D_mem|mem~780feeder_combout ;
wire \D_mem|mem~780_q ;
wire \D_mem|mem~524_q ;
wire \D_mem|mem~1268_combout ;
wire \D_mem|mem~1269_combout ;
wire \D_mem|mem~812_q ;
wire \D_mem|mem~940_q ;
wire \D_mem|mem~684feeder_combout ;
wire \D_mem|mem~684_q ;
wire \D_mem|mem~556_q ;
wire \D_mem|mem~1266_combout ;
wire \D_mem|mem~1267_combout ;
wire \D_mem|mem~1270_combout ;
wire \D_mem|mem~1273_combout ;
wire \D_mem|mem~492_q ;
wire \D_mem|mem~428_q ;
wire \D_mem|mem~460feeder_combout ;
wire \D_mem|mem~460_q ;
wire \D_mem|mem~396_q ;
wire \D_mem|mem~1281_combout ;
wire \D_mem|mem~1282_combout ;
wire \D_mem|mem~364_q ;
wire \D_mem|mem~332_q ;
wire \D_mem|mem~300feeder_combout ;
wire \D_mem|mem~300_q ;
wire \D_mem|mem~268_q ;
wire \D_mem|mem~1274_combout ;
wire \D_mem|mem~1275_combout ;
wire \D_mem|mem~172_q ;
wire \D_mem|mem~236_q ;
wire \D_mem|mem~204_q ;
wire \D_mem|mem~140_q ;
wire \D_mem|mem~1276_combout ;
wire \D_mem|mem~1277_combout ;
wire \D_mem|mem~76feeder_combout ;
wire \D_mem|mem~76_q ;
wire \D_mem|mem~108_q ;
wire \D_mem|mem~44feeder_combout ;
wire \D_mem|mem~44_q ;
wire \D_mem|mem~12_q ;
wire \D_mem|mem~1278_combout ;
wire \D_mem|mem~1279_combout ;
wire \D_mem|mem~1280_combout ;
wire \D_mem|mem~1283_combout ;
wire \D_mem|ReadData~12_combout ;
wire \mux_in_2_ALU|saida[12]~20_combout ;
wire \Regfile|regs[21][11]~q ;
wire \Regfile|regs[25][11]~q ;
wire \Regfile|regs[17][11]~q ;
wire \Regfile|ReadData2[11]~452_combout ;
wire \Regfile|ReadData2[11]~453_combout ;
wire \Regfile|regs[23][11]~feeder_combout ;
wire \Regfile|regs[23][11]~q ;
wire \Regfile|regs[31][11]~q ;
wire \Regfile|regs[27][11]~feeder_combout ;
wire \Regfile|regs[27][11]~q ;
wire \Regfile|regs[19][11]~q ;
wire \Regfile|ReadData2[11]~459_combout ;
wire \Regfile|ReadData2[11]~460_combout ;
wire \Regfile|regs[24][11]~q ;
wire \Regfile|regs[20][11]~q ;
wire \Regfile|regs[16][11]~q ;
wire \Regfile|ReadData2[11]~456_combout ;
wire \Regfile|regs[28][11]~q ;
wire \Regfile|ReadData2[11]~457_combout ;
wire \Regfile|regs[26][11]~q ;
wire \Regfile|regs[22][11]~q ;
wire \Regfile|regs[18][11]~q ;
wire \Regfile|ReadData2[11]~454_combout ;
wire \Regfile|regs[30][11]~q ;
wire \Regfile|ReadData2[11]~455_combout ;
wire \Regfile|ReadData2[11]~458_combout ;
wire \Regfile|ReadData2[11]~461_combout ;
wire \Regfile|regs[6][11]~q ;
wire \Regfile|regs[7][11]~q ;
wire \Regfile|regs[5][11]~feeder_combout ;
wire \Regfile|regs[5][11]~q ;
wire \Regfile|regs[4][11]~q ;
wire \Regfile|ReadData2[11]~442_combout ;
wire \Regfile|ReadData2[11]~443_combout ;
wire \Regfile|regs[15][11]~q ;
wire \Regfile|regs[14][11]~q ;
wire \Regfile|regs[12][11]~feeder_combout ;
wire \Regfile|regs[12][11]~q ;
wire \Regfile|regs[13][11]~feeder_combout ;
wire \Regfile|regs[13][11]~q ;
wire \Regfile|ReadData2[11]~449_combout ;
wire \Regfile|ReadData2[11]~450_combout ;
wire \Regfile|regs[2][11]~q ;
wire \Regfile|regs[3][11]~q ;
wire \Regfile|regs[1][11]~q ;
wire \Regfile|ReadData2[11]~446_combout ;
wire \Regfile|ReadData2[11]~447_combout ;
wire \Regfile|regs[11][11]~feeder_combout ;
wire \Regfile|regs[11][11]~q ;
wire \Regfile|regs[9][11]~q ;
wire \Regfile|regs[8][11]~feeder_combout ;
wire \Regfile|regs[8][11]~q ;
wire \Regfile|regs[10][11]~feeder_combout ;
wire \Regfile|regs[10][11]~q ;
wire \Regfile|ReadData2[11]~444_combout ;
wire \Regfile|ReadData2[11]~445_combout ;
wire \Regfile|ReadData2[11]~448_combout ;
wire \Regfile|ReadData2[11]~451_combout ;
wire \Regfile|ReadData2[11]~462_combout ;
wire \D_mem|mem~939feeder_combout ;
wire \D_mem|mem~939_q ;
wire \D_mem|mem~683_q ;
wire \D_mem|mem~811feeder_combout ;
wire \D_mem|mem~811_q ;
wire \D_mem|mem~555_q ;
wire \D_mem|mem~1244_combout ;
wire \D_mem|mem~1245_combout ;
wire \D_mem|mem~747feeder_combout ;
wire \D_mem|mem~747_q ;
wire \D_mem|mem~1003_q ;
wire \D_mem|mem~619_q ;
wire \D_mem|mem~875feeder_combout ;
wire \D_mem|mem~875_q ;
wire \D_mem|mem~1251_combout ;
wire \D_mem|mem~1252_combout ;
wire \D_mem|mem~779_q ;
wire \D_mem|mem~907_q ;
wire \D_mem|mem~651_q ;
wire \D_mem|mem~523_q ;
wire \D_mem|mem~1248_combout ;
wire \D_mem|mem~1249_combout ;
wire \D_mem|mem~843feeder_combout ;
wire \D_mem|mem~843_q ;
wire \D_mem|mem~971_q ;
wire \D_mem|mem~715_q ;
wire \D_mem|mem~587_q ;
wire \D_mem|mem~1246_combout ;
wire \D_mem|mem~1247_combout ;
wire \D_mem|mem~1250_combout ;
wire \D_mem|mem~1253_combout ;
wire \D_mem|mem~235feeder_combout ;
wire \D_mem|mem~235_q ;
wire \D_mem|mem~203_q ;
wire \D_mem|mem~171feeder_combout ;
wire \D_mem|mem~171_q ;
wire \D_mem|mem~139_q ;
wire \D_mem|mem~1254_combout ;
wire \D_mem|mem~1255_combout ;
wire \D_mem|mem~491_q ;
wire \D_mem|mem~427feeder_combout ;
wire \D_mem|mem~427_q ;
wire \D_mem|mem~395_q ;
wire \D_mem|mem~1261_combout ;
wire \D_mem|mem~459_q ;
wire \D_mem|mem~1262_combout ;
wire \D_mem|mem~43_q ;
wire \D_mem|mem~107_q ;
wire \D_mem|mem~75_q ;
wire \D_mem|mem~11_q ;
wire \D_mem|mem~1258_combout ;
wire \D_mem|mem~1259_combout ;
wire \D_mem|mem~299feeder_combout ;
wire \D_mem|mem~299_q ;
wire \D_mem|mem~363_q ;
wire \D_mem|mem~331_q ;
wire \D_mem|mem~267_q ;
wire \D_mem|mem~1256_combout ;
wire \D_mem|mem~1257_combout ;
wire \D_mem|mem~1260_combout ;
wire \D_mem|mem~1263_combout ;
wire \D_mem|ReadData~11_combout ;
wire \mux_in_2_ALU|saida[11]~21_combout ;
wire \Imem|memoria_ROM~121_combout ;
wire \Imem|memoria_ROM~120_combout ;
wire \Imem|memoria_ROM~122_combout ;
wire \D_mem|mem~170feeder_combout ;
wire \D_mem|mem~170_q ;
wire \D_mem|mem~234_q ;
wire \D_mem|mem~202feeder_combout ;
wire \D_mem|mem~202_q ;
wire \D_mem|mem~138_q ;
wire \D_mem|mem~1236_combout ;
wire \D_mem|mem~1237_combout ;
wire \D_mem|mem~74_q ;
wire \D_mem|mem~106_q ;
wire \D_mem|mem~42_q ;
wire \D_mem|mem~10_q ;
wire \D_mem|mem~1238_combout ;
wire \D_mem|mem~1239_combout ;
wire \D_mem|mem~1240_combout ;
wire \D_mem|mem~298_q ;
wire \D_mem|mem~266_q ;
wire \D_mem|mem~1234_combout ;
wire \D_mem|mem~362_q ;
wire \D_mem|mem~330_q ;
wire \D_mem|mem~1235_combout ;
wire \D_mem|mem~490_q ;
wire \D_mem|mem~426_q ;
wire \D_mem|mem~458_q ;
wire \D_mem|mem~394_q ;
wire \D_mem|mem~1241_combout ;
wire \D_mem|mem~1242_combout ;
wire \D_mem|mem~1243_combout ;
wire \D_mem|mem~842_q ;
wire \D_mem|mem~586_q ;
wire \D_mem|mem~1224_combout ;
wire \D_mem|mem~970_q ;
wire \D_mem|mem~714_q ;
wire \D_mem|mem~1225_combout ;
wire \D_mem|mem~874feeder_combout ;
wire \D_mem|mem~874_q ;
wire \D_mem|mem~1002_q ;
wire \D_mem|mem~746feeder_combout ;
wire \D_mem|mem~746_q ;
wire \D_mem|mem~618_q ;
wire \D_mem|mem~1231_combout ;
wire \D_mem|mem~1232_combout ;
wire \D_mem|mem~650feeder_combout ;
wire \D_mem|mem~650_q ;
wire \D_mem|mem~906_q ;
wire \D_mem|mem~778_q ;
wire \D_mem|mem~522_q ;
wire \D_mem|mem~1228_combout ;
wire \D_mem|mem~1229_combout ;
wire \D_mem|mem~810_q ;
wire \D_mem|mem~938_q ;
wire \D_mem|mem~682feeder_combout ;
wire \D_mem|mem~682_q ;
wire \D_mem|mem~554_q ;
wire \D_mem|mem~1226_combout ;
wire \D_mem|mem~1227_combout ;
wire \D_mem|mem~1230_combout ;
wire \D_mem|mem~1233_combout ;
wire \D_mem|ReadData~10_combout ;
wire \Regfile|regs[25][10]~q ;
wire \Regfile|regs[17][10]~q ;
wire \Regfile|regs[21][10]~q ;
wire \Regfile|ReadData1[10]~462_combout ;
wire \Regfile|ReadData1[10]~463_combout ;
wire \Regfile|regs[31][10]~feeder_combout ;
wire \Regfile|regs[31][10]~q ;
wire \Regfile|regs[27][10]~feeder_combout ;
wire \Regfile|regs[27][10]~q ;
wire \Regfile|regs[23][10]~feeder_combout ;
wire \Regfile|regs[23][10]~q ;
wire \Regfile|regs[19][10]~feeder_combout ;
wire \Regfile|regs[19][10]~q ;
wire \Regfile|ReadData1[10]~469_combout ;
wire \Regfile|ReadData1[10]~470_combout ;
wire \Regfile|regs[20][10]~q ;
wire \Regfile|regs[28][10]~q ;
wire \Regfile|regs[24][10]~q ;
wire \Regfile|regs[16][10]~q ;
wire \Regfile|ReadData1[10]~466_combout ;
wire \Regfile|ReadData1[10]~467_combout ;
wire \Regfile|regs[26][10]~q ;
wire \Regfile|regs[18][10]~q ;
wire \Regfile|ReadData1[10]~464_combout ;
wire \Regfile|regs[22][10]~q ;
wire \Regfile|regs[30][10]~q ;
wire \Regfile|ReadData1[10]~465_combout ;
wire \Regfile|ReadData1[10]~468_combout ;
wire \Regfile|ReadData1[10]~471_combout ;
wire \Regfile|regs[9][10]~q ;
wire \Regfile|regs[11][10]~feeder_combout ;
wire \Regfile|regs[11][10]~q ;
wire \Regfile|regs[8][10]~feeder_combout ;
wire \Regfile|regs[8][10]~q ;
wire \Regfile|regs[10][10]~feeder_combout ;
wire \Regfile|regs[10][10]~q ;
wire \Regfile|ReadData1[10]~472_combout ;
wire \Regfile|ReadData1[10]~473_combout ;
wire \Regfile|regs[6][10]~q ;
wire \Regfile|regs[7][10]~q ;
wire \Regfile|regs[5][10]~feeder_combout ;
wire \Regfile|regs[5][10]~q ;
wire \Regfile|regs[4][10]~feeder_combout ;
wire \Regfile|regs[4][10]~q ;
wire \Regfile|ReadData1[10]~474_combout ;
wire \Regfile|ReadData1[10]~475_combout ;
wire \Regfile|regs[3][10]~q ;
wire \Regfile|regs[1][10]~q ;
wire \Regfile|ReadData1[10]~476_combout ;
wire \Regfile|regs[2][10]~q ;
wire \Regfile|ReadData1[10]~477_combout ;
wire \Regfile|ReadData1[10]~478_combout ;
wire \Regfile|regs[15][10]~q ;
wire \Regfile|regs[14][10]~q ;
wire \Regfile|regs[13][10]~q ;
wire \Regfile|regs[12][10]~q ;
wire \Regfile|ReadData1[10]~479_combout ;
wire \Regfile|ReadData1[10]~480_combout ;
wire \Regfile|ReadData1[10]~481_combout ;
wire \Regfile|ReadData1[10]~482_combout ;
wire \Regfile|regs[14][9]~q ;
wire \Regfile|regs[13][9]~feeder_combout ;
wire \Regfile|regs[13][9]~q ;
wire \Regfile|regs[12][9]~q ;
wire \Regfile|ReadData2[9]~491_combout ;
wire \Regfile|regs[15][9]~q ;
wire \Regfile|ReadData2[9]~492_combout ;
wire \Regfile|regs[7][9]~q ;
wire \Regfile|regs[6][9]~feeder_combout ;
wire \Regfile|regs[6][9]~q ;
wire \Regfile|regs[5][9]~feeder_combout ;
wire \Regfile|regs[5][9]~q ;
wire \Regfile|regs[4][9]~feeder_combout ;
wire \Regfile|regs[4][9]~q ;
wire \Regfile|ReadData2[9]~484_combout ;
wire \Regfile|ReadData2[9]~485_combout ;
wire \Regfile|regs[11][9]~feeder_combout ;
wire \Regfile|regs[11][9]~q ;
wire \Regfile|regs[9][9]~q ;
wire \Regfile|regs[8][9]~feeder_combout ;
wire \Regfile|regs[8][9]~q ;
wire \Regfile|regs[10][9]~feeder_combout ;
wire \Regfile|regs[10][9]~q ;
wire \Regfile|ReadData2[9]~486_combout ;
wire \Regfile|ReadData2[9]~487_combout ;
wire \Regfile|regs[2][9]~q ;
wire \Regfile|regs[1][9]~q ;
wire \Regfile|regs[3][9]~feeder_combout ;
wire \Regfile|regs[3][9]~q ;
wire \Regfile|ReadData2[9]~488_combout ;
wire \Regfile|ReadData2[9]~489_combout ;
wire \Regfile|ReadData2[9]~490_combout ;
wire \Regfile|ReadData2[9]~493_combout ;
wire \Regfile|regs[23][9]~feeder_combout ;
wire \Regfile|regs[23][9]~q ;
wire \Regfile|regs[31][9]~q ;
wire \Regfile|regs[27][9]~feeder_combout ;
wire \Regfile|regs[27][9]~q ;
wire \Regfile|regs[19][9]~q ;
wire \Regfile|ReadData2[9]~501_combout ;
wire \Regfile|ReadData2[9]~502_combout ;
wire \Regfile|regs[29][9]~q ;
wire \Regfile|regs[25][9]~q ;
wire \Regfile|regs[17][9]~q ;
wire \Regfile|ReadData2[9]~494_combout ;
wire \Regfile|ReadData2[9]~495_combout ;
wire \Regfile|regs[18][9]~feeder_combout ;
wire \Regfile|regs[18][9]~q ;
wire \Regfile|regs[22][9]~q ;
wire \Regfile|ReadData2[9]~496_combout ;
wire \Regfile|regs[30][9]~feeder_combout ;
wire \Regfile|regs[30][9]~q ;
wire \Regfile|regs[26][9]~q ;
wire \Regfile|ReadData2[9]~497_combout ;
wire \Regfile|regs[28][9]~q ;
wire \Regfile|regs[24][9]~q ;
wire \Regfile|regs[16][9]~q ;
wire \Regfile|regs[20][9]~q ;
wire \Regfile|ReadData2[9]~498_combout ;
wire \Regfile|ReadData2[9]~499_combout ;
wire \Regfile|ReadData2[9]~500_combout ;
wire \Regfile|ReadData2[9]~503_combout ;
wire \Regfile|ReadData2[9]~504_combout ;
wire \D_mem|mem~489_q ;
wire \D_mem|mem~457_q ;
wire \D_mem|mem~425feeder_combout ;
wire \D_mem|mem~425_q ;
wire \D_mem|mem~393_q ;
wire \D_mem|mem~1221_combout ;
wire \D_mem|mem~1222_combout ;
wire \D_mem|mem~233_q ;
wire \D_mem|mem~201_q ;
wire \D_mem|mem~169feeder_combout ;
wire \D_mem|mem~169_q ;
wire \D_mem|mem~137_q ;
wire \D_mem|mem~1214_combout ;
wire \D_mem|mem~1215_combout ;
wire \D_mem|mem~41feeder_combout ;
wire \D_mem|mem~41_q ;
wire \D_mem|mem~105_q ;
wire \D_mem|mem~73_q ;
wire \D_mem|mem~9_q ;
wire \D_mem|mem~1218_combout ;
wire \D_mem|mem~1219_combout ;
wire \D_mem|mem~297_q ;
wire \D_mem|mem~361_q ;
wire \D_mem|mem~329feeder_combout ;
wire \D_mem|mem~329_q ;
wire \D_mem|mem~265_q ;
wire \D_mem|mem~1216_combout ;
wire \D_mem|mem~1217_combout ;
wire \D_mem|mem~1220_combout ;
wire \D_mem|mem~1223_combout ;
wire \D_mem|mem~937feeder_combout ;
wire \D_mem|mem~937_q ;
wire \D_mem|mem~681_q ;
wire \D_mem|mem~553_q ;
wire \D_mem|mem~809_q ;
wire \D_mem|mem~1204_combout ;
wire \D_mem|mem~1205_combout ;
wire \D_mem|mem~777_q ;
wire \D_mem|mem~905_q ;
wire \D_mem|mem~649_q ;
wire \D_mem|mem~521_q ;
wire \D_mem|mem~1208_combout ;
wire \D_mem|mem~1209_combout ;
wire \D_mem|mem~841feeder_combout ;
wire \D_mem|mem~841_q ;
wire \D_mem|mem~969_q ;
wire \D_mem|mem~713_q ;
wire \D_mem|mem~585_q ;
wire \D_mem|mem~1206_combout ;
wire \D_mem|mem~1207_combout ;
wire \D_mem|mem~1210_combout ;
wire \D_mem|mem~745feeder_combout ;
wire \D_mem|mem~745_q ;
wire \D_mem|mem~1001_q ;
wire \D_mem|mem~873_q ;
wire \D_mem|mem~617_q ;
wire \D_mem|mem~1211_combout ;
wire \D_mem|mem~1212_combout ;
wire \D_mem|mem~1213_combout ;
wire \D_mem|ReadData~9_combout ;
wire \mux_in_2_ALU|saida[9]~23_combout ;
wire \Regfile|regs[11][8]~feeder_combout ;
wire \Regfile|regs[11][8]~q ;
wire \Regfile|regs[9][8]~q ;
wire \Regfile|regs[8][8]~feeder_combout ;
wire \Regfile|regs[8][8]~q ;
wire \Regfile|regs[10][8]~q ;
wire \Regfile|ReadData2[8]~505_combout ;
wire \Regfile|ReadData2[8]~506_combout ;
wire \Regfile|regs[15][8]~feeder_combout ;
wire \Regfile|regs[15][8]~q ;
wire \Regfile|regs[12][8]~q ;
wire \Regfile|regs[13][8]~q ;
wire \Regfile|ReadData2[8]~512_combout ;
wire \Regfile|ReadData2[8]~513_combout ;
wire \Regfile|regs[7][8]~q ;
wire \Regfile|regs[6][8]~q ;
wire \Regfile|regs[4][8]~q ;
wire \Regfile|regs[5][8]~q ;
wire \Regfile|ReadData2[8]~507_combout ;
wire \Regfile|ReadData2[8]~508_combout ;
wire \Regfile|regs[2][8]~q ;
wire \Regfile|regs[1][8]~q ;
wire \Regfile|regs[3][8]~q ;
wire \Regfile|ReadData2[8]~509_combout ;
wire \Regfile|ReadData2[8]~510_combout ;
wire \Regfile|ReadData2[8]~511_combout ;
wire \Regfile|ReadData2[8]~514_combout ;
wire \Regfile|regs[29][8]~q ;
wire \Regfile|regs[25][8]~q ;
wire \Regfile|regs[17][8]~q ;
wire \Regfile|regs[21][8]~q ;
wire \Regfile|ReadData2[8]~515_combout ;
wire \Regfile|ReadData2[8]~516_combout ;
wire \Regfile|regs[31][8]~q ;
wire \Regfile|regs[27][8]~feeder_combout ;
wire \Regfile|regs[27][8]~q ;
wire \Regfile|regs[23][8]~feeder_combout ;
wire \Regfile|regs[23][8]~q ;
wire \Regfile|regs[19][8]~q ;
wire \Regfile|ReadData2[8]~522_combout ;
wire \Regfile|ReadData2[8]~523_combout ;
wire \Regfile|regs[28][8]~q ;
wire \Regfile|regs[20][8]~q ;
wire \Regfile|regs[16][8]~q ;
wire \Regfile|regs[24][8]~q ;
wire \Regfile|ReadData2[8]~519_combout ;
wire \Regfile|ReadData2[8]~520_combout ;
wire \Regfile|regs[30][8]~q ;
wire \Regfile|regs[22][8]~q ;
wire \Regfile|regs[18][8]~q ;
wire \Regfile|regs[26][8]~q ;
wire \Regfile|ReadData2[8]~517_combout ;
wire \Regfile|ReadData2[8]~518_combout ;
wire \Regfile|ReadData2[8]~521_combout ;
wire \Regfile|ReadData2[8]~524_combout ;
wire \Regfile|ReadData2[8]~525_combout ;
wire \D_mem|mem~488_q ;
wire \D_mem|mem~424_q ;
wire \D_mem|mem~456_q ;
wire \D_mem|mem~392_q ;
wire \D_mem|mem~1201_combout ;
wire \D_mem|mem~1202_combout ;
wire \D_mem|mem~168feeder_combout ;
wire \D_mem|mem~168_q ;
wire \D_mem|mem~232_q ;
wire \D_mem|mem~200_q ;
wire \D_mem|mem~136_q ;
wire \D_mem|mem~1196_combout ;
wire \D_mem|mem~1197_combout ;
wire \D_mem|mem~72feeder_combout ;
wire \D_mem|mem~72_q ;
wire \D_mem|mem~104_q ;
wire \D_mem|mem~40feeder_combout ;
wire \D_mem|mem~40_q ;
wire \D_mem|mem~8_q ;
wire \D_mem|mem~1198_combout ;
wire \D_mem|mem~1199_combout ;
wire \D_mem|mem~1200_combout ;
wire \D_mem|mem~360feeder_combout ;
wire \D_mem|mem~360_q ;
wire \D_mem|mem~328_q ;
wire \D_mem|mem~264_q ;
wire \D_mem|mem~296_q ;
wire \D_mem|mem~1194_combout ;
wire \D_mem|mem~1195_combout ;
wire \D_mem|mem~1203_combout ;
wire \D_mem|mem~872feeder_combout ;
wire \D_mem|mem~872_q ;
wire \D_mem|mem~1000_q ;
wire \D_mem|mem~744_q ;
wire \D_mem|mem~616_q ;
wire \D_mem|mem~1191_combout ;
wire \D_mem|mem~1192_combout ;
wire \D_mem|mem~808feeder_combout ;
wire \D_mem|mem~808_q ;
wire \D_mem|mem~936feeder_combout ;
wire \D_mem|mem~936_q ;
wire \D_mem|mem~680feeder_combout ;
wire \D_mem|mem~680_q ;
wire \D_mem|mem~552_q ;
wire \D_mem|mem~1186_combout ;
wire \D_mem|mem~1187_combout ;
wire \D_mem|mem~776_q ;
wire \D_mem|mem~520_q ;
wire \D_mem|mem~1188_combout ;
wire \D_mem|mem~648_q ;
wire \D_mem|mem~904_q ;
wire \D_mem|mem~1189_combout ;
wire \D_mem|mem~1190_combout ;
wire \D_mem|mem~968feeder_combout ;
wire \D_mem|mem~968_q ;
wire \D_mem|mem~712_q ;
wire \D_mem|mem~840feeder_combout ;
wire \D_mem|mem~840_q ;
wire \D_mem|mem~584_q ;
wire \D_mem|mem~1184_combout ;
wire \D_mem|mem~1185_combout ;
wire \D_mem|mem~1193_combout ;
wire \D_mem|ReadData~8_combout ;
wire \ula|result~7_combout ;
wire \mux_in_2_ALU|saida[8]~24_combout ;
wire \ula|Mux23~0_combout ;
wire \ula|Mux23~1_combout ;
wire \Regfile|regs[23][7]~feeder_combout ;
wire \Regfile|regs[23][7]~q ;
wire \Regfile|regs[31][7]~q ;
wire \Regfile|regs[19][7]~q ;
wire \Regfile|regs[27][7]~q ;
wire \Regfile|ReadData2[7]~543_combout ;
wire \Regfile|ReadData2[7]~544_combout ;
wire \Regfile|regs[21][7]~q ;
wire \Regfile|regs[29][7]~q ;
wire \Regfile|regs[25][7]~q ;
wire \Regfile|regs[17][7]~q ;
wire \Regfile|ReadData2[7]~536_combout ;
wire \Regfile|ReadData2[7]~537_combout ;
wire \Regfile|regs[26][7]~q ;
wire \Regfile|regs[30][7]~q ;
wire \Regfile|regs[22][7]~q ;
wire \Regfile|regs[18][7]~q ;
wire \Regfile|ReadData2[7]~538_combout ;
wire \Regfile|ReadData2[7]~539_combout ;
wire \Regfile|regs[24][7]~q ;
wire \Regfile|regs[28][7]~q ;
wire \Regfile|regs[20][7]~q ;
wire \Regfile|regs[16][7]~q ;
wire \Regfile|ReadData2[7]~540_combout ;
wire \Regfile|ReadData2[7]~541_combout ;
wire \Regfile|ReadData2[7]~542_combout ;
wire \Regfile|ReadData2[7]~545_combout ;
wire \Regfile|regs[14][7]~q ;
wire \Regfile|regs[12][7]~q ;
wire \Regfile|regs[13][7]~feeder_combout ;
wire \Regfile|regs[13][7]~q ;
wire \Regfile|ReadData2[7]~533_combout ;
wire \Regfile|ReadData2[7]~534_combout ;
wire \Regfile|regs[6][7]~feeder_combout ;
wire \Regfile|regs[6][7]~q ;
wire \Regfile|regs[7][7]~q ;
wire \Regfile|regs[4][7]~q ;
wire \Regfile|regs[5][7]~feeder_combout ;
wire \Regfile|regs[5][7]~q ;
wire \Regfile|ReadData2[7]~526_combout ;
wire \Regfile|ReadData2[7]~527_combout ;
wire \Regfile|regs[2][7]~feeder_combout ;
wire \Regfile|regs[2][7]~q ;
wire \Regfile|regs[1][7]~feeder_combout ;
wire \Regfile|regs[1][7]~q ;
wire \Regfile|regs[3][7]~feeder_combout ;
wire \Regfile|regs[3][7]~q ;
wire \Regfile|ReadData2[7]~530_combout ;
wire \Regfile|ReadData2[7]~531_combout ;
wire \Regfile|regs[11][7]~q ;
wire \Regfile|regs[9][7]~q ;
wire \Regfile|regs[10][7]~q ;
wire \Regfile|regs[8][7]~q ;
wire \Regfile|ReadData2[7]~528_combout ;
wire \Regfile|ReadData2[7]~529_combout ;
wire \Regfile|ReadData2[7]~532_combout ;
wire \Regfile|ReadData2[7]~535_combout ;
wire \Regfile|ReadData2[7]~546_combout ;
wire \D_mem|mem~743feeder_combout ;
wire \D_mem|mem~743_q ;
wire \D_mem|mem~999_q ;
wire \D_mem|mem~871_q ;
wire \D_mem|mem~615_q ;
wire \D_mem|mem~1171_combout ;
wire \D_mem|mem~1172_combout ;
wire \D_mem|mem~935feeder_combout ;
wire \D_mem|mem~935_q ;
wire \D_mem|mem~807_q ;
wire \D_mem|mem~551_q ;
wire \D_mem|mem~1164_combout ;
wire \D_mem|mem~679_q ;
wire \D_mem|mem~1165_combout ;
wire \D_mem|mem~839feeder_combout ;
wire \D_mem|mem~839_q ;
wire \D_mem|mem~967_q ;
wire \D_mem|mem~711_q ;
wire \D_mem|mem~583_q ;
wire \D_mem|mem~1166_combout ;
wire \D_mem|mem~1167_combout ;
wire \D_mem|mem~903_q ;
wire \D_mem|mem~775feeder_combout ;
wire \D_mem|mem~775_q ;
wire \D_mem|mem~519_q ;
wire \D_mem|mem~647feeder_combout ;
wire \D_mem|mem~647_q ;
wire \D_mem|mem~1168_combout ;
wire \D_mem|mem~1169_combout ;
wire \D_mem|mem~1170_combout ;
wire \D_mem|mem~1173_combout ;
wire \D_mem|mem~487feeder_combout ;
wire \D_mem|mem~487_q ;
wire \D_mem|mem~455_q ;
wire \D_mem|mem~391_q ;
wire \D_mem|mem~423_q ;
wire \D_mem|mem~1181_combout ;
wire \D_mem|mem~1182_combout ;
wire \D_mem|mem~231_q ;
wire \D_mem|mem~199_q ;
wire \D_mem|mem~167_q ;
wire \D_mem|mem~135_q ;
wire \D_mem|mem~1174_combout ;
wire \D_mem|mem~1175_combout ;
wire \D_mem|mem~295_q ;
wire \D_mem|mem~359_q ;
wire \D_mem|mem~327feeder_combout ;
wire \D_mem|mem~327_q ;
wire \D_mem|mem~263_q ;
wire \D_mem|mem~1176_combout ;
wire \D_mem|mem~1177_combout ;
wire \D_mem|mem~39_q ;
wire \D_mem|mem~103_q ;
wire \D_mem|mem~71_q ;
wire \D_mem|mem~7_q ;
wire \D_mem|mem~1178_combout ;
wire \D_mem|mem~1179_combout ;
wire \D_mem|mem~1180_combout ;
wire \D_mem|mem~1183_combout ;
wire \D_mem|ReadData~7_combout ;
wire \Imem|memoria_ROM~123_combout ;
wire \Imem|memoria_ROM~124_combout ;
wire \mux_in_2_ALU|saida[7]~25_combout ;
wire \ula|Add1~13 ;
wire \ula|Add1~14_combout ;
wire \ula|Mux27~10_combout ;
wire \ula|Mux27~11_combout ;
wire \ula|result~6_combout ;
wire \ula|ShiftLeft0~37_combout ;
wire \Regfile|ReadData1[1]~675_combout ;
wire \ula|ShiftLeft0~21_combout ;
wire \Regfile|ReadData1[0]~0_combout ;
wire \Regfile|ReadData1[0]~1_combout ;
wire \Regfile|ReadData1[0]~7_combout ;
wire \Regfile|ReadData1[0]~8_combout ;
wire \Regfile|ReadData1[0]~4_combout ;
wire \Regfile|ReadData1[0]~5_combout ;
wire \Regfile|ReadData1[0]~2_combout ;
wire \Regfile|ReadData1[0]~3_combout ;
wire \Regfile|ReadData1[0]~6_combout ;
wire \Regfile|ReadData1[0]~9_combout ;
wire \Regfile|ReadData1[0]~673_combout ;
wire \Regfile|ReadData1[2]~672_combout ;
wire \ula|ShiftLeft0~20_combout ;
wire \ula|ShiftLeft0~22_combout ;
wire \Regfile|ReadData1[4]~677_combout ;
wire \ula|ShiftLeft0~32_combout ;
wire \Regfile|ReadData1[7]~529_combout ;
wire \Regfile|ReadData1[7]~530_combout ;
wire \Regfile|ReadData1[7]~527_combout ;
wire \Regfile|ReadData1[7]~528_combout ;
wire \Regfile|ReadData1[7]~531_combout ;
wire \Regfile|ReadData1[7]~525_combout ;
wire \Regfile|ReadData1[7]~526_combout ;
wire \Regfile|ReadData1[7]~532_combout ;
wire \Regfile|ReadData1[7]~533_combout ;
wire \Regfile|ReadData1[7]~534_combout ;
wire \Regfile|ReadData1[7]~678_combout ;
wire \ula|ShiftLeft0~35_combout ;
wire \ula|ShiftLeft0~36_combout ;
wire \ula|ShiftLeft0~38_combout ;
wire \ula|Mux28~5_combout ;
wire \ula|Mux24~2_combout ;
wire \ula|Add0~1 ;
wire \ula|Add0~3 ;
wire \ula|Add0~5 ;
wire \ula|Add0~7 ;
wire \ula|Add0~9 ;
wire \ula|Add0~11 ;
wire \ula|Add0~13 ;
wire \ula|Add0~14_combout ;
wire \ula|Mux24~3_combout ;
wire \ula|Mux24~4_combout ;
wire \ula|ShiftRight1~32_combout ;
wire \ula|ShiftRight1~33_combout ;
wire \Regfile|regs[14][24]~q ;
wire \Regfile|regs[13][24]~feeder_combout ;
wire \Regfile|regs[13][24]~q ;
wire \Regfile|regs[12][24]~q ;
wire \Regfile|ReadData2[24]~186_combout ;
wire \Regfile|regs[15][24]~q ;
wire \Regfile|ReadData2[24]~187_combout ;
wire \Regfile|regs[8][24]~q ;
wire \Regfile|regs[10][24]~q ;
wire \Regfile|ReadData2[24]~179_combout ;
wire \Regfile|regs[9][24]~q ;
wire \Regfile|regs[11][24]~q ;
wire \Regfile|ReadData2[24]~180_combout ;
wire \Regfile|regs[4][24]~q ;
wire \Regfile|regs[5][24]~q ;
wire \Regfile|ReadData2[24]~181_combout ;
wire \Regfile|regs[7][24]~q ;
wire \Regfile|regs[6][24]~q ;
wire \Regfile|ReadData2[24]~182_combout ;
wire \Regfile|regs[3][24]~q ;
wire \Regfile|regs[1][24]~q ;
wire \Regfile|ReadData2[24]~183_combout ;
wire \Regfile|regs[2][24]~q ;
wire \Regfile|ReadData2[24]~184_combout ;
wire \Regfile|ReadData2[24]~185_combout ;
wire \Regfile|ReadData2[24]~188_combout ;
wire \Regfile|regs[23][24]~q ;
wire \Regfile|regs[19][24]~q ;
wire \Regfile|ReadData2[24]~176_combout ;
wire \Regfile|regs[31][24]~q ;
wire \Regfile|ReadData2[24]~177_combout ;
wire \Regfile|regs[16][24]~q ;
wire \Regfile|regs[24][24]~q ;
wire \Regfile|ReadData2[24]~173_combout ;
wire \Regfile|regs[20][24]~q ;
wire \Regfile|regs[28][24]~q ;
wire \Regfile|ReadData2[24]~174_combout ;
wire \Regfile|regs[30][24]~q ;
wire \Regfile|regs[22][24]~q ;
wire \Regfile|regs[18][24]~q ;
wire \Regfile|regs[26][24]~q ;
wire \Regfile|ReadData2[24]~171_combout ;
wire \Regfile|ReadData2[24]~172_combout ;
wire \Regfile|ReadData2[24]~175_combout ;
wire \Regfile|regs[29][24]~q ;
wire \Regfile|regs[25][24]~q ;
wire \Regfile|regs[17][24]~q ;
wire \Regfile|regs[21][24]~q ;
wire \Regfile|ReadData2[24]~169_combout ;
wire \Regfile|ReadData2[24]~170_combout ;
wire \Regfile|ReadData2[24]~178_combout ;
wire \Regfile|ReadData2[24]~189_combout ;
wire \D_mem|mem~376_q ;
wire \D_mem|mem~344_q ;
wire \D_mem|mem~312_q ;
wire \D_mem|mem~280_q ;
wire \D_mem|mem~1514_combout ;
wire \D_mem|mem~1515_combout ;
wire \D_mem|mem~440_q ;
wire \D_mem|mem~504_q ;
wire \D_mem|mem~472_q ;
wire \D_mem|mem~408_q ;
wire \D_mem|mem~1521_combout ;
wire \D_mem|mem~1522_combout ;
wire \D_mem|mem~184feeder_combout ;
wire \D_mem|mem~184_q ;
wire \D_mem|mem~216_q ;
wire \D_mem|mem~152_q ;
wire \D_mem|mem~1516_combout ;
wire \D_mem|mem~248_q ;
wire \D_mem|mem~1517_combout ;
wire \D_mem|mem~88feeder_combout ;
wire \D_mem|mem~88_q ;
wire \D_mem|mem~120_q ;
wire \D_mem|mem~56_q ;
wire \D_mem|mem~24_q ;
wire \D_mem|mem~1518_combout ;
wire \D_mem|mem~1519_combout ;
wire \D_mem|mem~1520_combout ;
wire \D_mem|mem~1523_combout ;
wire \D_mem|mem~856feeder_combout ;
wire \D_mem|mem~856_q ;
wire \D_mem|mem~600_q ;
wire \D_mem|mem~1504_combout ;
wire \D_mem|mem~984_q ;
wire \D_mem|mem~728_q ;
wire \D_mem|mem~1505_combout ;
wire \D_mem|mem~824_q ;
wire \D_mem|mem~952_q ;
wire \D_mem|mem~696feeder_combout ;
wire \D_mem|mem~696_q ;
wire \D_mem|mem~568_q ;
wire \D_mem|mem~1506_combout ;
wire \D_mem|mem~1507_combout ;
wire \D_mem|mem~664_q ;
wire \D_mem|mem~920_q ;
wire \D_mem|mem~792feeder_combout ;
wire \D_mem|mem~792_q ;
wire \D_mem|mem~536_q ;
wire \D_mem|mem~1508_combout ;
wire \D_mem|mem~1509_combout ;
wire \D_mem|mem~1510_combout ;
wire \D_mem|mem~888_q ;
wire \D_mem|mem~1016_q ;
wire \D_mem|mem~760_q ;
wire \D_mem|mem~632_q ;
wire \D_mem|mem~1511_combout ;
wire \D_mem|mem~1512_combout ;
wire \D_mem|mem~1513_combout ;
wire \D_mem|ReadData~24_combout ;
wire \Regfile|ReadData1[24]~185_combout ;
wire \Regfile|ReadData1[24]~186_combout ;
wire \Regfile|ReadData1[24]~182_combout ;
wire \Regfile|ReadData1[24]~183_combout ;
wire \Regfile|ReadData1[24]~180_combout ;
wire \Regfile|ReadData1[24]~181_combout ;
wire \Regfile|ReadData1[24]~184_combout ;
wire \Regfile|ReadData1[24]~178_combout ;
wire \Regfile|ReadData1[24]~179_combout ;
wire \Regfile|ReadData1[24]~187_combout ;
wire \Regfile|ReadData1[24]~188_combout ;
wire \ula|result~23_combout ;
wire \mux_in_2_ALU|saida[24]~8_combout ;
wire \ula|Mux7~0_combout ;
wire \ula|Add1~47 ;
wire \ula|Add1~48_combout ;
wire \ula|ShiftRight0~25_combout ;
wire \ula|ShiftRight0~24_combout ;
wire \ula|ShiftRight0~23_combout ;
wire \ula|ShiftRight0~26_combout ;
wire \ula|ShiftRight1~57_combout ;
wire \ula|ShiftRight0~80_combout ;
wire \ula|Mux7~3_combout ;
wire \ula|Mux7~4_combout ;
wire \ula|Add0~17 ;
wire \ula|Add0~19 ;
wire \ula|Add0~21 ;
wire \ula|Add0~23 ;
wire \ula|Add0~25 ;
wire \ula|Add0~27 ;
wire \ula|Add0~29 ;
wire \ula|Add0~31 ;
wire \ula|Add0~33 ;
wire \ula|Add0~35 ;
wire \ula|Add0~37 ;
wire \ula|Add0~39 ;
wire \ula|Add0~41 ;
wire \ula|Add0~43 ;
wire \ula|Add0~45 ;
wire \ula|Add0~47 ;
wire \ula|Add0~48_combout ;
wire \Regfile|ReadData1[18]~311_combout ;
wire \Regfile|ReadData1[18]~312_combout ;
wire \Regfile|ReadData1[18]~304_combout ;
wire \Regfile|ReadData1[18]~305_combout ;
wire \Regfile|ReadData1[18]~306_combout ;
wire \Regfile|ReadData1[18]~307_combout ;
wire \Regfile|ReadData1[18]~308_combout ;
wire \Regfile|ReadData1[18]~309_combout ;
wire \Regfile|ReadData1[18]~310_combout ;
wire \Regfile|ReadData1[18]~313_combout ;
wire \Regfile|ReadData1[18]~702_combout ;
wire \Regfile|ReadData1[20]~699_combout ;
wire \ula|ShiftLeft0~85_combout ;
wire \Regfile|ReadData1[19]~273_combout ;
wire \Regfile|ReadData1[19]~274_combout ;
wire \Regfile|ReadData1[19]~280_combout ;
wire \Regfile|ReadData1[19]~281_combout ;
wire \Regfile|ReadData1[19]~277_combout ;
wire \Regfile|ReadData1[19]~278_combout ;
wire \Regfile|ReadData1[19]~275_combout ;
wire \Regfile|ReadData1[19]~276_combout ;
wire \Regfile|ReadData1[19]~279_combout ;
wire \Regfile|ReadData1[19]~282_combout ;
wire \Regfile|ReadData1[19]~700_combout ;
wire \Regfile|ReadData1[17]~701_combout ;
wire \ula|ShiftLeft0~82_combout ;
wire \ula|ShiftLeft0~98_combout ;
wire \Regfile|ReadData1[16]~343_combout ;
wire \Regfile|ReadData1[16]~344_combout ;
wire \Regfile|ReadData1[16]~336_combout ;
wire \Regfile|ReadData1[16]~337_combout ;
wire \Regfile|ReadData1[16]~340_combout ;
wire \Regfile|ReadData1[16]~341_combout ;
wire \Regfile|ReadData1[16]~338_combout ;
wire \Regfile|ReadData1[16]~339_combout ;
wire \Regfile|ReadData1[16]~342_combout ;
wire \Regfile|ReadData1[16]~345_combout ;
wire \Regfile|ReadData1[16]~703_combout ;
wire \Regfile|ReadData1[14]~682_combout ;
wire \ula|ShiftLeft0~73_combout ;
wire \Regfile|ReadData1[15]~680_combout ;
wire \Regfile|ReadData1[13]~406_combout ;
wire \Regfile|ReadData1[13]~407_combout ;
wire \Regfile|ReadData1[13]~399_combout ;
wire \Regfile|ReadData1[13]~400_combout ;
wire \Regfile|ReadData1[13]~403_combout ;
wire \Regfile|ReadData1[13]~404_combout ;
wire \Regfile|ReadData1[13]~401_combout ;
wire \Regfile|ReadData1[13]~402_combout ;
wire \Regfile|ReadData1[13]~405_combout ;
wire \Regfile|ReadData1[13]~408_combout ;
wire \Regfile|ReadData1[13]~681_combout ;
wire \ula|ShiftLeft0~70_combout ;
wire \ula|ShiftLeft0~74_combout ;
wire \Regfile|ReadData1[10]~686_combout ;
wire \Regfile|ReadData1[12]~437_combout ;
wire \Regfile|ReadData1[12]~438_combout ;
wire \Regfile|ReadData1[12]~430_combout ;
wire \Regfile|ReadData1[12]~431_combout ;
wire \Regfile|ReadData1[12]~434_combout ;
wire \Regfile|ReadData1[12]~435_combout ;
wire \Regfile|ReadData1[12]~432_combout ;
wire \Regfile|ReadData1[12]~433_combout ;
wire \Regfile|ReadData1[12]~436_combout ;
wire \Regfile|ReadData1[12]~439_combout ;
wire \Regfile|ReadData1[12]~683_combout ;
wire \ula|ShiftLeft0~55_combout ;
wire \Regfile|ReadData1[9]~493_combout ;
wire \Regfile|ReadData1[9]~494_combout ;
wire \Regfile|ReadData1[9]~500_combout ;
wire \Regfile|ReadData1[9]~501_combout ;
wire \Regfile|ReadData1[9]~497_combout ;
wire \Regfile|ReadData1[9]~498_combout ;
wire \Regfile|ReadData1[9]~495_combout ;
wire \Regfile|ReadData1[9]~496_combout ;
wire \Regfile|ReadData1[9]~499_combout ;
wire \Regfile|ReadData1[9]~502_combout ;
wire \Regfile|ReadData1[9]~685_combout ;
wire \Regfile|ReadData1[11]~458_combout ;
wire \Regfile|ReadData1[11]~459_combout ;
wire \Regfile|ReadData1[11]~451_combout ;
wire \Regfile|ReadData1[11]~452_combout ;
wire \Regfile|ReadData1[11]~455_combout ;
wire \Regfile|ReadData1[11]~456_combout ;
wire \Regfile|ReadData1[11]~453_combout ;
wire \Regfile|ReadData1[11]~454_combout ;
wire \Regfile|ReadData1[11]~457_combout ;
wire \Regfile|ReadData1[11]~460_combout ;
wire \Regfile|ReadData1[11]~684_combout ;
wire \ula|ShiftLeft0~51_combout ;
wire \ula|ShiftLeft0~56_combout ;
wire \ula|ShiftLeft0~99_combout ;
wire \ula|Mux27~17_combout ;
wire \Regfile|ReadData1[21]~697_combout ;
wire \ula|ShiftLeft0~95_combout ;
wire \Regfile|ReadData1[22]~220_combout ;
wire \Regfile|ReadData1[22]~221_combout ;
wire \Regfile|ReadData1[22]~227_combout ;
wire \Regfile|ReadData1[22]~228_combout ;
wire \Regfile|ReadData1[22]~222_combout ;
wire \Regfile|ReadData1[22]~223_combout ;
wire \Regfile|ReadData1[22]~224_combout ;
wire \Regfile|ReadData1[22]~225_combout ;
wire \Regfile|ReadData1[22]~226_combout ;
wire \Regfile|ReadData1[22]~229_combout ;
wire \Regfile|ReadData1[22]~698_combout ;
wire \ula|ShiftLeft0~100_combout ;
wire \ula|ShiftLeft0~101_combout ;
wire \ula|Mux7~1_combout ;
wire \ula|ShiftLeft0~30_combout ;
wire \ula|ShiftLeft0~24_combout ;
wire \ula|ShiftLeft0~25_combout ;
wire \ula|ShiftLeft0~40_combout ;
wire \ula|ShiftLeft0~41_combout ;
wire \ula|ShiftLeft0~42_combout ;
wire \ula|Mux7~2_combout ;
wire \ula|Mux7~5_combout ;
wire \ula|Mux7~6_combout ;
wire \ula|Mux7~7_combout ;
wire \ula|Mux7~8_combout ;
wire \ula|Mux7~combout ;
wire \mux_valor_write_data|saida[24]~8_combout ;
wire \Regfile|regs[27][24]~q ;
wire \Regfile|ReadData1[24]~175_combout ;
wire \Regfile|ReadData1[24]~176_combout ;
wire \Regfile|ReadData1[24]~170_combout ;
wire \Regfile|ReadData1[24]~171_combout ;
wire \Regfile|ReadData1[24]~172_combout ;
wire \Regfile|ReadData1[24]~173_combout ;
wire \Regfile|ReadData1[24]~174_combout ;
wire \Regfile|ReadData1[24]~168_combout ;
wire \Regfile|ReadData1[24]~169_combout ;
wire \Regfile|ReadData1[24]~177_combout ;
wire \Regfile|ReadData1[24]~691_combout ;
wire \ula|ShiftRight0~22_combout ;
wire \ula|ShiftRight1~35_combout ;
wire \ula|ShiftRight1~54_combout ;
wire \ula|ShiftRight1~55_combout ;
wire \ula|ShiftRight0~14_combout ;
wire \ula|ShiftRight1~30_combout ;
wire \ula|ShiftRight1~56_combout ;
wire \ula|Mux27~4_combout ;
wire \ula|ShiftRight0~28_combout ;
wire \ula|ShiftRight1~15_combout ;
wire \ula|ShiftRight1~36_combout ;
wire \ula|ShiftRight1~28_combout ;
wire \ula|ShiftRight0~31_combout ;
wire \ula|ShiftRight1~42_combout ;
wire \ula|ShiftRight0~78_combout ;
wire \ula|ShiftRight0~76_combout ;
wire \ula|ShiftRight0~77_combout ;
wire \ula|ShiftRight1~24_combout ;
wire \Regfile|ReadData1[8]~511_combout ;
wire \Regfile|ReadData1[8]~512_combout ;
wire \Regfile|ReadData1[8]~504_combout ;
wire \Regfile|ReadData1[8]~505_combout ;
wire \Regfile|ReadData1[8]~508_combout ;
wire \Regfile|ReadData1[8]~509_combout ;
wire \Regfile|ReadData1[8]~506_combout ;
wire \Regfile|ReadData1[8]~507_combout ;
wire \Regfile|ReadData1[8]~510_combout ;
wire \Regfile|ReadData1[8]~513_combout ;
wire \Regfile|ReadData1[8]~687_combout ;
wire \ula|ShiftRight0~17_combout ;
wire \ula|ShiftRight1~40_combout ;
wire \ula|Mux24~0_combout ;
wire \ula|Mux24~1_combout ;
wire \ula|Mux24~5_combout ;
wire \ula|Mux24~6_combout ;
wire \ula|Mux24~7_combout ;
wire \mux_valor_write_data|saida[7]~25_combout ;
wire \Regfile|regs[15][7]~feeder_combout ;
wire \Regfile|regs[15][7]~q ;
wire \Regfile|ReadData1[7]~542_combout ;
wire \Regfile|ReadData1[7]~543_combout ;
wire \Regfile|ReadData1[7]~535_combout ;
wire \Regfile|ReadData1[7]~536_combout ;
wire \Regfile|ReadData1[7]~537_combout ;
wire \Regfile|ReadData1[7]~538_combout ;
wire \Regfile|ReadData1[7]~539_combout ;
wire \Regfile|ReadData1[7]~540_combout ;
wire \Regfile|ReadData1[7]~541_combout ;
wire \Regfile|ReadData1[7]~544_combout ;
wire \Regfile|ReadData1[7]~545_combout ;
wire \ula|Add0~15 ;
wire \ula|Add0~16_combout ;
wire \ula|Mux23~6_combout ;
wire \ula|Mux23~7_combout ;
wire \ula|ShiftRight0~27_combout ;
wire \ula|ShiftRight0~29_combout ;
wire \ula|ShiftRight0~30_combout ;
wire \ula|ShiftRight0~32_combout ;
wire \ula|ShiftRight0~79_combout ;
wire \ula|Mux23~2_combout ;
wire \ula|ShiftRight0~13_combout ;
wire \ula|ShiftRight0~15_combout ;
wire \ula|ShiftRight0~16_combout ;
wire \ula|ShiftRight0~18_combout ;
wire \ula|ShiftRight0~81_combout ;
wire \ula|Mux23~3_combout ;
wire \ula|Mux23~4_combout ;
wire \ula|Mux23~5_combout ;
wire \ula|Mux23~8_combout ;
wire \ula|Mux23~9_combout ;
wire \ula|Add1~15 ;
wire \ula|Add1~16_combout ;
wire \ula|Mux23~10_combout ;
wire \mux_valor_write_data|saida[8]~24_combout ;
wire \Regfile|regs[14][8]~q ;
wire \Regfile|ReadData1[8]~521_combout ;
wire \Regfile|ReadData1[8]~522_combout ;
wire \Regfile|ReadData1[8]~514_combout ;
wire \Regfile|ReadData1[8]~515_combout ;
wire \Regfile|ReadData1[8]~518_combout ;
wire \Regfile|ReadData1[8]~519_combout ;
wire \Regfile|ReadData1[8]~516_combout ;
wire \Regfile|ReadData1[8]~517_combout ;
wire \Regfile|ReadData1[8]~520_combout ;
wire \Regfile|ReadData1[8]~523_combout ;
wire \Regfile|ReadData1[8]~524_combout ;
wire \ula|Add1~17 ;
wire \ula|Add1~18_combout ;
wire \ula|result~8_combout ;
wire \ula|Mux22~0_combout ;
wire \ula|ShiftRight1~2_combout ;
wire \ula|ShiftRight0~35_combout ;
wire \ula|ShiftRight1~3_combout ;
wire \ula|ShiftRight0~36_combout ;
wire \ula|ShiftRight0~50_combout ;
wire \ula|ShiftRight1~10_combout ;
wire \ula|ShiftRight0~38_combout ;
wire \ula|ShiftRight1~12_combout ;
wire \ula|ShiftRight0~43_combout ;
wire \ula|ShiftRight0~83_combout ;
wire \ula|Mux22~1_combout ;
wire \ula|Mux22~2_combout ;
wire \ula|Mux22~3_combout ;
wire \ula|Add0~18_combout ;
wire \ula|Mux22~4_combout ;
wire \ula|Mux22~5_combout ;
wire \ula|Mux22~6_combout ;
wire \ula|Mux22~7_combout ;
wire \ula|Mux22~8_combout ;
wire \mux_valor_write_data|saida[9]~23_combout ;
wire \Regfile|regs[21][9]~q ;
wire \Regfile|ReadData1[9]~483_combout ;
wire \Regfile|ReadData1[9]~484_combout ;
wire \Regfile|ReadData1[9]~490_combout ;
wire \Regfile|ReadData1[9]~491_combout ;
wire \Regfile|ReadData1[9]~485_combout ;
wire \Regfile|ReadData1[9]~486_combout ;
wire \Regfile|ReadData1[9]~487_combout ;
wire \Regfile|ReadData1[9]~488_combout ;
wire \Regfile|ReadData1[9]~489_combout ;
wire \Regfile|ReadData1[9]~492_combout ;
wire \Regfile|ReadData1[9]~503_combout ;
wire \ula|Add1~19 ;
wire \ula|Add1~20_combout ;
wire \ula|Mux21~0_combout ;
wire \ula|result~9_combout ;
wire \ula|Add0~20_combout ;
wire \ula|Mux21~4_combout ;
wire \ula|ShiftLeft0~47_combout ;
wire \ula|ShiftLeft0~43_combout ;
wire \ula|ShiftLeft0~48_combout ;
wire \ula|ShiftLeft0~49_combout ;
wire \ula|ShiftLeft0~16_combout ;
wire \ula|ShiftLeft0~17_combout ;
wire \ula|ShiftLeft0~50_combout ;
wire \ula|Mux21~5_combout ;
wire \ula|ShiftRight1~16_combout ;
wire \ula|ShiftRight0~54_combout ;
wire \ula|ShiftRight1~31_combout ;
wire \ula|ShiftRight1~29_combout ;
wire \ula|ShiftRight0~56_combout ;
wire \ula|Mux21~1_combout ;
wire \ula|Mux21~2_combout ;
wire \ula|Mux21~3_combout ;
wire \ula|Mux21~6_combout ;
wire \ula|Mux21~7_combout ;
wire \ula|Mux21~8_combout ;
wire \mux_valor_write_data|saida[10]~22_combout ;
wire \Regfile|regs[29][10]~q ;
wire \Regfile|ReadData2[10]~473_combout ;
wire \Regfile|ReadData2[10]~474_combout ;
wire \Regfile|ReadData2[10]~480_combout ;
wire \Regfile|ReadData2[10]~481_combout ;
wire \Regfile|ReadData2[10]~477_combout ;
wire \Regfile|ReadData2[10]~478_combout ;
wire \Regfile|ReadData2[10]~475_combout ;
wire \Regfile|ReadData2[10]~476_combout ;
wire \Regfile|ReadData2[10]~479_combout ;
wire \Regfile|ReadData2[10]~482_combout ;
wire \Regfile|ReadData2[10]~463_combout ;
wire \Regfile|ReadData2[10]~464_combout ;
wire \Regfile|ReadData2[10]~470_combout ;
wire \Regfile|ReadData2[10]~471_combout ;
wire \Regfile|ReadData2[10]~467_combout ;
wire \Regfile|ReadData2[10]~468_combout ;
wire \Regfile|ReadData2[10]~465_combout ;
wire \Regfile|ReadData2[10]~466_combout ;
wire \Regfile|ReadData2[10]~469_combout ;
wire \Regfile|ReadData2[10]~472_combout ;
wire \Regfile|ReadData2[10]~483_combout ;
wire \mux_in_2_ALU|saida[10]~22_combout ;
wire \ula|Add1~21 ;
wire \ula|Add1~22_combout ;
wire \ula|Mux20~0_combout ;
wire \ula|result~10_combout ;
wire \ula|Mux20~4_combout ;
wire \ula|Add0~22_combout ;
wire \ula|ShiftLeft0~52_combout ;
wire \ula|ShiftLeft0~53_combout ;
wire \ula|ShiftLeft0~54_combout ;
wire \ula|Mux20~5_combout ;
wire \ula|ShiftLeft0~124_combout ;
wire \ula|ShiftRight1~60_combout ;
wire \ula|ShiftRight0~58_combout ;
wire \ula|ShiftRight1~43_combout ;
wire \ula|ShiftRight0~60_combout ;
wire \ula|ShiftLeft0~19_combout ;
wire \ula|ShiftRight0~57_combout ;
wire \ula|ShiftRight0~90_combout ;
wire \ula|Mux20~1_combout ;
wire \ula|Mux20~2_combout ;
wire \ula|Mux20~3_combout ;
wire \ula|Mux20~6_combout ;
wire \ula|Mux20~7_combout ;
wire \ula|Mux20~8_combout ;
wire \mux_valor_write_data|saida[11]~21_combout ;
wire \Regfile|regs[29][11]~q ;
wire \Regfile|ReadData1[11]~441_combout ;
wire \Regfile|ReadData1[11]~442_combout ;
wire \Regfile|ReadData1[11]~448_combout ;
wire \Regfile|ReadData1[11]~449_combout ;
wire \Regfile|ReadData1[11]~445_combout ;
wire \Regfile|ReadData1[11]~446_combout ;
wire \Regfile|ReadData1[11]~443_combout ;
wire \Regfile|ReadData1[11]~444_combout ;
wire \Regfile|ReadData1[11]~447_combout ;
wire \Regfile|ReadData1[11]~450_combout ;
wire \Regfile|ReadData1[11]~461_combout ;
wire \ula|Add1~23 ;
wire \ula|Add1~24_combout ;
wire \ula|result~11_combout ;
wire \ula|Mux19~0_combout ;
wire \ula|Add0~24_combout ;
wire \ula|Mux19~4_combout ;
wire \ula|ShiftLeft0~57_combout ;
wire \ula|ShiftLeft0~26_combout ;
wire \ula|ShiftLeft0~58_combout ;
wire \ula|Mux19~5_combout ;
wire \ula|ShiftRight0~63_combout ;
wire \ula|ShiftRight1~61_combout ;
wire \ula|ShiftRight1~62_combout ;
wire \ula|ShiftRight0~66_combout ;
wire \ula|Mux19~1_combout ;
wire \ula|Mux19~2_combout ;
wire \ula|Mux19~3_combout ;
wire \ula|Mux19~6_combout ;
wire \ula|Mux19~7_combout ;
wire \ula|Mux19~8_combout ;
wire \mux_valor_write_data|saida[12]~20_combout ;
wire \Regfile|regs[31][12]~q ;
wire \Regfile|ReadData1[12]~427_combout ;
wire \Regfile|ReadData1[12]~428_combout ;
wire \Regfile|ReadData1[12]~420_combout ;
wire \Regfile|ReadData1[12]~421_combout ;
wire \Regfile|ReadData1[12]~422_combout ;
wire \Regfile|ReadData1[12]~423_combout ;
wire \Regfile|ReadData1[12]~424_combout ;
wire \Regfile|ReadData1[12]~425_combout ;
wire \Regfile|ReadData1[12]~426_combout ;
wire \Regfile|ReadData1[12]~429_combout ;
wire \Regfile|ReadData1[12]~440_combout ;
wire \ula|Add1~25 ;
wire \ula|Add1~26_combout ;
wire \ula|Mux18~0_combout ;
wire \ula|result~12_combout ;
wire \ula|Mux18~4_combout ;
wire \ula|Add0~26_combout ;
wire \ula|ShiftLeft0~28_combout ;
wire \ula|ShiftLeft0~15_combout ;
wire \ula|ShiftLeft0~29_combout ;
wire \ula|ShiftLeft0~59_combout ;
wire \ula|ShiftLeft0~60_combout ;
wire \ula|ShiftLeft0~61_combout ;
wire \ula|ShiftLeft0~62_combout ;
wire \ula|Mux18~5_combout ;
wire \ula|ShiftRight0~68_combout ;
wire \ula|ShiftRight1~63_combout ;
wire \ula|ShiftRight1~66_combout ;
wire \ula|ShiftRight0~84_combout ;
wire \ula|ShiftRight0~71_combout ;
wire \ula|Mux18~1_combout ;
wire \ula|Mux18~2_combout ;
wire \ula|Mux18~3_combout ;
wire \ula|Mux18~6_combout ;
wire \ula|Mux18~7_combout ;
wire \ula|Mux18~8_combout ;
wire \mux_valor_write_data|saida[13]~19_combout ;
wire \Regfile|regs[2][13]~q ;
wire \Regfile|ReadData1[13]~413_combout ;
wire \Regfile|ReadData1[13]~414_combout ;
wire \Regfile|ReadData1[13]~411_combout ;
wire \Regfile|ReadData1[13]~412_combout ;
wire \Regfile|ReadData1[13]~415_combout ;
wire \Regfile|ReadData1[13]~409_combout ;
wire \Regfile|ReadData1[13]~410_combout ;
wire \Regfile|ReadData1[13]~416_combout ;
wire \Regfile|ReadData1[13]~417_combout ;
wire \Regfile|ReadData1[13]~418_combout ;
wire \Regfile|ReadData1[13]~419_combout ;
wire \ula|Add1~27 ;
wire \ula|Add1~28_combout ;
wire \ula|Mux17~0_combout ;
wire \ula|result~13_combout ;
wire \ula|Mux17~4_combout ;
wire \ula|Add0~28_combout ;
wire \ula|Mux17~5_combout ;
wire \ula|ShiftRight0~20_combout ;
wire \ula|ShiftRight1~64_combout ;
wire \ula|ShiftRight0~72_combout ;
wire \ula|ShiftRight0~85_combout ;
wire \ula|ShiftRight0~74_combout ;
wire \ula|Mux17~1_combout ;
wire \ula|Mux17~2_combout ;
wire \ula|Mux17~3_combout ;
wire \ula|Mux17~6_combout ;
wire \ula|Mux17~7_combout ;
wire \ula|Mux17~8_combout ;
wire \mux_valor_write_data|saida[14]~18_combout ;
wire \Regfile|regs[20][14]~q ;
wire \Regfile|ReadData2[14]~393_combout ;
wire \Regfile|ReadData2[14]~394_combout ;
wire \Regfile|ReadData2[14]~391_combout ;
wire \Regfile|ReadData2[14]~392_combout ;
wire \Regfile|ReadData2[14]~395_combout ;
wire \Regfile|ReadData2[14]~389_combout ;
wire \Regfile|ReadData2[14]~390_combout ;
wire \Regfile|ReadData2[14]~396_combout ;
wire \Regfile|ReadData2[14]~397_combout ;
wire \Regfile|ReadData2[14]~398_combout ;
wire \Regfile|ReadData2[14]~386_combout ;
wire \Regfile|ReadData2[14]~387_combout ;
wire \Regfile|ReadData2[14]~379_combout ;
wire \Regfile|ReadData2[14]~380_combout ;
wire \Regfile|ReadData2[14]~381_combout ;
wire \Regfile|ReadData2[14]~382_combout ;
wire \Regfile|ReadData2[14]~383_combout ;
wire \Regfile|ReadData2[14]~384_combout ;
wire \Regfile|ReadData2[14]~385_combout ;
wire \Regfile|ReadData2[14]~388_combout ;
wire \Regfile|ReadData2[14]~399_combout ;
wire \mux_in_2_ALU|saida[14]~18_combout ;
wire \ula|Add1~29 ;
wire \ula|Add1~30_combout ;
wire \ula|result~14_combout ;
wire \ula|Mux16~2_combout ;
wire \ula|Mux16~10_combout ;
wire \ula|Mux16~3_combout ;
wire \ula|Mux16~4_combout ;
wire \ula|Add0~30_combout ;
wire \ula|Mux16~5_combout ;
wire \ula|ShiftLeft0~69_combout ;
wire \ula|ShiftLeft0~68_combout ;
wire \ula|ShiftLeft0~64_combout ;
wire \ula|ShiftLeft0~71_combout ;
wire \ula|ShiftLeft0~72_combout ;
wire \ula|ShiftLeft0~128_combout ;
wire \ula|Mux16~6_combout ;
wire \ula|Mux16~7_combout ;
wire \ula|Mux16~8_combout ;
wire \ula|Mux16~9_combout ;
wire \mux_valor_write_data|saida[15]~17_combout ;
wire \Regfile|regs[15][15]~q ;
wire \Regfile|ReadData2[15]~365_combout ;
wire \Regfile|ReadData2[15]~366_combout ;
wire \Regfile|ReadData2[15]~358_combout ;
wire \Regfile|ReadData2[15]~359_combout ;
wire \Regfile|ReadData2[15]~360_combout ;
wire \Regfile|ReadData2[15]~361_combout ;
wire \Regfile|ReadData2[15]~362_combout ;
wire \Regfile|ReadData2[15]~363_combout ;
wire \Regfile|ReadData2[15]~364_combout ;
wire \Regfile|ReadData2[15]~367_combout ;
wire \Regfile|ReadData2[15]~368_combout ;
wire \Regfile|ReadData2[15]~369_combout ;
wire \Regfile|ReadData2[15]~372_combout ;
wire \Regfile|ReadData2[15]~373_combout ;
wire \Regfile|ReadData2[15]~370_combout ;
wire \Regfile|ReadData2[15]~371_combout ;
wire \Regfile|ReadData2[15]~374_combout ;
wire \Regfile|ReadData2[15]~375_combout ;
wire \Regfile|ReadData2[15]~376_combout ;
wire \Regfile|ReadData2[15]~377_combout ;
wire \Regfile|ReadData2[15]~378_combout ;
wire \mux_in_2_ALU|saida[15]~17_combout ;
wire \ula|Add1~31 ;
wire \ula|Add1~32_combout ;
wire \ula|Mux15~3_combout ;
wire \ula|Mux15~15_combout ;
wire \ula|Mux15~5_combout ;
wire \ula|ShiftRight0~45_combout ;
wire \ula|Mux15~6_combout ;
wire \ula|Mux15~7_combout ;
wire \ula|Mux15~8_combout ;
wire \ula|Mux15~9_combout ;
wire \ula|Mux30~4_combout ;
wire \ula|ShiftRight0~33_combout ;
wire \ula|ShiftRight0~34_combout ;
wire \ula|Mux15~4_combout ;
wire \ula|Mux15~10_combout ;
wire \ula|ShiftRight0~86_combout ;
wire \ula|result~15_combout ;
wire \ula|Add0~32_combout ;
wire \ula|Mux15~11_combout ;
wire \ula|Mux15~12_combout ;
wire \ula|Mux15~13_combout ;
wire \ula|Mux15~14_combout ;
wire \mux_valor_write_data|saida[16]~16_combout ;
wire \Regfile|regs[14][16]~feeder_combout ;
wire \Regfile|regs[14][16]~q ;
wire \Regfile|ReadData1[16]~353_combout ;
wire \Regfile|ReadData1[16]~354_combout ;
wire \Regfile|ReadData1[16]~346_combout ;
wire \Regfile|ReadData1[16]~347_combout ;
wire \Regfile|ReadData1[16]~348_combout ;
wire \Regfile|ReadData1[16]~349_combout ;
wire \Regfile|ReadData1[16]~350_combout ;
wire \Regfile|ReadData1[16]~351_combout ;
wire \Regfile|ReadData1[16]~352_combout ;
wire \Regfile|ReadData1[16]~355_combout ;
wire \Regfile|ReadData1[16]~356_combout ;
wire \ula|Add1~33 ;
wire \ula|Add1~34_combout ;
wire \ula|Mux13~7_combout ;
wire \ula|result~16_combout ;
wire \ula|Mux13~6_combout ;
wire \ula|Mux13~5_combout ;
wire \ula|ShiftRight1~4_combout ;
wire \ula|ShiftRight1~65_combout ;
wire \ula|ShiftRight0~49_combout ;
wire \ula|ShiftRight0~51_combout ;
wire \ula|Mux13~1_combout ;
wire \ula|ShiftLeft0~78_combout ;
wire \ula|Mux13~2_combout ;
wire \ula|Add0~34_combout ;
wire \ula|ShiftLeft0~75_combout ;
wire \ula|ShiftLeft0~76_combout ;
wire \ula|ShiftLeft0~77_combout ;
wire \ula|Mux14~0_combout ;
wire \ula|Mux14~1_combout ;
wire \ula|Mux14~2_combout ;
wire \ula|Mux14~3_combout ;
wire \ula|Mux14~4_combout ;
wire \ula|Mux14~5_combout ;
wire \ula|Mux14~7_combout ;
wire \ula|Mux14~8_combout ;
wire \mux_valor_write_data|saida[17]~15_combout ;
wire \Regfile|regs[26][17]~q ;
wire \Regfile|ReadData2[17]~328_combout ;
wire \Regfile|ReadData2[17]~329_combout ;
wire \Regfile|ReadData2[17]~330_combout ;
wire \Regfile|ReadData2[17]~331_combout ;
wire \Regfile|ReadData2[17]~332_combout ;
wire \Regfile|ReadData2[17]~326_combout ;
wire \Regfile|ReadData2[17]~327_combout ;
wire \Regfile|ReadData2[17]~333_combout ;
wire \Regfile|ReadData2[17]~334_combout ;
wire \Regfile|ReadData2[17]~335_combout ;
wire \Regfile|ReadData2[17]~323_combout ;
wire \Regfile|ReadData2[17]~324_combout ;
wire \Regfile|ReadData2[17]~316_combout ;
wire \Regfile|ReadData2[17]~317_combout ;
wire \Regfile|ReadData2[17]~318_combout ;
wire \Regfile|ReadData2[17]~319_combout ;
wire \Regfile|ReadData2[17]~320_combout ;
wire \Regfile|ReadData2[17]~321_combout ;
wire \Regfile|ReadData2[17]~322_combout ;
wire \Regfile|ReadData2[17]~325_combout ;
wire \Regfile|ReadData2[17]~336_combout ;
wire \mux_in_2_ALU|saida[17]~15_combout ;
wire \ula|Add1~35 ;
wire \ula|Add1~36_combout ;
wire \ula|result~17_combout ;
wire \ula|ShiftRight1~17_combout ;
wire \ula|ShiftRight1~22_combout ;
wire \ula|ShiftRight0~55_combout ;
wire \ula|ShiftLeft0~18_combout ;
wire \ula|Add0~36_combout ;
wire \ula|ShiftLeft0~79_combout ;
wire \ula|ShiftLeft0~80_combout ;
wire \ula|ShiftLeft0~65_combout ;
wire \ula|ShiftLeft0~81_combout ;
wire \ula|Mux13~8_combout ;
wire \ula|Mux13~9_combout ;
wire \ula|Mux13~10_combout ;
wire \ula|Mux13~11_combout ;
wire \ula|Mux13~12_combout ;
wire \ula|Mux13~13_combout ;
wire \ula|Mux13~14_combout ;
wire \ula|Mux13~15_combout ;
wire \mux_valor_write_data|saida[18]~14_combout ;
wire \Regfile|regs[29][18]~q ;
wire \Regfile|ReadData1[18]~294_combout ;
wire \Regfile|ReadData1[18]~295_combout ;
wire \Regfile|ReadData1[18]~301_combout ;
wire \Regfile|ReadData1[18]~302_combout ;
wire \Regfile|ReadData1[18]~296_combout ;
wire \Regfile|ReadData1[18]~297_combout ;
wire \Regfile|ReadData1[18]~298_combout ;
wire \Regfile|ReadData1[18]~299_combout ;
wire \Regfile|ReadData1[18]~300_combout ;
wire \Regfile|ReadData1[18]~303_combout ;
wire \Regfile|ReadData1[18]~314_combout ;
wire \ula|Add1~37 ;
wire \ula|Add1~38_combout ;
wire \ula|result~18_combout ;
wire \ula|ShiftRight1~34_combout ;
wire \ula|ShiftRight1~37_combout ;
wire \ula|ShiftRight1~38_combout ;
wire \ula|ShiftRight0~59_combout ;
wire \ula|ShiftLeft0~23_combout ;
wire \ula|ShiftLeft0~83_combout ;
wire \ula|ShiftLeft0~84_combout ;
wire \ula|Add0~38_combout ;
wire \ula|Mux12~0_combout ;
wire \ula|Mux12~1_combout ;
wire \ula|Mux12~2_combout ;
wire \ula|Mux12~3_combout ;
wire \ula|Mux12~4_combout ;
wire \ula|Mux12~5_combout ;
wire \ula|Mux12~6_combout ;
wire \ula|Mux12~7_combout ;
wire \mux_valor_write_data|saida[19]~13_combout ;
wire \Regfile|regs[6][19]~feeder_combout ;
wire \Regfile|regs[6][19]~q ;
wire \Regfile|ReadData1[19]~283_combout ;
wire \Regfile|ReadData1[19]~284_combout ;
wire \Regfile|ReadData1[19]~290_combout ;
wire \Regfile|ReadData1[19]~291_combout ;
wire \Regfile|ReadData1[19]~287_combout ;
wire \Regfile|ReadData1[19]~288_combout ;
wire \Regfile|ReadData1[19]~285_combout ;
wire \Regfile|ReadData1[19]~286_combout ;
wire \Regfile|ReadData1[19]~289_combout ;
wire \Regfile|ReadData1[19]~292_combout ;
wire \Regfile|ReadData1[19]~293_combout ;
wire \ula|Add1~39 ;
wire \ula|Add1~40_combout ;
wire \ula|result~19_combout ;
wire \ula|ShiftRight0~61_combout ;
wire \ula|ShiftRight1~45_combout ;
wire \ula|ShiftRight1~44_combout ;
wire \ula|ShiftRight1~46_combout ;
wire \ula|ShiftRight0~64_combout ;
wire \ula|ShiftLeft0~86_combout ;
wire \ula|ShiftLeft0~87_combout ;
wire \ula|Mux11~0_combout ;
wire \ula|ShiftLeft0~126_combout ;
wire \ula|Add0~40_combout ;
wire \ula|Mux11~1_combout ;
wire \ula|Mux11~2_combout ;
wire \ula|Mux11~3_combout ;
wire \ula|Mux11~4_combout ;
wire \ula|Mux11~5_combout ;
wire \ula|Mux11~6_combout ;
wire \ula|Mux11~7_combout ;
wire \D_mem|mem~500_q ;
wire \D_mem|mem~436_q ;
wire \D_mem|mem~468feeder_combout ;
wire \D_mem|mem~468_q ;
wire \D_mem|mem~404_q ;
wire \D_mem|mem~1441_combout ;
wire \D_mem|mem~1442_combout ;
wire \D_mem|mem~372feeder_combout ;
wire \D_mem|mem~372_q ;
wire \D_mem|mem~340_q ;
wire \D_mem|mem~276_q ;
wire \D_mem|mem~308_q ;
wire \D_mem|mem~1434_combout ;
wire \D_mem|mem~1435_combout ;
wire \D_mem|mem~84_q ;
wire \D_mem|mem~116_q ;
wire \D_mem|mem~52_q ;
wire \D_mem|mem~20_q ;
wire \D_mem|mem~1438_combout ;
wire \D_mem|mem~1439_combout ;
wire \D_mem|mem~180feeder_combout ;
wire \D_mem|mem~180_q ;
wire \D_mem|mem~244_q ;
wire \D_mem|mem~212feeder_combout ;
wire \D_mem|mem~212_q ;
wire \D_mem|mem~148_q ;
wire \D_mem|mem~1436_combout ;
wire \D_mem|mem~1437_combout ;
wire \D_mem|mem~1440_combout ;
wire \D_mem|mem~1443_combout ;
wire \D_mem|mem~788_q ;
wire \D_mem|mem~532_q ;
wire \D_mem|mem~1428_combout ;
wire \D_mem|mem~660_q ;
wire \D_mem|mem~916_q ;
wire \D_mem|mem~1429_combout ;
wire \D_mem|mem~820_q ;
wire \D_mem|mem~948_q ;
wire \D_mem|mem~692feeder_combout ;
wire \D_mem|mem~692_q ;
wire \D_mem|mem~564_q ;
wire \D_mem|mem~1426_combout ;
wire \D_mem|mem~1427_combout ;
wire \D_mem|mem~1430_combout ;
wire \D_mem|mem~884_q ;
wire \D_mem|mem~1012_q ;
wire \D_mem|mem~756feeder_combout ;
wire \D_mem|mem~756_q ;
wire \D_mem|mem~628_q ;
wire \D_mem|mem~1431_combout ;
wire \D_mem|mem~1432_combout ;
wire \D_mem|mem~852feeder_combout ;
wire \D_mem|mem~852_q ;
wire \D_mem|mem~596_q ;
wire \D_mem|mem~1424_combout ;
wire \D_mem|mem~980feeder_combout ;
wire \D_mem|mem~980_q ;
wire \D_mem|mem~724_q ;
wire \D_mem|mem~1425_combout ;
wire \D_mem|mem~1433_combout ;
wire \D_mem|ReadData~20_combout ;
wire \mux_valor_write_data|saida[20]~12_combout ;
wire \Regfile|regs[31][20]~q ;
wire \Regfile|ReadData2[20]~270_combout ;
wire \Regfile|ReadData2[20]~271_combout ;
wire \Regfile|ReadData2[20]~263_combout ;
wire \Regfile|ReadData2[20]~264_combout ;
wire \Regfile|ReadData2[20]~267_combout ;
wire \Regfile|ReadData2[20]~268_combout ;
wire \Regfile|ReadData2[20]~265_combout ;
wire \Regfile|ReadData2[20]~266_combout ;
wire \Regfile|ReadData2[20]~269_combout ;
wire \Regfile|ReadData2[20]~272_combout ;
wire \Regfile|ReadData2[20]~260_combout ;
wire \Regfile|ReadData2[20]~261_combout ;
wire \Regfile|ReadData2[20]~253_combout ;
wire \Regfile|ReadData2[20]~254_combout ;
wire \Regfile|ReadData2[20]~257_combout ;
wire \Regfile|ReadData2[20]~258_combout ;
wire \Regfile|ReadData2[20]~255_combout ;
wire \Regfile|ReadData2[20]~256_combout ;
wire \Regfile|ReadData2[20]~259_combout ;
wire \Regfile|ReadData2[20]~262_combout ;
wire \Regfile|ReadData2[20]~273_combout ;
wire \mux_in_2_ALU|saida[20]~12_combout ;
wire \ula|Add1~41 ;
wire \ula|Add1~42_combout ;
wire \ula|result~20_combout ;
wire \ula|ShiftLeft0~125_combout ;
wire \ula|ShiftRight0~69_combout ;
wire \ula|ShiftLeft0~127_combout ;
wire \ula|Add0~42_combout ;
wire \ula|ShiftLeft0~88_combout ;
wire \ula|ShiftLeft0~89_combout ;
wire \ula|ShiftLeft0~90_combout ;
wire \ula|Mux10~0_combout ;
wire \ula|Mux10~1_combout ;
wire \ula|Mux10~2_combout ;
wire \ula|Mux10~3_combout ;
wire \ula|Mux10~4_combout ;
wire \ula|Mux10~5_combout ;
wire \ula|Mux10~6_combout ;
wire \ula|Mux10~7_combout ;
wire \mux_valor_write_data|saida[21]~11_combout ;
wire \Regfile|regs[14][21]~q ;
wire \Regfile|ReadData2[21]~249_combout ;
wire \Regfile|ReadData2[21]~250_combout ;
wire \Regfile|ReadData2[21]~246_combout ;
wire \Regfile|ReadData2[21]~247_combout ;
wire \Regfile|ReadData2[21]~244_combout ;
wire \Regfile|ReadData2[21]~245_combout ;
wire \Regfile|ReadData2[21]~248_combout ;
wire \Regfile|ReadData2[21]~242_combout ;
wire \Regfile|ReadData2[21]~243_combout ;
wire \Regfile|ReadData2[21]~251_combout ;
wire \Regfile|ReadData2[21]~232_combout ;
wire \Regfile|ReadData2[21]~233_combout ;
wire \Regfile|ReadData2[21]~239_combout ;
wire \Regfile|ReadData2[21]~240_combout ;
wire \Regfile|ReadData2[21]~236_combout ;
wire \Regfile|ReadData2[21]~237_combout ;
wire \Regfile|ReadData2[21]~234_combout ;
wire \Regfile|ReadData2[21]~235_combout ;
wire \Regfile|ReadData2[21]~238_combout ;
wire \Regfile|ReadData2[21]~241_combout ;
wire \Regfile|ReadData2[21]~252_combout ;
wire \mux_in_2_ALU|saida[21]~11_combout ;
wire \ula|Add1~43 ;
wire \ula|Add1~44_combout ;
wire \ula|result~21_combout ;
wire \ula|ShiftRight0~73_combout ;
wire \ula|ShiftLeft0~66_combout ;
wire \ula|ShiftLeft0~91_combout ;
wire \ula|ShiftLeft0~92_combout ;
wire \ula|ShiftLeft0~93_combout ;
wire \ula|Mux9~0_combout ;
wire \ula|ShiftLeft0~34_combout ;
wire \ula|Add0~44_combout ;
wire \ula|Mux9~1_combout ;
wire \ula|Mux9~2_combout ;
wire \ula|Mux9~3_combout ;
wire \ula|Mux9~4_combout ;
wire \ula|Mux9~5_combout ;
wire \ula|Mux9~6_combout ;
wire \ula|Mux9~7_combout ;
wire \mux_valor_write_data|saida[22]~10_combout ;
wire \Regfile|regs[22][22]~q ;
wire \Regfile|ReadData1[22]~212_combout ;
wire \Regfile|ReadData1[22]~213_combout ;
wire \Regfile|ReadData1[22]~214_combout ;
wire \Regfile|ReadData1[22]~215_combout ;
wire \Regfile|ReadData1[22]~216_combout ;
wire \Regfile|ReadData1[22]~217_combout ;
wire \Regfile|ReadData1[22]~218_combout ;
wire \Regfile|ReadData1[22]~210_combout ;
wire \Regfile|ReadData1[22]~211_combout ;
wire \Regfile|ReadData1[22]~219_combout ;
wire \Regfile|ReadData1[22]~230_combout ;
wire \ula|Add1~45 ;
wire \ula|Add1~46_combout ;
wire \ula|Mux8~1_combout ;
wire \ula|Mux8~0_combout ;
wire \ula|result~22_combout ;
wire \ula|ShiftLeft0~94_combout ;
wire \ula|ShiftLeft0~96_combout ;
wire \ula|ShiftLeft0~97_combout ;
wire \ula|Add0~46_combout ;
wire \ula|Mux8~2_combout ;
wire \ula|Mux8~3_combout ;
wire \ula|Mux8~4_combout ;
wire \ula|Mux8~5_combout ;
wire \ula|Mux8~6_combout ;
wire \ula|Mux8~7_combout ;
wire \ula|Mux8~8_combout ;
wire \mux_valor_write_data|saida[23]~9_combout ;
wire \Regfile|regs[31][23]~q ;
wire \Regfile|ReadData1[23]~196_combout ;
wire \Regfile|ReadData1[23]~197_combout ;
wire \Regfile|ReadData1[23]~189_combout ;
wire \Regfile|ReadData1[23]~190_combout ;
wire \Regfile|ReadData1[23]~193_combout ;
wire \Regfile|ReadData1[23]~194_combout ;
wire \Regfile|ReadData1[23]~191_combout ;
wire \Regfile|ReadData1[23]~192_combout ;
wire \Regfile|ReadData1[23]~195_combout ;
wire \Regfile|ReadData1[23]~198_combout ;
wire \Regfile|ReadData1[23]~696_combout ;
wire \ula|ShiftRight1~13_combout ;
wire \ula|ShiftRight1~14_combout ;
wire \ula|ShiftRight1~51_combout ;
wire \ula|ShiftRight1~50_combout ;
wire \ula|ShiftRight1~52_combout ;
wire \ula|result~5_combout ;
wire \ula|Mux25~2_combout ;
wire \ula|Add0~12_combout ;
wire \ula|Mux25~3_combout ;
wire \ula|Mux25~4_combout ;
wire \ula|ShiftRight1~53_combout ;
wire \ula|ShiftRight1~11_combout ;
wire \ula|ShiftRight1~25_combout ;
wire \ula|Mux25~0_combout ;
wire \ula|Mux25~1_combout ;
wire \ula|Mux25~5_combout ;
wire \ula|Mux25~6_combout ;
wire \ula|Mux25~7_combout ;
wire \mux_valor_write_data|saida[6]~26_combout ;
wire \Regfile|regs[15][6]~q ;
wire \Regfile|ReadData1[6]~563_combout ;
wire \Regfile|ReadData1[6]~564_combout ;
wire \Regfile|ReadData1[6]~556_combout ;
wire \Regfile|ReadData1[6]~557_combout ;
wire \Regfile|ReadData1[6]~560_combout ;
wire \Regfile|ReadData1[6]~561_combout ;
wire \Regfile|ReadData1[6]~558_combout ;
wire \Regfile|ReadData1[6]~559_combout ;
wire \Regfile|ReadData1[6]~562_combout ;
wire \Regfile|ReadData1[6]~565_combout ;
wire \Regfile|ReadData1[6]~676_combout ;
wire \ula|ShiftLeft0~39_combout ;
wire \ula|ShiftLeft0~44_combout ;
wire \ula|ShiftLeft0~45_combout ;
wire \ula|ShiftLeft0~46_combout ;
wire \ula|ShiftLeft0~102_combout ;
wire \ula|ShiftLeft0~103_combout ;
wire \ula|ShiftLeft0~104_combout ;
wire \ula|Mux6~1_combout ;
wire \ula|Mux6~2_combout ;
wire \ula|Add0~49 ;
wire \ula|Add0~50_combout ;
wire \ula|Mux6~5_combout ;
wire \ula|Mux6~6_combout ;
wire \ula|Mux6~7_combout ;
wire \ula|Add1~49 ;
wire \ula|Add1~50_combout ;
wire \ula|Mux6~8_combout ;
wire \ula|Mux6~combout ;
wire \mux_valor_write_data|saida[25]~7_combout ;
wire \Regfile|regs[7][25]~q ;
wire \Regfile|ReadData2[25]~158_combout ;
wire \Regfile|ReadData2[25]~159_combout ;
wire \Regfile|ReadData2[25]~165_combout ;
wire \Regfile|ReadData2[25]~166_combout ;
wire \Regfile|ReadData2[25]~160_combout ;
wire \Regfile|ReadData2[25]~161_combout ;
wire \Regfile|ReadData2[25]~162_combout ;
wire \Regfile|ReadData2[25]~163_combout ;
wire \Regfile|ReadData2[25]~164_combout ;
wire \Regfile|ReadData2[25]~167_combout ;
wire \Regfile|ReadData2[25]~150_combout ;
wire \Regfile|ReadData2[25]~151_combout ;
wire \Regfile|ReadData2[25]~152_combout ;
wire \Regfile|ReadData2[25]~153_combout ;
wire \Regfile|ReadData2[25]~154_combout ;
wire \Regfile|ReadData2[25]~148_combout ;
wire \Regfile|ReadData2[25]~149_combout ;
wire \Regfile|ReadData2[25]~155_combout ;
wire \Regfile|ReadData2[25]~156_combout ;
wire \Regfile|ReadData2[25]~157_combout ;
wire \Regfile|ReadData2[25]~168_combout ;
wire \mux_in_2_ALU|saida[25]~7_combout ;
wire \ula|Add0~51 ;
wire \ula|Add0~52_combout ;
wire \ula|Mux5~8_combout ;
wire \ula|Mux5~10_combout ;
wire \ula|ShiftLeft0~105_combout ;
wire \ula|Mux5~9_combout ;
wire \ula|Mux5~4_combout ;
wire \ula|Mux5~5_combout ;
wire \ula|Mux5~11_combout ;
wire \ula|Mux5~12_combout ;
wire \ula|Mux5~13_combout ;
wire \ula|Mux5~14_combout ;
wire \ula|Mux5~15_combout ;
wire \ula|Add1~51 ;
wire \ula|Add1~52_combout ;
wire \ula|Mux5~16_combout ;
wire \ula|Mux5~combout ;
wire \mux_valor_write_data|saida[26]~6_combout ;
wire \Regfile|regs[25][26]~q ;
wire \Regfile|ReadData1[26]~126_combout ;
wire \Regfile|ReadData1[26]~127_combout ;
wire \Regfile|ReadData1[26]~128_combout ;
wire \Regfile|ReadData1[26]~129_combout ;
wire \Regfile|ReadData1[26]~130_combout ;
wire \Regfile|ReadData1[26]~131_combout ;
wire \Regfile|ReadData1[26]~132_combout ;
wire \Regfile|ReadData1[26]~133_combout ;
wire \Regfile|ReadData1[26]~134_combout ;
wire \Regfile|ReadData1[26]~135_combout ;
wire \Regfile|ReadData1[26]~146_combout ;
wire \ula|Add1~53 ;
wire \ula|Add1~54_combout ;
wire \ula|Mux4~11_combout ;
wire \ula|Add0~53 ;
wire \ula|Add0~54_combout ;
wire \ula|result~28_combout ;
wire \ula|Mux4~5_combout ;
wire \ula|ShiftLeft0~106_combout ;
wire \ula|ShiftLeft0~107_combout ;
wire \ula|ShiftLeft0~108_combout ;
wire \ula|Mux4~3_combout ;
wire \ula|Mux4~4_combout ;
wire \ula|Mux4~6_combout ;
wire \ula|Mux4~7_combout ;
wire \ula|Mux4~8_combout ;
wire \ula|Mux4~9_combout ;
wire \ula|Mux4~10_combout ;
wire \ula|Mux4~combout ;
wire \mux_valor_write_data|saida[27]~5_combout ;
wire \Regfile|regs[23][27]~q ;
wire \Regfile|ReadData1[27]~112_combout ;
wire \Regfile|ReadData1[27]~113_combout ;
wire \Regfile|ReadData1[27]~105_combout ;
wire \Regfile|ReadData1[27]~106_combout ;
wire \Regfile|ReadData1[27]~107_combout ;
wire \Regfile|ReadData1[27]~108_combout ;
wire \Regfile|ReadData1[27]~109_combout ;
wire \Regfile|ReadData1[27]~110_combout ;
wire \Regfile|ReadData1[27]~111_combout ;
wire \Regfile|ReadData1[27]~114_combout ;
wire \Regfile|ReadData1[27]~125_combout ;
wire \ula|Add1~55 ;
wire \ula|Add1~56_combout ;
wire \ula|result~29_combout ;
wire \ula|Mux3~0_combout ;
wire \ula|Mux2~3_combout ;
wire \ula|result~30_combout ;
wire \ula|Mux2~2_combout ;
wire \ula|Mux28~4_combout ;
wire \ula|ShiftLeft0~109_combout ;
wire \ula|ShiftLeft0~110_combout ;
wire \ula|Mux3~1_combout ;
wire \ula|Mux3~2_combout ;
wire \ula|Mux3~3_combout ;
wire \ula|Mux3~4_combout ;
wire \ula|Add0~55 ;
wire \ula|Add0~56_combout ;
wire \ula|Mux3~5_combout ;
wire \ula|Mux3~6_combout ;
wire \ula|Mux3~7_combout ;
wire \ula|Mux3~8_combout ;
wire \ula|Mux3~9_combout ;
wire \ula|Mux3~10_combout ;
wire \ula|Mux3~11_combout ;
wire \ula|Mux3~12_combout ;
wire \mux_valor_write_data|saida[28]~4_combout ;
wire \Regfile|regs[31][28]~feeder_combout ;
wire \Regfile|regs[31][28]~q ;
wire \Regfile|ReadData2[28]~92_combout ;
wire \Regfile|ReadData2[28]~93_combout ;
wire \Regfile|ReadData2[28]~85_combout ;
wire \Regfile|ReadData2[28]~86_combout ;
wire \Regfile|ReadData2[28]~87_combout ;
wire \Regfile|ReadData2[28]~88_combout ;
wire \Regfile|ReadData2[28]~89_combout ;
wire \Regfile|ReadData2[28]~90_combout ;
wire \Regfile|ReadData2[28]~91_combout ;
wire \Regfile|ReadData2[28]~94_combout ;
wire \Regfile|ReadData2[28]~95_combout ;
wire \Regfile|ReadData2[28]~96_combout ;
wire \Regfile|ReadData2[28]~102_combout ;
wire \Regfile|ReadData2[28]~103_combout ;
wire \Regfile|ReadData2[28]~99_combout ;
wire \Regfile|ReadData2[28]~100_combout ;
wire \Regfile|ReadData2[28]~97_combout ;
wire \Regfile|ReadData2[28]~98_combout ;
wire \Regfile|ReadData2[28]~101_combout ;
wire \Regfile|ReadData2[28]~104_combout ;
wire \Regfile|ReadData2[28]~105_combout ;
wire \mux_in_2_ALU|saida[28]~4_combout ;
wire \ula|Add1~57 ;
wire \ula|Add1~58_combout ;
wire \ula|result~31_combout ;
wire \ula|Mux2~4_combout ;
wire \ula|result~32_combout ;
wire \ula|ShiftLeft0~111_combout ;
wire \ula|ShiftLeft0~112_combout ;
wire \ula|Mux2~16_combout ;
wire \ula|Mux2~5_combout ;
wire \ula|Mux2~6_combout ;
wire \ula|Mux2~7_combout ;
wire \ula|Mux2~8_combout ;
wire \ula|Mux2~9_combout ;
wire \ula|Mux2~10_combout ;
wire \ula|Add0~57 ;
wire \ula|Add0~58_combout ;
wire \ula|Mux2~11_combout ;
wire \ula|Mux2~12_combout ;
wire \ula|Mux2~13_combout ;
wire \ula|Mux2~14_combout ;
wire \ula|Mux2~15_combout ;
wire \mux_valor_write_data|saida[29]~3_combout ;
wire \Regfile|regs[21][29]~q ;
wire \Regfile|ReadData1[29]~63_combout ;
wire \Regfile|ReadData1[29]~64_combout ;
wire \Regfile|ReadData1[29]~65_combout ;
wire \Regfile|ReadData1[29]~66_combout ;
wire \Regfile|ReadData1[29]~67_combout ;
wire \Regfile|ReadData1[29]~68_combout ;
wire \Regfile|ReadData1[29]~69_combout ;
wire \Regfile|ReadData1[29]~70_combout ;
wire \Regfile|ReadData1[29]~71_combout ;
wire \Regfile|ReadData1[29]~72_combout ;
wire \Regfile|ReadData1[29]~693_combout ;
wire \ula|ShiftRight1~5_combout ;
wire \ula|ShiftRight1~48_combout ;
wire \ula|ShiftRight1~47_combout ;
wire \ula|ShiftRight1~49_combout ;
wire \ula|ShiftRight0~67_combout ;
wire \ula|ShiftRight0~10_combout ;
wire \ula|ShiftRight0~70_combout ;
wire \ula|Mux26~1_combout ;
wire \ula|Mux26~2_combout ;
wire \ula|result~4_combout ;
wire \ula|Mux26~3_combout ;
wire \ula|Add0~10_combout ;
wire \ula|Mux26~4_combout ;
wire \ula|Mux26~5_combout ;
wire \ula|Mux26~6_combout ;
wire \ula|Mux26~7_combout ;
wire \ula|Mux26~8_combout ;
wire \D_mem|mem~741_q ;
wire \D_mem|mem~997_q ;
wire \D_mem|mem~869feeder_combout ;
wire \D_mem|mem~869_q ;
wire \D_mem|mem~613_q ;
wire \D_mem|mem~1131_combout ;
wire \D_mem|mem~1132_combout ;
wire \D_mem|mem~933_q ;
wire \D_mem|mem~677_q ;
wire \D_mem|mem~549_q ;
wire \D_mem|mem~805feeder_combout ;
wire \D_mem|mem~805_q ;
wire \D_mem|mem~1124_combout ;
wire \D_mem|mem~1125_combout ;
wire \D_mem|mem~837feeder_combout ;
wire \D_mem|mem~837_q ;
wire \D_mem|mem~965_q ;
wire \D_mem|mem~709feeder_combout ;
wire \D_mem|mem~709_q ;
wire \D_mem|mem~581_q ;
wire \D_mem|mem~1126_combout ;
wire \D_mem|mem~1127_combout ;
wire \D_mem|mem~901feeder_combout ;
wire \D_mem|mem~901_q ;
wire \D_mem|mem~773feeder_combout ;
wire \D_mem|mem~773_q ;
wire \D_mem|mem~645_q ;
wire \D_mem|mem~517_q ;
wire \D_mem|mem~1128_combout ;
wire \D_mem|mem~1129_combout ;
wire \D_mem|mem~1130_combout ;
wire \D_mem|mem~1133_combout ;
wire \D_mem|mem~485_q ;
wire \D_mem|mem~453_q ;
wire \D_mem|mem~421_q ;
wire \D_mem|mem~389_q ;
wire \D_mem|mem~1141_combout ;
wire \D_mem|mem~1142_combout ;
wire \D_mem|mem~229_q ;
wire \D_mem|mem~197_q ;
wire \D_mem|mem~165_q ;
wire \D_mem|mem~133_q ;
wire \D_mem|mem~1134_combout ;
wire \D_mem|mem~1135_combout ;
wire \D_mem|mem~37_q ;
wire \D_mem|mem~101_q ;
wire \D_mem|mem~69_q ;
wire \D_mem|mem~5_q ;
wire \D_mem|mem~1138_combout ;
wire \D_mem|mem~1139_combout ;
wire \D_mem|mem~293feeder_combout ;
wire \D_mem|mem~293_q ;
wire \D_mem|mem~357_q ;
wire \D_mem|mem~325_q ;
wire \D_mem|mem~261_q ;
wire \D_mem|mem~1136_combout ;
wire \D_mem|mem~1137_combout ;
wire \D_mem|mem~1140_combout ;
wire \D_mem|mem~1143_combout ;
wire \D_mem|ReadData~5_combout ;
wire \mux_valor_write_data|saida[5]~27_combout ;
wire \Regfile|regs[29][5]~q ;
wire \Regfile|ReadData1[5]~567_combout ;
wire \Regfile|ReadData1[5]~568_combout ;
wire \Regfile|ReadData1[5]~569_combout ;
wire \Regfile|ReadData1[5]~570_combout ;
wire \Regfile|ReadData1[5]~571_combout ;
wire \Regfile|ReadData1[5]~572_combout ;
wire \Regfile|ReadData1[5]~573_combout ;
wire \Regfile|ReadData1[5]~574_combout ;
wire \Regfile|ReadData1[5]~575_combout ;
wire \Regfile|ReadData1[5]~576_combout ;
wire \Regfile|ReadData1[5]~679_combout ;
wire \ula|ShiftLeft0~27_combout ;
wire \ula|ShiftLeft0~33_combout ;
wire \ula|ShiftLeft0~63_combout ;
wire \ula|ShiftLeft0~67_combout ;
wire \ula|ShiftLeft0~113_combout ;
wire \ula|ShiftLeft0~115_combout ;
wire \ula|ShiftLeft0~114_combout ;
wire \ula|ShiftLeft0~116_combout ;
wire \ula|ShiftLeft0~117_combout ;
wire \ula|Mux1~6_combout ;
wire \ula|Mux1~7_combout ;
wire \ula|Mux1~8_combout ;
wire \ula|Mux1~4_combout ;
wire \ula|Mux1~9_combout ;
wire \ula|Mux1~16_combout ;
wire \ula|Mux1~10_combout ;
wire \ula|Mux1~11_combout ;
wire \ula|Add1~59 ;
wire \ula|Add1~60_combout ;
wire \ula|Add0~59 ;
wire \ula|Add0~60_combout ;
wire \ula|Mux1~12_combout ;
wire \ula|Mux1~13_combout ;
wire \ula|Mux1~14_combout ;
wire \ula|Mux1~5_combout ;
wire \ula|Mux1~15_combout ;
wire \mux_valor_write_data|saida[30]~2_combout ;
wire \Regfile|regs[11][30]~q ;
wire \Regfile|ReadData2[30]~53_combout ;
wire \Regfile|ReadData2[30]~54_combout ;
wire \Regfile|ReadData2[30]~60_combout ;
wire \Regfile|ReadData2[30]~61_combout ;
wire \Regfile|ReadData2[30]~57_combout ;
wire \Regfile|ReadData2[30]~58_combout ;
wire \Regfile|ReadData2[30]~55_combout ;
wire \Regfile|ReadData2[30]~56_combout ;
wire \Regfile|ReadData2[30]~59_combout ;
wire \Regfile|ReadData2[30]~62_combout ;
wire \Regfile|ReadData2[30]~50_combout ;
wire \Regfile|ReadData2[30]~51_combout ;
wire \Regfile|ReadData2[30]~45_combout ;
wire \Regfile|ReadData2[30]~46_combout ;
wire \Regfile|ReadData2[30]~47_combout ;
wire \Regfile|ReadData2[30]~48_combout ;
wire \Regfile|ReadData2[30]~49_combout ;
wire \Regfile|ReadData2[30]~43_combout ;
wire \Regfile|ReadData2[30]~44_combout ;
wire \Regfile|ReadData2[30]~52_combout ;
wire \Regfile|ReadData2[30]~63_combout ;
wire \mux_in_2_ALU|saida[30]~2_combout ;
wire \ula|Add1~61 ;
wire \ula|Add1~62_combout ;
wire \ula|Mux0~2_combout ;
wire \ula|Mux0~3_combout ;
wire \ula|ShiftLeft0~118_combout ;
wire \ula|ShiftLeft0~119_combout ;
wire \ula|ShiftLeft0~120_combout ;
wire \ula|ShiftLeft0~121_combout ;
wire \ula|ShiftLeft0~122_combout ;
wire \ula|ShiftLeft0~123_combout ;
wire \ula|Mux0~9_combout ;
wire \ula|Mux0~10_combout ;
wire \ula|ShiftRight0~87_combout ;
wire \ula|result~33_combout ;
wire \ula|Add0~61 ;
wire \ula|Add0~62_combout ;
wire \ula|Mux0~4_combout ;
wire \ula|Mux0~5_combout ;
wire \ula|Mux0~6_combout ;
wire \ula|Mux0~7_combout ;
wire \cabo_and_out~0_combout ;
wire \cabo_and_out~1_combout ;
wire \cabo_and_out~2_combout ;
wire \cabo_and_out~3_combout ;
wire \cabo_and_out~4_combout ;
wire \cabo_and_out~5_combout ;
wire \cabo_and_out~6_combout ;
wire \cabo_and_out~7_combout ;
wire \cabo_and_out~8_combout ;
wire \D_mem|mem~1701_combout ;
wire \D_mem|mem~162_q ;
wire \D_mem|mem~226_q ;
wire \D_mem|mem~194_q ;
wire \D_mem|mem~130feeder_combout ;
wire \D_mem|mem~130_q ;
wire \D_mem|mem~1076_combout ;
wire \D_mem|mem~1077_combout ;
wire \D_mem|mem~66feeder_combout ;
wire \D_mem|mem~66_q ;
wire \D_mem|mem~98_q ;
wire \D_mem|mem~34_q ;
wire \D_mem|mem~2_q ;
wire \D_mem|mem~1078_combout ;
wire \D_mem|mem~1079_combout ;
wire \D_mem|mem~1080_combout ;
wire \D_mem|mem~354_q ;
wire \D_mem|mem~322_q ;
wire \D_mem|mem~290feeder_combout ;
wire \D_mem|mem~290_q ;
wire \D_mem|mem~258_q ;
wire \D_mem|mem~1074_combout ;
wire \D_mem|mem~1075_combout ;
wire \D_mem|mem~482_q ;
wire \D_mem|mem~418_q ;
wire \D_mem|mem~450_q ;
wire \D_mem|mem~386_q ;
wire \D_mem|mem~1081_combout ;
wire \D_mem|mem~1082_combout ;
wire \D_mem|mem~1083_combout ;
wire \D_mem|mem~962_q ;
wire \D_mem|mem~706_q ;
wire \D_mem|mem~834_q ;
wire \D_mem|mem~578_q ;
wire \D_mem|mem~1064_combout ;
wire \D_mem|mem~1065_combout ;
wire \D_mem|mem~866_q ;
wire \D_mem|mem~994_q ;
wire \D_mem|mem~738_q ;
wire \D_mem|mem~610_q ;
wire \D_mem|mem~1071_combout ;
wire \D_mem|mem~1072_combout ;
wire \D_mem|mem~642_q ;
wire \D_mem|mem~898_q ;
wire \D_mem|mem~770feeder_combout ;
wire \D_mem|mem~770_q ;
wire \D_mem|mem~514_q ;
wire \D_mem|mem~1068_combout ;
wire \D_mem|mem~1069_combout ;
wire \D_mem|mem~802_q ;
wire \D_mem|mem~930_q ;
wire \D_mem|mem~674feeder_combout ;
wire \D_mem|mem~674_q ;
wire \D_mem|mem~546_q ;
wire \D_mem|mem~1066_combout ;
wire \D_mem|mem~1067_combout ;
wire \D_mem|mem~1070_combout ;
wire \D_mem|mem~1073_combout ;
wire \D_mem|ReadData~2_combout ;
wire \mux_valor_write_data|saida[2]~30_combout ;
wire \Regfile|regs[15][2]~q ;
wire \Regfile|ReadData2[2]~638_combout ;
wire \Regfile|ReadData2[2]~639_combout ;
wire \Regfile|ReadData2[2]~633_combout ;
wire \Regfile|ReadData2[2]~634_combout ;
wire \Regfile|ReadData2[2]~635_combout ;
wire \Regfile|ReadData2[2]~636_combout ;
wire \Regfile|ReadData2[2]~637_combout ;
wire \Regfile|ReadData2[2]~631_combout ;
wire \Regfile|ReadData2[2]~632_combout ;
wire \Regfile|ReadData2[2]~640_combout ;
wire \Regfile|ReadData2[2]~641_combout ;
wire \Regfile|ReadData2[2]~642_combout ;
wire \Regfile|ReadData2[2]~648_combout ;
wire \Regfile|ReadData2[2]~649_combout ;
wire \Regfile|ReadData2[2]~645_combout ;
wire \Regfile|ReadData2[2]~646_combout ;
wire \Regfile|ReadData2[2]~643_combout ;
wire \Regfile|ReadData2[2]~644_combout ;
wire \Regfile|ReadData2[2]~647_combout ;
wire \Regfile|ReadData2[2]~650_combout ;
wire \Regfile|ReadData2[2]~651_combout ;
wire \mux_in_2_ALU|saida[2]~30_combout ;
wire \ula|Mux29~0_combout ;
wire \ula|result~1_combout ;
wire \ula|Add1~4_combout ;
wire \ula|Mux28~3_combout ;
wire \ula|Mux28~7_combout ;
wire \ula|Mux28~6_combout ;
wire \ula|Mux29~3_combout ;
wire \ula|Add0~4_combout ;
wire \ula|Mux29~4_combout ;
wire \ula|ShiftRight1~26_combout ;
wire \ula|ShiftRight1~27_combout ;
wire \ula|Mux29~1_combout ;
wire \ula|Mux29~2_combout ;
wire \ula|Mux29~5_combout ;
wire \ula|Mux29~6_combout ;
wire \ula|Mux29~7_combout ;
wire \ula|Mux29~combout ;
wire \D_mem|mem~931feeder_combout ;
wire \D_mem|mem~931_q ;
wire \D_mem|mem~675_q ;
wire \D_mem|mem~803feeder_combout ;
wire \D_mem|mem~803_q ;
wire \D_mem|mem~547_q ;
wire \D_mem|mem~1084_combout ;
wire \D_mem|mem~1085_combout ;
wire \D_mem|mem~739_q ;
wire \D_mem|mem~995_q ;
wire \D_mem|mem~867feeder_combout ;
wire \D_mem|mem~867_q ;
wire \D_mem|mem~611_q ;
wire \D_mem|mem~1091_combout ;
wire \D_mem|mem~1092_combout ;
wire \D_mem|mem~771feeder_combout ;
wire \D_mem|mem~771_q ;
wire \D_mem|mem~899_q ;
wire \D_mem|mem~643_q ;
wire \D_mem|mem~515_q ;
wire \D_mem|mem~1088_combout ;
wire \D_mem|mem~1089_combout ;
wire \D_mem|mem~835_q ;
wire \D_mem|mem~963_q ;
wire \D_mem|mem~707feeder_combout ;
wire \D_mem|mem~707_q ;
wire \D_mem|mem~579_q ;
wire \D_mem|mem~1086_combout ;
wire \D_mem|mem~1087_combout ;
wire \D_mem|mem~1090_combout ;
wire \D_mem|mem~1093_combout ;
wire \D_mem|mem~483_q ;
wire \D_mem|mem~451_q ;
wire \D_mem|mem~419feeder_combout ;
wire \D_mem|mem~419_q ;
wire \D_mem|mem~387_q ;
wire \D_mem|mem~1101_combout ;
wire \D_mem|mem~1102_combout ;
wire \D_mem|mem~291_q ;
wire \D_mem|mem~323feeder_combout ;
wire \D_mem|mem~323_q ;
wire \D_mem|mem~259feeder_combout ;
wire \D_mem|mem~259_q ;
wire \D_mem|mem~1096_combout ;
wire \D_mem|mem~355_q ;
wire \D_mem|mem~1097_combout ;
wire \D_mem|mem~35_q ;
wire \D_mem|mem~99_q ;
wire \D_mem|mem~67_q ;
wire \D_mem|mem~3_q ;
wire \D_mem|mem~1098_combout ;
wire \D_mem|mem~1099_combout ;
wire \D_mem|mem~1100_combout ;
wire \D_mem|mem~227_q ;
wire \D_mem|mem~195feeder_combout ;
wire \D_mem|mem~195_q ;
wire \D_mem|mem~163_q ;
wire \D_mem|mem~131_q ;
wire \D_mem|mem~1094_combout ;
wire \D_mem|mem~1095_combout ;
wire \D_mem|mem~1103_combout ;
wire \D_mem|ReadData~3_combout ;
wire \mux_valor_write_data|saida[3]~29_combout ;
wire \Regfile|regs[15][3]~feeder_combout ;
wire \Regfile|regs[15][3]~q ;
wire \Regfile|ReadData1[3]~626_combout ;
wire \Regfile|ReadData1[3]~627_combout ;
wire \Regfile|ReadData1[3]~619_combout ;
wire \Regfile|ReadData1[3]~620_combout ;
wire \Regfile|ReadData1[3]~621_combout ;
wire \Regfile|ReadData1[3]~622_combout ;
wire \Regfile|ReadData1[3]~623_combout ;
wire \Regfile|ReadData1[3]~624_combout ;
wire \Regfile|ReadData1[3]~625_combout ;
wire \Regfile|ReadData1[3]~628_combout ;
wire \Regfile|ReadData1[3]~629_combout ;
wire \ula|Mux28~10_combout ;
wire \ula|result~2_combout ;
wire \ula|Add1~6_combout ;
wire \ula|ShiftRight1~39_combout ;
wire \ula|ShiftRight1~41_combout ;
wire \ula|Mux28~11_combout ;
wire \ula|Mux28~12_combout ;
wire \ula|Mux28~13_combout ;
wire \ula|Add0~6_combout ;
wire \ula|Mux28~14_combout ;
wire \ula|Mux28~15_combout ;
wire \ula|Mux28~16_combout ;
wire \ula|Mux28~17_combout ;
wire \ula|Mux28~combout ;
wire \D_mem|mem~352_q ;
wire \D_mem|mem~320_q ;
wire \D_mem|mem~288_q ;
wire \D_mem|mem~256_q ;
wire \D_mem|mem~1034_combout ;
wire \D_mem|mem~1035_combout ;
wire \D_mem|mem~64_q ;
wire \D_mem|mem~96feeder_combout ;
wire \D_mem|mem~96_q ;
wire \D_mem|mem~32feeder_combout ;
wire \D_mem|mem~32_q ;
wire \D_mem|mem~0_q ;
wire \D_mem|mem~1038_combout ;
wire \D_mem|mem~1039_combout ;
wire \D_mem|mem~160_q ;
wire \D_mem|mem~224feeder_combout ;
wire \D_mem|mem~224_q ;
wire \D_mem|mem~192_q ;
wire \D_mem|mem~128_q ;
wire \D_mem|mem~1036_combout ;
wire \D_mem|mem~1037_combout ;
wire \D_mem|mem~1040_combout ;
wire \D_mem|mem~448_q ;
wire \D_mem|mem~384_q ;
wire \D_mem|mem~1041_combout ;
wire \D_mem|mem~480_q ;
wire \D_mem|mem~416_q ;
wire \D_mem|mem~1042_combout ;
wire \D_mem|mem~1043_combout ;
wire \D_mem|mem~864_q ;
wire \D_mem|mem~992_q ;
wire \D_mem|mem~736_q ;
wire \D_mem|mem~608_q ;
wire \D_mem|mem~1031_combout ;
wire \D_mem|mem~1032_combout ;
wire \D_mem|mem~960feeder_combout ;
wire \D_mem|mem~960_q ;
wire \D_mem|mem~704_q ;
wire \D_mem|mem~832_q ;
wire \D_mem|mem~576_q ;
wire \D_mem|mem~1024_combout ;
wire \D_mem|mem~1025_combout ;
wire \D_mem|mem~640_q ;
wire \D_mem|mem~896_q ;
wire \D_mem|mem~768feeder_combout ;
wire \D_mem|mem~768_q ;
wire \D_mem|mem~512_q ;
wire \D_mem|mem~1028_combout ;
wire \D_mem|mem~1029_combout ;
wire \D_mem|mem~672feeder_combout ;
wire \D_mem|mem~672_q ;
wire \D_mem|mem~544_q ;
wire \D_mem|mem~1026_combout ;
wire \D_mem|mem~928_q ;
wire \D_mem|mem~800_q ;
wire \D_mem|mem~1027_combout ;
wire \D_mem|mem~1030_combout ;
wire \D_mem|mem~1033_combout ;
wire \D_mem|ReadData~0_combout ;
wire \mux_valor_write_data|saida[0]~0_combout ;
wire \Regfile|regs[11][0]~q ;
wire \Regfile|ReadData1[0]~10_combout ;
wire \Regfile|ReadData1[0]~11_combout ;
wire \Regfile|ReadData1[0]~17_combout ;
wire \Regfile|ReadData1[0]~18_combout ;
wire \Regfile|ReadData1[0]~12_combout ;
wire \Regfile|ReadData1[0]~13_combout ;
wire \Regfile|ReadData1[0]~14_combout ;
wire \Regfile|ReadData1[0]~15_combout ;
wire \Regfile|ReadData1[0]~16_combout ;
wire \Regfile|ReadData1[0]~19_combout ;
wire \Regfile|ReadData1[0]~20_combout ;
wire \ula|Add1~0_combout ;
wire \ula|Mux31~2_combout ;
wire \ula|Mux31~11_combout ;
wire \ula|ShiftRight0~19_combout ;
wire \ula|ShiftRight0~9_combout ;
wire \ula|ShiftRight0~11_combout ;
wire \ula|ShiftRight0~7_combout ;
wire \ula|ShiftRight0~6_combout ;
wire \ula|ShiftRight0~8_combout ;
wire \ula|ShiftRight0~12_combout ;
wire \ula|Mux31~3_combout ;
wire \ula|ShiftLeft0~14_combout ;
wire \ula|Add0~0_combout ;
wire \ula|Mux31~4_combout ;
wire \ula|Mux31~5_combout ;
wire \ula|LessThan0~1_cout ;
wire \ula|LessThan0~3_cout ;
wire \ula|LessThan0~5_cout ;
wire \ula|LessThan0~7_cout ;
wire \ula|LessThan0~9_cout ;
wire \ula|LessThan0~11_cout ;
wire \ula|LessThan0~13_cout ;
wire \ula|LessThan0~15_cout ;
wire \ula|LessThan0~17_cout ;
wire \ula|LessThan0~19_cout ;
wire \ula|LessThan0~21_cout ;
wire \ula|LessThan0~23_cout ;
wire \ula|LessThan0~25_cout ;
wire \ula|LessThan0~27_cout ;
wire \ula|LessThan0~29_cout ;
wire \ula|LessThan0~31_cout ;
wire \ula|LessThan0~33_cout ;
wire \ula|LessThan0~35_cout ;
wire \ula|LessThan0~37_cout ;
wire \ula|LessThan0~39_cout ;
wire \ula|LessThan0~41_cout ;
wire \ula|LessThan0~43_cout ;
wire \ula|LessThan0~45_cout ;
wire \ula|LessThan0~47_cout ;
wire \ula|LessThan0~49_cout ;
wire \ula|LessThan0~51_cout ;
wire \ula|LessThan0~53_cout ;
wire \ula|LessThan0~55_cout ;
wire \ula|LessThan0~57_cout ;
wire \ula|LessThan0~59_cout ;
wire \ula|LessThan0~61_cout ;
wire \ula|LessThan0~62_combout ;
wire \ula|Mux31~12_combout ;
wire \ula|Mux31~6_combout ;
wire \ula|Mux31~7_combout ;
wire \ula|Mux31~8_combout ;
wire \ula|Mux31~13_combout ;
wire \ula|LessThan1~1_cout ;
wire \ula|LessThan1~3_cout ;
wire \ula|LessThan1~5_cout ;
wire \ula|LessThan1~7_cout ;
wire \ula|LessThan1~9_cout ;
wire \ula|LessThan1~11_cout ;
wire \ula|LessThan1~13_cout ;
wire \ula|LessThan1~15_cout ;
wire \ula|LessThan1~17_cout ;
wire \ula|LessThan1~19_cout ;
wire \ula|LessThan1~21_cout ;
wire \ula|LessThan1~23_cout ;
wire \ula|LessThan1~25_cout ;
wire \ula|LessThan1~27_cout ;
wire \ula|LessThan1~29_cout ;
wire \ula|LessThan1~31_cout ;
wire \ula|LessThan1~33_cout ;
wire \ula|LessThan1~35_cout ;
wire \ula|LessThan1~37_cout ;
wire \ula|LessThan1~39_cout ;
wire \ula|LessThan1~41_cout ;
wire \ula|LessThan1~43_cout ;
wire \ula|LessThan1~45_cout ;
wire \ula|LessThan1~47_cout ;
wire \ula|LessThan1~49_cout ;
wire \ula|LessThan1~51_cout ;
wire \ula|LessThan1~53_cout ;
wire \ula|LessThan1~55_cout ;
wire \ula|LessThan1~57_cout ;
wire \ula|LessThan1~59_cout ;
wire \ula|LessThan1~61_cout ;
wire \ula|LessThan1~62_combout ;
wire \ula|Mux31~9_combout ;
wire \ula|Mux31~10_combout ;
wire \Regfile|ReadData2[1]~666_combout ;
wire \Regfile|ReadData2[1]~667_combout ;
wire \Regfile|ReadData2[1]~664_combout ;
wire \Regfile|ReadData2[1]~665_combout ;
wire \Regfile|ReadData2[1]~668_combout ;
wire \Regfile|ReadData2[1]~662_combout ;
wire \Regfile|ReadData2[1]~663_combout ;
wire \Regfile|ReadData2[1]~669_combout ;
wire \Regfile|ReadData2[1]~670_combout ;
wire \Regfile|ReadData2[1]~671_combout ;
wire \Regfile|ReadData2[1]~672_combout ;
wire \D_mem|mem~929_q ;
wire \D_mem|mem~673_q ;
wire \D_mem|mem~801_q ;
wire \D_mem|mem~545_q ;
wire \D_mem|mem~1044_combout ;
wire \D_mem|mem~1045_combout ;
wire \D_mem|mem~737feeder_combout ;
wire \D_mem|mem~737_q ;
wire \D_mem|mem~993_q ;
wire \D_mem|mem~865_q ;
wire \D_mem|mem~609_q ;
wire \D_mem|mem~1051_combout ;
wire \D_mem|mem~1052_combout ;
wire \D_mem|mem~961_q ;
wire \D_mem|mem~833feeder_combout ;
wire \D_mem|mem~833_q ;
wire \D_mem|mem~577_q ;
wire \D_mem|mem~705feeder_combout ;
wire \D_mem|mem~705_q ;
wire \D_mem|mem~1046_combout ;
wire \D_mem|mem~1047_combout ;
wire \D_mem|mem~769feeder_combout ;
wire \D_mem|mem~769_q ;
wire \D_mem|mem~897_q ;
wire \D_mem|mem~641_q ;
wire \D_mem|mem~513_q ;
wire \D_mem|mem~1048_combout ;
wire \D_mem|mem~1049_combout ;
wire \D_mem|mem~1050_combout ;
wire \D_mem|mem~1053_combout ;
wire \D_mem|mem~481_q ;
wire \D_mem|mem~449_q ;
wire \D_mem|mem~417feeder_combout ;
wire \D_mem|mem~417_q ;
wire \D_mem|mem~385_q ;
wire \D_mem|mem~1061_combout ;
wire \D_mem|mem~1062_combout ;
wire \D_mem|mem~225feeder_combout ;
wire \D_mem|mem~225_q ;
wire \D_mem|mem~193_q ;
wire \D_mem|mem~161feeder_combout ;
wire \D_mem|mem~161_q ;
wire \D_mem|mem~129_q ;
wire \D_mem|mem~1054_combout ;
wire \D_mem|mem~1055_combout ;
wire \D_mem|mem~33_q ;
wire \D_mem|mem~97_q ;
wire \D_mem|mem~65_q ;
wire \D_mem|mem~1_q ;
wire \D_mem|mem~1058_combout ;
wire \D_mem|mem~1059_combout ;
wire \D_mem|mem~289_q ;
wire \D_mem|mem~353_q ;
wire \D_mem|mem~321_q ;
wire \D_mem|mem~257_q ;
wire \D_mem|mem~1056_combout ;
wire \D_mem|mem~1057_combout ;
wire \D_mem|mem~1060_combout ;
wire \D_mem|mem~1063_combout ;
wire \D_mem|ReadData~1_combout ;
wire \mux_valor_write_data|saida[1]~31_combout ;
wire \Regfile|regs[7][1]~feeder_combout ;
wire \Regfile|regs[7][1]~q ;
wire \Regfile|ReadData2[1]~652_combout ;
wire \Regfile|ReadData2[1]~653_combout ;
wire \Regfile|ReadData2[1]~659_combout ;
wire \Regfile|ReadData2[1]~660_combout ;
wire \Regfile|ReadData2[1]~654_combout ;
wire \Regfile|ReadData2[1]~655_combout ;
wire \Regfile|ReadData2[1]~656_combout ;
wire \Regfile|ReadData2[1]~657_combout ;
wire \Regfile|ReadData2[1]~658_combout ;
wire \Regfile|ReadData2[1]~661_combout ;
wire \mux_in_2_ALU|saida[1]~31_combout ;
wire \mux_in_2_ALU|saida[1]~32_combout ;
wire \ula|Mux30~13_combout ;
wire \ula|Add1~2_combout ;
wire \ula|Mux30~2_combout ;
wire \ula|Mux30~3_combout ;
wire \ula|Mux30~6_combout ;
wire \ula|Mux30~7_combout ;
wire \ula|ShiftRight0~41_combout ;
wire \ula|ShiftRight0~42_combout ;
wire \ula|ShiftRight0~39_combout ;
wire \ula|ShiftRight0~40_combout ;
wire \ula|ShiftRight0~44_combout ;
wire \ula|ShiftRight1~9_combout ;
wire \ula|Mux30~5_combout ;
wire \ula|Mux30~8_combout ;
wire \ula|result~0_combout ;
wire \ula|Add0~2_combout ;
wire \ula|Mux30~9_combout ;
wire \ula|ShiftRight0~52_combout ;
wire \ula|Mux30~10_combout ;
wire \ula|Mux30~11_combout ;
wire \ula|Mux30~12_combout ;
wire \D_mem|mem~868feeder_combout ;
wire \D_mem|mem~868_q ;
wire \D_mem|mem~996_q ;
wire \D_mem|mem~612_q ;
wire \D_mem|mem~740_q ;
wire \D_mem|mem~1111_combout ;
wire \D_mem|mem~1112_combout ;
wire \D_mem|mem~964feeder_combout ;
wire \D_mem|mem~964_q ;
wire \D_mem|mem~708_q ;
wire \D_mem|mem~836feeder_combout ;
wire \D_mem|mem~836_q ;
wire \D_mem|mem~580_q ;
wire \D_mem|mem~1104_combout ;
wire \D_mem|mem~1105_combout ;
wire \D_mem|mem~644_q ;
wire \D_mem|mem~900_q ;
wire \D_mem|mem~772feeder_combout ;
wire \D_mem|mem~772_q ;
wire \D_mem|mem~516_q ;
wire \D_mem|mem~1108_combout ;
wire \D_mem|mem~1109_combout ;
wire \D_mem|mem~676feeder_combout ;
wire \D_mem|mem~676_q ;
wire \D_mem|mem~548_q ;
wire \D_mem|mem~1106_combout ;
wire \D_mem|mem~804feeder_combout ;
wire \D_mem|mem~804_q ;
wire \D_mem|mem~932_q ;
wire \D_mem|mem~1107_combout ;
wire \D_mem|mem~1110_combout ;
wire \D_mem|mem~1113_combout ;
wire \D_mem|mem~484_q ;
wire \D_mem|mem~420_q ;
wire \D_mem|mem~452_q ;
wire \D_mem|mem~388_q ;
wire \D_mem|mem~1121_combout ;
wire \D_mem|mem~1122_combout ;
wire \D_mem|mem~164_q ;
wire \D_mem|mem~228_q ;
wire \D_mem|mem~196feeder_combout ;
wire \D_mem|mem~196_q ;
wire \D_mem|mem~132_q ;
wire \D_mem|mem~1116_combout ;
wire \D_mem|mem~1117_combout ;
wire \D_mem|mem~68feeder_combout ;
wire \D_mem|mem~68_q ;
wire \D_mem|mem~100_q ;
wire \D_mem|mem~36_q ;
wire \D_mem|mem~4_q ;
wire \D_mem|mem~1118_combout ;
wire \D_mem|mem~1119_combout ;
wire \D_mem|mem~1120_combout ;
wire \D_mem|mem~356_q ;
wire \D_mem|mem~324_q ;
wire \D_mem|mem~260feeder_combout ;
wire \D_mem|mem~260_q ;
wire \D_mem|mem~292feeder_combout ;
wire \D_mem|mem~292_q ;
wire \D_mem|mem~1114_combout ;
wire \D_mem|mem~1115_combout ;
wire \D_mem|mem~1123_combout ;
wire \D_mem|ReadData~4_combout ;
wire \mux_valor_write_data|saida[4]~28_combout ;
wire \Regfile|regs[11][4]~feeder_combout ;
wire \Regfile|regs[11][4]~q ;
wire \Regfile|ReadData2[4]~589_combout ;
wire \Regfile|ReadData2[4]~590_combout ;
wire \Regfile|ReadData2[4]~596_combout ;
wire \Regfile|ReadData2[4]~597_combout ;
wire \Regfile|ReadData2[4]~591_combout ;
wire \Regfile|ReadData2[4]~592_combout ;
wire \Regfile|ReadData2[4]~593_combout ;
wire \Regfile|ReadData2[4]~594_combout ;
wire \Regfile|ReadData2[4]~595_combout ;
wire \Regfile|ReadData2[4]~598_combout ;
wire \Regfile|ReadData2[4]~599_combout ;
wire \Regfile|ReadData2[4]~600_combout ;
wire \Regfile|ReadData2[4]~606_combout ;
wire \Regfile|ReadData2[4]~607_combout ;
wire \Regfile|ReadData2[4]~603_combout ;
wire \Regfile|ReadData2[4]~604_combout ;
wire \Regfile|ReadData2[4]~601_combout ;
wire \Regfile|ReadData2[4]~602_combout ;
wire \Regfile|ReadData2[4]~605_combout ;
wire \Regfile|ReadData2[4]~608_combout ;
wire \Regfile|ReadData2[4]~609_combout ;
wire \mux_in_2_ALU|saida[4]~28_combout ;
wire \ula|Add1~8_combout ;
wire \ula|ShiftRight0~62_combout ;
wire \ula|ShiftRight0~65_combout ;
wire \ula|Mux27~5_combout ;
wire \ula|Mux27~6_combout ;
wire \ula|result~3_combout ;
wire \ula|Mux27~8_combout ;
wire \ula|Add0~8_combout ;
wire \ula|Mux27~9_combout ;
wire \ula|Mux27~12_combout ;
wire \ula|Mux27~13_combout ;
wire \ula|Mux27~14_combout ;
wire \ula|Mux27~16_combout ;
wire \cabo_and_out~9_combout ;
wire \cabo_and_out~10_combout ;
wire \cabo_and_out~combout ;
wire \Imem|memoria_ROM~94_combout ;
wire \Imem|memoria_ROM~90_combout ;
wire \Imem|memoria_ROM~92_combout ;
wire \Imem|memoria_ROM~91_combout ;
wire \Imem|memoria_ROM~93_combout ;
wire \Imem|memoria_ROM~95_combout ;
wire \somador_pc4|somador_out[3]~3 ;
wire \somador_pc4|somador_out[4]~5 ;
wire \somador_pc4|somador_out[5]~6_combout ;
wire \somador_pc4|somador_out[4]~4_combout ;
wire \pc|PC[3]~33 ;
wire \pc|PC[4]~35 ;
wire \pc|PC[5]~36_combout ;
wire \Imem|memoria_ROM~76_combout ;
wire \Imem|memoria_ROM~73_combout ;
wire \Imem|memoria_ROM~74_combout ;
wire \Imem|memoria_ROM~75_combout ;
wire \Imem|memoria_ROM~72_combout ;
wire \Imem|memoria_ROM~77_combout ;
wire \pc|PC[4]~34_combout ;
wire \Imem|memoria_ROM~78_combout ;
wire \Imem|memoria_ROM~82_combout ;
wire \Imem|memoria_ROM~79_combout ;
wire \Imem|memoria_ROM~80_combout ;
wire \Imem|memoria_ROM~81_combout ;
wire \Imem|memoria_ROM~83_combout ;
wire \somador_pc4|somador_out[5]~7 ;
wire \somador_pc4|somador_out[6]~9 ;
wire \somador_pc4|somador_out[7]~10_combout ;
wire \somador_pc4|somador_out[6]~8_combout ;
wire \pc|PC[5]~37 ;
wire \pc|PC[6]~39 ;
wire \pc|PC[7]~40_combout ;
wire \Imem|memoria_ROM~86_combout ;
wire \Imem|memoria_ROM~85_combout ;
wire \Imem|memoria_ROM~87_combout ;
wire \Imem|memoria_ROM~88_combout ;
wire \Imem|memoria_ROM~84_combout ;
wire \Imem|memoria_ROM~89_combout ;
wire \pc|PC[6]~38_combout ;
wire \Imem|memoria_ROM~25_combout ;
wire \Imem|memoria_ROM~21_combout ;
wire \Imem|memoria_ROM~22_combout ;
wire \Imem|memoria_ROM~23_combout ;
wire \Imem|memoria_ROM~128_combout ;
wire \pc|PC[2]~30_combout ;
wire \somador_pc4|somador_out[7]~11 ;
wire \somador_pc4|somador_out[8]~12_combout ;
wire \pc|PC[7]~41 ;
wire \pc|PC[8]~42_combout ;
wire \somador_pc4|somador_out[8]~13 ;
wire \somador_pc4|somador_out[9]~14_combout ;
wire \pc|PC[8]~43 ;
wire \pc|PC[9]~44_combout ;
wire \somador_pc4|somador_out[9]~15 ;
wire \somador_pc4|somador_out[10]~16_combout ;
wire \pc|PC[9]~45 ;
wire \pc|PC[10]~46_combout ;
wire \somador_pc4|somador_out[10]~17 ;
wire \somador_pc4|somador_out[11]~18_combout ;
wire \pc|PC[10]~47 ;
wire \pc|PC[11]~48_combout ;
wire \somador_pc4|somador_out[11]~19 ;
wire \somador_pc4|somador_out[12]~20_combout ;
wire \pc|PC[11]~49 ;
wire \pc|PC[12]~50_combout ;
wire \somador_pc4|somador_out[12]~21 ;
wire \somador_pc4|somador_out[13]~22_combout ;
wire \pc|PC[12]~51 ;
wire \pc|PC[13]~52_combout ;
wire \somador_pc4|somador_out[13]~23 ;
wire \somador_pc4|somador_out[14]~24_combout ;
wire \pc|PC[13]~53 ;
wire \pc|PC[14]~54_combout ;
wire \somador_pc4|somador_out[14]~25 ;
wire \somador_pc4|somador_out[15]~26_combout ;
wire \pc|PC[14]~55 ;
wire \pc|PC[15]~56_combout ;
wire \somador_pc4|somador_out[15]~27 ;
wire \somador_pc4|somador_out[16]~28_combout ;
wire \pc|PC[15]~57 ;
wire \pc|PC[16]~58_combout ;
wire \somador_pc4|somador_out[16]~29 ;
wire \somador_pc4|somador_out[17]~30_combout ;
wire \pc|PC[16]~59 ;
wire \pc|PC[17]~60_combout ;
wire \somador_pc4|somador_out[17]~31 ;
wire \somador_pc4|somador_out[18]~32_combout ;
wire \pc|PC[17]~61 ;
wire \pc|PC[18]~62_combout ;
wire \somador_pc4|somador_out[18]~33 ;
wire \somador_pc4|somador_out[19]~34_combout ;
wire \pc|PC[18]~63 ;
wire \pc|PC[19]~64_combout ;
wire \somador_pc4|somador_out[19]~35 ;
wire \somador_pc4|somador_out[20]~36_combout ;
wire \pc|PC[19]~65 ;
wire \pc|PC[20]~66_combout ;
wire \somador_pc4|somador_out[20]~37 ;
wire \somador_pc4|somador_out[21]~38_combout ;
wire \pc|PC[20]~67 ;
wire \pc|PC[21]~68_combout ;
wire \somador_pc4|somador_out[21]~39 ;
wire \somador_pc4|somador_out[22]~40_combout ;
wire \pc|PC[21]~69 ;
wire \pc|PC[22]~70_combout ;
wire \somador_pc4|somador_out[22]~41 ;
wire \somador_pc4|somador_out[23]~42_combout ;
wire \pc|PC[22]~71 ;
wire \pc|PC[23]~72_combout ;
wire \somador_pc4|somador_out[23]~43 ;
wire \somador_pc4|somador_out[24]~44_combout ;
wire \pc|PC[23]~73 ;
wire \pc|PC[24]~74_combout ;
wire \somador_pc4|somador_out[24]~45 ;
wire \somador_pc4|somador_out[25]~46_combout ;
wire \pc|PC[24]~75 ;
wire \pc|PC[25]~76_combout ;
wire \somador_pc4|somador_out[25]~47 ;
wire \somador_pc4|somador_out[26]~48_combout ;
wire \pc|PC[25]~77 ;
wire \pc|PC[26]~78_combout ;
wire \somador_pc4|somador_out[26]~49 ;
wire \somador_pc4|somador_out[27]~50_combout ;
wire \pc|PC[26]~79 ;
wire \pc|PC[27]~80_combout ;
wire \somador_pc4|somador_out[27]~51 ;
wire \somador_pc4|somador_out[28]~52_combout ;
wire \pc|PC[27]~81 ;
wire \pc|PC[28]~82_combout ;
wire \somador_pc4|somador_out[28]~53 ;
wire \somador_pc4|somador_out[29]~54_combout ;
wire \pc|PC[28]~83 ;
wire \pc|PC[29]~84_combout ;
wire \somador_pc4|somador_out[29]~55 ;
wire \somador_pc4|somador_out[30]~56_combout ;
wire \pc|PC[29]~85 ;
wire \pc|PC[30]~86_combout ;
wire \somador_pc4|somador_out[30]~57 ;
wire \somador_pc4|somador_out[31]~58_combout ;
wire \pc|PC[30]~87 ;
wire \pc|PC[31]~88_combout ;
wire [31:0] \pc|PC ;
wire [31:0] \D_mem|ReadData ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X11_Y22_N20
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N16
fiftyfivenm_io_obuf \PC_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[0]~output .bus_hold = "false";
defparam \PC_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N16
fiftyfivenm_io_obuf \PC_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[1]~output .bus_hold = "false";
defparam \PC_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
fiftyfivenm_io_obuf \PC_out[2]~output (
	.i(\pc|PC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[2]~output .bus_hold = "false";
defparam \PC_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \PC_out[3]~output (
	.i(\pc|PC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[3]~output .bus_hold = "false";
defparam \PC_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N16
fiftyfivenm_io_obuf \PC_out[4]~output (
	.i(\pc|PC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[4]~output .bus_hold = "false";
defparam \PC_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y2_N16
fiftyfivenm_io_obuf \PC_out[5]~output (
	.i(\pc|PC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[5]~output .bus_hold = "false";
defparam \PC_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N30
fiftyfivenm_io_obuf \PC_out[6]~output (
	.i(\pc|PC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[6]~output .bus_hold = "false";
defparam \PC_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N23
fiftyfivenm_io_obuf \PC_out[7]~output (
	.i(\pc|PC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[7]~output .bus_hold = "false";
defparam \PC_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
fiftyfivenm_io_obuf \PC_out[8]~output (
	.i(\pc|PC [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[8]~output .bus_hold = "false";
defparam \PC_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N30
fiftyfivenm_io_obuf \PC_out[9]~output (
	.i(\pc|PC [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[9]~output .bus_hold = "false";
defparam \PC_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N9
fiftyfivenm_io_obuf \PC_out[10]~output (
	.i(\pc|PC [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[10]~output .bus_hold = "false";
defparam \PC_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N16
fiftyfivenm_io_obuf \PC_out[11]~output (
	.i(\pc|PC [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[11]~output .bus_hold = "false";
defparam \PC_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
fiftyfivenm_io_obuf \PC_out[12]~output (
	.i(\pc|PC [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[12]~output .bus_hold = "false";
defparam \PC_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
fiftyfivenm_io_obuf \PC_out[13]~output (
	.i(\pc|PC [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[13]~output .bus_hold = "false";
defparam \PC_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
fiftyfivenm_io_obuf \PC_out[14]~output (
	.i(\pc|PC [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[14]~output .bus_hold = "false";
defparam \PC_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N30
fiftyfivenm_io_obuf \PC_out[15]~output (
	.i(\pc|PC [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[15]~output .bus_hold = "false";
defparam \PC_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
fiftyfivenm_io_obuf \PC_out[16]~output (
	.i(\pc|PC [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[16]~output .bus_hold = "false";
defparam \PC_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
fiftyfivenm_io_obuf \PC_out[17]~output (
	.i(\pc|PC [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[17]~output .bus_hold = "false";
defparam \PC_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
fiftyfivenm_io_obuf \PC_out[18]~output (
	.i(\pc|PC [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[18]~output .bus_hold = "false";
defparam \PC_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N16
fiftyfivenm_io_obuf \PC_out[19]~output (
	.i(\pc|PC [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[19]~output .bus_hold = "false";
defparam \PC_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N9
fiftyfivenm_io_obuf \PC_out[20]~output (
	.i(\pc|PC [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[20]~output .bus_hold = "false";
defparam \PC_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
fiftyfivenm_io_obuf \PC_out[21]~output (
	.i(\pc|PC [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[21]~output .bus_hold = "false";
defparam \PC_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
fiftyfivenm_io_obuf \PC_out[22]~output (
	.i(\pc|PC [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[22]~output .bus_hold = "false";
defparam \PC_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N30
fiftyfivenm_io_obuf \PC_out[23]~output (
	.i(\pc|PC [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[23]~output .bus_hold = "false";
defparam \PC_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
fiftyfivenm_io_obuf \PC_out[24]~output (
	.i(\pc|PC [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[24]~output .bus_hold = "false";
defparam \PC_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N23
fiftyfivenm_io_obuf \PC_out[25]~output (
	.i(\pc|PC [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[25]~output .bus_hold = "false";
defparam \PC_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
fiftyfivenm_io_obuf \PC_out[26]~output (
	.i(\pc|PC [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[26]~output .bus_hold = "false";
defparam \PC_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N9
fiftyfivenm_io_obuf \PC_out[27]~output (
	.i(\pc|PC [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[27]~output .bus_hold = "false";
defparam \PC_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N30
fiftyfivenm_io_obuf \PC_out[28]~output (
	.i(\pc|PC [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[28]~output .bus_hold = "false";
defparam \PC_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
fiftyfivenm_io_obuf \PC_out[29]~output (
	.i(\pc|PC [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[29]~output .bus_hold = "false";
defparam \PC_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N9
fiftyfivenm_io_obuf \PC_out[30]~output (
	.i(\pc|PC [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[30]~output .bus_hold = "false";
defparam \PC_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
fiftyfivenm_io_obuf \PC_out[31]~output (
	.i(\pc|PC [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[31]~output .bus_hold = "false";
defparam \PC_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y22_N16
fiftyfivenm_io_obuf \ALU_out[0]~output (
	.i(\ula|Mux31~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[0]~output .bus_hold = "false";
defparam \ALU_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y20_N16
fiftyfivenm_io_obuf \ALU_out[1]~output (
	.i(\ula|Mux30~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[1]~output .bus_hold = "false";
defparam \ALU_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N9
fiftyfivenm_io_obuf \ALU_out[2]~output (
	.i(\ula|Mux29~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[2]~output .bus_hold = "false";
defparam \ALU_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y22_N2
fiftyfivenm_io_obuf \ALU_out[3]~output (
	.i(\ula|Mux28~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[3]~output .bus_hold = "false";
defparam \ALU_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y17_N23
fiftyfivenm_io_obuf \ALU_out[4]~output (
	.i(\ula|Mux27~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[4]~output .bus_hold = "false";
defparam \ALU_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N9
fiftyfivenm_io_obuf \ALU_out[5]~output (
	.i(\ula|Mux26~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[5]~output .bus_hold = "false";
defparam \ALU_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y18_N9
fiftyfivenm_io_obuf \ALU_out[6]~output (
	.i(\ula|Mux25~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[6]~output .bus_hold = "false";
defparam \ALU_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N9
fiftyfivenm_io_obuf \ALU_out[7]~output (
	.i(\ula|Mux24~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[7]~output .bus_hold = "false";
defparam \ALU_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y18_N23
fiftyfivenm_io_obuf \ALU_out[8]~output (
	.i(\ula|Mux23~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[8]~output .bus_hold = "false";
defparam \ALU_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N23
fiftyfivenm_io_obuf \ALU_out[9]~output (
	.i(\ula|Mux22~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[9]~output .bus_hold = "false";
defparam \ALU_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N16
fiftyfivenm_io_obuf \ALU_out[10]~output (
	.i(\ula|Mux21~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[10]~output .bus_hold = "false";
defparam \ALU_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N2
fiftyfivenm_io_obuf \ALU_out[11]~output (
	.i(\ula|Mux20~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[11]~output .bus_hold = "false";
defparam \ALU_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y19_N23
fiftyfivenm_io_obuf \ALU_out[12]~output (
	.i(\ula|Mux19~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[12]~output .bus_hold = "false";
defparam \ALU_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N16
fiftyfivenm_io_obuf \ALU_out[13]~output (
	.i(\ula|Mux18~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[13]~output .bus_hold = "false";
defparam \ALU_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y17_N16
fiftyfivenm_io_obuf \ALU_out[14]~output (
	.i(\ula|Mux17~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[14]~output .bus_hold = "false";
defparam \ALU_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y19_N9
fiftyfivenm_io_obuf \ALU_out[15]~output (
	.i(\ula|Mux16~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[15]~output .bus_hold = "false";
defparam \ALU_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N2
fiftyfivenm_io_obuf \ALU_out[16]~output (
	.i(\ula|Mux15~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[16]~output .bus_hold = "false";
defparam \ALU_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
fiftyfivenm_io_obuf \ALU_out[17]~output (
	.i(\ula|Mux14~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[17]~output .bus_hold = "false";
defparam \ALU_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y17_N2
fiftyfivenm_io_obuf \ALU_out[18]~output (
	.i(\ula|Mux13~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[18]~output .bus_hold = "false";
defparam \ALU_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N9
fiftyfivenm_io_obuf \ALU_out[19]~output (
	.i(\ula|Mux12~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[19]~output .bus_hold = "false";
defparam \ALU_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
fiftyfivenm_io_obuf \ALU_out[20]~output (
	.i(\ula|Mux11~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[20]~output .bus_hold = "false";
defparam \ALU_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N9
fiftyfivenm_io_obuf \ALU_out[21]~output (
	.i(\ula|Mux10~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[21]~output .bus_hold = "false";
defparam \ALU_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N16
fiftyfivenm_io_obuf \ALU_out[22]~output (
	.i(\ula|Mux9~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[22]~output .bus_hold = "false";
defparam \ALU_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y14_N9
fiftyfivenm_io_obuf \ALU_out[23]~output (
	.i(\ula|Mux8~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[23]~output .bus_hold = "false";
defparam \ALU_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \ALU_out[24]~output (
	.i(\ula|Mux7~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[24]~output .bus_hold = "false";
defparam \ALU_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y25_N9
fiftyfivenm_io_obuf \ALU_out[25]~output (
	.i(\ula|Mux6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[25]~output .bus_hold = "false";
defparam \ALU_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N30
fiftyfivenm_io_obuf \ALU_out[26]~output (
	.i(\ula|Mux5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[26]~output .bus_hold = "false";
defparam \ALU_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N2
fiftyfivenm_io_obuf \ALU_out[27]~output (
	.i(\ula|Mux4~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[27]~output .bus_hold = "false";
defparam \ALU_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N23
fiftyfivenm_io_obuf \ALU_out[28]~output (
	.i(\ula|Mux3~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[28]~output .bus_hold = "false";
defparam \ALU_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N2
fiftyfivenm_io_obuf \ALU_out[29]~output (
	.i(\ula|Mux2~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[29]~output .bus_hold = "false";
defparam \ALU_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N2
fiftyfivenm_io_obuf \ALU_out[30]~output (
	.i(\ula|Mux1~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[30]~output .bus_hold = "false";
defparam \ALU_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y15_N16
fiftyfivenm_io_obuf \ALU_out[31]~output (
	.i(\ula|Mux0~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[31]~output .bus_hold = "false";
defparam \ALU_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
fiftyfivenm_io_obuf \d_mem_out[0]~output (
	.i(\D_mem|ReadData [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[0]~output .bus_hold = "false";
defparam \d_mem_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N2
fiftyfivenm_io_obuf \d_mem_out[1]~output (
	.i(\D_mem|ReadData [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[1]~output .bus_hold = "false";
defparam \d_mem_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y18_N16
fiftyfivenm_io_obuf \d_mem_out[2]~output (
	.i(\D_mem|ReadData [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[2]~output .bus_hold = "false";
defparam \d_mem_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y19_N16
fiftyfivenm_io_obuf \d_mem_out[3]~output (
	.i(\D_mem|ReadData [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[3]~output .bus_hold = "false";
defparam \d_mem_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N30
fiftyfivenm_io_obuf \d_mem_out[4]~output (
	.i(\D_mem|ReadData [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[4]~output .bus_hold = "false";
defparam \d_mem_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y25_N16
fiftyfivenm_io_obuf \d_mem_out[5]~output (
	.i(\D_mem|ReadData [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[5]~output .bus_hold = "false";
defparam \d_mem_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y14_N23
fiftyfivenm_io_obuf \d_mem_out[6]~output (
	.i(\D_mem|ReadData [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[6]~output .bus_hold = "false";
defparam \d_mem_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y19_N2
fiftyfivenm_io_obuf \d_mem_out[7]~output (
	.i(\D_mem|ReadData [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[7]~output .bus_hold = "false";
defparam \d_mem_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y22_N23
fiftyfivenm_io_obuf \d_mem_out[8]~output (
	.i(\D_mem|ReadData [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[8]~output .bus_hold = "false";
defparam \d_mem_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N2
fiftyfivenm_io_obuf \d_mem_out[9]~output (
	.i(\D_mem|ReadData [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[9]~output .bus_hold = "false";
defparam \d_mem_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y22_N9
fiftyfivenm_io_obuf \d_mem_out[10]~output (
	.i(\D_mem|ReadData [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[10]~output .bus_hold = "false";
defparam \d_mem_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N9
fiftyfivenm_io_obuf \d_mem_out[11]~output (
	.i(\D_mem|ReadData [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[11]~output .bus_hold = "false";
defparam \d_mem_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N2
fiftyfivenm_io_obuf \d_mem_out[12]~output (
	.i(\D_mem|ReadData [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[12]~output .bus_hold = "false";
defparam \d_mem_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y25_N23
fiftyfivenm_io_obuf \d_mem_out[13]~output (
	.i(\D_mem|ReadData [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[13]~output .bus_hold = "false";
defparam \d_mem_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y17_N2
fiftyfivenm_io_obuf \d_mem_out[14]~output (
	.i(\D_mem|ReadData [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[14]~output .bus_hold = "false";
defparam \d_mem_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y17_N9
fiftyfivenm_io_obuf \d_mem_out[15]~output (
	.i(\D_mem|ReadData [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[15]~output .bus_hold = "false";
defparam \d_mem_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y25_N30
fiftyfivenm_io_obuf \d_mem_out[16]~output (
	.i(\D_mem|ReadData [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[16]~output .bus_hold = "false";
defparam \d_mem_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N9
fiftyfivenm_io_obuf \d_mem_out[17]~output (
	.i(\D_mem|ReadData [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[17]~output .bus_hold = "false";
defparam \d_mem_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y20_N9
fiftyfivenm_io_obuf \d_mem_out[18]~output (
	.i(\D_mem|ReadData [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[18]~output .bus_hold = "false";
defparam \d_mem_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y20_N2
fiftyfivenm_io_obuf \d_mem_out[19]~output (
	.i(\D_mem|ReadData [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[19]~output .bus_hold = "false";
defparam \d_mem_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y13_N16
fiftyfivenm_io_obuf \d_mem_out[20]~output (
	.i(\D_mem|ReadData [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[20]~output .bus_hold = "false";
defparam \d_mem_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y20_N23
fiftyfivenm_io_obuf \d_mem_out[21]~output (
	.i(\D_mem|ReadData [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[21]~output .bus_hold = "false";
defparam \d_mem_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y15_N9
fiftyfivenm_io_obuf \d_mem_out[22]~output (
	.i(\D_mem|ReadData [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[22]~output .bus_hold = "false";
defparam \d_mem_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y25_N16
fiftyfivenm_io_obuf \d_mem_out[23]~output (
	.i(\D_mem|ReadData [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[23]~output .bus_hold = "false";
defparam \d_mem_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N2
fiftyfivenm_io_obuf \d_mem_out[24]~output (
	.i(\D_mem|ReadData [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[24]~output .bus_hold = "false";
defparam \d_mem_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y25_N2
fiftyfivenm_io_obuf \d_mem_out[25]~output (
	.i(\D_mem|ReadData [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[25]~output .bus_hold = "false";
defparam \d_mem_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
fiftyfivenm_io_obuf \d_mem_out[26]~output (
	.i(\D_mem|ReadData [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[26]~output .bus_hold = "false";
defparam \d_mem_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y25_N16
fiftyfivenm_io_obuf \d_mem_out[27]~output (
	.i(\D_mem|ReadData [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[27]~output .bus_hold = "false";
defparam \d_mem_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N9
fiftyfivenm_io_obuf \d_mem_out[28]~output (
	.i(\D_mem|ReadData [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[28]~output .bus_hold = "false";
defparam \d_mem_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N2
fiftyfivenm_io_obuf \d_mem_out[29]~output (
	.i(\D_mem|ReadData [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[29]~output .bus_hold = "false";
defparam \d_mem_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y14_N2
fiftyfivenm_io_obuf \d_mem_out[30]~output (
	.i(\D_mem|ReadData [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[30]~output .bus_hold = "false";
defparam \d_mem_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y25_N16
fiftyfivenm_io_obuf \d_mem_out[31]~output (
	.i(\D_mem|ReadData [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[31]~output .bus_hold = "false";
defparam \d_mem_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N23
fiftyfivenm_io_obuf \ula_in1[0]~output (
	.i(\Regfile|ReadData1[0]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[0]~output .bus_hold = "false";
defparam \ula_in1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
fiftyfivenm_io_obuf \ula_in1[1]~output (
	.i(\Regfile|ReadData1[1]~671_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[1]~output .bus_hold = "false";
defparam \ula_in1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
fiftyfivenm_io_obuf \ula_in1[2]~output (
	.i(\Regfile|ReadData1[2]~650_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[2]~output .bus_hold = "false";
defparam \ula_in1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y18_N2
fiftyfivenm_io_obuf \ula_in1[3]~output (
	.i(\Regfile|ReadData1[3]~629_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[3]~output .bus_hold = "false";
defparam \ula_in1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \ula_in1[4]~output (
	.i(\Regfile|ReadData1[4]~608_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[4]~output .bus_hold = "false";
defparam \ula_in1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
fiftyfivenm_io_obuf \ula_in1[5]~output (
	.i(\Regfile|ReadData1[5]~587_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[5]~output .bus_hold = "false";
defparam \ula_in1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y14_N16
fiftyfivenm_io_obuf \ula_in1[6]~output (
	.i(\Regfile|ReadData1[6]~566_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[6]~output .bus_hold = "false";
defparam \ula_in1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y6_N9
fiftyfivenm_io_obuf \ula_in1[7]~output (
	.i(\Regfile|ReadData1[7]~545_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[7]~output .bus_hold = "false";
defparam \ula_in1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \ula_in1[8]~output (
	.i(\Regfile|ReadData1[8]~524_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[8]~output .bus_hold = "false";
defparam \ula_in1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y5_N2
fiftyfivenm_io_obuf \ula_in1[9]~output (
	.i(\Regfile|ReadData1[9]~503_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[9]~output .bus_hold = "false";
defparam \ula_in1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y9_N9
fiftyfivenm_io_obuf \ula_in1[10]~output (
	.i(\Regfile|ReadData1[10]~482_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[10]~output .bus_hold = "false";
defparam \ula_in1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y7_N16
fiftyfivenm_io_obuf \ula_in1[11]~output (
	.i(\Regfile|ReadData1[11]~461_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[11]~output .bus_hold = "false";
defparam \ula_in1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N16
fiftyfivenm_io_obuf \ula_in1[12]~output (
	.i(\Regfile|ReadData1[12]~440_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[12]~output .bus_hold = "false";
defparam \ula_in1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N16
fiftyfivenm_io_obuf \ula_in1[13]~output (
	.i(\Regfile|ReadData1[13]~419_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[13]~output .bus_hold = "false";
defparam \ula_in1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \ula_in1[14]~output (
	.i(\Regfile|ReadData1[14]~398_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[14]~output .bus_hold = "false";
defparam \ula_in1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y9_N16
fiftyfivenm_io_obuf \ula_in1[15]~output (
	.i(\Regfile|ReadData1[15]~377_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[15]~output .bus_hold = "false";
defparam \ula_in1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N2
fiftyfivenm_io_obuf \ula_in1[16]~output (
	.i(\Regfile|ReadData1[16]~356_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[16]~output .bus_hold = "false";
defparam \ula_in1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y15_N23
fiftyfivenm_io_obuf \ula_in1[17]~output (
	.i(\Regfile|ReadData1[17]~335_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[17]~output .bus_hold = "false";
defparam \ula_in1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N23
fiftyfivenm_io_obuf \ula_in1[18]~output (
	.i(\Regfile|ReadData1[18]~314_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[18]~output .bus_hold = "false";
defparam \ula_in1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y5_N23
fiftyfivenm_io_obuf \ula_in1[19]~output (
	.i(\Regfile|ReadData1[19]~293_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[19]~output .bus_hold = "false";
defparam \ula_in1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y5_N16
fiftyfivenm_io_obuf \ula_in1[20]~output (
	.i(\Regfile|ReadData1[20]~272_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[20]~output .bus_hold = "false";
defparam \ula_in1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \ula_in1[21]~output (
	.i(\Regfile|ReadData1[21]~251_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[21]~output .bus_hold = "false";
defparam \ula_in1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y9_N23
fiftyfivenm_io_obuf \ula_in1[22]~output (
	.i(\Regfile|ReadData1[22]~230_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[22]~output .bus_hold = "false";
defparam \ula_in1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N16
fiftyfivenm_io_obuf \ula_in1[23]~output (
	.i(\Regfile|ReadData1[23]~209_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[23]~output .bus_hold = "false";
defparam \ula_in1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y3_N2
fiftyfivenm_io_obuf \ula_in1[24]~output (
	.i(\Regfile|ReadData1[24]~188_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[24]~output .bus_hold = "false";
defparam \ula_in1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y25_N30
fiftyfivenm_io_obuf \ula_in1[25]~output (
	.i(\Regfile|ReadData1[25]~167_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[25]~output .bus_hold = "false";
defparam \ula_in1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y2_N23
fiftyfivenm_io_obuf \ula_in1[26]~output (
	.i(\Regfile|ReadData1[26]~146_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[26]~output .bus_hold = "false";
defparam \ula_in1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
fiftyfivenm_io_obuf \ula_in1[27]~output (
	.i(\Regfile|ReadData1[27]~125_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[27]~output .bus_hold = "false";
defparam \ula_in1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N2
fiftyfivenm_io_obuf \ula_in1[28]~output (
	.i(\Regfile|ReadData1[28]~104_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[28]~output .bus_hold = "false";
defparam \ula_in1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \ula_in1[29]~output (
	.i(\Regfile|ReadData1[29]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[29]~output .bus_hold = "false";
defparam \ula_in1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y5_N9
fiftyfivenm_io_obuf \ula_in1[30]~output (
	.i(\Regfile|ReadData1[30]~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[30]~output .bus_hold = "false";
defparam \ula_in1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
fiftyfivenm_io_obuf \ula_in1[31]~output (
	.i(\Regfile|ReadData1[31]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in1[31]~output .bus_hold = "false";
defparam \ula_in1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y6_N23
fiftyfivenm_io_obuf \ula_in2[0]~output (
	.i(\mux_in_2_ALU|saida[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[0]~output .bus_hold = "false";
defparam \ula_in2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y6_N2
fiftyfivenm_io_obuf \ula_in2[1]~output (
	.i(\mux_in_2_ALU|saida[1]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[1]~output .bus_hold = "false";
defparam \ula_in2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y7_N23
fiftyfivenm_io_obuf \ula_in2[2]~output (
	.i(\mux_in_2_ALU|saida[2]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[2]~output .bus_hold = "false";
defparam \ula_in2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y15_N2
fiftyfivenm_io_obuf \ula_in2[3]~output (
	.i(\mux_in_2_ALU|saida[3]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[3]~output .bus_hold = "false";
defparam \ula_in2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N9
fiftyfivenm_io_obuf \ula_in2[4]~output (
	.i(\mux_in_2_ALU|saida[4]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[4]~output .bus_hold = "false";
defparam \ula_in2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N23
fiftyfivenm_io_obuf \ula_in2[5]~output (
	.i(\mux_in_2_ALU|saida[5]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[5]~output .bus_hold = "false";
defparam \ula_in2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y13_N23
fiftyfivenm_io_obuf \ula_in2[6]~output (
	.i(\mux_in_2_ALU|saida[6]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[6]~output .bus_hold = "false";
defparam \ula_in2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N30
fiftyfivenm_io_obuf \ula_in2[7]~output (
	.i(\mux_in_2_ALU|saida[7]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[7]~output .bus_hold = "false";
defparam \ula_in2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N23
fiftyfivenm_io_obuf \ula_in2[8]~output (
	.i(\mux_in_2_ALU|saida[8]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[8]~output .bus_hold = "false";
defparam \ula_in2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y25_N2
fiftyfivenm_io_obuf \ula_in2[9]~output (
	.i(\mux_in_2_ALU|saida[9]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[9]~output .bus_hold = "false";
defparam \ula_in2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y7_N2
fiftyfivenm_io_obuf \ula_in2[10]~output (
	.i(\mux_in_2_ALU|saida[10]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[10]~output .bus_hold = "false";
defparam \ula_in2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y17_N9
fiftyfivenm_io_obuf \ula_in2[11]~output (
	.i(\mux_in_2_ALU|saida[11]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[11]~output .bus_hold = "false";
defparam \ula_in2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N23
fiftyfivenm_io_obuf \ula_in2[12]~output (
	.i(\mux_in_2_ALU|saida[12]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[12]~output .bus_hold = "false";
defparam \ula_in2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y13_N2
fiftyfivenm_io_obuf \ula_in2[13]~output (
	.i(\mux_in_2_ALU|saida[13]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[13]~output .bus_hold = "false";
defparam \ula_in2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N23
fiftyfivenm_io_obuf \ula_in2[14]~output (
	.i(\mux_in_2_ALU|saida[14]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[14]~output .bus_hold = "false";
defparam \ula_in2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y25_N2
fiftyfivenm_io_obuf \ula_in2[15]~output (
	.i(\mux_in_2_ALU|saida[15]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[15]~output .bus_hold = "false";
defparam \ula_in2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N9
fiftyfivenm_io_obuf \ula_in2[16]~output (
	.i(\mux_in_2_ALU|saida[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[16]~output .bus_hold = "false";
defparam \ula_in2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N2
fiftyfivenm_io_obuf \ula_in2[17]~output (
	.i(\mux_in_2_ALU|saida[17]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[17]~output .bus_hold = "false";
defparam \ula_in2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N9
fiftyfivenm_io_obuf \ula_in2[18]~output (
	.i(\mux_in_2_ALU|saida[18]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[18]~output .bus_hold = "false";
defparam \ula_in2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y25_N9
fiftyfivenm_io_obuf \ula_in2[19]~output (
	.i(\mux_in_2_ALU|saida[19]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[19]~output .bus_hold = "false";
defparam \ula_in2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N23
fiftyfivenm_io_obuf \ula_in2[20]~output (
	.i(\mux_in_2_ALU|saida[20]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[20]~output .bus_hold = "false";
defparam \ula_in2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N2
fiftyfivenm_io_obuf \ula_in2[21]~output (
	.i(\mux_in_2_ALU|saida[21]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[21]~output .bus_hold = "false";
defparam \ula_in2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y9_N2
fiftyfivenm_io_obuf \ula_in2[22]~output (
	.i(\mux_in_2_ALU|saida[22]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[22]~output .bus_hold = "false";
defparam \ula_in2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \ula_in2[23]~output (
	.i(\mux_in_2_ALU|saida[23]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[23]~output .bus_hold = "false";
defparam \ula_in2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N9
fiftyfivenm_io_obuf \ula_in2[24]~output (
	.i(\mux_in_2_ALU|saida[24]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[24]~output .bus_hold = "false";
defparam \ula_in2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N16
fiftyfivenm_io_obuf \ula_in2[25]~output (
	.i(\mux_in_2_ALU|saida[25]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[25]~output .bus_hold = "false";
defparam \ula_in2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \ula_in2[26]~output (
	.i(\mux_in_2_ALU|saida[26]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[26]~output .bus_hold = "false";
defparam \ula_in2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y7_N9
fiftyfivenm_io_obuf \ula_in2[27]~output (
	.i(\mux_in_2_ALU|saida[27]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[27]~output .bus_hold = "false";
defparam \ula_in2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N23
fiftyfivenm_io_obuf \ula_in2[28]~output (
	.i(\mux_in_2_ALU|saida[28]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[28]~output .bus_hold = "false";
defparam \ula_in2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y6_N16
fiftyfivenm_io_obuf \ula_in2[29]~output (
	.i(\mux_in_2_ALU|saida[29]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[29]~output .bus_hold = "false";
defparam \ula_in2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y13_N9
fiftyfivenm_io_obuf \ula_in2[30]~output (
	.i(\mux_in_2_ALU|saida[30]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[30]~output .bus_hold = "false";
defparam \ula_in2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N30
fiftyfivenm_io_obuf \ula_in2[31]~output (
	.i(\mux_in_2_ALU|saida[31]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[31]~output .bus_hold = "false";
defparam \ula_in2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N14
fiftyfivenm_lcell_comb \Imem|memoria_ROM~68 (
// Equation(s):
// \Imem|memoria_ROM~68_combout  = (\pc|PC [4] & (!\pc|PC [5] & (!\pc|PC [7]))) # (!\pc|PC [4] & (((\pc|PC [6]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~68_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~68 .lut_mask = 16'h3704;
defparam \Imem|memoria_ROM~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N16
fiftyfivenm_lcell_comb \Imem|memoria_ROM~67 (
// Equation(s):
// \Imem|memoria_ROM~67_combout  = (\pc|PC [5] & ((\pc|PC [7]) # (!\pc|PC [4]))) # (!\pc|PC [5] & ((\pc|PC [4])))

	.dataa(\pc|PC [5]),
	.datab(gnd),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~67_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~67 .lut_mask = 16'hF5AA;
defparam \Imem|memoria_ROM~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N22
fiftyfivenm_lcell_comb \Imem|memoria_ROM~70 (
// Equation(s):
// \Imem|memoria_ROM~70_combout  = (\pc|PC [3] & ((\pc|PC [7] $ (\Imem|memoria_ROM~67_combout )))) # (!\pc|PC [3] & ((\Imem|memoria_ROM~68_combout ) # ((\pc|PC [7] & !\Imem|memoria_ROM~67_combout ))))

	.dataa(\Imem|memoria_ROM~68_combout ),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\Imem|memoria_ROM~67_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~70_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~70 .lut_mask = 16'h2EF2;
defparam \Imem|memoria_ROM~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N24
fiftyfivenm_lcell_comb \Imem|memoria_ROM~69 (
// Equation(s):
// \Imem|memoria_ROM~69_combout  = (\pc|PC [3] & (\Imem|memoria_ROM~67_combout  $ (((\Imem|memoria_ROM~68_combout ) # (!\pc|PC [7]))))) # (!\pc|PC [3] & (\Imem|memoria_ROM~67_combout  & ((\pc|PC [7]) # (!\Imem|memoria_ROM~68_combout ))))

	.dataa(\Imem|memoria_ROM~68_combout ),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\Imem|memoria_ROM~67_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~69_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~69 .lut_mask = 16'h718C;
defparam \Imem|memoria_ROM~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N4
fiftyfivenm_lcell_comb \Imem|memoria_ROM~71 (
// Equation(s):
// \Imem|memoria_ROM~71_combout  = \Imem|memoria_ROM~70_combout  $ (((!\pc|PC [2] & !\Imem|memoria_ROM~69_combout )))

	.dataa(gnd),
	.datab(\pc|PC [2]),
	.datac(\Imem|memoria_ROM~70_combout ),
	.datad(\Imem|memoria_ROM~69_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~71_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~71 .lut_mask = 16'hF0C3;
defparam \Imem|memoria_ROM~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N2
fiftyfivenm_lcell_comb \somador_pc4|somador_out[2]~0 (
// Equation(s):
// \somador_pc4|somador_out[2]~0_combout  = \pc|PC [2] $ (VCC)
// \somador_pc4|somador_out[2]~1  = CARRY(\pc|PC [2])

	.dataa(gnd),
	.datab(\pc|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\somador_pc4|somador_out[2]~0_combout ),
	.cout(\somador_pc4|somador_out[2]~1 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[2]~0 .lut_mask = 16'h33CC;
defparam \somador_pc4|somador_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N4
fiftyfivenm_lcell_comb \somador_pc4|somador_out[3]~2 (
// Equation(s):
// \somador_pc4|somador_out[3]~2_combout  = (\pc|PC [3] & (!\somador_pc4|somador_out[2]~1 )) # (!\pc|PC [3] & ((\somador_pc4|somador_out[2]~1 ) # (GND)))
// \somador_pc4|somador_out[3]~3  = CARRY((!\somador_pc4|somador_out[2]~1 ) # (!\pc|PC [3]))

	.dataa(gnd),
	.datab(\pc|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[2]~1 ),
	.combout(\somador_pc4|somador_out[3]~2_combout ),
	.cout(\somador_pc4|somador_out[3]~3 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[3]~2 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N2
fiftyfivenm_lcell_comb \pc|PC[2]~30 (
// Equation(s):
// \pc|PC[2]~30_combout  = (\Imem|memoria_ROM~128_combout  & (\somador_pc4|somador_out[2]~0_combout  $ (VCC))) # (!\Imem|memoria_ROM~128_combout  & (\somador_pc4|somador_out[2]~0_combout  & VCC))
// \pc|PC[2]~31  = CARRY((\Imem|memoria_ROM~128_combout  & \somador_pc4|somador_out[2]~0_combout ))

	.dataa(\Imem|memoria_ROM~128_combout ),
	.datab(\somador_pc4|somador_out[2]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|PC[2]~30_combout ),
	.cout(\pc|PC[2]~31 ));
// synopsys translate_off
defparam \pc|PC[2]~30 .lut_mask = 16'h6688;
defparam \pc|PC[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N4
fiftyfivenm_lcell_comb \pc|PC[3]~32 (
// Equation(s):
// \pc|PC[3]~32_combout  = (\Imem|memoria_ROM~71_combout  & ((\somador_pc4|somador_out[3]~2_combout  & (\pc|PC[2]~31  & VCC)) # (!\somador_pc4|somador_out[3]~2_combout  & (!\pc|PC[2]~31 )))) # (!\Imem|memoria_ROM~71_combout  & 
// ((\somador_pc4|somador_out[3]~2_combout  & (!\pc|PC[2]~31 )) # (!\somador_pc4|somador_out[3]~2_combout  & ((\pc|PC[2]~31 ) # (GND)))))
// \pc|PC[3]~33  = CARRY((\Imem|memoria_ROM~71_combout  & (!\somador_pc4|somador_out[3]~2_combout  & !\pc|PC[2]~31 )) # (!\Imem|memoria_ROM~71_combout  & ((!\pc|PC[2]~31 ) # (!\somador_pc4|somador_out[3]~2_combout ))))

	.dataa(\Imem|memoria_ROM~71_combout ),
	.datab(\somador_pc4|somador_out[3]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[2]~31 ),
	.combout(\pc|PC[3]~32_combout ),
	.cout(\pc|PC[3]~33 ));
// synopsys translate_off
defparam \pc|PC[3]~32 .lut_mask = 16'h9617;
defparam \pc|PC[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
fiftyfivenm_lcell_comb \Imem|memoria_ROM~50 (
// Equation(s):
// \Imem|memoria_ROM~50_combout  = (\pc|PC [2] & ((\pc|PC [5] & (!\pc|PC [3])) # (!\pc|PC [5] & ((\pc|PC [4]))))) # (!\pc|PC [2] & (\pc|PC [5] $ (((\pc|PC [3] & \pc|PC [4])))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~50_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~50 .lut_mask = 16'h57C8;
defparam \Imem|memoria_ROM~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
fiftyfivenm_lcell_comb \Imem|memoria_ROM~53 (
// Equation(s):
// \Imem|memoria_ROM~53_combout  = (!\pc|PC [4] & (!\pc|PC [5] & !\pc|PC [3]))

	.dataa(\pc|PC [4]),
	.datab(gnd),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~53_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~53 .lut_mask = 16'h0005;
defparam \Imem|memoria_ROM~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
fiftyfivenm_lcell_comb \Imem|memoria_ROM~54 (
// Equation(s):
// \Imem|memoria_ROM~54_combout  = (\pc|PC [7] & ((\Imem|memoria_ROM~50_combout ) # ((\pc|PC [6])))) # (!\pc|PC [7] & (((!\pc|PC [6] & \Imem|memoria_ROM~53_combout ))))

	.dataa(\Imem|memoria_ROM~50_combout ),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [6]),
	.datad(\Imem|memoria_ROM~53_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~54_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~54 .lut_mask = 16'hCBC8;
defparam \Imem|memoria_ROM~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
fiftyfivenm_lcell_comb \Imem|memoria_ROM~52 (
// Equation(s):
// \Imem|memoria_ROM~52_combout  = (\pc|PC [2] & (!\pc|PC [7] & (!\pc|PC [5] & \pc|PC [4]))) # (!\pc|PC [2] & (\pc|PC [7] & (\pc|PC [5] & !\pc|PC [4])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~52_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~52 .lut_mask = 16'h0240;
defparam \Imem|memoria_ROM~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
fiftyfivenm_lcell_comb \Imem|memoria_ROM~55 (
// Equation(s):
// \Imem|memoria_ROM~55_combout  = (\pc|PC [6] & (\Imem|memoria_ROM~52_combout  & (\pc|PC [3] $ (\Imem|memoria_ROM~54_combout )))) # (!\pc|PC [6] & (((\Imem|memoria_ROM~54_combout ))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [6]),
	.datac(\Imem|memoria_ROM~54_combout ),
	.datad(\Imem|memoria_ROM~52_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~55_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~55 .lut_mask = 16'h7830;
defparam \Imem|memoria_ROM~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
fiftyfivenm_lcell_comb \Imem|memoria_ROM~56 (
// Equation(s):
// \Imem|memoria_ROM~56_combout  = (\pc|PC [4] & ((\pc|PC [3] $ (!\pc|PC [5])) # (!\pc|PC [6]))) # (!\pc|PC [4] & ((\pc|PC [3]) # ((\pc|PC [5]))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~56_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~56 .lut_mask = 16'hBF6E;
defparam \Imem|memoria_ROM~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
fiftyfivenm_lcell_comb \Imem|memoria_ROM~57 (
// Equation(s):
// \Imem|memoria_ROM~57_combout  = (!\Imem|memoria_ROM~56_combout  & (!\pc|PC [7] & ((\pc|PC [2]) # (!\pc|PC [6]))))

	.dataa(\Imem|memoria_ROM~56_combout ),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~57_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~57 .lut_mask = 16'h1101;
defparam \Imem|memoria_ROM~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
fiftyfivenm_lcell_comb \Imem|memoria_ROM~51 (
// Equation(s):
// \Imem|memoria_ROM~51_combout  = (\pc|PC [7] & (!\pc|PC [6] & \Imem|memoria_ROM~50_combout ))

	.dataa(gnd),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [6]),
	.datad(\Imem|memoria_ROM~50_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~51_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~51 .lut_mask = 16'h0C00;
defparam \Imem|memoria_ROM~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
fiftyfivenm_lcell_comb \Imem|memoria_ROM~62 (
// Equation(s):
// \Imem|memoria_ROM~62_combout  = (\pc|PC [3] & ((\pc|PC [7] & ((\pc|PC [4]))) # (!\pc|PC [7] & (\pc|PC [2] & !\pc|PC [4])))) # (!\pc|PC [3] & (\pc|PC [4] $ (((!\pc|PC [2] & \pc|PC [7])))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~62_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~62 .lut_mask = 16'hE518;
defparam \Imem|memoria_ROM~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
fiftyfivenm_lcell_comb \Imem|memoria_ROM~58 (
// Equation(s):
// \Imem|memoria_ROM~58_combout  = (\pc|PC [3] & (((\pc|PC [7]) # (!\pc|PC [4])))) # (!\pc|PC [3] & ((\pc|PC [4]) # ((!\pc|PC [2] & \pc|PC [7]))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~58_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~58 .lut_mask = 16'hF5BA;
defparam \Imem|memoria_ROM~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
fiftyfivenm_lcell_comb \Imem|memoria_ROM~59 (
// Equation(s):
// \Imem|memoria_ROM~59_combout  = (\pc|PC [4] & ((\pc|PC [7]) # ((!\pc|PC [2] & !\pc|PC [3])))) # (!\pc|PC [4] & (((\pc|PC [2]) # (\pc|PC [3]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~59_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~59 .lut_mask = 16'hDDDA;
defparam \Imem|memoria_ROM~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
fiftyfivenm_lcell_comb \Imem|memoria_ROM~60 (
// Equation(s):
// \Imem|memoria_ROM~60_combout  = (\pc|PC [3] & (!\pc|PC [7] & ((\pc|PC [4]) # (!\pc|PC [2]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~60_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~60 .lut_mask = 16'h00C4;
defparam \Imem|memoria_ROM~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
fiftyfivenm_lcell_comb \Imem|memoria_ROM~61 (
// Equation(s):
// \Imem|memoria_ROM~61_combout  = (\pc|PC [5] & ((\pc|PC [6]) # ((!\Imem|memoria_ROM~59_combout )))) # (!\pc|PC [5] & (!\pc|PC [6] & ((!\Imem|memoria_ROM~60_combout ))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [6]),
	.datac(\Imem|memoria_ROM~59_combout ),
	.datad(\Imem|memoria_ROM~60_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~61_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~61 .lut_mask = 16'h8A9B;
defparam \Imem|memoria_ROM~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
fiftyfivenm_lcell_comb \Imem|memoria_ROM~63 (
// Equation(s):
// \Imem|memoria_ROM~63_combout  = (\pc|PC [6] & ((\Imem|memoria_ROM~61_combout  & (!\Imem|memoria_ROM~62_combout )) # (!\Imem|memoria_ROM~61_combout  & ((\Imem|memoria_ROM~58_combout ))))) # (!\pc|PC [6] & (((\Imem|memoria_ROM~61_combout ))))

	.dataa(\Imem|memoria_ROM~62_combout ),
	.datab(\pc|PC [6]),
	.datac(\Imem|memoria_ROM~58_combout ),
	.datad(\Imem|memoria_ROM~61_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~63_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~63 .lut_mask = 16'h77C0;
defparam \Imem|memoria_ROM~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
fiftyfivenm_lcell_comb \uc|WideOr0~0 (
// Equation(s):
// \uc|WideOr0~0_combout  = (\Imem|memoria_ROM~55_combout  & (!\Imem|memoria_ROM~57_combout  & (\Imem|memoria_ROM~51_combout  & !\Imem|memoria_ROM~63_combout )))

	.dataa(\Imem|memoria_ROM~55_combout ),
	.datab(\Imem|memoria_ROM~57_combout ),
	.datac(\Imem|memoria_ROM~51_combout ),
	.datad(\Imem|memoria_ROM~63_combout ),
	.cin(gnd),
	.combout(\uc|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr0~0 .lut_mask = 16'h0020;
defparam \uc|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
fiftyfivenm_lcell_comb \Imem|memoria_ROM~64 (
// Equation(s):
// \Imem|memoria_ROM~64_combout  = (!\pc|PC [6] & (!\pc|PC [7] & (!\pc|PC [2] & \Imem|memoria_ROM~53_combout )))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [2]),
	.datad(\Imem|memoria_ROM~53_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~64_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~64 .lut_mask = 16'h0100;
defparam \Imem|memoria_ROM~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
fiftyfivenm_lcell_comb \Imem|memoria_ROM~65 (
// Equation(s):
// \Imem|memoria_ROM~65_combout  = (!\pc|PC [3] & ((\pc|PC [2] & (\pc|PC [5] $ (!\pc|PC [4]))) # (!\pc|PC [2] & (\pc|PC [5] & !\pc|PC [4]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~65_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~65 .lut_mask = 16'h0086;
defparam \Imem|memoria_ROM~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
fiftyfivenm_lcell_comb \Imem|memoria_ROM~24 (
// Equation(s):
// \Imem|memoria_ROM~24_combout  = (\pc|PC [7] & \pc|PC [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~24_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~24 .lut_mask = 16'hF000;
defparam \Imem|memoria_ROM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
fiftyfivenm_lcell_comb \Imem|memoria_ROM~66 (
// Equation(s):
// \Imem|memoria_ROM~66_combout  = (\Imem|memoria_ROM~64_combout ) # ((\Imem|memoria_ROM~51_combout ) # ((\Imem|memoria_ROM~65_combout  & \Imem|memoria_ROM~24_combout )))

	.dataa(\Imem|memoria_ROM~64_combout ),
	.datab(\Imem|memoria_ROM~51_combout ),
	.datac(\Imem|memoria_ROM~65_combout ),
	.datad(\Imem|memoria_ROM~24_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~66_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~66 .lut_mask = 16'hFEEE;
defparam \Imem|memoria_ROM~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
fiftyfivenm_lcell_comb \uc|WideOr0~1 (
// Equation(s):
// \uc|WideOr0~1_combout  = (\Imem|memoria_ROM~55_combout  & ((\Imem|memoria_ROM~57_combout  & (\Imem|memoria_ROM~51_combout )) # (!\Imem|memoria_ROM~57_combout  & ((!\Imem|memoria_ROM~66_combout ))))) # (!\Imem|memoria_ROM~55_combout  & 
// (((\Imem|memoria_ROM~51_combout ))))

	.dataa(\Imem|memoria_ROM~55_combout ),
	.datab(\Imem|memoria_ROM~57_combout ),
	.datac(\Imem|memoria_ROM~51_combout ),
	.datad(\Imem|memoria_ROM~66_combout ),
	.cin(gnd),
	.combout(\uc|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr0~1 .lut_mask = 16'hD0F2;
defparam \uc|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
fiftyfivenm_lcell_comb \uc|WideOr0~2 (
// Equation(s):
// \uc|WideOr0~2_combout  = (\uc|WideOr0~0_combout ) # ((!\uc|WideOr0~1_combout  & \Imem|memoria_ROM~63_combout ))

	.dataa(gnd),
	.datab(\uc|WideOr0~0_combout ),
	.datac(\uc|WideOr0~1_combout ),
	.datad(\Imem|memoria_ROM~63_combout ),
	.cin(gnd),
	.combout(\uc|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr0~2 .lut_mask = 16'hCFCC;
defparam \uc|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
fiftyfivenm_lcell_comb \Imem|memoria_ROM~46 (
// Equation(s):
// \Imem|memoria_ROM~46_combout  = (\pc|PC [6] & (\pc|PC [4] $ (((!\pc|PC [3] & !\pc|PC [5]))))) # (!\pc|PC [6] & (((!\pc|PC [5])) # (!\pc|PC [4])))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~46_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~46 .lut_mask = 16'h99D7;
defparam \Imem|memoria_ROM~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N16
fiftyfivenm_lcell_comb \Imem|memoria_ROM~47 (
// Equation(s):
// \Imem|memoria_ROM~47_combout  = (\pc|PC [2] & ((\pc|PC [3]) # ((\pc|PC [4] & !\pc|PC [6])))) # (!\pc|PC [2] & ((\pc|PC [4]) # ((\pc|PC [6]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~47_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~47 .lut_mask = 16'hFE5C;
defparam \Imem|memoria_ROM~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N14
fiftyfivenm_lcell_comb \Imem|memoria_ROM~48 (
// Equation(s):
// \Imem|memoria_ROM~48_combout  = (!\pc|PC [7] & ((\Imem|memoria_ROM~47_combout ) # (!\pc|PC [4])))

	.dataa(gnd),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [7]),
	.datad(\Imem|memoria_ROM~47_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~48_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~48 .lut_mask = 16'h0F03;
defparam \Imem|memoria_ROM~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
fiftyfivenm_lcell_comb \Imem|memoria_ROM~45 (
// Equation(s):
// \Imem|memoria_ROM~45_combout  = (\pc|PC [5] & (!\pc|PC [2] & (\pc|PC [3] $ (!\pc|PC [6])))) # (!\pc|PC [5] & ((\pc|PC [3] $ (!\pc|PC [2])) # (!\pc|PC [6])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~45_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~45 .lut_mask = 16'h219F;
defparam \Imem|memoria_ROM~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N0
fiftyfivenm_lcell_comb \Imem|memoria_ROM~49 (
// Equation(s):
// \Imem|memoria_ROM~49_combout  = (\Imem|memoria_ROM~46_combout  & ((\Imem|memoria_ROM~48_combout  & ((\Imem|memoria_ROM~47_combout ) # (!\Imem|memoria_ROM~45_combout ))) # (!\Imem|memoria_ROM~48_combout  & ((\Imem|memoria_ROM~45_combout ))))) # 
// (!\Imem|memoria_ROM~46_combout  & (((\Imem|memoria_ROM~48_combout ))))

	.dataa(\Imem|memoria_ROM~46_combout ),
	.datab(\Imem|memoria_ROM~47_combout ),
	.datac(\Imem|memoria_ROM~48_combout ),
	.datad(\Imem|memoria_ROM~45_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~49_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~49 .lut_mask = 16'hDAF0;
defparam \Imem|memoria_ROM~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N12
fiftyfivenm_lcell_comb \Imem|memoria_ROM~36 (
// Equation(s):
// \Imem|memoria_ROM~36_combout  = (\pc|PC [2] & (\pc|PC [4] & (!\pc|PC [5] & !\pc|PC [3]))) # (!\pc|PC [2] & ((\pc|PC [4] & (\pc|PC [5] & \pc|PC [3])) # (!\pc|PC [4] & (\pc|PC [5] $ (\pc|PC [3])))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~36_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~36 .lut_mask = 16'h4118;
defparam \Imem|memoria_ROM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N8
fiftyfivenm_lcell_comb \Imem|memoria_ROM~40 (
// Equation(s):
// \Imem|memoria_ROM~40_combout  = (\pc|PC [4] & (\pc|PC [2] & (\pc|PC [5]))) # (!\pc|PC [4] & (!\pc|PC [3] & (\pc|PC [2] $ (\pc|PC [5]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~40_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~40 .lut_mask = 16'h8092;
defparam \Imem|memoria_ROM~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N4
fiftyfivenm_lcell_comb \Imem|memoria_ROM~38 (
// Equation(s):
// \Imem|memoria_ROM~38_combout  = (\pc|PC [5] & (!\pc|PC [3] & (\pc|PC [2] $ (!\pc|PC [4])))) # (!\pc|PC [5] & (\pc|PC [2] & (!\pc|PC [4] & \pc|PC [3])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~38_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~38 .lut_mask = 16'h0284;
defparam \Imem|memoria_ROM~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N2
fiftyfivenm_lcell_comb \Imem|memoria_ROM~37 (
// Equation(s):
// \Imem|memoria_ROM~37_combout  = (\pc|PC [5] & ((\pc|PC [2]) # ((\pc|PC [4]) # (\pc|PC [3]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~37_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~37 .lut_mask = 16'hCCC8;
defparam \Imem|memoria_ROM~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N18
fiftyfivenm_lcell_comb \Imem|memoria_ROM~39 (
// Equation(s):
// \Imem|memoria_ROM~39_combout  = (\pc|PC [6] & (\pc|PC [7])) # (!\pc|PC [6] & ((\pc|PC [7] & ((\Imem|memoria_ROM~37_combout ))) # (!\pc|PC [7] & (\Imem|memoria_ROM~38_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\Imem|memoria_ROM~38_combout ),
	.datad(\Imem|memoria_ROM~37_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~39_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~39 .lut_mask = 16'hDC98;
defparam \Imem|memoria_ROM~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N30
fiftyfivenm_lcell_comb \Imem|memoria_ROM~41 (
// Equation(s):
// \Imem|memoria_ROM~41_combout  = (\pc|PC [6] & ((\Imem|memoria_ROM~39_combout  & ((!\Imem|memoria_ROM~40_combout ))) # (!\Imem|memoria_ROM~39_combout  & (\Imem|memoria_ROM~36_combout )))) # (!\pc|PC [6] & (((\Imem|memoria_ROM~39_combout ))))

	.dataa(\Imem|memoria_ROM~36_combout ),
	.datab(\pc|PC [6]),
	.datac(\Imem|memoria_ROM~40_combout ),
	.datad(\Imem|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~41_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~41 .lut_mask = 16'h3F88;
defparam \Imem|memoria_ROM~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N10
fiftyfivenm_lcell_comb \Imem|memoria_ROM~30 (
// Equation(s):
// \Imem|memoria_ROM~30_combout  = (\pc|PC [3] & ((\pc|PC [5] $ (!\pc|PC [2])) # (!\pc|PC [4]))) # (!\pc|PC [3] & ((\pc|PC [5]) # ((\pc|PC [4]) # (\pc|PC [2]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~30_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~30 .lut_mask = 16'hBF7E;
defparam \Imem|memoria_ROM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N14
fiftyfivenm_lcell_comb \Imem|memoria_ROM~26 (
// Equation(s):
// \Imem|memoria_ROM~26_combout  = (\pc|PC [5] & (((\pc|PC [3] & !\pc|PC [4])) # (!\pc|PC [2]))) # (!\pc|PC [5] & (\pc|PC [3] $ (\pc|PC [4] $ (\pc|PC [2]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~26_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~26 .lut_mask = 16'h49BE;
defparam \Imem|memoria_ROM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N26
fiftyfivenm_lcell_comb \Imem|memoria_ROM~28 (
// Equation(s):
// \Imem|memoria_ROM~28_combout  = (!\pc|PC [2] & ((\pc|PC [5] & (\pc|PC [3] $ (!\pc|PC [4]))) # (!\pc|PC [5] & (!\pc|PC [3] & \pc|PC [4]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~28_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~28 .lut_mask = 16'h0092;
defparam \Imem|memoria_ROM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N28
fiftyfivenm_lcell_comb \Imem|memoria_ROM~27 (
// Equation(s):
// \Imem|memoria_ROM~27_combout  = (\pc|PC [3] & (\pc|PC [2] & ((\pc|PC [4]) # (!\pc|PC [5])))) # (!\pc|PC [3] & (\pc|PC [2] $ (((\pc|PC [4] & \pc|PC [5])))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~27_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~27 .lut_mask = 16'h9F40;
defparam \Imem|memoria_ROM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N0
fiftyfivenm_lcell_comb \Imem|memoria_ROM~29 (
// Equation(s):
// \Imem|memoria_ROM~29_combout  = (\pc|PC [7] & ((\pc|PC [6]) # ((!\Imem|memoria_ROM~27_combout )))) # (!\pc|PC [7] & (!\pc|PC [6] & (!\Imem|memoria_ROM~28_combout )))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(\Imem|memoria_ROM~28_combout ),
	.datad(\Imem|memoria_ROM~27_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~29_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~29 .lut_mask = 16'h89AB;
defparam \Imem|memoria_ROM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N24
fiftyfivenm_lcell_comb \Imem|memoria_ROM~31 (
// Equation(s):
// \Imem|memoria_ROM~31_combout  = (\pc|PC [6] & ((\Imem|memoria_ROM~29_combout  & (!\Imem|memoria_ROM~30_combout )) # (!\Imem|memoria_ROM~29_combout  & ((\Imem|memoria_ROM~26_combout ))))) # (!\pc|PC [6] & (((\Imem|memoria_ROM~29_combout ))))

	.dataa(\Imem|memoria_ROM~30_combout ),
	.datab(\Imem|memoria_ROM~26_combout ),
	.datac(\pc|PC [6]),
	.datad(\Imem|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~31_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~31 .lut_mask = 16'h5FC0;
defparam \Imem|memoria_ROM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N0
fiftyfivenm_lcell_comb \Imem|memoria_ROM~2 (
// Equation(s):
// \Imem|memoria_ROM~2_combout  = (\pc|PC [3] & (\pc|PC [2] & (\pc|PC [5] & \pc|PC [4])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~2_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~2 .lut_mask = 16'h8000;
defparam \Imem|memoria_ROM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
fiftyfivenm_lcell_comb \Imem|memoria_ROM~34 (
// Equation(s):
// \Imem|memoria_ROM~34_combout  = (!\pc|PC [2] & (\pc|PC [4] & (\pc|PC [3] & \pc|PC [5])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~34_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~34 .lut_mask = 16'h4000;
defparam \Imem|memoria_ROM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
fiftyfivenm_lcell_comb \Imem|memoria_ROM~32 (
// Equation(s):
// \Imem|memoria_ROM~32_combout  = (\pc|PC [5] & (!\pc|PC [4] & (!\pc|PC [3] & !\pc|PC [2]))) # (!\pc|PC [5] & ((\pc|PC [3] $ (!\pc|PC [2]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~32_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~32 .lut_mask = 16'h5007;
defparam \Imem|memoria_ROM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
fiftyfivenm_lcell_comb \Imem|memoria_ROM~33 (
// Equation(s):
// \Imem|memoria_ROM~33_combout  = (\pc|PC [6] & (((\pc|PC [7])))) # (!\pc|PC [6] & (\Imem|memoria_ROM~32_combout  & ((\pc|PC [5]) # (\pc|PC [7]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [6]),
	.datad(\Imem|memoria_ROM~32_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~33_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~33 .lut_mask = 16'hCEC0;
defparam \Imem|memoria_ROM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
fiftyfivenm_lcell_comb \Imem|memoria_ROM~35 (
// Equation(s):
// \Imem|memoria_ROM~35_combout  = (\pc|PC [6] & ((\Imem|memoria_ROM~33_combout  & ((\Imem|memoria_ROM~34_combout ))) # (!\Imem|memoria_ROM~33_combout  & (\Imem|memoria_ROM~2_combout )))) # (!\pc|PC [6] & (((\Imem|memoria_ROM~33_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\Imem|memoria_ROM~2_combout ),
	.datac(\Imem|memoria_ROM~34_combout ),
	.datad(\Imem|memoria_ROM~33_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~35_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~35 .lut_mask = 16'hF588;
defparam \Imem|memoria_ROM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N28
fiftyfivenm_lcell_comb \Regfile|Equal2~0 (
// Equation(s):
// \Regfile|Equal2~0_combout  = (!\Imem|memoria_ROM~41_combout  & (!\Imem|memoria_ROM~31_combout  & (!\Imem|memoria_ROM~35_combout  & !\Imem|memoria_ROM~49_combout )))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Imem|memoria_ROM~49_combout ),
	.cin(gnd),
	.combout(\Regfile|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Equal2~0 .lut_mask = 16'h0001;
defparam \Regfile|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
fiftyfivenm_lcell_comb \Imem|memoria_ROM~43 (
// Equation(s):
// \Imem|memoria_ROM~43_combout  = (\pc|PC [7] & (\pc|PC [3] $ (((!\pc|PC [4]))))) # (!\pc|PC [7] & (((\pc|PC [6]))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~43_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~43 .lut_mask = 16'hB874;
defparam \Imem|memoria_ROM~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
fiftyfivenm_lcell_comb \Imem|memoria_ROM~42 (
// Equation(s):
// \Imem|memoria_ROM~42_combout  = (\pc|PC [5] & (\pc|PC [4] & (\pc|PC [6] $ (\pc|PC [2])))) # (!\pc|PC [5] & (!\pc|PC [6] & (!\pc|PC [2] & !\pc|PC [4])))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~42_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~42 .lut_mask = 16'h2801;
defparam \Imem|memoria_ROM~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
fiftyfivenm_lcell_comb \Imem|memoria_ROM~44 (
// Equation(s):
// \Imem|memoria_ROM~44_combout  = (\Imem|memoria_ROM~43_combout  & ((\pc|PC [7] & ((\Imem|memoria_ROM~42_combout ))) # (!\pc|PC [7] & (\Imem|memoria_ROM~2_combout ))))

	.dataa(\Imem|memoria_ROM~2_combout ),
	.datab(\pc|PC [7]),
	.datac(\Imem|memoria_ROM~43_combout ),
	.datad(\Imem|memoria_ROM~42_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~44_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~44 .lut_mask = 16'hE020;
defparam \Imem|memoria_ROM~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~20 (
// Equation(s):
// \Regfile|ReadData2[0]~20_combout  = (!\Imem|memoria_ROM~49_combout  & ((\Imem|memoria_ROM~44_combout ) # (!\Regfile|Equal2~0_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~49_combout ),
	.datac(\Regfile|Equal2~0_combout ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~20 .lut_mask = 16'h3303;
defparam \Regfile|ReadData2[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N10
fiftyfivenm_lcell_comb \uc|Decoder0~0 (
// Equation(s):
// \uc|Decoder0~0_combout  = (\pc|PC [5] & (\pc|PC [3] $ (((\pc|PC [4]) # (\pc|PC [2])))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\uc|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Decoder0~0 .lut_mask = 16'h5600;
defparam \uc|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N0
fiftyfivenm_lcell_comb \uc|Decoder0~1 (
// Equation(s):
// \uc|Decoder0~1_combout  = (\uc|Decoder0~0_combout  & (\pc|PC [7] & !\pc|PC [6]))

	.dataa(\uc|Decoder0~0_combout ),
	.datab(\pc|PC [7]),
	.datac(gnd),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\uc|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Decoder0~1 .lut_mask = 16'h0088;
defparam \uc|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
fiftyfivenm_lcell_comb \ULA_ctrl|Mux0~7 (
// Equation(s):
// \ULA_ctrl|Mux0~7_combout  = (\pc|PC [2] & (\pc|PC [3] & (\pc|PC [7] $ (!\pc|PC [4]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux0~7 .lut_mask = 16'h8200;
defparam \ULA_ctrl|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
fiftyfivenm_lcell_comb \ULA_ctrl|Mux0~6 (
// Equation(s):
// \ULA_ctrl|Mux0~6_combout  = (!\pc|PC [7] & ((\pc|PC [2] & (!\pc|PC [4] & \pc|PC [3])) # (!\pc|PC [2] & (\pc|PC [4] & !\pc|PC [3]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux0~6 .lut_mask = 16'h0210;
defparam \ULA_ctrl|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
fiftyfivenm_lcell_comb \ULA_ctrl|Mux0~4 (
// Equation(s):
// \ULA_ctrl|Mux0~4_combout  = (!\pc|PC [7] & ((\pc|PC [4] & (\pc|PC [3] & \pc|PC [2])) # (!\pc|PC [4] & (!\pc|PC [3] & !\pc|PC [2]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux0~4 .lut_mask = 16'h0081;
defparam \ULA_ctrl|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
fiftyfivenm_lcell_comb \ULA_ctrl|Mux0~3 (
// Equation(s):
// \ULA_ctrl|Mux0~3_combout  = (!\pc|PC [4] & (!\pc|PC [3] & (!\pc|PC [7] & !\pc|PC [2])))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux0~3 .lut_mask = 16'h0001;
defparam \ULA_ctrl|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
fiftyfivenm_lcell_comb \ULA_ctrl|Mux0~8 (
// Equation(s):
// \ULA_ctrl|Mux0~8_combout  = (\pc|PC [6] & ((\ULA_ctrl|Mux0~4_combout ) # ((\pc|PC [5])))) # (!\pc|PC [6] & (((!\pc|PC [5] & \ULA_ctrl|Mux0~3_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\ULA_ctrl|Mux0~4_combout ),
	.datac(\pc|PC [5]),
	.datad(\ULA_ctrl|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux0~8 .lut_mask = 16'hADA8;
defparam \ULA_ctrl|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
fiftyfivenm_lcell_comb \ULA_ctrl|Mux0~9 (
// Equation(s):
// \ULA_ctrl|Mux0~9_combout  = (\ULA_ctrl|Mux0~8_combout  & ((\ULA_ctrl|Mux0~7_combout ) # ((!\pc|PC [5])))) # (!\ULA_ctrl|Mux0~8_combout  & (((\ULA_ctrl|Mux0~6_combout  & \pc|PC [5]))))

	.dataa(\ULA_ctrl|Mux0~7_combout ),
	.datab(\ULA_ctrl|Mux0~6_combout ),
	.datac(\ULA_ctrl|Mux0~8_combout ),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux0~9 .lut_mask = 16'hACF0;
defparam \ULA_ctrl|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N8
fiftyfivenm_lcell_comb \ULA_ctrl|Mux2~3 (
// Equation(s):
// \ULA_ctrl|Mux2~3_combout  = (\pc|PC [2] & (((\pc|PC [3]) # (\pc|PC [4])))) # (!\pc|PC [2] & ((\pc|PC [3] $ (!\pc|PC [4])) # (!\pc|PC [5])))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux2~3 .lut_mask = 16'hFCD7;
defparam \ULA_ctrl|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N22
fiftyfivenm_lcell_comb \ULA_ctrl|Mux2~4 (
// Equation(s):
// \ULA_ctrl|Mux2~4_combout  = (\pc|PC [3] & ((\pc|PC [5] $ (!\pc|PC [4])) # (!\pc|PC [2]))) # (!\pc|PC [3] & ((\pc|PC [5]) # ((\pc|PC [4]) # (\pc|PC [2]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux2~4 .lut_mask = 16'hB7FE;
defparam \ULA_ctrl|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N16
fiftyfivenm_lcell_comb \ULA_ctrl|Mux2~7 (
// Equation(s):
// \ULA_ctrl|Mux2~7_combout  = (\pc|PC [7]) # ((\pc|PC [6] & ((\ULA_ctrl|Mux2~4_combout ))) # (!\pc|PC [6] & (\ULA_ctrl|Mux2~3_combout )))

	.dataa(\pc|PC [6]),
	.datab(\ULA_ctrl|Mux2~3_combout ),
	.datac(\pc|PC [7]),
	.datad(\ULA_ctrl|Mux2~4_combout ),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux2~7 .lut_mask = 16'hFEF4;
defparam \ULA_ctrl|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
fiftyfivenm_lcell_comb \ULA_ctrl|Mux1~8 (
// Equation(s):
// \ULA_ctrl|Mux1~8_combout  = (\pc|PC [4] & (!\pc|PC [3] & (!\pc|PC [2] & !\pc|PC [7])))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux1~8 .lut_mask = 16'h0002;
defparam \ULA_ctrl|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
fiftyfivenm_lcell_comb \ULA_ctrl|Mux1~9 (
// Equation(s):
// \ULA_ctrl|Mux1~9_combout  = (\pc|PC [3] & (\pc|PC [2] & (\pc|PC [4] $ (!\pc|PC [7])))) # (!\pc|PC [3] & (\pc|PC [4] & ((!\pc|PC [7]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux1~9 .lut_mask = 16'h8062;
defparam \ULA_ctrl|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
fiftyfivenm_lcell_comb \Imem|memoria_ROM~107 (
// Equation(s):
// \Imem|memoria_ROM~107_combout  = (!\pc|PC [4] & (!\pc|PC [3] & (\pc|PC [2] & !\pc|PC [7])))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~107_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~107 .lut_mask = 16'h0010;
defparam \Imem|memoria_ROM~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
fiftyfivenm_lcell_comb \ULA_ctrl|Mux1~10 (
// Equation(s):
// \ULA_ctrl|Mux1~10_combout  = (\pc|PC [5] & (((\pc|PC [6])))) # (!\pc|PC [5] & ((\pc|PC [6] & (\Imem|memoria_ROM~107_combout )) # (!\pc|PC [6] & ((\ULA_ctrl|Mux0~4_combout )))))

	.dataa(\Imem|memoria_ROM~107_combout ),
	.datab(\pc|PC [5]),
	.datac(\ULA_ctrl|Mux0~4_combout ),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux1~10 .lut_mask = 16'hEE30;
defparam \ULA_ctrl|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
fiftyfivenm_lcell_comb \ULA_ctrl|Mux1~11 (
// Equation(s):
// \ULA_ctrl|Mux1~11_combout  = (\pc|PC [5] & ((\ULA_ctrl|Mux1~10_combout  & ((\ULA_ctrl|Mux1~9_combout ))) # (!\ULA_ctrl|Mux1~10_combout  & (\ULA_ctrl|Mux1~8_combout )))) # (!\pc|PC [5] & (((\ULA_ctrl|Mux1~10_combout ))))

	.dataa(\ULA_ctrl|Mux1~8_combout ),
	.datab(\ULA_ctrl|Mux1~9_combout ),
	.datac(\pc|PC [5]),
	.datad(\ULA_ctrl|Mux1~10_combout ),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux1~11 .lut_mask = 16'hCFA0;
defparam \ULA_ctrl|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N10
fiftyfivenm_lcell_comb \ULA_ctrl|Mux3~11 (
// Equation(s):
// \ULA_ctrl|Mux3~11_combout  = (\pc|PC [4] & (((\pc|PC [6] & \pc|PC [3])))) # (!\pc|PC [4] & (!\pc|PC [3] & ((!\pc|PC [6]) # (!\pc|PC [2]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux3~11 .lut_mask = 16'hC013;
defparam \ULA_ctrl|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N6
fiftyfivenm_lcell_comb \ULA_ctrl|Mux3~12 (
// Equation(s):
// \ULA_ctrl|Mux3~12_combout  = (\pc|PC [5] & (((\pc|PC [6])))) # (!\pc|PC [5] & (\ULA_ctrl|Mux3~11_combout  & ((!\pc|PC [7]))))

	.dataa(\ULA_ctrl|Mux3~11_combout ),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux3~12 .lut_mask = 16'hCC0A;
defparam \ULA_ctrl|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
fiftyfivenm_lcell_comb \ULA_ctrl|Mux3~6 (
// Equation(s):
// \ULA_ctrl|Mux3~6_combout  = (!\pc|PC [4] & (!\pc|PC [7] & \pc|PC [3]))

	.dataa(gnd),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux3~6 .lut_mask = 16'h0300;
defparam \ULA_ctrl|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
fiftyfivenm_lcell_comb \ULA_ctrl|Mux3~7 (
// Equation(s):
// \ULA_ctrl|Mux3~7_combout  = (\pc|PC [2] & (\pc|PC [3] & (\pc|PC [7] $ (!\pc|PC [4])))) # (!\pc|PC [2] & (!\pc|PC [7] & (\pc|PC [4] & !\pc|PC [3])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux3~7 .lut_mask = 16'h8210;
defparam \ULA_ctrl|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
fiftyfivenm_lcell_comb \ULA_ctrl|Mux3~9 (
// Equation(s):
// \ULA_ctrl|Mux3~9_combout  = (\ULA_ctrl|Mux3~12_combout  & (((\ULA_ctrl|Mux3~7_combout ) # (!\pc|PC [5])))) # (!\ULA_ctrl|Mux3~12_combout  & (\ULA_ctrl|Mux3~6_combout  & ((\pc|PC [5]))))

	.dataa(\ULA_ctrl|Mux3~12_combout ),
	.datab(\ULA_ctrl|Mux3~6_combout ),
	.datac(\ULA_ctrl|Mux3~7_combout ),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux3~9 .lut_mask = 16'hE4AA;
defparam \ULA_ctrl|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
fiftyfivenm_lcell_comb \uc|WideOr2~0 (
// Equation(s):
// \uc|WideOr2~0_combout  = (\Imem|memoria_ROM~57_combout  & (((!\Imem|memoria_ROM~63_combout )))) # (!\Imem|memoria_ROM~57_combout  & ((\Imem|memoria_ROM~66_combout  & ((!\Imem|memoria_ROM~63_combout ))) # (!\Imem|memoria_ROM~66_combout  & 
// (\Imem|memoria_ROM~55_combout ))))

	.dataa(\Imem|memoria_ROM~55_combout ),
	.datab(\Imem|memoria_ROM~57_combout ),
	.datac(\Imem|memoria_ROM~63_combout ),
	.datad(\Imem|memoria_ROM~66_combout ),
	.cin(gnd),
	.combout(\uc|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr2~0 .lut_mask = 16'h0F2E;
defparam \uc|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N20
fiftyfivenm_lcell_comb \Imem|memoria_ROM~16 (
// Equation(s):
// \Imem|memoria_ROM~16_combout  = (\pc|PC [2] & (!\pc|PC [5] & (\pc|PC [4] $ (!\pc|PC [3])))) # (!\pc|PC [2] & (\pc|PC [5] $ (((!\pc|PC [4] & \pc|PC [3])))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~16_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~16 .lut_mask = 16'h09B4;
defparam \Imem|memoria_ROM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N22
fiftyfivenm_lcell_comb \Imem|memoria_ROM~17 (
// Equation(s):
// \Imem|memoria_ROM~17_combout  = (\pc|PC [4] & (\pc|PC [3] $ ((\pc|PC [5])))) # (!\pc|PC [4] & ((\pc|PC [5]) # ((\pc|PC [3] & \pc|PC [2]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~17_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~17 .lut_mask = 16'h7C78;
defparam \Imem|memoria_ROM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N16
fiftyfivenm_lcell_comb \Imem|memoria_ROM~3 (
// Equation(s):
// \Imem|memoria_ROM~3_combout  = (\pc|PC [4] & (!\pc|PC [5] & ((\pc|PC [3]) # (\pc|PC [2])))) # (!\pc|PC [4] & (\pc|PC [5] & (!\pc|PC [3] & !\pc|PC [2])))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~3_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~3 .lut_mask = 16'h2224;
defparam \Imem|memoria_ROM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N8
fiftyfivenm_lcell_comb \Imem|memoria_ROM~18 (
// Equation(s):
// \Imem|memoria_ROM~18_combout  = (\pc|PC [7] & (((\pc|PC [6]) # (\Imem|memoria_ROM~3_combout )))) # (!\pc|PC [7] & (\Imem|memoria_ROM~17_combout  & (!\pc|PC [6])))

	.dataa(\Imem|memoria_ROM~17_combout ),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [6]),
	.datad(\Imem|memoria_ROM~3_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~18_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~18 .lut_mask = 16'hCEC2;
defparam \Imem|memoria_ROM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N10
fiftyfivenm_lcell_comb \Imem|memoria_ROM~19 (
// Equation(s):
// \Imem|memoria_ROM~19_combout  = (\pc|PC [4] & (((!\pc|PC [2])) # (!\pc|PC [3]))) # (!\pc|PC [4] & ((\pc|PC [3]) # ((\pc|PC [5]) # (\pc|PC [2]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~19_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~19 .lut_mask = 16'h77FE;
defparam \Imem|memoria_ROM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N0
fiftyfivenm_lcell_comb \Imem|memoria_ROM~20 (
// Equation(s):
// \Imem|memoria_ROM~20_combout  = (\pc|PC [6] & ((\Imem|memoria_ROM~18_combout  & ((!\Imem|memoria_ROM~19_combout ))) # (!\Imem|memoria_ROM~18_combout  & (\Imem|memoria_ROM~16_combout )))) # (!\pc|PC [6] & (((\Imem|memoria_ROM~18_combout ))))

	.dataa(\Imem|memoria_ROM~16_combout ),
	.datab(\pc|PC [6]),
	.datac(\Imem|memoria_ROM~18_combout ),
	.datad(\Imem|memoria_ROM~19_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~20_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~20 .lut_mask = 16'h38F8;
defparam \Imem|memoria_ROM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N2
fiftyfivenm_lcell_comb \Imem|memoria_ROM~4 (
// Equation(s):
// \Imem|memoria_ROM~4_combout  = (\pc|PC [7] & ((\pc|PC [6] & (\Imem|memoria_ROM~2_combout )) # (!\pc|PC [6] & ((\Imem|memoria_ROM~3_combout )))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(\Imem|memoria_ROM~2_combout ),
	.datad(\Imem|memoria_ROM~3_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~4_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~4 .lut_mask = 16'hA280;
defparam \Imem|memoria_ROM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N24
fiftyfivenm_lcell_comb \Imem|memoria_ROM~14 (
// Equation(s):
// \Imem|memoria_ROM~14_combout  = (\pc|PC [2] & (\pc|PC [4] & ((\pc|PC [3]) # (!\pc|PC [5])))) # (!\pc|PC [2] & ((\pc|PC [5] & (!\pc|PC [3] & !\pc|PC [4])) # (!\pc|PC [5] & (\pc|PC [3] & \pc|PC [4]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~14_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~14 .lut_mask = 16'hB204;
defparam \Imem|memoria_ROM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N26
fiftyfivenm_lcell_comb \Imem|memoria_ROM~15 (
// Equation(s):
// \Imem|memoria_ROM~15_combout  = (\pc|PC [7] & ((\pc|PC [6] & (\Imem|memoria_ROM~2_combout )) # (!\pc|PC [6] & ((\Imem|memoria_ROM~14_combout )))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(\Imem|memoria_ROM~2_combout ),
	.datad(\Imem|memoria_ROM~14_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~15_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~15 .lut_mask = 16'hA280;
defparam \Imem|memoria_ROM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N28
fiftyfivenm_lcell_comb \Imem|memoria_ROM~10 (
// Equation(s):
// \Imem|memoria_ROM~10_combout  = (\pc|PC [4] & (\pc|PC [5] & (\pc|PC [2] $ (\pc|PC [3])))) # (!\pc|PC [4] & (\pc|PC [5] $ (((\pc|PC [2]) # (\pc|PC [3])))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~10_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~10 .lut_mask = 16'h4836;
defparam \Imem|memoria_ROM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N14
fiftyfivenm_lcell_comb \Imem|memoria_ROM~11 (
// Equation(s):
// \Imem|memoria_ROM~11_combout  = (\pc|PC [7] & ((\pc|PC [4] & (\pc|PC [3] & \pc|PC [2])) # (!\pc|PC [4] & (!\pc|PC [3] & !\pc|PC [2])))) # (!\pc|PC [7] & (((!\pc|PC [2]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~11_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~11 .lut_mask = 16'h8037;
defparam \Imem|memoria_ROM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N12
fiftyfivenm_lcell_comb \Imem|memoria_ROM~12 (
// Equation(s):
// \Imem|memoria_ROM~12_combout  = (\pc|PC [7] & (\Imem|memoria_ROM~11_combout  & ((!\Imem|memoria_ROM~10_combout ) # (!\pc|PC [6])))) # (!\pc|PC [7] & (\Imem|memoria_ROM~10_combout  & (\pc|PC [6] $ (!\Imem|memoria_ROM~11_combout ))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(\Imem|memoria_ROM~11_combout ),
	.datad(\Imem|memoria_ROM~10_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~12_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~12 .lut_mask = 16'h61A0;
defparam \Imem|memoria_ROM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N30
fiftyfivenm_lcell_comb \Imem|memoria_ROM~13 (
// Equation(s):
// \Imem|memoria_ROM~13_combout  = (\Imem|memoria_ROM~12_combout  & ((\pc|PC [4]) # ((\Imem|memoria_ROM~10_combout ) # (\pc|PC [6]))))

	.dataa(\pc|PC [4]),
	.datab(\Imem|memoria_ROM~10_combout ),
	.datac(\pc|PC [6]),
	.datad(\Imem|memoria_ROM~12_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~13_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~13 .lut_mask = 16'hFE00;
defparam \Imem|memoria_ROM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
fiftyfivenm_lcell_comb \Imem|memoria_ROM~5 (
// Equation(s):
// \Imem|memoria_ROM~5_combout  = (\pc|PC [5] & (!\pc|PC [7] & (\pc|PC [4] $ (!\pc|PC [2])))) # (!\pc|PC [5] & (!\pc|PC [4] & (!\pc|PC [2] & \pc|PC [7])))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~5_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~5 .lut_mask = 16'h0182;
defparam \Imem|memoria_ROM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
fiftyfivenm_lcell_comb \Imem|memoria_ROM~6 (
// Equation(s):
// \Imem|memoria_ROM~6_combout  = (\pc|PC [4] & (\pc|PC [7] & ((\pc|PC [5])))) # (!\pc|PC [4] & (\pc|PC [2] & (\pc|PC [7] $ (!\pc|PC [5]))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~6_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~6 .lut_mask = 16'hA810;
defparam \Imem|memoria_ROM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
fiftyfivenm_lcell_comb \Imem|memoria_ROM~7 (
// Equation(s):
// \Imem|memoria_ROM~7_combout  = (\pc|PC [2] & (\pc|PC [4] & \pc|PC [7])) # (!\pc|PC [2] & ((!\pc|PC [7])))

	.dataa(\pc|PC [2]),
	.datab(gnd),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~7_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~7 .lut_mask = 16'hA055;
defparam \Imem|memoria_ROM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
fiftyfivenm_lcell_comb \Imem|memoria_ROM~8 (
// Equation(s):
// \Imem|memoria_ROM~8_combout  = (\pc|PC [6] & (((\Imem|memoria_ROM~7_combout )) # (!\pc|PC [3]))) # (!\pc|PC [6] & (\pc|PC [3] & (\Imem|memoria_ROM~6_combout )))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [3]),
	.datac(\Imem|memoria_ROM~6_combout ),
	.datad(\Imem|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~8_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~8 .lut_mask = 16'hEA62;
defparam \Imem|memoria_ROM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
fiftyfivenm_lcell_comb \Imem|memoria_ROM~9 (
// Equation(s):
// \Imem|memoria_ROM~9_combout  = (\Imem|memoria_ROM~5_combout  & (!\pc|PC [3] & ((\pc|PC [4]) # (\Imem|memoria_ROM~8_combout )))) # (!\Imem|memoria_ROM~5_combout  & (\pc|PC [3] & ((\Imem|memoria_ROM~8_combout ))))

	.dataa(\Imem|memoria_ROM~5_combout ),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\Imem|memoria_ROM~8_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~9_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~9 .lut_mask = 16'h6620;
defparam \Imem|memoria_ROM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N2
fiftyfivenm_lcell_comb \Regfile|Equal1~0 (
// Equation(s):
// \Regfile|Equal1~0_combout  = (!\Imem|memoria_ROM~13_combout  & (!\Imem|memoria_ROM~9_combout  & !\Imem|memoria_ROM~20_combout ))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Imem|memoria_ROM~20_combout ),
	.cin(gnd),
	.combout(\Regfile|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Equal1~0 .lut_mask = 16'h0003;
defparam \Regfile|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N28
fiftyfivenm_lcell_comb \Regfile|Equal1~1 (
// Equation(s):
// \Regfile|Equal1~1_combout  = (!\Imem|memoria_ROM~4_combout  & (!\Imem|memoria_ROM~15_combout  & \Regfile|Equal1~0_combout ))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(gnd),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Regfile|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Equal1~1 .lut_mask = 16'h0500;
defparam \Regfile|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
fiftyfivenm_lcell_comb \ULA_ctrl|Mux3~10 (
// Equation(s):
// \ULA_ctrl|Mux3~10_combout  = (!\Imem|memoria_ROM~51_combout  & (\ULA_ctrl|Mux3~9_combout  & !\uc|WideOr2~0_combout ))

	.dataa(\Imem|memoria_ROM~51_combout ),
	.datab(gnd),
	.datac(\ULA_ctrl|Mux3~9_combout ),
	.datad(\uc|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\ULA_ctrl|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_ctrl|Mux3~10 .lut_mask = 16'h0050;
defparam \ULA_ctrl|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
fiftyfivenm_lcell_comb \ula|Mux28~2 (
// Equation(s):
// \ula|Mux28~2_combout  = (\ULA_ctrl|Mux0~9_combout  & (\ULA_ctrl|Mux1~11_combout  $ (((\ULA_ctrl|Mux3~10_combout ) # (\ULA_ctrl|Mux2~7_combout )))))

	.dataa(\ULA_ctrl|Mux3~10_combout ),
	.datab(\ULA_ctrl|Mux0~9_combout ),
	.datac(\ULA_ctrl|Mux1~11_combout ),
	.datad(\ULA_ctrl|Mux2~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~2 .lut_mask = 16'h0C48;
defparam \ula|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
fiftyfivenm_lcell_comb \ula|Mux28~19 (
// Equation(s):
// \ula|Mux28~19_combout  = (!\uc|WideOr2~0_combout  & (\ULA_ctrl|Mux2~7_combout  & (\ULA_ctrl|Mux3~9_combout  & !\Imem|memoria_ROM~51_combout )))

	.dataa(\uc|WideOr2~0_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\ULA_ctrl|Mux3~9_combout ),
	.datad(\Imem|memoria_ROM~51_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~19 .lut_mask = 16'h0040;
defparam \ula|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
fiftyfivenm_lcell_comb \D_mem|mem~162feeder (
// Equation(s):
// \D_mem|mem~162feeder_combout  = \Regfile|ReadData2[2]~651_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[2]~651_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~162feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~162feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~162feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
fiftyfivenm_lcell_comb \D_mem|mem~1675 (
// Equation(s):
// \D_mem|mem~1675_combout  = (\ula|Mux31~10_combout  & (!\ula|Mux30~12_combout  & (\ula|Mux29~combout  & !\ula|Mux28~combout )))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\ula|Mux29~combout ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1675_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1675 .lut_mask = 16'h0020;
defparam \D_mem|mem~1675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N4
fiftyfivenm_lcell_comb \D_mem|mem~1665 (
// Equation(s):
// \D_mem|mem~1665_combout  = (\pc|PC [7] & (!\pc|PC [6] & \Imem|memoria_ROM~3_combout ))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(gnd),
	.datad(\Imem|memoria_ROM~3_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1665_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1665 .lut_mask = 16'h2200;
defparam \D_mem|mem~1665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
fiftyfivenm_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .listen_to_nsleep_signal = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
fiftyfivenm_lcell_comb \Imem|memoria_ROM~109 (
// Equation(s):
// \Imem|memoria_ROM~109_combout  = (\pc|PC [3] & (!\pc|PC [4] & ((\pc|PC [7]) # (!\pc|PC [2])))) # (!\pc|PC [3] & (\pc|PC [2] $ (((\pc|PC [4] & \pc|PC [7])))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~109_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~109 .lut_mask = 16'h5634;
defparam \Imem|memoria_ROM~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
fiftyfivenm_lcell_comb \Imem|memoria_ROM~101 (
// Equation(s):
// \Imem|memoria_ROM~101_combout  = (\pc|PC [7] & (\pc|PC [4] $ ((\pc|PC [3])))) # (!\pc|PC [7] & (\pc|PC [2] & (\pc|PC [4] $ (!\pc|PC [3]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~101_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~101 .lut_mask = 16'h6690;
defparam \Imem|memoria_ROM~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
fiftyfivenm_lcell_comb \Imem|memoria_ROM~111 (
// Equation(s):
// \Imem|memoria_ROM~111_combout  = (\pc|PC [6] & ((\pc|PC [5] & (\Imem|memoria_ROM~109_combout )) # (!\pc|PC [5] & ((\Imem|memoria_ROM~101_combout )))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [5]),
	.datac(\Imem|memoria_ROM~109_combout ),
	.datad(\Imem|memoria_ROM~101_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~111_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~111 .lut_mask = 16'hA280;
defparam \Imem|memoria_ROM~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
fiftyfivenm_lcell_comb \Imem|memoria_ROM~112 (
// Equation(s):
// \Imem|memoria_ROM~112_combout  = (\pc|PC [4] & (!\pc|PC [3] & (!\pc|PC [2] & !\pc|PC [7]))) # (!\pc|PC [4] & (\pc|PC [2] & (\pc|PC [3] $ (!\pc|PC [7]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~112_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~112 .lut_mask = 16'h4012;
defparam \Imem|memoria_ROM~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
fiftyfivenm_lcell_comb \Imem|memoria_ROM~113 (
// Equation(s):
// \Imem|memoria_ROM~113_combout  = (\Imem|memoria_ROM~111_combout ) # ((!\pc|PC [6] & (\pc|PC [5] & \Imem|memoria_ROM~112_combout )))

	.dataa(\pc|PC [6]),
	.datab(\Imem|memoria_ROM~111_combout ),
	.datac(\pc|PC [5]),
	.datad(\Imem|memoria_ROM~112_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~113_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~113 .lut_mask = 16'hDCCC;
defparam \Imem|memoria_ROM~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N30
fiftyfivenm_lcell_comb \uc|Decoder0~3 (
// Equation(s):
// \uc|Decoder0~3_combout  = (\pc|PC [4] & (\pc|PC [3] & ((\pc|PC [5]) # (\pc|PC [2])))) # (!\pc|PC [4] & ((\pc|PC [2] & (\pc|PC [5])) # (!\pc|PC [2] & ((\pc|PC [3])))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\uc|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Decoder0~3 .lut_mask = 16'hE4D0;
defparam \uc|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N16
fiftyfivenm_lcell_comb \uc|Decoder0~2 (
// Equation(s):
// \uc|Decoder0~2_combout  = (\pc|PC [4] & ((\pc|PC [5] & (!\pc|PC [3] & !\pc|PC [2])) # (!\pc|PC [5] & (\pc|PC [3])))) # (!\pc|PC [4] & (\pc|PC [2] $ (((\pc|PC [5] & !\pc|PC [3])))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\uc|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Decoder0~2 .lut_mask = 16'h712C;
defparam \uc|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N2
fiftyfivenm_lcell_comb \uc|Decoder0~5 (
// Equation(s):
// \uc|Decoder0~5_combout  = (\pc|PC [7] & (\uc|Decoder0~3_combout  & (\pc|PC [4] $ (\uc|Decoder0~2_combout )))) # (!\pc|PC [7] & ((\pc|PC [4] & ((\uc|Decoder0~2_combout ))) # (!\pc|PC [4] & (\uc|Decoder0~3_combout ))))

	.dataa(\uc|Decoder0~3_combout ),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [4]),
	.datad(\uc|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\uc|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Decoder0~5 .lut_mask = 16'h3A82;
defparam \uc|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N20
fiftyfivenm_lcell_comb \uc|Decoder0~4 (
// Equation(s):
// \uc|Decoder0~4_combout  = (\uc|Decoder0~3_combout  & ((\pc|PC [7] & ((\uc|Decoder0~2_combout ) # (!\pc|PC [4]))) # (!\pc|PC [7] & ((\pc|PC [4]) # (!\uc|Decoder0~2_combout ))))) # (!\uc|Decoder0~3_combout  & ((\pc|PC [7]) # (\pc|PC [4] $ 
// (\uc|Decoder0~2_combout ))))

	.dataa(\uc|Decoder0~3_combout ),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [4]),
	.datad(\uc|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\uc|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Decoder0~4 .lut_mask = 16'hED7E;
defparam \uc|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N26
fiftyfivenm_lcell_comb \uc|Decoder0~6 (
// Equation(s):
// \uc|Decoder0~6_combout  = (\pc|PC [6] & ((!\uc|Decoder0~4_combout ))) # (!\pc|PC [6] & (\uc|Decoder0~5_combout ))

	.dataa(\pc|PC [6]),
	.datab(\uc|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\uc|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\uc|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Decoder0~6 .lut_mask = 16'h44EE;
defparam \uc|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
fiftyfivenm_lcell_comb \Imem|memoria_ROM~104 (
// Equation(s):
// \Imem|memoria_ROM~104_combout  = (\pc|PC [2] & ((\pc|PC [7] & ((!\pc|PC [4]))) # (!\pc|PC [7] & (!\pc|PC [3])))) # (!\pc|PC [2] & ((\pc|PC [3] & ((\pc|PC [7]) # (!\pc|PC [4]))) # (!\pc|PC [3] & (\pc|PC [4]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~104_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~104 .lut_mask = 16'h5E36;
defparam \Imem|memoria_ROM~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
fiftyfivenm_lcell_comb \Imem|memoria_ROM~102 (
// Equation(s):
// \Imem|memoria_ROM~102_combout  = (\pc|PC [7] & (\pc|PC [3] & ((\pc|PC [2]) # (\pc|PC [4])))) # (!\pc|PC [7] & (\pc|PC [4] $ (((\pc|PC [2]) # (\pc|PC [3])))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~102_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~102 .lut_mask = 16'hC81E;
defparam \Imem|memoria_ROM~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
fiftyfivenm_lcell_comb \Imem|memoria_ROM~103 (
// Equation(s):
// \Imem|memoria_ROM~103_combout  = (\pc|PC [6] & (((\pc|PC [5])))) # (!\pc|PC [6] & ((\pc|PC [5] & ((\Imem|memoria_ROM~102_combout ))) # (!\pc|PC [5] & (\Imem|memoria_ROM~60_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\Imem|memoria_ROM~60_combout ),
	.datac(\Imem|memoria_ROM~102_combout ),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~103_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~103 .lut_mask = 16'hFA44;
defparam \Imem|memoria_ROM~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N30
fiftyfivenm_lcell_comb \Imem|memoria_ROM~105 (
// Equation(s):
// \Imem|memoria_ROM~105_combout  = (\pc|PC [6] & ((\Imem|memoria_ROM~103_combout  & (\Imem|memoria_ROM~104_combout )) # (!\Imem|memoria_ROM~103_combout  & ((\Imem|memoria_ROM~101_combout ))))) # (!\pc|PC [6] & (((\Imem|memoria_ROM~103_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\Imem|memoria_ROM~104_combout ),
	.datac(\Imem|memoria_ROM~101_combout ),
	.datad(\Imem|memoria_ROM~103_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~105_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~105 .lut_mask = 16'hDDA0;
defparam \Imem|memoria_ROM~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
fiftyfivenm_lcell_comb \uc|WideOr1~0 (
// Equation(s):
// \uc|WideOr1~0_combout  = (\Imem|memoria_ROM~57_combout  & (!\Imem|memoria_ROM~63_combout )) # (!\Imem|memoria_ROM~57_combout  & ((\Imem|memoria_ROM~66_combout  & (!\Imem|memoria_ROM~63_combout  & !\Imem|memoria_ROM~55_combout )) # 
// (!\Imem|memoria_ROM~66_combout  & ((\Imem|memoria_ROM~55_combout )))))

	.dataa(\Imem|memoria_ROM~63_combout ),
	.datab(\Imem|memoria_ROM~66_combout ),
	.datac(\Imem|memoria_ROM~57_combout ),
	.datad(\Imem|memoria_ROM~55_combout ),
	.cin(gnd),
	.combout(\uc|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr1~0 .lut_mask = 16'h5354;
defparam \uc|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
fiftyfivenm_lcell_comb \uc|WideOr1~1 (
// Equation(s):
// \uc|WideOr1~1_combout  = (\uc|WideOr0~0_combout ) # ((!\Imem|memoria_ROM~51_combout  & !\uc|WideOr1~0_combout ))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~51_combout ),
	.datac(\uc|WideOr0~0_combout ),
	.datad(\uc|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\uc|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr1~1 .lut_mask = 16'hF0F3;
defparam \uc|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N12
fiftyfivenm_lcell_comb \Regfile|Decoder0~142 (
// Equation(s):
// \Regfile|Decoder0~142_combout  = (\uc|WideOr1~1_combout  & ((\uc|Decoder0~6_combout  & ((!\Imem|memoria_ROM~105_combout ))) # (!\uc|Decoder0~6_combout  & (!\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~105_combout ),
	.datac(\uc|Decoder0~6_combout ),
	.datad(\uc|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~142_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~142 .lut_mask = 16'h3500;
defparam \Regfile|Decoder0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
fiftyfivenm_lcell_comb \Regfile|Decoder0~143 (
// Equation(s):
// \Regfile|Decoder0~143_combout  = (\Regfile|Decoder0~142_combout  & ((\uc|Decoder0~6_combout  & (!\Imem|memoria_ROM~113_combout )) # (!\uc|Decoder0~6_combout  & ((!\Imem|memoria_ROM~35_combout )))))

	.dataa(\Imem|memoria_ROM~113_combout ),
	.datab(\uc|Decoder0~6_combout ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|Decoder0~142_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~143_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~143 .lut_mask = 16'h4700;
defparam \Regfile|Decoder0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
fiftyfivenm_lcell_comb \Imem|memoria_ROM~106 (
// Equation(s):
// \Imem|memoria_ROM~106_combout  = (\pc|PC [4] & (!\pc|PC [2] & (\pc|PC [3] $ (!\pc|PC [7])))) # (!\pc|PC [4] & (\pc|PC [3] & ((!\pc|PC [7]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~106_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~106 .lut_mask = 16'h0846;
defparam \Imem|memoria_ROM~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
fiftyfivenm_lcell_comb \Imem|memoria_ROM~108 (
// Equation(s):
// \Imem|memoria_ROM~108_combout  = (\pc|PC [6] & (((\pc|PC [5])))) # (!\pc|PC [6] & ((\pc|PC [5] & (\Imem|memoria_ROM~106_combout )) # (!\pc|PC [5] & ((\Imem|memoria_ROM~107_combout )))))

	.dataa(\pc|PC [6]),
	.datab(\Imem|memoria_ROM~106_combout ),
	.datac(\pc|PC [5]),
	.datad(\Imem|memoria_ROM~107_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~108_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~108 .lut_mask = 16'hE5E0;
defparam \Imem|memoria_ROM~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
fiftyfivenm_lcell_comb \Imem|memoria_ROM~110 (
// Equation(s):
// \Imem|memoria_ROM~110_combout  = (\pc|PC [6] & ((\Imem|memoria_ROM~108_combout  & (\Imem|memoria_ROM~109_combout )) # (!\Imem|memoria_ROM~108_combout  & ((\Imem|memoria_ROM~101_combout ))))) # (!\pc|PC [6] & (\Imem|memoria_ROM~108_combout ))

	.dataa(\pc|PC [6]),
	.datab(\Imem|memoria_ROM~108_combout ),
	.datac(\Imem|memoria_ROM~109_combout ),
	.datad(\Imem|memoria_ROM~101_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~110_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~110 .lut_mask = 16'hE6C4;
defparam \Imem|memoria_ROM~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
fiftyfivenm_lcell_comb \mux_dest_reg|saida[2]~1 (
// Equation(s):
// \mux_dest_reg|saida[2]~1_combout  = (\uc|Decoder0~6_combout  & (\Imem|memoria_ROM~110_combout )) # (!\uc|Decoder0~6_combout  & ((\Imem|memoria_ROM~44_combout )))

	.dataa(\Imem|memoria_ROM~110_combout ),
	.datab(\uc|Decoder0~6_combout ),
	.datac(gnd),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\mux_dest_reg|saida[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dest_reg|saida[2]~1 .lut_mask = 16'hBB88;
defparam \mux_dest_reg|saida[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N6
fiftyfivenm_lcell_comb \Imem|memoria_ROM~115 (
// Equation(s):
// \Imem|memoria_ROM~115_combout  = (\pc|PC [3] & (!\pc|PC [7] & (!\pc|PC [5] & \pc|PC [2])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~115_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~115 .lut_mask = 16'h0200;
defparam \Imem|memoria_ROM~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N24
fiftyfivenm_lcell_comb \Imem|memoria_ROM~116 (
// Equation(s):
// \Imem|memoria_ROM~116_combout  = (\pc|PC [5] & (\pc|PC [2] & ((\pc|PC [3]) # (!\pc|PC [7])))) # (!\pc|PC [5] & (\pc|PC [3] & (!\pc|PC [7] & !\pc|PC [2])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~116_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~116 .lut_mask = 16'hB002;
defparam \Imem|memoria_ROM~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N22
fiftyfivenm_lcell_comb \Imem|memoria_ROM~117 (
// Equation(s):
// \Imem|memoria_ROM~117_combout  = (\pc|PC [4] & ((\Imem|memoria_ROM~115_combout ) # ((\pc|PC [6])))) # (!\pc|PC [4] & (((!\pc|PC [6] & \Imem|memoria_ROM~116_combout ))))

	.dataa(\Imem|memoria_ROM~115_combout ),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [6]),
	.datad(\Imem|memoria_ROM~116_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~117_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~117 .lut_mask = 16'hCBC8;
defparam \Imem|memoria_ROM~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N0
fiftyfivenm_lcell_comb \Imem|memoria_ROM~118 (
// Equation(s):
// \Imem|memoria_ROM~118_combout  = (\pc|PC [3] & (!\pc|PC [7] & (!\pc|PC [5] & \pc|PC [2]))) # (!\pc|PC [3] & (\pc|PC [7] $ (((\pc|PC [5] & \pc|PC [2])))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~118_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~118 .lut_mask = 16'h1644;
defparam \Imem|memoria_ROM~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N28
fiftyfivenm_lcell_comb \Imem|memoria_ROM~114 (
// Equation(s):
// \Imem|memoria_ROM~114_combout  = (\pc|PC [3] & ((\pc|PC [7]) # ((\pc|PC [5])))) # (!\pc|PC [3] & (\pc|PC [2] & ((\pc|PC [5]) # (!\pc|PC [7]))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~114_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~114 .lut_mask = 16'hF9A8;
defparam \Imem|memoria_ROM~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N26
fiftyfivenm_lcell_comb \Imem|memoria_ROM~119 (
// Equation(s):
// \Imem|memoria_ROM~119_combout  = (\Imem|memoria_ROM~117_combout  & ((\Imem|memoria_ROM~118_combout ) # ((!\pc|PC [6])))) # (!\Imem|memoria_ROM~117_combout  & (((\pc|PC [6] & \Imem|memoria_ROM~114_combout ))))

	.dataa(\Imem|memoria_ROM~117_combout ),
	.datab(\Imem|memoria_ROM~118_combout ),
	.datac(\pc|PC [6]),
	.datad(\Imem|memoria_ROM~114_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~119_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~119 .lut_mask = 16'hDA8A;
defparam \Imem|memoria_ROM~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
fiftyfivenm_lcell_comb \mux_dest_reg|saida[0]~0 (
// Equation(s):
// \mux_dest_reg|saida[0]~0_combout  = (\uc|Decoder0~6_combout  & (\Imem|memoria_ROM~119_combout )) # (!\uc|Decoder0~6_combout  & ((\Imem|memoria_ROM~31_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~119_combout ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\uc|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mux_dest_reg|saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dest_reg|saida[0]~0 .lut_mask = 16'hCCF0;
defparam \mux_dest_reg|saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N30
fiftyfivenm_lcell_comb \Imem|memoria_ROM~99 (
// Equation(s):
// \Imem|memoria_ROM~99_combout  = (\pc|PC [5] & (!\pc|PC [3] & (\pc|PC [2] $ (\pc|PC [7])))) # (!\pc|PC [5] & ((\pc|PC [3] $ (\pc|PC [7]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~99_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~99 .lut_mask = 16'h0758;
defparam \Imem|memoria_ROM~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N14
fiftyfivenm_lcell_comb \Imem|memoria_ROM~97 (
// Equation(s):
// \Imem|memoria_ROM~97_combout  = (\pc|PC [5] & (!\pc|PC [2] & (!\pc|PC [3]))) # (!\pc|PC [5] & ((\pc|PC [3] $ (\pc|PC [7]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~97_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~97 .lut_mask = 16'h0752;
defparam \Imem|memoria_ROM~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N20
fiftyfivenm_lcell_comb \Imem|memoria_ROM~96 (
// Equation(s):
// \Imem|memoria_ROM~96_combout  = (!\pc|PC [5] & (!\pc|PC [7] & (\pc|PC [2] $ (\pc|PC [3]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~96_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~96 .lut_mask = 16'h0014;
defparam \Imem|memoria_ROM~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N24
fiftyfivenm_lcell_comb \Imem|memoria_ROM~98 (
// Equation(s):
// \Imem|memoria_ROM~98_combout  = (!\pc|PC [4] & ((\pc|PC [6] & (!\Imem|memoria_ROM~97_combout )) # (!\pc|PC [6] & ((\Imem|memoria_ROM~96_combout )))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [6]),
	.datac(\Imem|memoria_ROM~97_combout ),
	.datad(\Imem|memoria_ROM~96_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~98_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~98 .lut_mask = 16'h1504;
defparam \Imem|memoria_ROM~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N8
fiftyfivenm_lcell_comb \Imem|memoria_ROM~100 (
// Equation(s):
// \Imem|memoria_ROM~100_combout  = (\Imem|memoria_ROM~98_combout ) # ((\Imem|memoria_ROM~99_combout  & (\pc|PC [6] & \pc|PC [4])))

	.dataa(\Imem|memoria_ROM~99_combout ),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [4]),
	.datad(\Imem|memoria_ROM~98_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~100_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~100 .lut_mask = 16'hFF80;
defparam \Imem|memoria_ROM~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
fiftyfivenm_lcell_comb \mux_dest_reg|saida[4]~2 (
// Equation(s):
// \mux_dest_reg|saida[4]~2_combout  = (\uc|Decoder0~6_combout  & ((\Imem|memoria_ROM~100_combout ))) # (!\uc|Decoder0~6_combout  & (\Imem|memoria_ROM~49_combout ))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\uc|Decoder0~6_combout ),
	.datac(gnd),
	.datad(\Imem|memoria_ROM~100_combout ),
	.cin(gnd),
	.combout(\mux_dest_reg|saida[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dest_reg|saida[4]~2 .lut_mask = 16'hEE22;
defparam \mux_dest_reg|saida[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N10
fiftyfivenm_lcell_comb \Regfile|Decoder0~146 (
// Equation(s):
// \Regfile|Decoder0~146_combout  = (\Regfile|Decoder0~143_combout  & (\mux_dest_reg|saida[2]~1_combout  & (\mux_dest_reg|saida[0]~0_combout  & \mux_dest_reg|saida[4]~2_combout )))

	.dataa(\Regfile|Decoder0~143_combout ),
	.datab(\mux_dest_reg|saida[2]~1_combout ),
	.datac(\mux_dest_reg|saida[0]~0_combout ),
	.datad(\mux_dest_reg|saida[4]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~146_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~146 .lut_mask = 16'h8000;
defparam \Regfile|Decoder0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \Regfile|regs[21][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][31] .is_wysiwyg = "true";
defparam \Regfile|regs[21][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N0
fiftyfivenm_lcell_comb \Regfile|Decoder0~140 (
// Equation(s):
// \Regfile|Decoder0~140_combout  = (\uc|WideOr1~1_combout  & ((\uc|Decoder0~6_combout  & ((\Imem|memoria_ROM~105_combout ))) # (!\uc|Decoder0~6_combout  & (\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~105_combout ),
	.datac(\uc|Decoder0~6_combout ),
	.datad(\uc|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~140_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~140 .lut_mask = 16'hCA00;
defparam \Regfile|Decoder0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
fiftyfivenm_lcell_comb \Regfile|Decoder0~164 (
// Equation(s):
// \Regfile|Decoder0~164_combout  = (\mux_dest_reg|saida[0]~0_combout  & ((\uc|Decoder0~6_combout  & ((\Imem|memoria_ROM~110_combout ))) # (!\uc|Decoder0~6_combout  & (\Imem|memoria_ROM~44_combout ))))

	.dataa(\mux_dest_reg|saida[0]~0_combout ),
	.datab(\uc|Decoder0~6_combout ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Imem|memoria_ROM~110_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~164_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~164 .lut_mask = 16'hA820;
defparam \Regfile|Decoder0~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
fiftyfivenm_lcell_comb \mux_dest_reg|saida[1]~3 (
// Equation(s):
// \mux_dest_reg|saida[1]~3_combout  = (\uc|Decoder0~6_combout  & (\Imem|memoria_ROM~113_combout )) # (!\uc|Decoder0~6_combout  & ((\Imem|memoria_ROM~35_combout )))

	.dataa(\Imem|memoria_ROM~113_combout ),
	.datab(gnd),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\uc|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mux_dest_reg|saida[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dest_reg|saida[1]~3 .lut_mask = 16'hAAF0;
defparam \mux_dest_reg|saida[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N16
fiftyfivenm_lcell_comb \Regfile|Decoder0~145 (
// Equation(s):
// \Regfile|Decoder0~145_combout  = (\Regfile|Decoder0~140_combout  & (\mux_dest_reg|saida[4]~2_combout  & (\Regfile|Decoder0~164_combout  & !\mux_dest_reg|saida[1]~3_combout )))

	.dataa(\Regfile|Decoder0~140_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\Regfile|Decoder0~164_combout ),
	.datad(\mux_dest_reg|saida[1]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~145_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~145 .lut_mask = 16'h0080;
defparam \Regfile|Decoder0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N19
dffeas \Regfile|regs[29][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][31] .is_wysiwyg = "true";
defparam \Regfile|regs[29][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N26
fiftyfivenm_lcell_comb \Regfile|Decoder0~144 (
// Equation(s):
// \Regfile|Decoder0~144_combout  = (\Regfile|Decoder0~143_combout  & (!\mux_dest_reg|saida[2]~1_combout  & (\mux_dest_reg|saida[0]~0_combout  & \mux_dest_reg|saida[4]~2_combout )))

	.dataa(\Regfile|Decoder0~143_combout ),
	.datab(\mux_dest_reg|saida[2]~1_combout ),
	.datac(\mux_dest_reg|saida[0]~0_combout ),
	.datad(\mux_dest_reg|saida[4]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~144_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~144 .lut_mask = 16'h2000;
defparam \Regfile|Decoder0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N1
dffeas \Regfile|regs[17][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][31] .is_wysiwyg = "true";
defparam \Regfile|regs[17][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
fiftyfivenm_lcell_comb \Regfile|Decoder0~163 (
// Equation(s):
// \Regfile|Decoder0~163_combout  = (!\mux_dest_reg|saida[2]~1_combout  & ((\uc|Decoder0~6_combout  & ((\Imem|memoria_ROM~119_combout ))) # (!\uc|Decoder0~6_combout  & (\Imem|memoria_ROM~31_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\mux_dest_reg|saida[2]~1_combout ),
	.datac(\Imem|memoria_ROM~119_combout ),
	.datad(\uc|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~163_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~163 .lut_mask = 16'h3022;
defparam \Regfile|Decoder0~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N6
fiftyfivenm_lcell_comb \Regfile|Decoder0~141 (
// Equation(s):
// \Regfile|Decoder0~141_combout  = (\Regfile|Decoder0~163_combout  & (\mux_dest_reg|saida[4]~2_combout  & (\Regfile|Decoder0~140_combout  & !\mux_dest_reg|saida[1]~3_combout )))

	.dataa(\Regfile|Decoder0~163_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\Regfile|Decoder0~140_combout ),
	.datad(\mux_dest_reg|saida[1]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~141_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~141 .lut_mask = 16'h0080;
defparam \Regfile|Decoder0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N29
dffeas \Regfile|regs[25][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][31] .is_wysiwyg = "true";
defparam \Regfile|regs[25][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~22 (
// Equation(s):
// \Regfile|ReadData2[31]~22_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[25][31]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[17][31]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[17][31]~q ),
	.datac(\Regfile|regs[25][31]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~22 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~23 (
// Equation(s):
// \Regfile|ReadData2[31]~23_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[31]~22_combout  & ((\Regfile|regs[29][31]~q ))) # (!\Regfile|ReadData2[31]~22_combout  & (\Regfile|regs[21][31]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[31]~22_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[21][31]~q ),
	.datac(\Regfile|regs[29][31]~q ),
	.datad(\Regfile|ReadData2[31]~22_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~23 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N30
fiftyfivenm_lcell_comb \Regfile|Decoder0~149 (
// Equation(s):
// \Regfile|Decoder0~149_combout  = (\Regfile|Decoder0~143_combout  & (\mux_dest_reg|saida[2]~1_combout  & (!\mux_dest_reg|saida[0]~0_combout  & \mux_dest_reg|saida[4]~2_combout )))

	.dataa(\Regfile|Decoder0~143_combout ),
	.datab(\mux_dest_reg|saida[2]~1_combout ),
	.datac(\mux_dest_reg|saida[0]~0_combout ),
	.datad(\mux_dest_reg|saida[4]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~149_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~149 .lut_mask = 16'h0800;
defparam \Regfile|Decoder0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N3
dffeas \Regfile|regs[20][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][31] .is_wysiwyg = "true";
defparam \Regfile|regs[20][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
fiftyfivenm_lcell_comb \Regfile|Decoder0~151 (
// Equation(s):
// \Regfile|Decoder0~151_combout  = (!\mux_dest_reg|saida[0]~0_combout  & (!\mux_dest_reg|saida[2]~1_combout  & (\Regfile|Decoder0~143_combout  & \mux_dest_reg|saida[4]~2_combout )))

	.dataa(\mux_dest_reg|saida[0]~0_combout ),
	.datab(\mux_dest_reg|saida[2]~1_combout ),
	.datac(\Regfile|Decoder0~143_combout ),
	.datad(\mux_dest_reg|saida[4]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~151_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~151 .lut_mask = 16'h1000;
defparam \Regfile|Decoder0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N29
dffeas \Regfile|regs[16][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][31] .is_wysiwyg = "true";
defparam \Regfile|regs[16][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~26 (
// Equation(s):
// \Regfile|ReadData2[31]~26_combout  = (\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout ) # ((\Regfile|regs[20][31]~q )))) # (!\Imem|memoria_ROM~44_combout  & (!\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[16][31]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[20][31]~q ),
	.datad(\Regfile|regs[16][31]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~26 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData2[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
fiftyfivenm_lcell_comb \Regfile|Decoder0~166 (
// Equation(s):
// \Regfile|Decoder0~166_combout  = (!\mux_dest_reg|saida[0]~0_combout  & ((\uc|Decoder0~6_combout  & ((\Imem|memoria_ROM~110_combout ))) # (!\uc|Decoder0~6_combout  & (\Imem|memoria_ROM~44_combout ))))

	.dataa(\mux_dest_reg|saida[0]~0_combout ),
	.datab(\uc|Decoder0~6_combout ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Imem|memoria_ROM~110_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~166_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~166 .lut_mask = 16'h5410;
defparam \Regfile|Decoder0~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N18
fiftyfivenm_lcell_comb \Regfile|Decoder0~152 (
// Equation(s):
// \Regfile|Decoder0~152_combout  = (\Regfile|Decoder0~140_combout  & (\mux_dest_reg|saida[4]~2_combout  & (\Regfile|Decoder0~166_combout  & !\mux_dest_reg|saida[1]~3_combout )))

	.dataa(\Regfile|Decoder0~140_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\Regfile|Decoder0~166_combout ),
	.datad(\mux_dest_reg|saida[1]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~152_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~152 .lut_mask = 16'h0080;
defparam \Regfile|Decoder0~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N15
dffeas \Regfile|regs[28][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][31] .is_wysiwyg = "true";
defparam \Regfile|regs[28][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~27 (
// Equation(s):
// \Regfile|ReadData2[31]~27_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[31]~26_combout  & ((\Regfile|regs[28][31]~q ))) # (!\Regfile|ReadData2[31]~26_combout  & (\Regfile|regs[24][31]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|ReadData2[31]~26_combout ))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|ReadData2[31]~26_combout ),
	.datac(\Regfile|regs[24][31]~q ),
	.datad(\Regfile|regs[28][31]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~27 .lut_mask = 16'hEC64;
defparam \Regfile|ReadData2[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N20
fiftyfivenm_lcell_comb \Regfile|Decoder0~31 (
// Equation(s):
// \Regfile|Decoder0~31_combout  = (!\pc|PC [4] & (\pc|PC [7] & !\pc|PC [5]))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [7]),
	.datac(gnd),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~31 .lut_mask = 16'h0044;
defparam \Regfile|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N28
fiftyfivenm_lcell_comb \Regfile|Decoder0~168 (
// Equation(s):
// \Regfile|Decoder0~168_combout  = (\pc|PC [2] & (!\pc|PC [6] & (\Regfile|Decoder0~31_combout  & \pc|PC [3])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [6]),
	.datac(\Regfile|Decoder0~31_combout ),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~168_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~168 .lut_mask = 16'h2000;
defparam \Regfile|Decoder0~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N25
dffeas \Regfile|regs[18][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][31] .is_wysiwyg = "true";
defparam \Regfile|regs[18][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N16
fiftyfivenm_lcell_comb \Regfile|Decoder0~19 (
// Equation(s):
// \Regfile|Decoder0~19_combout  = (\pc|PC [4] & (!\pc|PC [7] & \pc|PC [5]))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [7]),
	.datac(gnd),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~19 .lut_mask = 16'h2200;
defparam \Regfile|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N2
fiftyfivenm_lcell_comb \Regfile|Decoder0~167 (
// Equation(s):
// \Regfile|Decoder0~167_combout  = (\pc|PC [3] & (\Regfile|Decoder0~19_combout  & (\pc|PC [6] & \pc|PC [2])))

	.dataa(\pc|PC [3]),
	.datab(\Regfile|Decoder0~19_combout ),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~167_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~167 .lut_mask = 16'h8000;
defparam \Regfile|Decoder0~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N23
dffeas \Regfile|regs[22][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][31] .is_wysiwyg = "true";
defparam \Regfile|regs[22][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~24 (
// Equation(s):
// \Regfile|ReadData2[31]~24_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[22][31]~q ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|regs[18][31]~q ))))

	.dataa(\Regfile|regs[18][31]~q ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[22][31]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~24 .lut_mask = 16'hFC22;
defparam \Regfile|ReadData2[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N2
fiftyfivenm_lcell_comb \Regfile|Decoder0~148 (
// Equation(s):
// \Regfile|Decoder0~148_combout  = (\Regfile|Decoder0~166_combout  & (\mux_dest_reg|saida[1]~3_combout  & (\mux_dest_reg|saida[4]~2_combout  & \Regfile|Decoder0~140_combout )))

	.dataa(\Regfile|Decoder0~166_combout ),
	.datab(\mux_dest_reg|saida[1]~3_combout ),
	.datac(\mux_dest_reg|saida[4]~2_combout ),
	.datad(\Regfile|Decoder0~140_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~148_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~148 .lut_mask = 16'h8000;
defparam \Regfile|Decoder0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N11
dffeas \Regfile|regs[30][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][31] .is_wysiwyg = "true";
defparam \Regfile|regs[30][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
fiftyfivenm_lcell_comb \Regfile|Decoder0~165 (
// Equation(s):
// \Regfile|Decoder0~165_combout  = (!\mux_dest_reg|saida[0]~0_combout  & ((\uc|Decoder0~6_combout  & ((!\Imem|memoria_ROM~110_combout ))) # (!\uc|Decoder0~6_combout  & (!\Imem|memoria_ROM~44_combout ))))

	.dataa(\mux_dest_reg|saida[0]~0_combout ),
	.datab(\uc|Decoder0~6_combout ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Imem|memoria_ROM~110_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~165_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~165 .lut_mask = 16'h0145;
defparam \Regfile|Decoder0~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N8
fiftyfivenm_lcell_comb \Regfile|Decoder0~147 (
// Equation(s):
// \Regfile|Decoder0~147_combout  = (\Regfile|Decoder0~140_combout  & (\mux_dest_reg|saida[4]~2_combout  & (\Regfile|Decoder0~165_combout  & \mux_dest_reg|saida[1]~3_combout )))

	.dataa(\Regfile|Decoder0~140_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\Regfile|Decoder0~165_combout ),
	.datad(\mux_dest_reg|saida[1]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~147_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~147 .lut_mask = 16'h8000;
defparam \Regfile|Decoder0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N29
dffeas \Regfile|regs[26][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][31] .is_wysiwyg = "true";
defparam \Regfile|regs[26][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~25 (
// Equation(s):
// \Regfile|ReadData2[31]~25_combout  = (\Regfile|ReadData2[31]~24_combout  & ((\Regfile|regs[30][31]~q ) # ((!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[31]~24_combout  & (((\Regfile|regs[26][31]~q  & \Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|ReadData2[31]~24_combout ),
	.datab(\Regfile|regs[30][31]~q ),
	.datac(\Regfile|regs[26][31]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~25 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~28 (
// Equation(s):
// \Regfile|ReadData2[31]~28_combout  = (\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout ) # ((\Regfile|ReadData2[31]~25_combout )))) # (!\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & (\Regfile|ReadData2[31]~27_combout )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[31]~27_combout ),
	.datad(\Regfile|ReadData2[31]~25_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~28 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N20
fiftyfivenm_lcell_comb \Regfile|Decoder0~154 (
// Equation(s):
// \Regfile|Decoder0~154_combout  = (\Regfile|Decoder0~140_combout  & (\mux_dest_reg|saida[4]~2_combout  & (\Regfile|Decoder0~164_combout  & \mux_dest_reg|saida[1]~3_combout )))

	.dataa(\Regfile|Decoder0~140_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\Regfile|Decoder0~164_combout ),
	.datad(\mux_dest_reg|saida[1]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~154_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~154 .lut_mask = 16'h8000;
defparam \Regfile|Decoder0~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N19
dffeas \Regfile|regs[31][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][31] .is_wysiwyg = "true";
defparam \Regfile|regs[31][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N14
fiftyfivenm_lcell_comb \Regfile|Decoder0~170 (
// Equation(s):
// \Regfile|Decoder0~170_combout  = (!\pc|PC [2] & (!\pc|PC [6] & (\Regfile|Decoder0~31_combout  & !\pc|PC [3])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [6]),
	.datac(\Regfile|Decoder0~31_combout ),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~170_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~170 .lut_mask = 16'h0010;
defparam \Regfile|Decoder0~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N29
dffeas \Regfile|regs[23][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][31] .is_wysiwyg = "true";
defparam \Regfile|regs[23][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N14
fiftyfivenm_lcell_comb \Regfile|Decoder0~43 (
// Equation(s):
// \Regfile|Decoder0~43_combout  = (!\pc|PC [5] & (\pc|PC [4] & !\pc|PC [6]))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Regfile|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~43 .lut_mask = 16'h0404;
defparam \Regfile|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N20
fiftyfivenm_lcell_comb \Regfile|Decoder0~169 (
// Equation(s):
// \Regfile|Decoder0~169_combout  = (!\pc|PC [3] & (\Regfile|Decoder0~43_combout  & (\pc|PC [7] & !\pc|PC [2])))

	.dataa(\pc|PC [3]),
	.datab(\Regfile|Decoder0~43_combout ),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~169_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~169 .lut_mask = 16'h0040;
defparam \Regfile|Decoder0~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N25
dffeas \Regfile|regs[19][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][31] .is_wysiwyg = "true";
defparam \Regfile|regs[19][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
fiftyfivenm_lcell_comb \Regfile|Decoder0~153 (
// Equation(s):
// \Regfile|Decoder0~153_combout  = (\Regfile|Decoder0~140_combout  & (\mux_dest_reg|saida[4]~2_combout  & (\Regfile|Decoder0~163_combout  & \mux_dest_reg|saida[1]~3_combout )))

	.dataa(\Regfile|Decoder0~140_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\Regfile|Decoder0~163_combout ),
	.datad(\mux_dest_reg|saida[1]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~153_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~153 .lut_mask = 16'h8000;
defparam \Regfile|Decoder0~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y1_N29
dffeas \Regfile|regs[27][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][31] .is_wysiwyg = "true";
defparam \Regfile|regs[27][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~29 (
// Equation(s):
// \Regfile|ReadData2[31]~29_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[27][31]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[19][31]~q ))))

	.dataa(\Regfile|regs[19][31]~q ),
	.datab(\Regfile|regs[27][31]~q ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~29 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData2[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~30 (
// Equation(s):
// \Regfile|ReadData2[31]~30_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[31]~29_combout  & (\Regfile|regs[31][31]~q )) # (!\Regfile|ReadData2[31]~29_combout  & ((\Regfile|regs[23][31]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[31]~29_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[31][31]~q ),
	.datac(\Regfile|regs[23][31]~q ),
	.datad(\Regfile|ReadData2[31]~29_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~30 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~31 (
// Equation(s):
// \Regfile|ReadData2[31]~31_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[31]~28_combout  & ((\Regfile|ReadData2[31]~30_combout ))) # (!\Regfile|ReadData2[31]~28_combout  & (\Regfile|ReadData2[31]~23_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[31]~28_combout ))))

	.dataa(\Regfile|ReadData2[31]~23_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[31]~28_combout ),
	.datad(\Regfile|ReadData2[31]~30_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~31 .lut_mask = 16'hF838;
defparam \Regfile|ReadData2[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
fiftyfivenm_lcell_comb \Regfile|Equal2~1 (
// Equation(s):
// \Regfile|Equal2~1_combout  = (!\Imem|memoria_ROM~44_combout  & \Regfile|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Regfile|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Regfile|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Equal2~1 .lut_mask = 16'h0F00;
defparam \Regfile|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N24
fiftyfivenm_lcell_comb \Regfile|regs[14][31]~feeder (
// Equation(s):
// \Regfile|regs[14][31]~feeder_combout  = \mux_valor_write_data|saida[31]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[31]~1_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[14][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[14][31]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[14][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N30
fiftyfivenm_lcell_comb \Regfile|Decoder0~173 (
// Equation(s):
// \Regfile|Decoder0~173_combout  = (!\pc|PC [3] & (\Regfile|Decoder0~19_combout  & (!\pc|PC [6] & !\pc|PC [2])))

	.dataa(\pc|PC [3]),
	.datab(\Regfile|Decoder0~19_combout ),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~173_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~173 .lut_mask = 16'h0004;
defparam \Regfile|Decoder0~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N25
dffeas \Regfile|regs[14][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[14][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][31] .is_wysiwyg = "true";
defparam \Regfile|regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N6
fiftyfivenm_lcell_comb \Regfile|regs[12][31]~feeder (
// Equation(s):
// \Regfile|regs[12][31]~feeder_combout  = \mux_valor_write_data|saida[31]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[31]~1_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[12][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[12][31]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[12][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N0
fiftyfivenm_lcell_comb \Regfile|Decoder0~131 (
// Equation(s):
// \Regfile|Decoder0~131_combout  = (!\pc|PC [6] & (\pc|PC [4] $ (!\pc|PC [7])))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [6]),
	.datac(gnd),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~131_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~131 .lut_mask = 16'h2211;
defparam \Regfile|Decoder0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N6
fiftyfivenm_lcell_comb \Regfile|Decoder0~176 (
// Equation(s):
// \Regfile|Decoder0~176_combout  = (\Regfile|Decoder0~131_combout  & (!\pc|PC [2] & (\pc|PC [3] & \pc|PC [5])))

	.dataa(\Regfile|Decoder0~131_combout ),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~176_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~176 .lut_mask = 16'h2000;
defparam \Regfile|Decoder0~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N7
dffeas \Regfile|regs[12][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[12][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][31] .is_wysiwyg = "true";
defparam \Regfile|regs[12][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N16
fiftyfivenm_lcell_comb \Regfile|Decoder0~100 (
// Equation(s):
// \Regfile|Decoder0~100_combout  = (\pc|PC [5] & (!\pc|PC [6] & !\pc|PC [4]))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [6]),
	.datac(gnd),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~100_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~100 .lut_mask = 16'h0022;
defparam \Regfile|Decoder0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N8
fiftyfivenm_lcell_comb \Regfile|Decoder0~174 (
// Equation(s):
// \Regfile|Decoder0~174_combout  = (\pc|PC [3] & (!\pc|PC [7] & (\Regfile|Decoder0~100_combout  & \pc|PC [2])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\Regfile|Decoder0~100_combout ),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~174_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~174 .lut_mask = 16'h2000;
defparam \Regfile|Decoder0~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \Regfile|regs[13][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][31] .is_wysiwyg = "true";
defparam \Regfile|regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~39 (
// Equation(s):
// \Regfile|ReadData2[31]~39_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[13][31]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[12][31]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[12][31]~q ),
	.datac(\Regfile|regs[13][31]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~39 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[31]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
fiftyfivenm_lcell_comb \Regfile|Decoder0~162 (
// Equation(s):
// \Regfile|Decoder0~162_combout  = (\Regfile|Decoder0~140_combout  & (!\mux_dest_reg|saida[4]~2_combout  & (\Regfile|Decoder0~164_combout  & \mux_dest_reg|saida[1]~3_combout )))

	.dataa(\Regfile|Decoder0~140_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\Regfile|Decoder0~164_combout ),
	.datad(\mux_dest_reg|saida[1]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~162_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~162 .lut_mask = 16'h2000;
defparam \Regfile|Decoder0~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \Regfile|regs[15][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][31] .is_wysiwyg = "true";
defparam \Regfile|regs[15][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~40 (
// Equation(s):
// \Regfile|ReadData2[31]~40_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[31]~39_combout  & ((\Regfile|regs[15][31]~q ))) # (!\Regfile|ReadData2[31]~39_combout  & (\Regfile|regs[14][31]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[31]~39_combout ))))

	.dataa(\Regfile|regs[14][31]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|ReadData2[31]~39_combout ),
	.datad(\Regfile|regs[15][31]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~40 .lut_mask = 16'hF838;
defparam \Regfile|ReadData2[31]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N12
fiftyfivenm_lcell_comb \Regfile|regs[7][31]~feeder (
// Equation(s):
// \Regfile|regs[7][31]~feeder_combout  = \mux_valor_write_data|saida[31]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[31]~1_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[7][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[7][31]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[7][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N4
fiftyfivenm_lcell_comb \Regfile|Decoder0~159 (
// Equation(s):
// \Regfile|Decoder0~159_combout  = (\Regfile|Decoder0~142_combout  & (!\mux_dest_reg|saida[4]~2_combout  & (\Regfile|Decoder0~164_combout  & \mux_dest_reg|saida[1]~3_combout )))

	.dataa(\Regfile|Decoder0~142_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\Regfile|Decoder0~164_combout ),
	.datad(\mux_dest_reg|saida[1]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~159_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~159 .lut_mask = 16'h2000;
defparam \Regfile|Decoder0~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N13
dffeas \Regfile|regs[7][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[7][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][31] .is_wysiwyg = "true";
defparam \Regfile|regs[7][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
fiftyfivenm_lcell_comb \Regfile|Decoder0~156 (
// Equation(s):
// \Regfile|Decoder0~156_combout  = (\Regfile|Decoder0~166_combout  & (\mux_dest_reg|saida[1]~3_combout  & (!\mux_dest_reg|saida[4]~2_combout  & \Regfile|Decoder0~142_combout )))

	.dataa(\Regfile|Decoder0~166_combout ),
	.datab(\mux_dest_reg|saida[1]~3_combout ),
	.datac(\mux_dest_reg|saida[4]~2_combout ),
	.datad(\Regfile|Decoder0~142_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~156_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~156 .lut_mask = 16'h0800;
defparam \Regfile|Decoder0~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y7_N21
dffeas \Regfile|regs[6][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][31] .is_wysiwyg = "true";
defparam \Regfile|regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N2
fiftyfivenm_lcell_comb \Regfile|Decoder0~158 (
// Equation(s):
// \Regfile|Decoder0~158_combout  = (\Regfile|Decoder0~143_combout  & (\mux_dest_reg|saida[2]~1_combout  & (!\mux_dest_reg|saida[0]~0_combout  & !\mux_dest_reg|saida[4]~2_combout )))

	.dataa(\Regfile|Decoder0~143_combout ),
	.datab(\mux_dest_reg|saida[2]~1_combout ),
	.datac(\mux_dest_reg|saida[0]~0_combout ),
	.datad(\mux_dest_reg|saida[4]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~158_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~158 .lut_mask = 16'h0008;
defparam \Regfile|Decoder0~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y7_N19
dffeas \Regfile|regs[4][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][31] .is_wysiwyg = "true";
defparam \Regfile|regs[4][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N4
fiftyfivenm_lcell_comb \Regfile|regs[5][31]~feeder (
// Equation(s):
// \Regfile|regs[5][31]~feeder_combout  = \mux_valor_write_data|saida[31]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[31]~1_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[5][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[5][31]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[5][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N24
fiftyfivenm_lcell_comb \Regfile|Decoder0~157 (
// Equation(s):
// \Regfile|Decoder0~157_combout  = (\Regfile|Decoder0~143_combout  & (\mux_dest_reg|saida[2]~1_combout  & (\mux_dest_reg|saida[0]~0_combout  & !\mux_dest_reg|saida[4]~2_combout )))

	.dataa(\Regfile|Decoder0~143_combout ),
	.datab(\mux_dest_reg|saida[2]~1_combout ),
	.datac(\mux_dest_reg|saida[0]~0_combout ),
	.datad(\mux_dest_reg|saida[4]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~157_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~157 .lut_mask = 16'h0080;
defparam \Regfile|Decoder0~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N5
dffeas \Regfile|regs[5][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][31] .is_wysiwyg = "true";
defparam \Regfile|regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~32 (
// Equation(s):
// \Regfile|ReadData2[31]~32_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[5][31]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[4][31]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[4][31]~q ),
	.datab(\Regfile|regs[5][31]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~32 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData2[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~33 (
// Equation(s):
// \Regfile|ReadData2[31]~33_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[31]~32_combout  & (\Regfile|regs[7][31]~q )) # (!\Regfile|ReadData2[31]~32_combout  & ((\Regfile|regs[6][31]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[31]~32_combout ))))

	.dataa(\Regfile|regs[7][31]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[6][31]~q ),
	.datad(\Regfile|ReadData2[31]~32_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~33 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N8
fiftyfivenm_lcell_comb \Regfile|regs[1][31]~feeder (
// Equation(s):
// \Regfile|regs[1][31]~feeder_combout  = \mux_valor_write_data|saida[31]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[31]~1_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[1][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[1][31]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[1][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N28
fiftyfivenm_lcell_comb \Regfile|Decoder0~79 (
// Equation(s):
// \Regfile|Decoder0~79_combout  = (!\pc|PC [4] & !\pc|PC [6])

	.dataa(gnd),
	.datab(\pc|PC [4]),
	.datac(gnd),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~79_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~79 .lut_mask = 16'h0033;
defparam \Regfile|Decoder0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N20
fiftyfivenm_lcell_comb \Regfile|Decoder0~172 (
// Equation(s):
// \Regfile|Decoder0~172_combout  = (!\pc|PC [7] & (!\pc|PC [5] & (!\pc|PC [3] & \Regfile|Decoder0~79_combout )))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\Regfile|Decoder0~79_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~172_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~172 .lut_mask = 16'h0100;
defparam \Regfile|Decoder0~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N9
dffeas \Regfile|regs[1][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[1][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][31] .is_wysiwyg = "true";
defparam \Regfile|regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N24
fiftyfivenm_lcell_comb \Regfile|regs[3][31]~feeder (
// Equation(s):
// \Regfile|regs[3][31]~feeder_combout  = \mux_valor_write_data|saida[31]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[31]~1_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[3][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[3][31]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[3][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N22
fiftyfivenm_lcell_comb \Regfile|Decoder0~160 (
// Equation(s):
// \Regfile|Decoder0~160_combout  = (\Regfile|Decoder0~142_combout  & (!\mux_dest_reg|saida[4]~2_combout  & (\Regfile|Decoder0~163_combout  & \mux_dest_reg|saida[1]~3_combout )))

	.dataa(\Regfile|Decoder0~142_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\Regfile|Decoder0~163_combout ),
	.datad(\mux_dest_reg|saida[1]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~160_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~160 .lut_mask = 16'h2000;
defparam \Regfile|Decoder0~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N25
dffeas \Regfile|regs[3][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[3][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][31] .is_wysiwyg = "true";
defparam \Regfile|regs[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~36 (
// Equation(s):
// \Regfile|ReadData2[31]~36_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[3][31]~q ))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[1][31]~q ))))

	.dataa(\Regfile|regs[1][31]~q ),
	.datab(\Regfile|regs[3][31]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~36 .lut_mask = 16'hC0A0;
defparam \Regfile|ReadData2[31]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N22
fiftyfivenm_lcell_comb \Regfile|regs[2][31]~feeder (
// Equation(s):
// \Regfile|regs[2][31]~feeder_combout  = \mux_valor_write_data|saida[31]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[31]~1_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[2][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[2][31]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[2][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
fiftyfivenm_lcell_comb \Regfile|Decoder0~161 (
// Equation(s):
// \Regfile|Decoder0~161_combout  = (\Regfile|Decoder0~142_combout  & (!\mux_dest_reg|saida[4]~2_combout  & (\Regfile|Decoder0~165_combout  & \mux_dest_reg|saida[1]~3_combout )))

	.dataa(\Regfile|Decoder0~142_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\Regfile|Decoder0~165_combout ),
	.datad(\mux_dest_reg|saida[1]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~161_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~161 .lut_mask = 16'h2000;
defparam \Regfile|Decoder0~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N23
dffeas \Regfile|regs[2][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[2][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][31] .is_wysiwyg = "true";
defparam \Regfile|regs[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~37 (
// Equation(s):
// \Regfile|ReadData2[31]~37_combout  = (\Regfile|ReadData2[31]~36_combout ) # ((!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[2][31]~q  & \Imem|memoria_ROM~35_combout )))

	.dataa(\Regfile|ReadData2[31]~36_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[2][31]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~37 .lut_mask = 16'hBAAA;
defparam \Regfile|ReadData2[31]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N28
fiftyfivenm_lcell_comb \Regfile|Decoder0~119 (
// Equation(s):
// \Regfile|Decoder0~119_combout  = (!\pc|PC [4] & (\pc|PC [3] $ (!\pc|PC [7])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [4]),
	.datac(gnd),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~119_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~119 .lut_mask = 16'h2211;
defparam \Regfile|Decoder0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N12
fiftyfivenm_lcell_comb \Regfile|Decoder0~175 (
// Equation(s):
// \Regfile|Decoder0~175_combout  = (!\pc|PC [6] & (\pc|PC [2] & (\pc|PC [5] & \Regfile|Decoder0~119_combout )))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [5]),
	.datad(\Regfile|Decoder0~119_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~175_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~175 .lut_mask = 16'h4000;
defparam \Regfile|Decoder0~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N31
dffeas \Regfile|regs[11][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][31] .is_wysiwyg = "true";
defparam \Regfile|regs[11][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
fiftyfivenm_lcell_comb \Regfile|regs[10][31]~feeder (
// Equation(s):
// \Regfile|regs[10][31]~feeder_combout  = \mux_valor_write_data|saida[31]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[31]~1_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[10][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[10][31]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[10][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N26
fiftyfivenm_lcell_comb \Regfile|Decoder0~67 (
// Equation(s):
// \Regfile|Decoder0~67_combout  = (\pc|PC [5] & (!\pc|PC [4] & !\pc|PC [7]))

	.dataa(gnd),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~67_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~67 .lut_mask = 16'h000C;
defparam \Regfile|Decoder0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N8
fiftyfivenm_lcell_comb \Regfile|Decoder0~171 (
// Equation(s):
// \Regfile|Decoder0~171_combout  = (!\pc|PC [3] & (!\pc|PC [6] & (\Regfile|Decoder0~67_combout  & !\pc|PC [2])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [6]),
	.datac(\Regfile|Decoder0~67_combout ),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~171_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~171 .lut_mask = 16'h0010;
defparam \Regfile|Decoder0~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N27
dffeas \Regfile|regs[10][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[10][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][31] .is_wysiwyg = "true";
defparam \Regfile|regs[10][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N14
fiftyfivenm_lcell_comb \Regfile|Decoder0~155 (
// Equation(s):
// \Regfile|Decoder0~155_combout  = (\Regfile|Decoder0~140_combout  & (!\mux_dest_reg|saida[4]~2_combout  & (\Regfile|Decoder0~165_combout  & !\mux_dest_reg|saida[1]~3_combout )))

	.dataa(\Regfile|Decoder0~140_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\Regfile|Decoder0~165_combout ),
	.datad(\mux_dest_reg|saida[1]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~155_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~155 .lut_mask = 16'h0020;
defparam \Regfile|Decoder0~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N21
dffeas \Regfile|regs[8][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][31] .is_wysiwyg = "true";
defparam \Regfile|regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~34 (
// Equation(s):
// \Regfile|ReadData2[31]~34_combout  = (\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout ) # ((\Regfile|regs[10][31]~q )))) # (!\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[8][31]~q ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[10][31]~q ),
	.datad(\Regfile|regs[8][31]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~34 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData2[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
fiftyfivenm_lcell_comb \Regfile|regs[9][31]~feeder (
// Equation(s):
// \Regfile|regs[9][31]~feeder_combout  = \mux_valor_write_data|saida[31]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[31]~1_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[9][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[9][31]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[9][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
fiftyfivenm_lcell_comb \Regfile|Decoder0~177 (
// Equation(s):
// \Regfile|Decoder0~177_combout  = (\pc|PC [2] & (\pc|PC [4] & (\pc|PC [3] $ (\pc|PC [5])))) # (!\pc|PC [2] & (\pc|PC [3] & (!\pc|PC [4] & \pc|PC [5])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~177_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~177 .lut_mask = 16'h2480;
defparam \Regfile|Decoder0~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N30
fiftyfivenm_lcell_comb \Regfile|Decoder0~178 (
// Equation(s):
// \Regfile|Decoder0~178_combout  = (!\pc|PC [6] & (\Regfile|Decoder0~177_combout  & (\pc|PC [7] $ (!\pc|PC [5]))))

	.dataa(\pc|PC [6]),
	.datab(\Regfile|Decoder0~177_combout ),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\Regfile|Decoder0~178_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~178 .lut_mask = 16'h4004;
defparam \Regfile|Decoder0~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N21
dffeas \Regfile|regs[9][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[9][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][31] .is_wysiwyg = "true";
defparam \Regfile|regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~35 (
// Equation(s):
// \Regfile|ReadData2[31]~35_combout  = (\Regfile|ReadData2[31]~34_combout  & ((\Regfile|regs[11][31]~q ) # ((!\Imem|memoria_ROM~31_combout )))) # (!\Regfile|ReadData2[31]~34_combout  & (((\Imem|memoria_ROM~31_combout  & \Regfile|regs[9][31]~q ))))

	.dataa(\Regfile|regs[11][31]~q ),
	.datab(\Regfile|ReadData2[31]~34_combout ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|regs[9][31]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~35 .lut_mask = 16'hBC8C;
defparam \Regfile|ReadData2[31]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~38 (
// Equation(s):
// \Regfile|ReadData2[31]~38_combout  = (\Imem|memoria_ROM~44_combout  & (\Imem|memoria_ROM~41_combout )) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[31]~35_combout ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|ReadData2[31]~37_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|ReadData2[31]~37_combout ),
	.datad(\Regfile|ReadData2[31]~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~38 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[31]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~41 (
// Equation(s):
// \Regfile|ReadData2[31]~41_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[31]~38_combout  & (\Regfile|ReadData2[31]~40_combout )) # (!\Regfile|ReadData2[31]~38_combout  & ((\Regfile|ReadData2[31]~33_combout ))))) # 
// (!\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[31]~38_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|ReadData2[31]~40_combout ),
	.datac(\Regfile|ReadData2[31]~33_combout ),
	.datad(\Regfile|ReadData2[31]~38_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~41 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[31]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[31]~42 (
// Equation(s):
// \Regfile|ReadData2[31]~42_combout  = (!\Regfile|Equal2~1_combout  & ((\Imem|memoria_ROM~49_combout  & (\Regfile|ReadData2[31]~31_combout )) # (!\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[31]~41_combout )))))

	.dataa(\Regfile|ReadData2[31]~31_combout ),
	.datab(\Regfile|Equal2~1_combout ),
	.datac(\Imem|memoria_ROM~49_combout ),
	.datad(\Regfile|ReadData2[31]~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[31]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[31]~42 .lut_mask = 16'h2320;
defparam \Regfile|ReadData2[31]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
fiftyfivenm_lcell_comb \D_mem|mem~1679 (
// Equation(s):
// \D_mem|mem~1679_combout  = (!\ula|Mux30~12_combout  & (\ula|Mux28~combout  & (\ula|Mux29~combout  & \ula|Mux31~10_combout )))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\ula|Mux29~combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1679_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1679 .lut_mask = 16'h4000;
defparam \D_mem|mem~1679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
fiftyfivenm_lcell_comb \D_mem|mem~1680 (
// Equation(s):
// \D_mem|mem~1680_combout  = (\D_mem|mem~1665_combout  & (\D_mem|mem~1679_combout  & (\cabo_and_out~8_combout  & \ula|Mux27~16_combout )))

	.dataa(\D_mem|mem~1665_combout ),
	.datab(\D_mem|mem~1679_combout ),
	.datac(\cabo_and_out~8_combout ),
	.datad(\ula|Mux27~16_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1680_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1680 .lut_mask = 16'h8000;
defparam \D_mem|mem~1680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \D_mem|mem~959 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~959 .is_wysiwyg = "true";
defparam \D_mem|mem~959 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
fiftyfivenm_lcell_comb \D_mem|mem~1676 (
// Equation(s):
// \D_mem|mem~1676_combout  = (\ula|Mux27~16_combout  & (\D_mem|mem~1665_combout  & (\D_mem|mem~1675_combout  & \cabo_and_out~8_combout )))

	.dataa(\ula|Mux27~16_combout ),
	.datab(\D_mem|mem~1665_combout ),
	.datac(\D_mem|mem~1675_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1676_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1676 .lut_mask = 16'h8000;
defparam \D_mem|mem~1676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N15
dffeas \D_mem|mem~703 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~703 .is_wysiwyg = "true";
defparam \D_mem|mem~703 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
fiftyfivenm_lcell_comb \D_mem|mem~831feeder (
// Equation(s):
// \D_mem|mem~831feeder_combout  = \Regfile|ReadData2[31]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[31]~42_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~831feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~831feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~831feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N0
fiftyfivenm_lcell_comb \D_mem|mem~1673 (
// Equation(s):
// \D_mem|mem~1673_combout  = (!\ula|Mux29~combout  & (!\ula|Mux30~12_combout  & (\ula|Mux31~10_combout  & \ula|Mux28~combout )))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\ula|Mux31~10_combout ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1673_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1673 .lut_mask = 16'h1000;
defparam \D_mem|mem~1673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N30
fiftyfivenm_lcell_comb \D_mem|mem~1674 (
// Equation(s):
// \D_mem|mem~1674_combout  = (\D_mem|mem~1665_combout  & (\D_mem|mem~1673_combout  & (\ula|Mux27~16_combout  & \cabo_and_out~8_combout )))

	.dataa(\D_mem|mem~1665_combout ),
	.datab(\D_mem|mem~1673_combout ),
	.datac(\ula|Mux27~16_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1674_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1674 .lut_mask = 16'h8000;
defparam \D_mem|mem~1674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \D_mem|mem~831 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~831feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~831 .is_wysiwyg = "true";
defparam \D_mem|mem~831 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
fiftyfivenm_lcell_comb \D_mem|mem~1677 (
// Equation(s):
// \D_mem|mem~1677_combout  = (!\ula|Mux30~12_combout  & (!\ula|Mux28~combout  & (\ula|Mux31~10_combout  & !\ula|Mux29~combout )))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\ula|Mux31~10_combout ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1677_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1677 .lut_mask = 16'h0010;
defparam \D_mem|mem~1677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
fiftyfivenm_lcell_comb \D_mem|mem~1678 (
// Equation(s):
// \D_mem|mem~1678_combout  = (\D_mem|mem~1677_combout  & (\D_mem|mem~1665_combout  & (\ula|Mux27~16_combout  & \cabo_and_out~8_combout )))

	.dataa(\D_mem|mem~1677_combout ),
	.datab(\D_mem|mem~1665_combout ),
	.datac(\ula|Mux27~16_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1678_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1678 .lut_mask = 16'h8000;
defparam \D_mem|mem~1678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N25
dffeas \D_mem|mem~575 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~575 .is_wysiwyg = "true";
defparam \D_mem|mem~575 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
fiftyfivenm_lcell_comb \D_mem|mem~1644 (
// Equation(s):
// \D_mem|mem~1644_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~831_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~575_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~831_q ),
	.datac(\D_mem|mem~575_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1644_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1644 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
fiftyfivenm_lcell_comb \D_mem|mem~1645 (
// Equation(s):
// \D_mem|mem~1645_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1644_combout  & (\D_mem|mem~959_q )) # (!\D_mem|mem~1644_combout  & ((\D_mem|mem~703_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1644_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~959_q ),
	.datac(\D_mem|mem~703_q ),
	.datad(\D_mem|mem~1644_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1645_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1645 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
fiftyfivenm_lcell_comb \D_mem|mem~1691 (
// Equation(s):
// \D_mem|mem~1691_combout  = (!\ula|Mux28~combout  & (\ula|Mux31~10_combout  & (\ula|Mux30~12_combout  & \ula|Mux29~combout )))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1691_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1691 .lut_mask = 16'h4000;
defparam \D_mem|mem~1691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
fiftyfivenm_lcell_comb \D_mem|mem~1692 (
// Equation(s):
// \D_mem|mem~1692_combout  = (\ula|Mux27~16_combout  & (\D_mem|mem~1665_combout  & (\cabo_and_out~8_combout  & \D_mem|mem~1691_combout )))

	.dataa(\ula|Mux27~16_combout ),
	.datab(\D_mem|mem~1665_combout ),
	.datac(\cabo_and_out~8_combout ),
	.datad(\D_mem|mem~1691_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1692_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1692 .lut_mask = 16'h8000;
defparam \D_mem|mem~1692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N15
dffeas \D_mem|mem~767 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~767 .is_wysiwyg = "true";
defparam \D_mem|mem~767 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
fiftyfivenm_lcell_comb \D_mem|mem~1695 (
// Equation(s):
// \D_mem|mem~1695_combout  = (\ula|Mux29~combout  & (\ula|Mux31~10_combout  & (\ula|Mux30~12_combout  & \ula|Mux28~combout )))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1695_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1695 .lut_mask = 16'h8000;
defparam \D_mem|mem~1695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
fiftyfivenm_lcell_comb \D_mem|mem~1696 (
// Equation(s):
// \D_mem|mem~1696_combout  = (\D_mem|mem~1665_combout  & (\ula|Mux27~16_combout  & (\D_mem|mem~1695_combout  & \cabo_and_out~8_combout )))

	.dataa(\D_mem|mem~1665_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1695_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1696_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1696 .lut_mask = 16'h8000;
defparam \D_mem|mem~1696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \D_mem|mem~1023 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1023 .is_wysiwyg = "true";
defparam \D_mem|mem~1023 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
fiftyfivenm_lcell_comb \D_mem|mem~895feeder (
// Equation(s):
// \D_mem|mem~895feeder_combout  = \Regfile|ReadData2[31]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[31]~42_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~895feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~895feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~895feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
fiftyfivenm_lcell_comb \D_mem|mem~1689 (
// Equation(s):
// \D_mem|mem~1689_combout  = (!\ula|Mux29~combout  & (\ula|Mux31~10_combout  & (\ula|Mux30~12_combout  & \ula|Mux28~combout )))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1689_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1689 .lut_mask = 16'h4000;
defparam \D_mem|mem~1689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
fiftyfivenm_lcell_comb \D_mem|mem~1690 (
// Equation(s):
// \D_mem|mem~1690_combout  = (\D_mem|mem~1689_combout  & (\D_mem|mem~1665_combout  & (\cabo_and_out~8_combout  & \ula|Mux27~16_combout )))

	.dataa(\D_mem|mem~1689_combout ),
	.datab(\D_mem|mem~1665_combout ),
	.datac(\cabo_and_out~8_combout ),
	.datad(\ula|Mux27~16_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1690_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1690 .lut_mask = 16'h8000;
defparam \D_mem|mem~1690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \D_mem|mem~895 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~895feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~895 .is_wysiwyg = "true";
defparam \D_mem|mem~895 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
fiftyfivenm_lcell_comb \D_mem|mem~1693 (
// Equation(s):
// \D_mem|mem~1693_combout  = (!\ula|Mux29~combout  & (\ula|Mux30~12_combout  & (\ula|Mux31~10_combout  & !\ula|Mux28~combout )))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\ula|Mux31~10_combout ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1693_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1693 .lut_mask = 16'h0040;
defparam \D_mem|mem~1693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
fiftyfivenm_lcell_comb \D_mem|mem~1694 (
// Equation(s):
// \D_mem|mem~1694_combout  = (\D_mem|mem~1693_combout  & (\D_mem|mem~1665_combout  & (\ula|Mux27~16_combout  & \cabo_and_out~8_combout )))

	.dataa(\D_mem|mem~1693_combout ),
	.datab(\D_mem|mem~1665_combout ),
	.datac(\ula|Mux27~16_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1694_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1694 .lut_mask = 16'h8000;
defparam \D_mem|mem~1694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \D_mem|mem~639 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~639 .is_wysiwyg = "true";
defparam \D_mem|mem~639 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
fiftyfivenm_lcell_comb \D_mem|mem~1651 (
// Equation(s):
// \D_mem|mem~1651_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~895_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~639_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~895_q ),
	.datac(\D_mem|mem~639_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1651_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1651 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
fiftyfivenm_lcell_comb \D_mem|mem~1652 (
// Equation(s):
// \D_mem|mem~1652_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1651_combout  & ((\D_mem|mem~1023_q ))) # (!\D_mem|mem~1651_combout  & (\D_mem|mem~767_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1651_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~767_q ),
	.datac(\D_mem|mem~1023_q ),
	.datad(\D_mem|mem~1651_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1652_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1652 .lut_mask = 16'hF588;
defparam \D_mem|mem~1652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
fiftyfivenm_lcell_comb \D_mem|mem~1685 (
// Equation(s):
// \D_mem|mem~1685_combout  = (!\ula|Mux28~combout  & (!\ula|Mux31~10_combout  & (!\ula|Mux30~12_combout  & !\ula|Mux29~combout )))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1685_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1685 .lut_mask = 16'h0001;
defparam \D_mem|mem~1685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
fiftyfivenm_lcell_comb \D_mem|mem~1686 (
// Equation(s):
// \D_mem|mem~1686_combout  = (\D_mem|mem~1685_combout  & (\D_mem|mem~1665_combout  & (\cabo_and_out~8_combout  & \ula|Mux27~16_combout )))

	.dataa(\D_mem|mem~1685_combout ),
	.datab(\D_mem|mem~1665_combout ),
	.datac(\cabo_and_out~8_combout ),
	.datad(\ula|Mux27~16_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1686_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1686 .lut_mask = 16'h8000;
defparam \D_mem|mem~1686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \D_mem|mem~543 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~543 .is_wysiwyg = "true";
defparam \D_mem|mem~543 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
fiftyfivenm_lcell_comb \D_mem|mem~671feeder (
// Equation(s):
// \D_mem|mem~671feeder_combout  = \Regfile|ReadData2[31]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[31]~42_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~671feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~671feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~671feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
fiftyfivenm_lcell_comb \D_mem|mem~1681 (
// Equation(s):
// \D_mem|mem~1681_combout  = (\ula|Mux29~combout  & (!\ula|Mux28~combout  & (!\ula|Mux30~12_combout  & !\ula|Mux31~10_combout )))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1681_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1681 .lut_mask = 16'h0002;
defparam \D_mem|mem~1681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
fiftyfivenm_lcell_comb \D_mem|mem~1682 (
// Equation(s):
// \D_mem|mem~1682_combout  = (\D_mem|mem~1665_combout  & (\D_mem|mem~1681_combout  & (\cabo_and_out~8_combout  & \ula|Mux27~16_combout )))

	.dataa(\D_mem|mem~1665_combout ),
	.datab(\D_mem|mem~1681_combout ),
	.datac(\cabo_and_out~8_combout ),
	.datad(\ula|Mux27~16_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1682_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1682 .lut_mask = 16'h8000;
defparam \D_mem|mem~1682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N5
dffeas \D_mem|mem~671 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~671feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~671 .is_wysiwyg = "true";
defparam \D_mem|mem~671 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
fiftyfivenm_lcell_comb \D_mem|mem~1648 (
// Equation(s):
// \D_mem|mem~1648_combout  = (\ula|Mux29~combout  & ((\ula|Mux28~combout ) # ((\D_mem|mem~671_q )))) # (!\ula|Mux29~combout  & (!\ula|Mux28~combout  & (\D_mem|mem~543_q )))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~543_q ),
	.datad(\D_mem|mem~671_q ),
	.cin(gnd),
	.combout(\D_mem|mem~1648_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1648 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
fiftyfivenm_lcell_comb \D_mem|mem~799feeder (
// Equation(s):
// \D_mem|mem~799feeder_combout  = \Regfile|ReadData2[31]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[31]~42_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~799feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~799feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~799feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
fiftyfivenm_lcell_comb \D_mem|mem~1683 (
// Equation(s):
// \D_mem|mem~1683_combout  = (!\ula|Mux31~10_combout  & (\ula|Mux28~combout  & (!\ula|Mux30~12_combout  & !\ula|Mux29~combout )))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1683_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1683 .lut_mask = 16'h0004;
defparam \D_mem|mem~1683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
fiftyfivenm_lcell_comb \D_mem|mem~1684 (
// Equation(s):
// \D_mem|mem~1684_combout  = (\D_mem|mem~1665_combout  & (\D_mem|mem~1683_combout  & (\cabo_and_out~8_combout  & \ula|Mux27~16_combout )))

	.dataa(\D_mem|mem~1665_combout ),
	.datab(\D_mem|mem~1683_combout ),
	.datac(\cabo_and_out~8_combout ),
	.datad(\ula|Mux27~16_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1684_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1684 .lut_mask = 16'h8000;
defparam \D_mem|mem~1684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N17
dffeas \D_mem|mem~799 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~799feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~799 .is_wysiwyg = "true";
defparam \D_mem|mem~799 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
fiftyfivenm_lcell_comb \D_mem|mem~1687 (
// Equation(s):
// \D_mem|mem~1687_combout  = (\ula|Mux29~combout  & (!\ula|Mux31~10_combout  & (!\ula|Mux30~12_combout  & \ula|Mux28~combout )))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1687_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1687 .lut_mask = 16'h0200;
defparam \D_mem|mem~1687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
fiftyfivenm_lcell_comb \D_mem|mem~1688 (
// Equation(s):
// \D_mem|mem~1688_combout  = (\D_mem|mem~1687_combout  & (\D_mem|mem~1665_combout  & (\cabo_and_out~8_combout  & \ula|Mux27~16_combout )))

	.dataa(\D_mem|mem~1687_combout ),
	.datab(\D_mem|mem~1665_combout ),
	.datac(\cabo_and_out~8_combout ),
	.datad(\ula|Mux27~16_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1688_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1688 .lut_mask = 16'h8000;
defparam \D_mem|mem~1688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \D_mem|mem~927 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~927 .is_wysiwyg = "true";
defparam \D_mem|mem~927 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
fiftyfivenm_lcell_comb \D_mem|mem~1649 (
// Equation(s):
// \D_mem|mem~1649_combout  = (\D_mem|mem~1648_combout  & (((\D_mem|mem~927_q ) # (!\ula|Mux28~combout )))) # (!\D_mem|mem~1648_combout  & (\D_mem|mem~799_q  & ((\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~1648_combout ),
	.datab(\D_mem|mem~799_q ),
	.datac(\D_mem|mem~927_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1649_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1649 .lut_mask = 16'hE4AA;
defparam \D_mem|mem~1649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
fiftyfivenm_lcell_comb \D_mem|mem~1667 (
// Equation(s):
// \D_mem|mem~1667_combout  = (!\ula|Mux31~10_combout  & (\ula|Mux30~12_combout  & (!\ula|Mux29~combout  & \ula|Mux28~combout )))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\ula|Mux29~combout ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1667_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1667 .lut_mask = 16'h0400;
defparam \D_mem|mem~1667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
fiftyfivenm_lcell_comb \D_mem|mem~1668 (
// Equation(s):
// \D_mem|mem~1668_combout  = (\D_mem|mem~1667_combout  & (\D_mem|mem~1665_combout  & (\ula|Mux27~16_combout  & \cabo_and_out~8_combout )))

	.dataa(\D_mem|mem~1667_combout ),
	.datab(\D_mem|mem~1665_combout ),
	.datac(\ula|Mux27~16_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1668_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1668 .lut_mask = 16'h8000;
defparam \D_mem|mem~1668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N21
dffeas \D_mem|mem~863 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~863 .is_wysiwyg = "true";
defparam \D_mem|mem~863 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
fiftyfivenm_lcell_comb \D_mem|mem~1671 (
// Equation(s):
// \D_mem|mem~1671_combout  = (!\ula|Mux31~10_combout  & (\ula|Mux28~combout  & (\ula|Mux30~12_combout  & \ula|Mux29~combout )))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1671_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1671 .lut_mask = 16'h4000;
defparam \D_mem|mem~1671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
fiftyfivenm_lcell_comb \D_mem|mem~1672 (
// Equation(s):
// \D_mem|mem~1672_combout  = (\D_mem|mem~1665_combout  & (\D_mem|mem~1671_combout  & (\cabo_and_out~8_combout  & \ula|Mux27~16_combout )))

	.dataa(\D_mem|mem~1665_combout ),
	.datab(\D_mem|mem~1671_combout ),
	.datac(\cabo_and_out~8_combout ),
	.datad(\ula|Mux27~16_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1672_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1672 .lut_mask = 16'h8000;
defparam \D_mem|mem~1672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N9
dffeas \D_mem|mem~991 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~991 .is_wysiwyg = "true";
defparam \D_mem|mem~991 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
fiftyfivenm_lcell_comb \D_mem|mem~735feeder (
// Equation(s):
// \D_mem|mem~735feeder_combout  = \Regfile|ReadData2[31]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[31]~42_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~735feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~735feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~735feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
fiftyfivenm_lcell_comb \D_mem|mem~1664 (
// Equation(s):
// \D_mem|mem~1664_combout  = (\ula|Mux29~combout  & (!\ula|Mux28~combout  & (\ula|Mux30~12_combout  & !\ula|Mux31~10_combout )))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1664_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1664 .lut_mask = 16'h0020;
defparam \D_mem|mem~1664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
fiftyfivenm_lcell_comb \D_mem|mem~1666 (
// Equation(s):
// \D_mem|mem~1666_combout  = (\D_mem|mem~1665_combout  & (\ula|Mux27~16_combout  & (\cabo_and_out~8_combout  & \D_mem|mem~1664_combout )))

	.dataa(\D_mem|mem~1665_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\cabo_and_out~8_combout ),
	.datad(\D_mem|mem~1664_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1666_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1666 .lut_mask = 16'h8000;
defparam \D_mem|mem~1666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N5
dffeas \D_mem|mem~735 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~735feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~735 .is_wysiwyg = "true";
defparam \D_mem|mem~735 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
fiftyfivenm_lcell_comb \D_mem|mem~1669 (
// Equation(s):
// \D_mem|mem~1669_combout  = (!\ula|Mux31~10_combout  & (!\ula|Mux28~combout  & (\ula|Mux30~12_combout  & !\ula|Mux29~combout )))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1669_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1669 .lut_mask = 16'h0010;
defparam \D_mem|mem~1669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
fiftyfivenm_lcell_comb \D_mem|mem~1670 (
// Equation(s):
// \D_mem|mem~1670_combout  = (\D_mem|mem~1665_combout  & (\D_mem|mem~1669_combout  & (\cabo_and_out~8_combout  & \ula|Mux27~16_combout )))

	.dataa(\D_mem|mem~1665_combout ),
	.datab(\D_mem|mem~1669_combout ),
	.datac(\cabo_and_out~8_combout ),
	.datad(\ula|Mux27~16_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1670_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1670 .lut_mask = 16'h8000;
defparam \D_mem|mem~1670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N5
dffeas \D_mem|mem~607 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~607 .is_wysiwyg = "true";
defparam \D_mem|mem~607 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
fiftyfivenm_lcell_comb \D_mem|mem~1646 (
// Equation(s):
// \D_mem|mem~1646_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~735_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~607_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~735_q ),
	.datac(\D_mem|mem~607_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1646_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1646 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N8
fiftyfivenm_lcell_comb \D_mem|mem~1647 (
// Equation(s):
// \D_mem|mem~1647_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1646_combout  & ((\D_mem|mem~991_q ))) # (!\D_mem|mem~1646_combout  & (\D_mem|mem~863_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1646_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~863_q ),
	.datac(\D_mem|mem~991_q ),
	.datad(\D_mem|mem~1646_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1647_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1647 .lut_mask = 16'hF588;
defparam \D_mem|mem~1647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
fiftyfivenm_lcell_comb \D_mem|mem~1650 (
// Equation(s):
// \D_mem|mem~1650_combout  = (\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout ) # ((\D_mem|mem~1647_combout )))) # (!\ula|Mux30~12_combout  & (!\ula|Mux31~10_combout  & (\D_mem|mem~1649_combout )))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~1649_combout ),
	.datad(\D_mem|mem~1647_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1650_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1650 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
fiftyfivenm_lcell_comb \D_mem|mem~1653 (
// Equation(s):
// \D_mem|mem~1653_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1650_combout  & ((\D_mem|mem~1652_combout ))) # (!\D_mem|mem~1650_combout  & (\D_mem|mem~1645_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1650_combout ))))

	.dataa(\D_mem|mem~1645_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~1652_combout ),
	.datad(\D_mem|mem~1650_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1653_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1653 .lut_mask = 16'hF388;
defparam \D_mem|mem~1653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
fiftyfivenm_lcell_comb \D_mem|mem~255feeder (
// Equation(s):
// \D_mem|mem~255feeder_combout  = \Regfile|ReadData2[31]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[31]~42_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~255feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~255feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~255feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
fiftyfivenm_lcell_comb \D_mem|mem~1704 (
// Equation(s):
// \D_mem|mem~1704_combout  = (!\ula|Mux27~16_combout  & (\D_mem|mem~1691_combout  & (\D_mem|mem~1665_combout  & \cabo_and_out~8_combout )))

	.dataa(\ula|Mux27~16_combout ),
	.datab(\D_mem|mem~1691_combout ),
	.datac(\D_mem|mem~1665_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1704_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1704 .lut_mask = 16'h4000;
defparam \D_mem|mem~1704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N29
dffeas \D_mem|mem~255 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~255feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~255 .is_wysiwyg = "true";
defparam \D_mem|mem~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N26
fiftyfivenm_lcell_comb \D_mem|mem~1702 (
// Equation(s):
// \D_mem|mem~1702_combout  = (\D_mem|mem~1665_combout  & (\D_mem|mem~1664_combout  & (!\ula|Mux27~16_combout  & \cabo_and_out~8_combout )))

	.dataa(\D_mem|mem~1665_combout ),
	.datab(\D_mem|mem~1664_combout ),
	.datac(\ula|Mux27~16_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1702_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1702 .lut_mask = 16'h0800;
defparam \D_mem|mem~1702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N11
dffeas \D_mem|mem~223 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~223 .is_wysiwyg = "true";
defparam \D_mem|mem~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
fiftyfivenm_lcell_comb \D_mem|mem~191feeder (
// Equation(s):
// \D_mem|mem~191feeder_combout  = \Regfile|ReadData2[31]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[31]~42_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~191feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~191feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~191feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N13
dffeas \D_mem|mem~191 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~191 .is_wysiwyg = "true";
defparam \D_mem|mem~191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
fiftyfivenm_lcell_comb \D_mem|mem~1703 (
// Equation(s):
// \D_mem|mem~1703_combout  = (\D_mem|mem~1681_combout  & (\D_mem|mem~1665_combout  & (!\ula|Mux27~16_combout  & \cabo_and_out~8_combout )))

	.dataa(\D_mem|mem~1681_combout ),
	.datab(\D_mem|mem~1665_combout ),
	.datac(\ula|Mux27~16_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1703_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1703 .lut_mask = 16'h0800;
defparam \D_mem|mem~1703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \D_mem|mem~159 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~159 .is_wysiwyg = "true";
defparam \D_mem|mem~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
fiftyfivenm_lcell_comb \D_mem|mem~1654 (
// Equation(s):
// \D_mem|mem~1654_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~191_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~159_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~191_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~159_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1654_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1654 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
fiftyfivenm_lcell_comb \D_mem|mem~1655 (
// Equation(s):
// \D_mem|mem~1655_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1654_combout  & (\D_mem|mem~255_q )) # (!\D_mem|mem~1654_combout  & ((\D_mem|mem~223_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1654_combout ))))

	.dataa(\D_mem|mem~255_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~223_q ),
	.datad(\D_mem|mem~1654_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1655_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1655 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
fiftyfivenm_lcell_comb \D_mem|mem~319feeder (
// Equation(s):
// \D_mem|mem~319feeder_combout  = \Regfile|ReadData2[31]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[31]~42_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~319feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~319feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~319feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
fiftyfivenm_lcell_comb \D_mem|mem~1698 (
// Equation(s):
// \D_mem|mem~1698_combout  = (\D_mem|mem~1665_combout  & (!\ula|Mux27~16_combout  & (\D_mem|mem~1673_combout  & \cabo_and_out~8_combout )))

	.dataa(\D_mem|mem~1665_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1673_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1698_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1698 .lut_mask = 16'h2000;
defparam \D_mem|mem~1698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \D_mem|mem~319 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~319feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~319 .is_wysiwyg = "true";
defparam \D_mem|mem~319 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
fiftyfivenm_lcell_comb \D_mem|mem~1700 (
// Equation(s):
// \D_mem|mem~1700_combout  = (!\ula|Mux27~16_combout  & (\D_mem|mem~1689_combout  & (\D_mem|mem~1665_combout  & \cabo_and_out~8_combout )))

	.dataa(\ula|Mux27~16_combout ),
	.datab(\D_mem|mem~1689_combout ),
	.datac(\D_mem|mem~1665_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1700_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1700 .lut_mask = 16'h4000;
defparam \D_mem|mem~1700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \D_mem|mem~383 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~383 .is_wysiwyg = "true";
defparam \D_mem|mem~383 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
fiftyfivenm_lcell_comb \D_mem|mem~1697 (
// Equation(s):
// \D_mem|mem~1697_combout  = (!\ula|Mux27~16_combout  & (\D_mem|mem~1665_combout  & (\D_mem|mem~1667_combout  & \cabo_and_out~8_combout )))

	.dataa(\ula|Mux27~16_combout ),
	.datab(\D_mem|mem~1665_combout ),
	.datac(\D_mem|mem~1667_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1697_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1697 .lut_mask = 16'h4000;
defparam \D_mem|mem~1697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \D_mem|mem~351 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~351 .is_wysiwyg = "true";
defparam \D_mem|mem~351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
fiftyfivenm_lcell_comb \D_mem|mem~1699 (
// Equation(s):
// \D_mem|mem~1699_combout  = (\D_mem|mem~1683_combout  & (\D_mem|mem~1665_combout  & (\cabo_and_out~8_combout  & !\ula|Mux27~16_combout )))

	.dataa(\D_mem|mem~1683_combout ),
	.datab(\D_mem|mem~1665_combout ),
	.datac(\cabo_and_out~8_combout ),
	.datad(\ula|Mux27~16_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1699_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1699 .lut_mask = 16'h0080;
defparam \D_mem|mem~1699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \D_mem|mem~287 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~287 .is_wysiwyg = "true";
defparam \D_mem|mem~287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
fiftyfivenm_lcell_comb \D_mem|mem~1656 (
// Equation(s):
// \D_mem|mem~1656_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~351_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~287_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~351_q ),
	.datac(\D_mem|mem~287_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1656_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1656 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
fiftyfivenm_lcell_comb \D_mem|mem~1657 (
// Equation(s):
// \D_mem|mem~1657_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1656_combout  & ((\D_mem|mem~383_q ))) # (!\D_mem|mem~1656_combout  & (\D_mem|mem~319_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1656_combout ))))

	.dataa(\D_mem|mem~319_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~383_q ),
	.datad(\D_mem|mem~1656_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1657_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1657 .lut_mask = 16'hF388;
defparam \D_mem|mem~1657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
fiftyfivenm_lcell_comb \D_mem|mem~63feeder (
// Equation(s):
// \D_mem|mem~63feeder_combout  = \Regfile|ReadData2[31]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[31]~42_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~63feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
fiftyfivenm_lcell_comb \D_mem|mem~1706 (
// Equation(s):
// \D_mem|mem~1706_combout  = (\D_mem|mem~1665_combout  & (\D_mem|mem~1677_combout  & (!\ula|Mux27~16_combout  & \cabo_and_out~8_combout )))

	.dataa(\D_mem|mem~1665_combout ),
	.datab(\D_mem|mem~1677_combout ),
	.datac(\ula|Mux27~16_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1706_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1706 .lut_mask = 16'h0800;
defparam \D_mem|mem~1706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \D_mem|mem~63 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~63 .is_wysiwyg = "true";
defparam \D_mem|mem~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
fiftyfivenm_lcell_comb \D_mem|mem~1708 (
// Equation(s):
// \D_mem|mem~1708_combout  = (\D_mem|mem~1693_combout  & (\D_mem|mem~1665_combout  & (!\ula|Mux27~16_combout  & \cabo_and_out~8_combout )))

	.dataa(\D_mem|mem~1693_combout ),
	.datab(\D_mem|mem~1665_combout ),
	.datac(\ula|Mux27~16_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1708_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1708 .lut_mask = 16'h0800;
defparam \D_mem|mem~1708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \D_mem|mem~127 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~127 .is_wysiwyg = "true";
defparam \D_mem|mem~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
fiftyfivenm_lcell_comb \D_mem|mem~95feeder (
// Equation(s):
// \D_mem|mem~95feeder_combout  = \Regfile|ReadData2[31]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[31]~42_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~95feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~95feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~95feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
fiftyfivenm_lcell_comb \D_mem|mem~1705 (
// Equation(s):
// \D_mem|mem~1705_combout  = (\D_mem|mem~1665_combout  & (!\ula|Mux27~16_combout  & (\D_mem|mem~1669_combout  & \cabo_and_out~8_combout )))

	.dataa(\D_mem|mem~1665_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1669_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1705_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1705 .lut_mask = 16'h2000;
defparam \D_mem|mem~1705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \D_mem|mem~95 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~95 .is_wysiwyg = "true";
defparam \D_mem|mem~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
fiftyfivenm_lcell_comb \D_mem|mem~1707 (
// Equation(s):
// \D_mem|mem~1707_combout  = (\D_mem|mem~1685_combout  & (\D_mem|mem~1665_combout  & (!\ula|Mux27~16_combout  & \cabo_and_out~8_combout )))

	.dataa(\D_mem|mem~1685_combout ),
	.datab(\D_mem|mem~1665_combout ),
	.datac(\ula|Mux27~16_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1707_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1707 .lut_mask = 16'h0800;
defparam \D_mem|mem~1707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \D_mem|mem~31 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~31 .is_wysiwyg = "true";
defparam \D_mem|mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
fiftyfivenm_lcell_comb \D_mem|mem~1658 (
// Equation(s):
// \D_mem|mem~1658_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~95_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~31_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~95_q ),
	.datac(\D_mem|mem~31_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1658_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1658 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
fiftyfivenm_lcell_comb \D_mem|mem~1659 (
// Equation(s):
// \D_mem|mem~1659_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1658_combout  & ((\D_mem|mem~127_q ))) # (!\D_mem|mem~1658_combout  & (\D_mem|mem~63_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1658_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~63_q ),
	.datac(\D_mem|mem~127_q ),
	.datad(\D_mem|mem~1658_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1659_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1659 .lut_mask = 16'hF588;
defparam \D_mem|mem~1659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
fiftyfivenm_lcell_comb \D_mem|mem~1660 (
// Equation(s):
// \D_mem|mem~1660_combout  = (\ula|Mux29~combout  & (\ula|Mux28~combout )) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~1657_combout )) # (!\ula|Mux28~combout  & ((\D_mem|mem~1659_combout )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1657_combout ),
	.datad(\D_mem|mem~1659_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1660_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1660 .lut_mask = 16'hD9C8;
defparam \D_mem|mem~1660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
fiftyfivenm_lcell_comb \D_mem|mem~1712 (
// Equation(s):
// \D_mem|mem~1712_combout  = (\D_mem|mem~1665_combout  & (!\ula|Mux27~16_combout  & (\D_mem|mem~1695_combout  & \cabo_and_out~8_combout )))

	.dataa(\D_mem|mem~1665_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1695_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1712_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1712 .lut_mask = 16'h2000;
defparam \D_mem|mem~1712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N3
dffeas \D_mem|mem~511 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~511 .is_wysiwyg = "true";
defparam \D_mem|mem~511 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
fiftyfivenm_lcell_comb \D_mem|mem~1710 (
// Equation(s):
// \D_mem|mem~1710_combout  = (!\ula|Mux27~16_combout  & (\D_mem|mem~1665_combout  & (\D_mem|mem~1671_combout  & \cabo_and_out~8_combout )))

	.dataa(\ula|Mux27~16_combout ),
	.datab(\D_mem|mem~1665_combout ),
	.datac(\D_mem|mem~1671_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1710_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1710 .lut_mask = 16'h4000;
defparam \D_mem|mem~1710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N29
dffeas \D_mem|mem~479 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~479 .is_wysiwyg = "true";
defparam \D_mem|mem~479 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
fiftyfivenm_lcell_comb \D_mem|mem~1709 (
// Equation(s):
// \D_mem|mem~1709_combout  = (\D_mem|mem~1665_combout  & (!\ula|Mux27~16_combout  & (\cabo_and_out~8_combout  & \D_mem|mem~1679_combout )))

	.dataa(\D_mem|mem~1665_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\cabo_and_out~8_combout ),
	.datad(\D_mem|mem~1679_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1709_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1709 .lut_mask = 16'h2000;
defparam \D_mem|mem~1709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N29
dffeas \D_mem|mem~447 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~447 .is_wysiwyg = "true";
defparam \D_mem|mem~447 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
fiftyfivenm_lcell_comb \D_mem|mem~1711 (
// Equation(s):
// \D_mem|mem~1711_combout  = (!\ula|Mux27~16_combout  & (\D_mem|mem~1665_combout  & (\D_mem|mem~1687_combout  & \cabo_and_out~8_combout )))

	.dataa(\ula|Mux27~16_combout ),
	.datab(\D_mem|mem~1665_combout ),
	.datac(\D_mem|mem~1687_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1711_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1711 .lut_mask = 16'h4000;
defparam \D_mem|mem~1711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \D_mem|mem~415 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~415 .is_wysiwyg = "true";
defparam \D_mem|mem~415 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
fiftyfivenm_lcell_comb \D_mem|mem~1661 (
// Equation(s):
// \D_mem|mem~1661_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~447_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~415_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~447_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~415_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1661_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1661 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N28
fiftyfivenm_lcell_comb \D_mem|mem~1662 (
// Equation(s):
// \D_mem|mem~1662_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1661_combout  & (\D_mem|mem~511_q )) # (!\D_mem|mem~1661_combout  & ((\D_mem|mem~479_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1661_combout ))))

	.dataa(\D_mem|mem~511_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~479_q ),
	.datad(\D_mem|mem~1661_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1662_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1662 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
fiftyfivenm_lcell_comb \D_mem|mem~1663 (
// Equation(s):
// \D_mem|mem~1663_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1660_combout  & ((\D_mem|mem~1662_combout ))) # (!\D_mem|mem~1660_combout  & (\D_mem|mem~1655_combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1660_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~1655_combout ),
	.datac(\D_mem|mem~1660_combout ),
	.datad(\D_mem|mem~1662_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1663_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1663 .lut_mask = 16'hF858;
defparam \D_mem|mem~1663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
fiftyfivenm_lcell_comb \D_mem|ReadData~31 (
// Equation(s):
// \D_mem|ReadData~31_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & (\D_mem|mem~1653_combout )) # (!\ula|Mux27~16_combout  & ((\D_mem|mem~1663_combout )))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1653_combout ),
	.datad(\D_mem|mem~1663_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~31_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~31 .lut_mask = 16'hA280;
defparam \D_mem|ReadData~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N7
dffeas \D_mem|ReadData[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [31]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[31] .is_wysiwyg = "true";
defparam \D_mem|ReadData[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[31]~1 (
// Equation(s):
// \mux_valor_write_data|saida[31]~1_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [31])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux0~7_combout )))

	.dataa(gnd),
	.datab(\D_mem|ReadData [31]),
	.datac(\uc|Decoder0~1_combout ),
	.datad(\ula|Mux0~7_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[31]~1 .lut_mask = 16'hCFC0;
defparam \mux_valor_write_data|saida[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N28
fiftyfivenm_lcell_comb \Regfile|Decoder0~150 (
// Equation(s):
// \Regfile|Decoder0~150_combout  = (\Regfile|Decoder0~140_combout  & (\mux_dest_reg|saida[4]~2_combout  & (\Regfile|Decoder0~165_combout  & !\mux_dest_reg|saida[1]~3_combout )))

	.dataa(\Regfile|Decoder0~140_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\Regfile|Decoder0~165_combout ),
	.datad(\mux_dest_reg|saida[1]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|Decoder0~150_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|Decoder0~150 .lut_mask = 16'h0080;
defparam \Regfile|Decoder0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N5
dffeas \Regfile|regs[24][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][31] .is_wysiwyg = "true";
defparam \Regfile|regs[24][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~25 (
// Equation(s):
// \Regfile|ReadData1[31]~25_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[20][31]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[16][31]~q  & !\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[20][31]~q ),
	.datac(\Regfile|regs[16][31]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~25 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~26 (
// Equation(s):
// \Regfile|ReadData1[31]~26_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[31]~25_combout  & ((\Regfile|regs[28][31]~q ))) # (!\Regfile|ReadData1[31]~25_combout  & (\Regfile|regs[24][31]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[31]~25_combout ))))

	.dataa(\Regfile|regs[24][31]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[28][31]~q ),
	.datad(\Regfile|ReadData1[31]~25_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~26 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~23 (
// Equation(s):
// \Regfile|ReadData1[31]~23_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[22][31]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[18][31]~q  & !\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[22][31]~q ),
	.datac(\Regfile|regs[18][31]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~23 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~24 (
// Equation(s):
// \Regfile|ReadData1[31]~24_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[31]~23_combout  & ((\Regfile|regs[30][31]~q ))) # (!\Regfile|ReadData1[31]~23_combout  & (\Regfile|regs[26][31]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[31]~23_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[26][31]~q ),
	.datac(\Regfile|regs[30][31]~q ),
	.datad(\Regfile|ReadData1[31]~23_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~24 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~27 (
// Equation(s):
// \Regfile|ReadData1[31]~27_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[31]~24_combout ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|ReadData1[31]~26_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[31]~26_combout ),
	.datad(\Regfile|ReadData1[31]~24_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~27 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~28 (
// Equation(s):
// \Regfile|ReadData1[31]~28_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[27][31]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[19][31]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[19][31]~q ),
	.datad(\Regfile|regs[27][31]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~28 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~29 (
// Equation(s):
// \Regfile|ReadData1[31]~29_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[31]~28_combout  & ((\Regfile|regs[31][31]~q ))) # (!\Regfile|ReadData1[31]~28_combout  & (\Regfile|regs[23][31]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[31]~28_combout ))))

	.dataa(\Regfile|regs[23][31]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[31][31]~q ),
	.datad(\Regfile|ReadData1[31]~28_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~29 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~21 (
// Equation(s):
// \Regfile|ReadData1[31]~21_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[25][31]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[17][31]~q )))))

	.dataa(\Regfile|regs[25][31]~q ),
	.datab(\Regfile|regs[17][31]~q ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~21 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData1[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~22 (
// Equation(s):
// \Regfile|ReadData1[31]~22_combout  = (\Regfile|ReadData1[31]~21_combout  & (((\Regfile|regs[29][31]~q )) # (!\Imem|memoria_ROM~4_combout ))) # (!\Regfile|ReadData1[31]~21_combout  & (\Imem|memoria_ROM~4_combout  & (\Regfile|regs[21][31]~q )))

	.dataa(\Regfile|ReadData1[31]~21_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[21][31]~q ),
	.datad(\Regfile|regs[29][31]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~22 .lut_mask = 16'hEA62;
defparam \Regfile|ReadData1[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~30 (
// Equation(s):
// \Regfile|ReadData1[31]~30_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[31]~27_combout  & (\Regfile|ReadData1[31]~29_combout )) # (!\Regfile|ReadData1[31]~27_combout  & ((\Regfile|ReadData1[31]~22_combout ))))) # 
// (!\Imem|memoria_ROM~13_combout  & (\Regfile|ReadData1[31]~27_combout ))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[31]~27_combout ),
	.datac(\Regfile|ReadData1[31]~29_combout ),
	.datad(\Regfile|ReadData1[31]~22_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~30 .lut_mask = 16'hE6C4;
defparam \Regfile|ReadData1[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~38 (
// Equation(s):
// \Regfile|ReadData1[31]~38_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[13][31]~q ) # (\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[12][31]~q  & ((!\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[12][31]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[13][31]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~38 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData1[31]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~39 (
// Equation(s):
// \Regfile|ReadData1[31]~39_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[31]~38_combout  & ((\Regfile|regs[15][31]~q ))) # (!\Regfile|ReadData1[31]~38_combout  & (\Regfile|regs[14][31]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[31]~38_combout ))))

	.dataa(\Regfile|regs[14][31]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[15][31]~q ),
	.datad(\Regfile|ReadData1[31]~38_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~39 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[31]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~33 (
// Equation(s):
// \Regfile|ReadData1[31]~33_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[10][31]~q ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|regs[8][31]~q ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[8][31]~q ),
	.datad(\Regfile|regs[10][31]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~33 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~34 (
// Equation(s):
// \Regfile|ReadData1[31]~34_combout  = (\Regfile|ReadData1[31]~33_combout  & (((\Regfile|regs[11][31]~q ) # (!\Imem|memoria_ROM~13_combout )))) # (!\Regfile|ReadData1[31]~33_combout  & (\Regfile|regs[9][31]~q  & ((\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[9][31]~q ),
	.datab(\Regfile|ReadData1[31]~33_combout ),
	.datac(\Regfile|regs[11][31]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~34 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData1[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~35 (
// Equation(s):
// \Regfile|ReadData1[31]~35_combout  = (\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][31]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][31]~q ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[1][31]~q ),
	.datad(\Regfile|regs[3][31]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~35 .lut_mask = 16'hC840;
defparam \Regfile|ReadData1[31]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~36 (
// Equation(s):
// \Regfile|ReadData1[31]~36_combout  = (\Regfile|ReadData1[31]~35_combout ) # ((\Regfile|regs[2][31]~q  & (!\Imem|memoria_ROM~13_combout  & \Imem|memoria_ROM~15_combout )))

	.dataa(\Regfile|regs[2][31]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[31]~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~36 .lut_mask = 16'hFF20;
defparam \Regfile|ReadData1[31]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~37 (
// Equation(s):
// \Regfile|ReadData1[31]~37_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|ReadData1[31]~34_combout )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|ReadData1[31]~36_combout )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[31]~34_combout ),
	.datad(\Regfile|ReadData1[31]~36_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~37 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData1[31]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~31 (
// Equation(s):
// \Regfile|ReadData1[31]~31_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[5][31]~q ) # (\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[4][31]~q  & ((!\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[4][31]~q ),
	.datab(\Regfile|regs[5][31]~q ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~31 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData1[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~32 (
// Equation(s):
// \Regfile|ReadData1[31]~32_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[31]~31_combout  & (\Regfile|regs[7][31]~q )) # (!\Regfile|ReadData1[31]~31_combout  & ((\Regfile|regs[6][31]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[31]~31_combout ))))

	.dataa(\Regfile|regs[7][31]~q ),
	.datab(\Regfile|regs[6][31]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[31]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~32 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~40 (
// Equation(s):
// \Regfile|ReadData1[31]~40_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[31]~37_combout  & (\Regfile|ReadData1[31]~39_combout )) # (!\Regfile|ReadData1[31]~37_combout  & ((\Regfile|ReadData1[31]~32_combout ))))) # 
// (!\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[31]~37_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|ReadData1[31]~39_combout ),
	.datac(\Regfile|ReadData1[31]~37_combout ),
	.datad(\Regfile|ReadData1[31]~32_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~40 .lut_mask = 16'hDAD0;
defparam \Regfile|ReadData1[31]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~41 (
// Equation(s):
// \Regfile|ReadData1[31]~41_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[31]~30_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[31]~40_combout )))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[31]~30_combout ),
	.datad(\Regfile|ReadData1[31]~40_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~41 .lut_mask = 16'h5140;
defparam \Regfile|ReadData1[31]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~1 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~1_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[31]~42_combout )))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Imem|memoria_ROM~100_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData2[31]~42_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~1 .lut_mask = 16'hDD88;
defparam \mux_in_2_ALU|saida[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
fiftyfivenm_lcell_comb \ula|Mux0~8 (
// Equation(s):
// \ula|Mux0~8_combout  = (\ULA_ctrl|Mux2~7_combout  & (!\ULA_ctrl|Mux1~11_combout  & (\Regfile|ReadData1[31]~41_combout  $ (\mux_in_2_ALU|saida[31]~1_combout ))))

	.dataa(\Regfile|ReadData1[31]~41_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\mux_in_2_ALU|saida[31]~1_combout ),
	.datad(\ULA_ctrl|Mux1~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~8 .lut_mask = 16'h0048;
defparam \ula|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N8
fiftyfivenm_lcell_comb \D_mem|mem~382feeder (
// Equation(s):
// \D_mem|mem~382feeder_combout  = \Regfile|ReadData2[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[30]~63_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~382feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~382feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~382feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N9
dffeas \D_mem|mem~382 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~382feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~382 .is_wysiwyg = "true";
defparam \D_mem|mem~382 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
fiftyfivenm_lcell_comb \D_mem|mem~318feeder (
// Equation(s):
// \D_mem|mem~318feeder_combout  = \Regfile|ReadData2[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[30]~63_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~318feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~318feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~318feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \D_mem|mem~318 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~318feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~318 .is_wysiwyg = "true";
defparam \D_mem|mem~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N31
dffeas \D_mem|mem~286 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~286 .is_wysiwyg = "true";
defparam \D_mem|mem~286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N30
fiftyfivenm_lcell_comb \D_mem|mem~1634 (
// Equation(s):
// \D_mem|mem~1634_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~318_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~286_q )))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~318_q ),
	.datac(\D_mem|mem~286_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1634_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1634 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N29
dffeas \D_mem|mem~350 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~350 .is_wysiwyg = "true";
defparam \D_mem|mem~350 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
fiftyfivenm_lcell_comb \D_mem|mem~1635 (
// Equation(s):
// \D_mem|mem~1635_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1634_combout  & (\D_mem|mem~382_q )) # (!\D_mem|mem~1634_combout  & ((\D_mem|mem~350_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1634_combout ))))

	.dataa(\D_mem|mem~382_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1634_combout ),
	.datad(\D_mem|mem~350_q ),
	.cin(gnd),
	.combout(\D_mem|mem~1635_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1635 .lut_mask = 16'hBCB0;
defparam \D_mem|mem~1635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \D_mem|mem~510 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~510 .is_wysiwyg = "true";
defparam \D_mem|mem~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N19
dffeas \D_mem|mem~446 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~446 .is_wysiwyg = "true";
defparam \D_mem|mem~446 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N20
fiftyfivenm_lcell_comb \D_mem|mem~478feeder (
// Equation(s):
// \D_mem|mem~478feeder_combout  = \Regfile|ReadData2[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[30]~63_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~478feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~478feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~478feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N21
dffeas \D_mem|mem~478 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~478feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~478 .is_wysiwyg = "true";
defparam \D_mem|mem~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \D_mem|mem~414 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~414 .is_wysiwyg = "true";
defparam \D_mem|mem~414 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
fiftyfivenm_lcell_comb \D_mem|mem~1641 (
// Equation(s):
// \D_mem|mem~1641_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~478_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~414_q )))))

	.dataa(\D_mem|mem~478_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~414_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1641_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1641 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
fiftyfivenm_lcell_comb \D_mem|mem~1642 (
// Equation(s):
// \D_mem|mem~1642_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1641_combout  & (\D_mem|mem~510_q )) # (!\D_mem|mem~1641_combout  & ((\D_mem|mem~446_q ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1641_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~510_q ),
	.datac(\D_mem|mem~446_q ),
	.datad(\D_mem|mem~1641_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1642_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1642 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
fiftyfivenm_lcell_comb \D_mem|mem~190feeder (
// Equation(s):
// \D_mem|mem~190feeder_combout  = \Regfile|ReadData2[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[30]~63_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~190feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~190feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~190feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N17
dffeas \D_mem|mem~190 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~190 .is_wysiwyg = "true";
defparam \D_mem|mem~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \D_mem|mem~254 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~254 .is_wysiwyg = "true";
defparam \D_mem|mem~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N9
dffeas \D_mem|mem~222 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~222 .is_wysiwyg = "true";
defparam \D_mem|mem~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N17
dffeas \D_mem|mem~158 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~158 .is_wysiwyg = "true";
defparam \D_mem|mem~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
fiftyfivenm_lcell_comb \D_mem|mem~1636 (
// Equation(s):
// \D_mem|mem~1636_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~222_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~158_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~222_q ),
	.datac(\D_mem|mem~158_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1636_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1636 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
fiftyfivenm_lcell_comb \D_mem|mem~1637 (
// Equation(s):
// \D_mem|mem~1637_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1636_combout  & ((\D_mem|mem~254_q ))) # (!\D_mem|mem~1636_combout  & (\D_mem|mem~190_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1636_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~190_q ),
	.datac(\D_mem|mem~254_q ),
	.datad(\D_mem|mem~1636_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1637_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1637 .lut_mask = 16'hF588;
defparam \D_mem|mem~1637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
fiftyfivenm_lcell_comb \D_mem|mem~94feeder (
// Equation(s):
// \D_mem|mem~94feeder_combout  = \Regfile|ReadData2[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[30]~63_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~94feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~94feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~94feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \D_mem|mem~94 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~94 .is_wysiwyg = "true";
defparam \D_mem|mem~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \D_mem|mem~126 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~126 .is_wysiwyg = "true";
defparam \D_mem|mem~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \D_mem|mem~62 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~62 .is_wysiwyg = "true";
defparam \D_mem|mem~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
fiftyfivenm_lcell_comb \D_mem|mem~30feeder (
// Equation(s):
// \D_mem|mem~30feeder_combout  = \Regfile|ReadData2[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[30]~63_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~30feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~30feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~30feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \D_mem|mem~30 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~30 .is_wysiwyg = "true";
defparam \D_mem|mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
fiftyfivenm_lcell_comb \D_mem|mem~1638 (
// Equation(s):
// \D_mem|mem~1638_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~62_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~30_q )))))

	.dataa(\D_mem|mem~62_q ),
	.datab(\D_mem|mem~30_q ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1638_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1638 .lut_mask = 16'hFA0C;
defparam \D_mem|mem~1638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
fiftyfivenm_lcell_comb \D_mem|mem~1639 (
// Equation(s):
// \D_mem|mem~1639_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1638_combout  & ((\D_mem|mem~126_q ))) # (!\D_mem|mem~1638_combout  & (\D_mem|mem~94_q )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1638_combout ))))

	.dataa(\D_mem|mem~94_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~126_q ),
	.datad(\D_mem|mem~1638_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1639_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1639 .lut_mask = 16'hF388;
defparam \D_mem|mem~1639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
fiftyfivenm_lcell_comb \D_mem|mem~1640 (
// Equation(s):
// \D_mem|mem~1640_combout  = (\ula|Mux28~combout  & (\ula|Mux29~combout )) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~1637_combout )) # (!\ula|Mux29~combout  & ((\D_mem|mem~1639_combout )))))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~1637_combout ),
	.datad(\D_mem|mem~1639_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1640_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1640 .lut_mask = 16'hD9C8;
defparam \D_mem|mem~1640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
fiftyfivenm_lcell_comb \D_mem|mem~1643 (
// Equation(s):
// \D_mem|mem~1643_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1640_combout  & ((\D_mem|mem~1642_combout ))) # (!\D_mem|mem~1640_combout  & (\D_mem|mem~1635_combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1640_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~1635_combout ),
	.datac(\D_mem|mem~1642_combout ),
	.datad(\D_mem|mem~1640_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1643_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1643 .lut_mask = 16'hF588;
defparam \D_mem|mem~1643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N21
dffeas \D_mem|mem~990 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~990 .is_wysiwyg = "true";
defparam \D_mem|mem~990 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N23
dffeas \D_mem|mem~734 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~734 .is_wysiwyg = "true";
defparam \D_mem|mem~734 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
fiftyfivenm_lcell_comb \D_mem|mem~862feeder (
// Equation(s):
// \D_mem|mem~862feeder_combout  = \Regfile|ReadData2[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[30]~63_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~862feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~862feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~862feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N25
dffeas \D_mem|mem~862 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~862feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~862 .is_wysiwyg = "true";
defparam \D_mem|mem~862 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \D_mem|mem~606 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~606 .is_wysiwyg = "true";
defparam \D_mem|mem~606 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
fiftyfivenm_lcell_comb \D_mem|mem~1624 (
// Equation(s):
// \D_mem|mem~1624_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~862_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~606_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~862_q ),
	.datac(\D_mem|mem~606_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1624_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1624 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
fiftyfivenm_lcell_comb \D_mem|mem~1625 (
// Equation(s):
// \D_mem|mem~1625_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1624_combout  & (\D_mem|mem~990_q )) # (!\D_mem|mem~1624_combout  & ((\D_mem|mem~734_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1624_combout ))))

	.dataa(\D_mem|mem~990_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~734_q ),
	.datad(\D_mem|mem~1624_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1625_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1625 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N3
dffeas \D_mem|mem~670 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~670 .is_wysiwyg = "true";
defparam \D_mem|mem~670 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N9
dffeas \D_mem|mem~798 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~798 .is_wysiwyg = "true";
defparam \D_mem|mem~798 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \D_mem|mem~542 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~542 .is_wysiwyg = "true";
defparam \D_mem|mem~542 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
fiftyfivenm_lcell_comb \D_mem|mem~1628 (
// Equation(s):
// \D_mem|mem~1628_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~798_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~542_q  & !\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~798_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~542_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1628_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1628 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \D_mem|mem~926 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~926 .is_wysiwyg = "true";
defparam \D_mem|mem~926 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
fiftyfivenm_lcell_comb \D_mem|mem~1629 (
// Equation(s):
// \D_mem|mem~1629_combout  = (\D_mem|mem~1628_combout  & (((\D_mem|mem~926_q ) # (!\ula|Mux29~combout )))) # (!\D_mem|mem~1628_combout  & (\D_mem|mem~670_q  & ((\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~670_q ),
	.datab(\D_mem|mem~1628_combout ),
	.datac(\D_mem|mem~926_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1629_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1629 .lut_mask = 16'hE2CC;
defparam \D_mem|mem~1629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N27
dffeas \D_mem|mem~830 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~830 .is_wysiwyg = "true";
defparam \D_mem|mem~830 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N15
dffeas \D_mem|mem~958 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~958 .is_wysiwyg = "true";
defparam \D_mem|mem~958 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \D_mem|mem~702 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~702 .is_wysiwyg = "true";
defparam \D_mem|mem~702 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N13
dffeas \D_mem|mem~574 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~574 .is_wysiwyg = "true";
defparam \D_mem|mem~574 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
fiftyfivenm_lcell_comb \D_mem|mem~1626 (
// Equation(s):
// \D_mem|mem~1626_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~702_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~574_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~702_q ),
	.datac(\D_mem|mem~574_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1626_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1626 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
fiftyfivenm_lcell_comb \D_mem|mem~1627 (
// Equation(s):
// \D_mem|mem~1627_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1626_combout  & ((\D_mem|mem~958_q ))) # (!\D_mem|mem~1626_combout  & (\D_mem|mem~830_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1626_combout ))))

	.dataa(\D_mem|mem~830_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~958_q ),
	.datad(\D_mem|mem~1626_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1627_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1627 .lut_mask = 16'hF388;
defparam \D_mem|mem~1627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
fiftyfivenm_lcell_comb \D_mem|mem~1630 (
// Equation(s):
// \D_mem|mem~1630_combout  = (\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout ) # ((\D_mem|mem~1627_combout )))) # (!\ula|Mux31~10_combout  & (!\ula|Mux30~12_combout  & (\D_mem|mem~1629_combout )))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1629_combout ),
	.datad(\D_mem|mem~1627_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1630_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1630 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \D_mem|mem~894 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~894 .is_wysiwyg = "true";
defparam \D_mem|mem~894 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N3
dffeas \D_mem|mem~766 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~766 .is_wysiwyg = "true";
defparam \D_mem|mem~766 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N5
dffeas \D_mem|mem~638 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~638 .is_wysiwyg = "true";
defparam \D_mem|mem~638 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
fiftyfivenm_lcell_comb \D_mem|mem~1631 (
// Equation(s):
// \D_mem|mem~1631_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~766_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~638_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~766_q ),
	.datac(\D_mem|mem~638_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1631_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1631 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \D_mem|mem~1022 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1022 .is_wysiwyg = "true";
defparam \D_mem|mem~1022 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
fiftyfivenm_lcell_comb \D_mem|mem~1632 (
// Equation(s):
// \D_mem|mem~1632_combout  = (\D_mem|mem~1631_combout  & (((\D_mem|mem~1022_q ) # (!\ula|Mux28~combout )))) # (!\D_mem|mem~1631_combout  & (\D_mem|mem~894_q  & ((\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~894_q ),
	.datab(\D_mem|mem~1631_combout ),
	.datac(\D_mem|mem~1022_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1632_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1632 .lut_mask = 16'hE2CC;
defparam \D_mem|mem~1632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
fiftyfivenm_lcell_comb \D_mem|mem~1633 (
// Equation(s):
// \D_mem|mem~1633_combout  = (\D_mem|mem~1630_combout  & (((\D_mem|mem~1632_combout ) # (!\ula|Mux30~12_combout )))) # (!\D_mem|mem~1630_combout  & (\D_mem|mem~1625_combout  & (\ula|Mux30~12_combout )))

	.dataa(\D_mem|mem~1625_combout ),
	.datab(\D_mem|mem~1630_combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\D_mem|mem~1632_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1633_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1633 .lut_mask = 16'hEC2C;
defparam \D_mem|mem~1633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
fiftyfivenm_lcell_comb \D_mem|ReadData~30 (
// Equation(s):
// \D_mem|ReadData~30_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1633_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1643_combout ))))

	.dataa(\ula|Mux27~16_combout ),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\D_mem|mem~1643_combout ),
	.datad(\D_mem|mem~1633_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~30_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~30 .lut_mask = 16'hC840;
defparam \D_mem|ReadData~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \D_mem|ReadData[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [30]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[30] .is_wysiwyg = "true";
defparam \D_mem|ReadData[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N25
dffeas \Regfile|regs[25][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][30] .is_wysiwyg = "true";
defparam \Regfile|regs[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N7
dffeas \Regfile|regs[29][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][30] .is_wysiwyg = "true";
defparam \Regfile|regs[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N23
dffeas \Regfile|regs[21][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][30] .is_wysiwyg = "true";
defparam \Regfile|regs[21][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N25
dffeas \Regfile|regs[17][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][30] .is_wysiwyg = "true";
defparam \Regfile|regs[17][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~42 (
// Equation(s):
// \Regfile|ReadData1[30]~42_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[21][30]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[17][30]~q  & !\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[21][30]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[17][30]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~42 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData1[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~43 (
// Equation(s):
// \Regfile|ReadData1[30]~43_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[30]~42_combout  & ((\Regfile|regs[29][30]~q ))) # (!\Regfile|ReadData1[30]~42_combout  & (\Regfile|regs[25][30]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[30]~42_combout ))))

	.dataa(\Regfile|regs[25][30]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[29][30]~q ),
	.datad(\Regfile|ReadData1[30]~42_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~43 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[30]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N20
fiftyfivenm_lcell_comb \Regfile|regs[19][30]~feeder (
// Equation(s):
// \Regfile|regs[19][30]~feeder_combout  = \mux_valor_write_data|saida[30]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[30]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[19][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[19][30]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[19][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N21
dffeas \Regfile|regs[19][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[19][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][30] .is_wysiwyg = "true";
defparam \Regfile|regs[19][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N26
fiftyfivenm_lcell_comb \Regfile|regs[23][30]~feeder (
// Equation(s):
// \Regfile|regs[23][30]~feeder_combout  = \mux_valor_write_data|saida[30]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[30]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[23][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[23][30]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[23][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N27
dffeas \Regfile|regs[23][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[23][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][30] .is_wysiwyg = "true";
defparam \Regfile|regs[23][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~49 (
// Equation(s):
// \Regfile|ReadData1[30]~49_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[23][30]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[19][30]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[19][30]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[23][30]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~49 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData1[30]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N0
fiftyfivenm_lcell_comb \Regfile|regs[31][30]~feeder (
// Equation(s):
// \Regfile|regs[31][30]~feeder_combout  = \mux_valor_write_data|saida[30]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[30]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[31][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[31][30]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[31][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N1
dffeas \Regfile|regs[31][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[31][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][30] .is_wysiwyg = "true";
defparam \Regfile|regs[31][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
fiftyfivenm_lcell_comb \Regfile|regs[27][30]~feeder (
// Equation(s):
// \Regfile|regs[27][30]~feeder_combout  = \mux_valor_write_data|saida[30]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[30]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[27][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[27][30]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[27][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N17
dffeas \Regfile|regs[27][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[27][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][30] .is_wysiwyg = "true";
defparam \Regfile|regs[27][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~50 (
// Equation(s):
// \Regfile|ReadData1[30]~50_combout  = (\Regfile|ReadData1[30]~49_combout  & ((\Regfile|regs[31][30]~q ) # ((!\Imem|memoria_ROM~9_combout )))) # (!\Regfile|ReadData1[30]~49_combout  & (((\Regfile|regs[27][30]~q  & \Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|ReadData1[30]~49_combout ),
	.datab(\Regfile|regs[31][30]~q ),
	.datac(\Regfile|regs[27][30]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~50 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData1[30]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N24
fiftyfivenm_lcell_comb \Regfile|regs[22][30]~feeder (
// Equation(s):
// \Regfile|regs[22][30]~feeder_combout  = \mux_valor_write_data|saida[30]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[30]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[22][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[22][30]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[22][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N25
dffeas \Regfile|regs[22][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[22][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][30] .is_wysiwyg = "true";
defparam \Regfile|regs[22][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N15
dffeas \Regfile|regs[30][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][30] .is_wysiwyg = "true";
defparam \Regfile|regs[30][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N18
fiftyfivenm_lcell_comb \Regfile|regs[26][30]~feeder (
// Equation(s):
// \Regfile|regs[26][30]~feeder_combout  = \mux_valor_write_data|saida[30]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[30]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[26][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[26][30]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[26][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N19
dffeas \Regfile|regs[26][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[26][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][30] .is_wysiwyg = "true";
defparam \Regfile|regs[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N13
dffeas \Regfile|regs[18][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][30] .is_wysiwyg = "true";
defparam \Regfile|regs[18][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~44 (
// Equation(s):
// \Regfile|ReadData1[30]~44_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[26][30]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[18][30]~q )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[26][30]~q ),
	.datac(\Regfile|regs[18][30]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~44 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[30]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~45 (
// Equation(s):
// \Regfile|ReadData1[30]~45_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[30]~44_combout  & ((\Regfile|regs[30][30]~q ))) # (!\Regfile|ReadData1[30]~44_combout  & (\Regfile|regs[22][30]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[30]~44_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[22][30]~q ),
	.datac(\Regfile|regs[30][30]~q ),
	.datad(\Regfile|ReadData1[30]~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~45 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[30]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N1
dffeas \Regfile|regs[20][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][30] .is_wysiwyg = "true";
defparam \Regfile|regs[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N7
dffeas \Regfile|regs[28][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][30] .is_wysiwyg = "true";
defparam \Regfile|regs[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N7
dffeas \Regfile|regs[24][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][30] .is_wysiwyg = "true";
defparam \Regfile|regs[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N9
dffeas \Regfile|regs[16][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][30] .is_wysiwyg = "true";
defparam \Regfile|regs[16][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~46 (
// Equation(s):
// \Regfile|ReadData1[30]~46_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[24][30]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[16][30]~q )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[24][30]~q ),
	.datac(\Regfile|regs[16][30]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~46 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[30]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~47 (
// Equation(s):
// \Regfile|ReadData1[30]~47_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[30]~46_combout  & ((\Regfile|regs[28][30]~q ))) # (!\Regfile|ReadData1[30]~46_combout  & (\Regfile|regs[20][30]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[30]~46_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[20][30]~q ),
	.datac(\Regfile|regs[28][30]~q ),
	.datad(\Regfile|ReadData1[30]~46_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~47 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[30]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~48 (
// Equation(s):
// \Regfile|ReadData1[30]~48_combout  = (\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout ) # ((\Regfile|ReadData1[30]~45_combout )))) # (!\Imem|memoria_ROM~15_combout  & (!\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[30]~47_combout 
// ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[30]~45_combout ),
	.datad(\Regfile|ReadData1[30]~47_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~48 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData1[30]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~51 (
// Equation(s):
// \Regfile|ReadData1[30]~51_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[30]~48_combout  & ((\Regfile|ReadData1[30]~50_combout ))) # (!\Regfile|ReadData1[30]~48_combout  & (\Regfile|ReadData1[30]~43_combout )))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[30]~48_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[30]~43_combout ),
	.datac(\Regfile|ReadData1[30]~50_combout ),
	.datad(\Regfile|ReadData1[30]~48_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~51 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[30]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \Regfile|regs[15][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][30] .is_wysiwyg = "true";
defparam \Regfile|regs[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N9
dffeas \Regfile|regs[14][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][30] .is_wysiwyg = "true";
defparam \Regfile|regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N7
dffeas \Regfile|regs[13][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][30] .is_wysiwyg = "true";
defparam \Regfile|regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N3
dffeas \Regfile|regs[12][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][30] .is_wysiwyg = "true";
defparam \Regfile|regs[12][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~59 (
// Equation(s):
// \Regfile|ReadData1[30]~59_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[13][30]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[12][30]~q )))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[13][30]~q ),
	.datac(\Regfile|regs[12][30]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~59 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[30]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~60 (
// Equation(s):
// \Regfile|ReadData1[30]~60_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[30]~59_combout  & (\Regfile|regs[15][30]~q )) # (!\Regfile|ReadData1[30]~59_combout  & ((\Regfile|regs[14][30]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[30]~59_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[15][30]~q ),
	.datac(\Regfile|regs[14][30]~q ),
	.datad(\Regfile|ReadData1[30]~59_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~60 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N17
dffeas \Regfile|regs[9][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][30] .is_wysiwyg = "true";
defparam \Regfile|regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N15
dffeas \Regfile|regs[10][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][30] .is_wysiwyg = "true";
defparam \Regfile|regs[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N15
dffeas \Regfile|regs[8][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][30] .is_wysiwyg = "true";
defparam \Regfile|regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~52 (
// Equation(s):
// \Regfile|ReadData1[30]~52_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[10][30]~q ) # ((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[8][30]~q  & !\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[10][30]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[8][30]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~52 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData1[30]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~53 (
// Equation(s):
// \Regfile|ReadData1[30]~53_combout  = (\Regfile|ReadData1[30]~52_combout  & (((\Regfile|regs[11][30]~q ) # (!\Imem|memoria_ROM~13_combout )))) # (!\Regfile|ReadData1[30]~52_combout  & (\Regfile|regs[9][30]~q  & ((\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[9][30]~q ),
	.datab(\Regfile|ReadData1[30]~52_combout ),
	.datac(\Regfile|regs[11][30]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~53 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData1[30]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N13
dffeas \Regfile|regs[2][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][30] .is_wysiwyg = "true";
defparam \Regfile|regs[2][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
fiftyfivenm_lcell_comb \Regfile|regs[3][30]~feeder (
// Equation(s):
// \Regfile|regs[3][30]~feeder_combout  = \mux_valor_write_data|saida[30]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[30]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[3][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[3][30]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[3][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N5
dffeas \Regfile|regs[3][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[3][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][30] .is_wysiwyg = "true";
defparam \Regfile|regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N25
dffeas \Regfile|regs[1][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][30] .is_wysiwyg = "true";
defparam \Regfile|regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~56 (
// Equation(s):
// \Regfile|ReadData1[30]~56_combout  = (\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & (\Regfile|regs[3][30]~q )) # (!\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[1][30]~q )))))

	.dataa(\Regfile|regs[3][30]~q ),
	.datab(\Regfile|regs[1][30]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~56 .lut_mask = 16'hAC00;
defparam \Regfile|ReadData1[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~57 (
// Equation(s):
// \Regfile|ReadData1[30]~57_combout  = (\Regfile|ReadData1[30]~56_combout ) # ((\Regfile|regs[2][30]~q  & (!\Imem|memoria_ROM~13_combout  & \Imem|memoria_ROM~15_combout )))

	.dataa(\Regfile|regs[2][30]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[30]~56_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~57 .lut_mask = 16'hFF20;
defparam \Regfile|ReadData1[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N18
fiftyfivenm_lcell_comb \Regfile|regs[4][30]~feeder (
// Equation(s):
// \Regfile|regs[4][30]~feeder_combout  = \mux_valor_write_data|saida[30]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[30]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[4][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[4][30]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[4][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N19
dffeas \Regfile|regs[4][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[4][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][30] .is_wysiwyg = "true";
defparam \Regfile|regs[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N24
fiftyfivenm_lcell_comb \Regfile|regs[5][30]~feeder (
// Equation(s):
// \Regfile|regs[5][30]~feeder_combout  = \mux_valor_write_data|saida[30]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[30]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[5][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[5][30]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[5][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N25
dffeas \Regfile|regs[5][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[5][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][30] .is_wysiwyg = "true";
defparam \Regfile|regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~54 (
// Equation(s):
// \Regfile|ReadData1[30]~54_combout  = (\Imem|memoria_ROM~13_combout  & (((\Imem|memoria_ROM~15_combout ) # (\Regfile|regs[5][30]~q )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[4][30]~q  & (!\Imem|memoria_ROM~15_combout )))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[4][30]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|regs[5][30]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~54 .lut_mask = 16'hAEA4;
defparam \Regfile|ReadData1[30]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N20
fiftyfivenm_lcell_comb \Regfile|regs[7][30]~feeder (
// Equation(s):
// \Regfile|regs[7][30]~feeder_combout  = \mux_valor_write_data|saida[30]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[30]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[7][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[7][30]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[7][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N21
dffeas \Regfile|regs[7][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[7][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][30] .is_wysiwyg = "true";
defparam \Regfile|regs[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \Regfile|regs[6][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][30] .is_wysiwyg = "true";
defparam \Regfile|regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~55 (
// Equation(s):
// \Regfile|ReadData1[30]~55_combout  = (\Regfile|ReadData1[30]~54_combout  & ((\Regfile|regs[7][30]~q ) # ((!\Imem|memoria_ROM~15_combout )))) # (!\Regfile|ReadData1[30]~54_combout  & (((\Regfile|regs[6][30]~q  & \Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|ReadData1[30]~54_combout ),
	.datab(\Regfile|regs[7][30]~q ),
	.datac(\Regfile|regs[6][30]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~55 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData1[30]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~58 (
// Equation(s):
// \Regfile|ReadData1[30]~58_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout ) # (\Regfile|ReadData1[30]~55_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|ReadData1[30]~57_combout  & (!\Imem|memoria_ROM~9_combout )))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|ReadData1[30]~57_combout ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|ReadData1[30]~55_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~58 .lut_mask = 16'hAEA4;
defparam \Regfile|ReadData1[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~61 (
// Equation(s):
// \Regfile|ReadData1[30]~61_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[30]~58_combout  & (\Regfile|ReadData1[30]~60_combout )) # (!\Regfile|ReadData1[30]~58_combout  & ((\Regfile|ReadData1[30]~53_combout ))))) # 
// (!\Imem|memoria_ROM~9_combout  & (((\Regfile|ReadData1[30]~58_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|ReadData1[30]~60_combout ),
	.datac(\Regfile|ReadData1[30]~53_combout ),
	.datad(\Regfile|ReadData1[30]~58_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~61 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~62 (
// Equation(s):
// \Regfile|ReadData1[30]~62_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[30]~51_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[30]~61_combout )))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[30]~51_combout ),
	.datad(\Regfile|ReadData1[30]~61_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~62 .lut_mask = 16'h3120;
defparam \Regfile|ReadData1[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
fiftyfivenm_lcell_comb \ula|Mux1~17 (
// Equation(s):
// \ula|Mux1~17_combout  = (!\ULA_ctrl|Mux1~11_combout  & (\ULA_ctrl|Mux2~7_combout  & (\mux_in_2_ALU|saida[30]~2_combout  $ (\Regfile|ReadData1[30]~62_combout ))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\mux_in_2_ALU|saida[30]~2_combout ),
	.datad(\Regfile|ReadData1[30]~62_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~17 .lut_mask = 16'h0440;
defparam \ula|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N25
dffeas \Regfile|regs[21][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][3] .is_wysiwyg = "true";
defparam \Regfile|regs[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N19
dffeas \Regfile|regs[29][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][3] .is_wysiwyg = "true";
defparam \Regfile|regs[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N19
dffeas \Regfile|regs[25][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][3] .is_wysiwyg = "true";
defparam \Regfile|regs[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N5
dffeas \Regfile|regs[17][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][3] .is_wysiwyg = "true";
defparam \Regfile|regs[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~620 (
// Equation(s):
// \Regfile|ReadData2[3]~620_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[25][3]~q ) # ((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & (((\Regfile|regs[17][3]~q  & !\Imem|memoria_ROM~44_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[25][3]~q ),
	.datac(\Regfile|regs[17][3]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~620_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~620 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[3]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~621 (
// Equation(s):
// \Regfile|ReadData2[3]~621_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[3]~620_combout  & ((\Regfile|regs[29][3]~q ))) # (!\Regfile|ReadData2[3]~620_combout  & (\Regfile|regs[21][3]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[3]~620_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[21][3]~q ),
	.datac(\Regfile|regs[29][3]~q ),
	.datad(\Regfile|ReadData2[3]~620_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~621_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~621 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[3]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N5
dffeas \Regfile|regs[31][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][3] .is_wysiwyg = "true";
defparam \Regfile|regs[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N17
dffeas \Regfile|regs[23][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][3] .is_wysiwyg = "true";
defparam \Regfile|regs[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N15
dffeas \Regfile|regs[27][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][3] .is_wysiwyg = "true";
defparam \Regfile|regs[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N3
dffeas \Regfile|regs[19][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][3] .is_wysiwyg = "true";
defparam \Regfile|regs[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~627 (
// Equation(s):
// \Regfile|ReadData2[3]~627_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[27][3]~q ) # ((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & (((\Regfile|regs[19][3]~q  & !\Imem|memoria_ROM~44_combout ))))

	.dataa(\Regfile|regs[27][3]~q ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[19][3]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~627_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~627 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData2[3]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~628 (
// Equation(s):
// \Regfile|ReadData2[3]~628_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[3]~627_combout  & (\Regfile|regs[31][3]~q )) # (!\Regfile|ReadData2[3]~627_combout  & ((\Regfile|regs[23][3]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[3]~627_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[31][3]~q ),
	.datac(\Regfile|regs[23][3]~q ),
	.datad(\Regfile|ReadData2[3]~627_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~628_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~628 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[3]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N29
dffeas \Regfile|regs[24][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][3] .is_wysiwyg = "true";
defparam \Regfile|regs[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N19
dffeas \Regfile|regs[20][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][3] .is_wysiwyg = "true";
defparam \Regfile|regs[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N15
dffeas \Regfile|regs[16][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][3] .is_wysiwyg = "true";
defparam \Regfile|regs[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~624 (
// Equation(s):
// \Regfile|ReadData2[3]~624_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[20][3]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[16][3]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[20][3]~q ),
	.datac(\Regfile|regs[16][3]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~624_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~624 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[3]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N5
dffeas \Regfile|regs[28][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][3] .is_wysiwyg = "true";
defparam \Regfile|regs[28][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~625 (
// Equation(s):
// \Regfile|ReadData2[3]~625_combout  = (\Regfile|ReadData2[3]~624_combout  & (((\Regfile|regs[28][3]~q ) # (!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[3]~624_combout  & (\Regfile|regs[24][3]~q  & ((\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[24][3]~q ),
	.datab(\Regfile|ReadData2[3]~624_combout ),
	.datac(\Regfile|regs[28][3]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~625_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~625 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData2[3]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N27
dffeas \Regfile|regs[26][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][3] .is_wysiwyg = "true";
defparam \Regfile|regs[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N23
dffeas \Regfile|regs[30][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][3] .is_wysiwyg = "true";
defparam \Regfile|regs[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N13
dffeas \Regfile|regs[22][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][3] .is_wysiwyg = "true";
defparam \Regfile|regs[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N25
dffeas \Regfile|regs[18][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][3] .is_wysiwyg = "true";
defparam \Regfile|regs[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~622 (
// Equation(s):
// \Regfile|ReadData2[3]~622_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[22][3]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[18][3]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[22][3]~q ),
	.datac(\Regfile|regs[18][3]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~622_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~622 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[3]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~623 (
// Equation(s):
// \Regfile|ReadData2[3]~623_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[3]~622_combout  & ((\Regfile|regs[30][3]~q ))) # (!\Regfile|ReadData2[3]~622_combout  & (\Regfile|regs[26][3]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[3]~622_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[26][3]~q ),
	.datac(\Regfile|regs[30][3]~q ),
	.datad(\Regfile|ReadData2[3]~622_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~623_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~623 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[3]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~626 (
// Equation(s):
// \Regfile|ReadData2[3]~626_combout  = (\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout )) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[3]~623_combout ))) # (!\Imem|memoria_ROM~35_combout  & 
// (\Regfile|ReadData2[3]~625_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|ReadData2[3]~625_combout ),
	.datad(\Regfile|ReadData2[3]~623_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~626_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~626 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[3]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~629 (
// Equation(s):
// \Regfile|ReadData2[3]~629_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[3]~626_combout  & ((\Regfile|ReadData2[3]~628_combout ))) # (!\Regfile|ReadData2[3]~626_combout  & (\Regfile|ReadData2[3]~621_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[3]~626_combout ))))

	.dataa(\Regfile|ReadData2[3]~621_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[3]~628_combout ),
	.datad(\Regfile|ReadData2[3]~626_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~629_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~629 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[3]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N9
dffeas \Regfile|regs[14][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][3] .is_wysiwyg = "true";
defparam \Regfile|regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N19
dffeas \Regfile|regs[12][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][3] .is_wysiwyg = "true";
defparam \Regfile|regs[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N12
fiftyfivenm_lcell_comb \Regfile|regs[13][3]~feeder (
// Equation(s):
// \Regfile|regs[13][3]~feeder_combout  = \mux_valor_write_data|saida[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[3]~29_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[13][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[13][3]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[13][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N13
dffeas \Regfile|regs[13][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][3] .is_wysiwyg = "true";
defparam \Regfile|regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~617 (
// Equation(s):
// \Regfile|ReadData2[3]~617_combout  = (\Imem|memoria_ROM~35_combout  & (\Imem|memoria_ROM~31_combout )) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][3]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[12][3]~q ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[12][3]~q ),
	.datad(\Regfile|regs[13][3]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~617_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~617 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[3]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~618 (
// Equation(s):
// \Regfile|ReadData2[3]~618_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[3]~617_combout  & (\Regfile|regs[15][3]~q )) # (!\Regfile|ReadData2[3]~617_combout  & ((\Regfile|regs[14][3]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[3]~617_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[15][3]~q ),
	.datac(\Regfile|regs[14][3]~q ),
	.datad(\Regfile|ReadData2[3]~617_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~618_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~618 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[3]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N31
dffeas \Regfile|regs[9][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][3] .is_wysiwyg = "true";
defparam \Regfile|regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N31
dffeas \Regfile|regs[11][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][3] .is_wysiwyg = "true";
defparam \Regfile|regs[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N17
dffeas \Regfile|regs[10][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][3] .is_wysiwyg = "true";
defparam \Regfile|regs[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N29
dffeas \Regfile|regs[8][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][3] .is_wysiwyg = "true";
defparam \Regfile|regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~612 (
// Equation(s):
// \Regfile|ReadData2[3]~612_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[10][3]~q ) # ((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & (((\Regfile|regs[8][3]~q  & !\Imem|memoria_ROM~31_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[10][3]~q ),
	.datac(\Regfile|regs[8][3]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~612_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~612 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[3]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~613 (
// Equation(s):
// \Regfile|ReadData2[3]~613_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[3]~612_combout  & ((\Regfile|regs[11][3]~q ))) # (!\Regfile|ReadData2[3]~612_combout  & (\Regfile|regs[9][3]~q )))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[3]~612_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[9][3]~q ),
	.datac(\Regfile|regs[11][3]~q ),
	.datad(\Regfile|ReadData2[3]~612_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~613_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~613 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[3]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N23
dffeas \Regfile|regs[2][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][3] .is_wysiwyg = "true";
defparam \Regfile|regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N29
dffeas \Regfile|regs[3][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][3] .is_wysiwyg = "true";
defparam \Regfile|regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N0
fiftyfivenm_lcell_comb \Regfile|regs[1][3]~feeder (
// Equation(s):
// \Regfile|regs[1][3]~feeder_combout  = \mux_valor_write_data|saida[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[3]~29_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[1][3]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \Regfile|regs[1][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][3] .is_wysiwyg = "true";
defparam \Regfile|regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~614 (
// Equation(s):
// \Regfile|ReadData2[3]~614_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][3]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][3]~q )))))

	.dataa(\Regfile|regs[3][3]~q ),
	.datab(\Regfile|regs[1][3]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~614_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~614 .lut_mask = 16'hA0C0;
defparam \Regfile|ReadData2[3]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~615 (
// Equation(s):
// \Regfile|ReadData2[3]~615_combout  = (\Regfile|ReadData2[3]~614_combout ) # ((\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & \Regfile|regs[2][3]~q )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[2][3]~q ),
	.datad(\Regfile|ReadData2[3]~614_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~615_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~615 .lut_mask = 16'hFF20;
defparam \Regfile|ReadData2[3]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~616 (
// Equation(s):
// \Regfile|ReadData2[3]~616_combout  = (\Imem|memoria_ROM~44_combout  & (\Imem|memoria_ROM~41_combout )) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|ReadData2[3]~613_combout )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|ReadData2[3]~615_combout )))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|ReadData2[3]~613_combout ),
	.datad(\Regfile|ReadData2[3]~615_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~616_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~616 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData2[3]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N12
fiftyfivenm_lcell_comb \Regfile|regs[6][3]~feeder (
// Equation(s):
// \Regfile|regs[6][3]~feeder_combout  = \mux_valor_write_data|saida[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[3]~29_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[6][3]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N13
dffeas \Regfile|regs[6][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][3] .is_wysiwyg = "true";
defparam \Regfile|regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N7
dffeas \Regfile|regs[7][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][3] .is_wysiwyg = "true";
defparam \Regfile|regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N11
dffeas \Regfile|regs[5][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][3] .is_wysiwyg = "true";
defparam \Regfile|regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N29
dffeas \Regfile|regs[4][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][3] .is_wysiwyg = "true";
defparam \Regfile|regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~610 (
// Equation(s):
// \Regfile|ReadData2[3]~610_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & (\Regfile|regs[5][3]~q )) # (!\Imem|memoria_ROM~31_combout  & 
// ((\Regfile|regs[4][3]~q )))))

	.dataa(\Regfile|regs[5][3]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[4][3]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~610_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~610 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData2[3]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~611 (
// Equation(s):
// \Regfile|ReadData2[3]~611_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[3]~610_combout  & ((\Regfile|regs[7][3]~q ))) # (!\Regfile|ReadData2[3]~610_combout  & (\Regfile|regs[6][3]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[3]~610_combout ))))

	.dataa(\Regfile|regs[6][3]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[7][3]~q ),
	.datad(\Regfile|ReadData2[3]~610_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~611_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~611 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[3]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~619 (
// Equation(s):
// \Regfile|ReadData2[3]~619_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[3]~616_combout  & (\Regfile|ReadData2[3]~618_combout )) # (!\Regfile|ReadData2[3]~616_combout  & ((\Regfile|ReadData2[3]~611_combout ))))) # 
// (!\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[3]~616_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|ReadData2[3]~618_combout ),
	.datac(\Regfile|ReadData2[3]~616_combout ),
	.datad(\Regfile|ReadData2[3]~611_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~619_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~619 .lut_mask = 16'hDAD0;
defparam \Regfile|ReadData2[3]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[3]~630 (
// Equation(s):
// \Regfile|ReadData2[3]~630_combout  = (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[3]~629_combout ) # ((\Regfile|ReadData2[0]~20_combout  & \Regfile|ReadData2[3]~619_combout )))) # (!\Imem|memoria_ROM~49_combout  & 
// (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[3]~619_combout ))))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|ReadData2[0]~20_combout ),
	.datac(\Regfile|ReadData2[3]~629_combout ),
	.datad(\Regfile|ReadData2[3]~619_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[3]~630_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[3]~630 .lut_mask = 16'hECA0;
defparam \Regfile|ReadData2[3]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~29 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~29_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~95_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[3]~630_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~95_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[3]~630_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~29 .lut_mask = 16'hCFC0;
defparam \mux_in_2_ALU|saida[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
fiftyfivenm_lcell_comb \ula|ShiftRight0~46 (
// Equation(s):
// \ula|ShiftRight0~46_combout  = (!\Regfile|Equal1~1_combout  & ((\uc|WideOr0~2_combout  & (!\Imem|memoria_ROM~77_combout )) # (!\uc|WideOr0~2_combout  & ((!\Regfile|ReadData2[2]~651_combout )))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Imem|memoria_ROM~77_combout ),
	.datad(\Regfile|ReadData2[2]~651_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~46 .lut_mask = 16'h0213;
defparam \ula|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N21
dffeas \Regfile|regs[14][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][0] .is_wysiwyg = "true";
defparam \Regfile|regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N10
fiftyfivenm_lcell_comb \Regfile|regs[15][0]~feeder (
// Equation(s):
// \Regfile|regs[15][0]~feeder_combout  = \mux_valor_write_data|saida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[15][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[15][0]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[15][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N11
dffeas \Regfile|regs[15][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][0] .is_wysiwyg = "true";
defparam \Regfile|regs[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N5
dffeas \Regfile|regs[13][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][0] .is_wysiwyg = "true";
defparam \Regfile|regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N31
dffeas \Regfile|regs[12][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][0] .is_wysiwyg = "true";
defparam \Regfile|regs[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~7 (
// Equation(s):
// \Regfile|ReadData2[0]~7_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & (\Regfile|regs[13][0]~q )) # (!\Imem|memoria_ROM~31_combout  & 
// ((\Regfile|regs[12][0]~q )))))

	.dataa(\Regfile|regs[13][0]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[12][0]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~7 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData2[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~8 (
// Equation(s):
// \Regfile|ReadData2[0]~8_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[0]~7_combout  & ((\Regfile|regs[15][0]~q ))) # (!\Regfile|ReadData2[0]~7_combout  & (\Regfile|regs[14][0]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[0]~7_combout ))))

	.dataa(\Regfile|regs[14][0]~q ),
	.datab(\Regfile|regs[15][0]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|ReadData2[0]~7_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~8 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData2[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N9
dffeas \Regfile|regs[9][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][0] .is_wysiwyg = "true";
defparam \Regfile|regs[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N15
dffeas \Regfile|regs[10][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][0] .is_wysiwyg = "true";
defparam \Regfile|regs[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N21
dffeas \Regfile|regs[8][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][0] .is_wysiwyg = "true";
defparam \Regfile|regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~0 (
// Equation(s):
// \Regfile|ReadData2[0]~0_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[10][0]~q ) # ((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & (((\Regfile|regs[8][0]~q  & !\Imem|memoria_ROM~31_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[10][0]~q ),
	.datac(\Regfile|regs[8][0]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~0 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~1 (
// Equation(s):
// \Regfile|ReadData2[0]~1_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[0]~0_combout  & ((\Regfile|regs[11][0]~q ))) # (!\Regfile|ReadData2[0]~0_combout  & (\Regfile|regs[9][0]~q )))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[0]~0_combout ))))

	.dataa(\Regfile|regs[9][0]~q ),
	.datab(\Regfile|regs[11][0]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[0]~0_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~1 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N7
dffeas \Regfile|regs[2][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][0] .is_wysiwyg = "true";
defparam \Regfile|regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N21
dffeas \Regfile|regs[1][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][0] .is_wysiwyg = "true";
defparam \Regfile|regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N24
fiftyfivenm_lcell_comb \Regfile|regs[3][0]~feeder (
// Equation(s):
// \Regfile|regs[3][0]~feeder_combout  = \mux_valor_write_data|saida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[3][0]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N25
dffeas \Regfile|regs[3][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][0] .is_wysiwyg = "true";
defparam \Regfile|regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~4 (
// Equation(s):
// \Regfile|ReadData2[0]~4_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[3][0]~q ))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[1][0]~q ))))

	.dataa(\Regfile|regs[1][0]~q ),
	.datab(\Regfile|regs[3][0]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~4 .lut_mask = 16'hC0A0;
defparam \Regfile|ReadData2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~5 (
// Equation(s):
// \Regfile|ReadData2[0]~5_combout  = (\Regfile|ReadData2[0]~4_combout ) # ((\Regfile|regs[2][0]~q  & (!\Imem|memoria_ROM~31_combout  & \Imem|memoria_ROM~35_combout )))

	.dataa(\Regfile|regs[2][0]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[0]~4_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~5 .lut_mask = 16'hF2F0;
defparam \Regfile|ReadData2[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N1
dffeas \Regfile|regs[6][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][0] .is_wysiwyg = "true";
defparam \Regfile|regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N8
fiftyfivenm_lcell_comb \Regfile|regs[5][0]~feeder (
// Equation(s):
// \Regfile|regs[5][0]~feeder_combout  = \mux_valor_write_data|saida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[5][0]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N9
dffeas \Regfile|regs[5][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][0] .is_wysiwyg = "true";
defparam \Regfile|regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N5
dffeas \Regfile|regs[4][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][0] .is_wysiwyg = "true";
defparam \Regfile|regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~2 (
// Equation(s):
// \Regfile|ReadData2[0]~2_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[5][0]~q ) # ((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[4][0]~q  & !\Imem|memoria_ROM~35_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[5][0]~q ),
	.datac(\Regfile|regs[4][0]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~2 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N31
dffeas \Regfile|regs[7][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][0] .is_wysiwyg = "true";
defparam \Regfile|regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~3 (
// Equation(s):
// \Regfile|ReadData2[0]~3_combout  = (\Regfile|ReadData2[0]~2_combout  & (((\Regfile|regs[7][0]~q ) # (!\Imem|memoria_ROM~35_combout )))) # (!\Regfile|ReadData2[0]~2_combout  & (\Regfile|regs[6][0]~q  & ((\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[6][0]~q ),
	.datab(\Regfile|ReadData2[0]~2_combout ),
	.datac(\Regfile|regs[7][0]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~3 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~6 (
// Equation(s):
// \Regfile|ReadData2[0]~6_combout  = (\Imem|memoria_ROM~41_combout  & (\Imem|memoria_ROM~44_combout )) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[0]~3_combout ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|ReadData2[0]~5_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[0]~5_combout ),
	.datad(\Regfile|ReadData2[0]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~6 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~9 (
// Equation(s):
// \Regfile|ReadData2[0]~9_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[0]~6_combout  & (\Regfile|ReadData2[0]~8_combout )) # (!\Regfile|ReadData2[0]~6_combout  & ((\Regfile|ReadData2[0]~1_combout ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[0]~6_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|ReadData2[0]~8_combout ),
	.datac(\Regfile|ReadData2[0]~1_combout ),
	.datad(\Regfile|ReadData2[0]~6_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~9 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N8
fiftyfivenm_lcell_comb \Regfile|regs[19][0]~feeder (
// Equation(s):
// \Regfile|regs[19][0]~feeder_combout  = \mux_valor_write_data|saida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[19][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[19][0]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[19][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N9
dffeas \Regfile|regs[19][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[19][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][0] .is_wysiwyg = "true";
defparam \Regfile|regs[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N28
fiftyfivenm_lcell_comb \Regfile|regs[27][0]~feeder (
// Equation(s):
// \Regfile|regs[27][0]~feeder_combout  = \mux_valor_write_data|saida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[27][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[27][0]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[27][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y1_N29
dffeas \Regfile|regs[27][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[27][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][0] .is_wysiwyg = "true";
defparam \Regfile|regs[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N30
fiftyfivenm_lcell_comb \Regfile|regs[31][0]~feeder (
// Equation(s):
// \Regfile|regs[31][0]~feeder_combout  = \mux_valor_write_data|saida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[31][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[31][0]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[31][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N31
dffeas \Regfile|regs[31][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[31][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][0] .is_wysiwyg = "true";
defparam \Regfile|regs[31][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N1
dffeas \Regfile|regs[23][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][0] .is_wysiwyg = "true";
defparam \Regfile|regs[23][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~17 (
// Equation(s):
// \Regfile|ReadData2[0]~17_combout  = (\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[31][0]~q )) # (!\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[23][0]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[31][0]~q ),
	.datab(\Regfile|regs[23][0]~q ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~17 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~18 (
// Equation(s):
// \Regfile|ReadData2[0]~18_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[0]~17_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[0]~17_combout  & ((\Regfile|regs[27][0]~q ))) # (!\Regfile|ReadData2[0]~17_combout  & 
// (\Regfile|regs[19][0]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[19][0]~q ),
	.datac(\Regfile|regs[27][0]~q ),
	.datad(\Regfile|ReadData2[0]~17_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~18 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N17
dffeas \Regfile|regs[17][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][0] .is_wysiwyg = "true";
defparam \Regfile|regs[17][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \Regfile|regs[25][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][0] .is_wysiwyg = "true";
defparam \Regfile|regs[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N25
dffeas \Regfile|regs[29][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][0] .is_wysiwyg = "true";
defparam \Regfile|regs[29][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \Regfile|regs[21][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][0] .is_wysiwyg = "true";
defparam \Regfile|regs[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~10 (
// Equation(s):
// \Regfile|ReadData2[0]~10_combout  = (\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[29][0]~q )) # (!\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[21][0]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[29][0]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[21][0]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~10 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~11 (
// Equation(s):
// \Regfile|ReadData2[0]~11_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[0]~10_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[0]~10_combout  & ((\Regfile|regs[25][0]~q ))) # (!\Regfile|ReadData2[0]~10_combout  & 
// (\Regfile|regs[17][0]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[17][0]~q ),
	.datac(\Regfile|regs[25][0]~q ),
	.datad(\Regfile|ReadData2[0]~10_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~11 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N6
fiftyfivenm_lcell_comb \Regfile|regs[28][0]~feeder (
// Equation(s):
// \Regfile|regs[28][0]~feeder_combout  = \mux_valor_write_data|saida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[28][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[28][0]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[28][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N7
dffeas \Regfile|regs[28][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[28][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][0] .is_wysiwyg = "true";
defparam \Regfile|regs[28][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N1
dffeas \Regfile|regs[20][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][0] .is_wysiwyg = "true";
defparam \Regfile|regs[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N31
dffeas \Regfile|regs[24][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][0] .is_wysiwyg = "true";
defparam \Regfile|regs[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
fiftyfivenm_lcell_comb \Regfile|regs[16][0]~feeder (
// Equation(s):
// \Regfile|regs[16][0]~feeder_combout  = \mux_valor_write_data|saida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[16][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[16][0]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[16][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N21
dffeas \Regfile|regs[16][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][0] .is_wysiwyg = "true";
defparam \Regfile|regs[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~14 (
// Equation(s):
// \Regfile|ReadData2[0]~14_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[24][0]~q ) # ((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & (((\Regfile|regs[16][0]~q  & !\Imem|memoria_ROM~44_combout ))))

	.dataa(\Regfile|regs[24][0]~q ),
	.datab(\Regfile|regs[16][0]~q ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~14 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData2[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~15 (
// Equation(s):
// \Regfile|ReadData2[0]~15_combout  = (\Regfile|ReadData2[0]~14_combout  & ((\Regfile|regs[28][0]~q ) # ((!\Imem|memoria_ROM~44_combout )))) # (!\Regfile|ReadData2[0]~14_combout  & (((\Regfile|regs[20][0]~q  & \Imem|memoria_ROM~44_combout ))))

	.dataa(\Regfile|regs[28][0]~q ),
	.datab(\Regfile|regs[20][0]~q ),
	.datac(\Regfile|ReadData2[0]~14_combout ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~15 .lut_mask = 16'hACF0;
defparam \Regfile|ReadData2[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N17
dffeas \Regfile|regs[22][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][0] .is_wysiwyg = "true";
defparam \Regfile|regs[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N28
fiftyfivenm_lcell_comb \Regfile|regs[30][0]~feeder (
// Equation(s):
// \Regfile|regs[30][0]~feeder_combout  = \mux_valor_write_data|saida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[30][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[30][0]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[30][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N29
dffeas \Regfile|regs[30][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[30][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][0] .is_wysiwyg = "true";
defparam \Regfile|regs[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N15
dffeas \Regfile|regs[18][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][0] .is_wysiwyg = "true";
defparam \Regfile|regs[18][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N17
dffeas \Regfile|regs[26][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][0] .is_wysiwyg = "true";
defparam \Regfile|regs[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~12 (
// Equation(s):
// \Regfile|ReadData2[0]~12_combout  = (\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout ) # ((\Regfile|regs[26][0]~q )))) # (!\Imem|memoria_ROM~41_combout  & (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[18][0]~q )))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[18][0]~q ),
	.datad(\Regfile|regs[26][0]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~12 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~13 (
// Equation(s):
// \Regfile|ReadData2[0]~13_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[0]~12_combout  & ((\Regfile|regs[30][0]~q ))) # (!\Regfile|ReadData2[0]~12_combout  & (\Regfile|regs[22][0]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[0]~12_combout ))))

	.dataa(\Regfile|regs[22][0]~q ),
	.datab(\Regfile|regs[30][0]~q ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Regfile|ReadData2[0]~12_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~13 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData2[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~16 (
// Equation(s):
// \Regfile|ReadData2[0]~16_combout  = (\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout ) # ((\Regfile|ReadData2[0]~13_combout )))) # (!\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & (\Regfile|ReadData2[0]~15_combout )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[0]~15_combout ),
	.datad(\Regfile|ReadData2[0]~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~16 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~19 (
// Equation(s):
// \Regfile|ReadData2[0]~19_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[0]~16_combout  & (\Regfile|ReadData2[0]~18_combout )) # (!\Regfile|ReadData2[0]~16_combout  & ((\Regfile|ReadData2[0]~11_combout ))))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[0]~16_combout ))))

	.dataa(\Regfile|ReadData2[0]~18_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[0]~11_combout ),
	.datad(\Regfile|ReadData2[0]~16_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~19 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[0]~21 (
// Equation(s):
// \Regfile|ReadData2[0]~21_combout  = (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[0]~9_combout ) # ((\Imem|memoria_ROM~49_combout  & \Regfile|ReadData2[0]~19_combout )))) # (!\Regfile|ReadData2[0]~20_combout  & (\Imem|memoria_ROM~49_combout  & 
// ((\Regfile|ReadData2[0]~19_combout ))))

	.dataa(\Regfile|ReadData2[0]~20_combout ),
	.datab(\Imem|memoria_ROM~49_combout ),
	.datac(\Regfile|ReadData2[0]~9_combout ),
	.datad(\Regfile|ReadData2[0]~19_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[0]~21 .lut_mask = 16'hECA0;
defparam \Regfile|ReadData2[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~0 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~0_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~128_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[0]~21_combout )))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Imem|memoria_ROM~128_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData2[0]~21_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~0 .lut_mask = 16'hDD88;
defparam \mux_in_2_ALU|saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~616 (
// Equation(s):
// \Regfile|ReadData1[3]~616_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[27][3]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[19][3]~q )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[27][3]~q ),
	.datac(\Regfile|regs[19][3]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~616_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~616 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[3]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~617 (
// Equation(s):
// \Regfile|ReadData1[3]~617_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[3]~616_combout  & (\Regfile|regs[31][3]~q )) # (!\Regfile|ReadData1[3]~616_combout  & ((\Regfile|regs[23][3]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[3]~616_combout ))))

	.dataa(\Regfile|regs[31][3]~q ),
	.datab(\Regfile|regs[23][3]~q ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Regfile|ReadData1[3]~616_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~617_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~617 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[3]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~609 (
// Equation(s):
// \Regfile|ReadData1[3]~609_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[25][3]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[17][3]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[17][3]~q ),
	.datac(\Regfile|regs[25][3]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~609_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~609 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[3]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~610 (
// Equation(s):
// \Regfile|ReadData1[3]~610_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[3]~609_combout  & (\Regfile|regs[29][3]~q )) # (!\Regfile|ReadData1[3]~609_combout  & ((\Regfile|regs[21][3]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[3]~609_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[29][3]~q ),
	.datac(\Regfile|regs[21][3]~q ),
	.datad(\Regfile|ReadData1[3]~609_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~610_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~610 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[3]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~611 (
// Equation(s):
// \Regfile|ReadData1[3]~611_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[22][3]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[18][3]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[18][3]~q ),
	.datac(\Regfile|regs[22][3]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~611_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~611 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[3]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~612 (
// Equation(s):
// \Regfile|ReadData1[3]~612_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[3]~611_combout  & (\Regfile|regs[30][3]~q )) # (!\Regfile|ReadData1[3]~611_combout  & ((\Regfile|regs[26][3]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[3]~611_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[30][3]~q ),
	.datac(\Regfile|regs[26][3]~q ),
	.datad(\Regfile|ReadData1[3]~611_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~612_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~612 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[3]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~613 (
// Equation(s):
// \Regfile|ReadData1[3]~613_combout  = (\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout ) # ((\Regfile|regs[20][3]~q )))) # (!\Imem|memoria_ROM~4_combout  & (!\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[16][3]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[20][3]~q ),
	.datad(\Regfile|regs[16][3]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~613_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~613 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData1[3]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~614 (
// Equation(s):
// \Regfile|ReadData1[3]~614_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[3]~613_combout  & (\Regfile|regs[28][3]~q )) # (!\Regfile|ReadData1[3]~613_combout  & ((\Regfile|regs[24][3]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[3]~613_combout ))))

	.dataa(\Regfile|regs[28][3]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[24][3]~q ),
	.datad(\Regfile|ReadData1[3]~613_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~614_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~614 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[3]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~615 (
// Equation(s):
// \Regfile|ReadData1[3]~615_combout  = (\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout ) # ((\Regfile|ReadData1[3]~612_combout )))) # (!\Imem|memoria_ROM~15_combout  & (!\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[3]~614_combout 
// ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[3]~612_combout ),
	.datad(\Regfile|ReadData1[3]~614_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~615_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~615 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData1[3]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~618 (
// Equation(s):
// \Regfile|ReadData1[3]~618_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[3]~615_combout  & (\Regfile|ReadData1[3]~617_combout )) # (!\Regfile|ReadData1[3]~615_combout  & ((\Regfile|ReadData1[3]~610_combout ))))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[3]~615_combout ))))

	.dataa(\Regfile|ReadData1[3]~617_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[3]~610_combout ),
	.datad(\Regfile|ReadData1[3]~615_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~618_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~618 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[3]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~674 (
// Equation(s):
// \Regfile|ReadData1[3]~674_combout  = (\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[3]~618_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[3]~628_combout ))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[3]~628_combout ),
	.datad(\Regfile|ReadData1[3]~618_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~674_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~674 .lut_mask = 16'hFC30;
defparam \Regfile|ReadData1[3]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N3
dffeas \Regfile|regs[14][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][5] .is_wysiwyg = "true";
defparam \Regfile|regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \Regfile|regs[15][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][5] .is_wysiwyg = "true";
defparam \Regfile|regs[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N21
dffeas \Regfile|regs[12][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][5] .is_wysiwyg = "true";
defparam \Regfile|regs[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N8
fiftyfivenm_lcell_comb \Regfile|regs[13][5]~feeder (
// Equation(s):
// \Regfile|regs[13][5]~feeder_combout  = \mux_valor_write_data|saida[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[5]~27_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[13][5]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N9
dffeas \Regfile|regs[13][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][5] .is_wysiwyg = "true";
defparam \Regfile|regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~584 (
// Equation(s):
// \Regfile|ReadData1[5]~584_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[13][5]~q ) # (\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[12][5]~q  & ((!\Imem|memoria_ROM~15_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[12][5]~q ),
	.datac(\Regfile|regs[13][5]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~584_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~584 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[5]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~585 (
// Equation(s):
// \Regfile|ReadData1[5]~585_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[5]~584_combout  & ((\Regfile|regs[15][5]~q ))) # (!\Regfile|ReadData1[5]~584_combout  & (\Regfile|regs[14][5]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[5]~584_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[14][5]~q ),
	.datac(\Regfile|regs[15][5]~q ),
	.datad(\Regfile|ReadData1[5]~584_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~585_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~585 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[5]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N19
dffeas \Regfile|regs[7][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][5] .is_wysiwyg = "true";
defparam \Regfile|regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N5
dffeas \Regfile|regs[6][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][5] .is_wysiwyg = "true";
defparam \Regfile|regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N9
dffeas \Regfile|regs[4][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][5] .is_wysiwyg = "true";
defparam \Regfile|regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N7
dffeas \Regfile|regs[5][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][5] .is_wysiwyg = "true";
defparam \Regfile|regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~577 (
// Equation(s):
// \Regfile|ReadData1[5]~577_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][5]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[4][5]~q ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[4][5]~q ),
	.datac(\Regfile|regs[5][5]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~577_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~577 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[5]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~578 (
// Equation(s):
// \Regfile|ReadData1[5]~578_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[5]~577_combout  & (\Regfile|regs[7][5]~q )) # (!\Regfile|ReadData1[5]~577_combout  & ((\Regfile|regs[6][5]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[5]~577_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[7][5]~q ),
	.datac(\Regfile|regs[6][5]~q ),
	.datad(\Regfile|ReadData1[5]~577_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~578_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~578 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[5]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \Regfile|regs[2][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][5] .is_wysiwyg = "true";
defparam \Regfile|regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N17
dffeas \Regfile|regs[3][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][5] .is_wysiwyg = "true";
defparam \Regfile|regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N11
dffeas \Regfile|regs[1][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][5] .is_wysiwyg = "true";
defparam \Regfile|regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~581 (
// Equation(s):
// \Regfile|ReadData1[5]~581_combout  = (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[3][5]~q )) # (!\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[1][5]~q )))

	.dataa(gnd),
	.datab(\Regfile|regs[3][5]~q ),
	.datac(\Regfile|regs[1][5]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~581_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~581 .lut_mask = 16'hCCF0;
defparam \Regfile|ReadData1[5]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~582 (
// Equation(s):
// \Regfile|ReadData1[5]~582_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[5]~581_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[2][5]~q  & (\Imem|memoria_ROM~15_combout )))

	.dataa(\Regfile|regs[2][5]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[5]~581_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~582_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~582 .lut_mask = 16'hEC20;
defparam \Regfile|ReadData1[5]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N25
dffeas \Regfile|regs[11][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][5] .is_wysiwyg = "true";
defparam \Regfile|regs[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N31
dffeas \Regfile|regs[9][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][5] .is_wysiwyg = "true";
defparam \Regfile|regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N15
dffeas \Regfile|regs[8][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][5] .is_wysiwyg = "true";
defparam \Regfile|regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N29
dffeas \Regfile|regs[10][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][5] .is_wysiwyg = "true";
defparam \Regfile|regs[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~579 (
// Equation(s):
// \Regfile|ReadData1[5]~579_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[10][5]~q ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[8][5]~q  & ((!\Imem|memoria_ROM~13_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[8][5]~q ),
	.datac(\Regfile|regs[10][5]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~579_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~579 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[5]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~580 (
// Equation(s):
// \Regfile|ReadData1[5]~580_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[5]~579_combout  & (\Regfile|regs[11][5]~q )) # (!\Regfile|ReadData1[5]~579_combout  & ((\Regfile|regs[9][5]~q ))))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[5]~579_combout ))))

	.dataa(\Regfile|regs[11][5]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[9][5]~q ),
	.datad(\Regfile|ReadData1[5]~579_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~580_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~580 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[5]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~583 (
// Equation(s):
// \Regfile|ReadData1[5]~583_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[5]~580_combout ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|ReadData1[5]~582_combout ))))

	.dataa(\Regfile|ReadData1[5]~582_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|ReadData1[5]~580_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~583_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~583 .lut_mask = 16'hF2C2;
defparam \Regfile|ReadData1[5]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~586 (
// Equation(s):
// \Regfile|ReadData1[5]~586_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[5]~583_combout  & (\Regfile|ReadData1[5]~585_combout )) # (!\Regfile|ReadData1[5]~583_combout  & ((\Regfile|ReadData1[5]~578_combout ))))) # 
// (!\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[5]~583_combout ))))

	.dataa(\Regfile|ReadData1[5]~585_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|ReadData1[5]~578_combout ),
	.datad(\Regfile|ReadData1[5]~583_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~586_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~586 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[5]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~587 (
// Equation(s):
// \Regfile|ReadData1[5]~587_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[5]~576_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[5]~586_combout )))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[5]~576_combout ),
	.datad(\Regfile|ReadData1[5]~586_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~587_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~587 .lut_mask = 16'h3120;
defparam \Regfile|ReadData1[5]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
fiftyfivenm_lcell_comb \ula|Mux27~15 (
// Equation(s):
// \ula|Mux27~15_combout  = (!\ULA_ctrl|Mux2~7_combout  & (\ULA_ctrl|Mux1~11_combout  & (!\ULA_ctrl|Mux3~10_combout  & \ULA_ctrl|Mux0~9_combout )))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(\ULA_ctrl|Mux3~10_combout ),
	.datad(\ULA_ctrl|Mux0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~15 .lut_mask = 16'h0400;
defparam \ula|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~575 (
// Equation(s):
// \Regfile|ReadData2[5]~575_combout  = (\Imem|memoria_ROM~35_combout  & (\Imem|memoria_ROM~31_combout )) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][5]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[12][5]~q ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[12][5]~q ),
	.datad(\Regfile|regs[13][5]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~575_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~575 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[5]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~576 (
// Equation(s):
// \Regfile|ReadData2[5]~576_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[5]~575_combout  & (\Regfile|regs[15][5]~q )) # (!\Regfile|ReadData2[5]~575_combout  & ((\Regfile|regs[14][5]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[5]~575_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[15][5]~q ),
	.datac(\Regfile|regs[14][5]~q ),
	.datad(\Regfile|ReadData2[5]~575_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~576_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~576 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[5]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~568 (
// Equation(s):
// \Regfile|ReadData2[5]~568_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & (\Regfile|regs[5][5]~q )) # (!\Imem|memoria_ROM~31_combout  & 
// ((\Regfile|regs[4][5]~q )))))

	.dataa(\Regfile|regs[5][5]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[4][5]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~568_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~568 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData2[5]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~569 (
// Equation(s):
// \Regfile|ReadData2[5]~569_combout  = (\Regfile|ReadData2[5]~568_combout  & (((\Regfile|regs[7][5]~q ) # (!\Imem|memoria_ROM~35_combout )))) # (!\Regfile|ReadData2[5]~568_combout  & (\Regfile|regs[6][5]~q  & ((\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[6][5]~q ),
	.datab(\Regfile|ReadData2[5]~568_combout ),
	.datac(\Regfile|regs[7][5]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~569_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~569 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData2[5]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~572 (
// Equation(s):
// \Regfile|ReadData2[5]~572_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][5]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][5]~q )))))

	.dataa(\Regfile|regs[3][5]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|regs[1][5]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~572_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~572 .lut_mask = 16'h8C80;
defparam \Regfile|ReadData2[5]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~573 (
// Equation(s):
// \Regfile|ReadData2[5]~573_combout  = (\Regfile|ReadData2[5]~572_combout ) # ((!\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout  & \Regfile|regs[2][5]~q )))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[2][5]~q ),
	.datad(\Regfile|ReadData2[5]~572_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~573_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~573 .lut_mask = 16'hFF40;
defparam \Regfile|ReadData2[5]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~570 (
// Equation(s):
// \Regfile|ReadData2[5]~570_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[10][5]~q ) # ((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & (((\Regfile|regs[8][5]~q  & !\Imem|memoria_ROM~31_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[10][5]~q ),
	.datac(\Regfile|regs[8][5]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~570_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~570 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[5]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~571 (
// Equation(s):
// \Regfile|ReadData2[5]~571_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[5]~570_combout  & ((\Regfile|regs[11][5]~q ))) # (!\Regfile|ReadData2[5]~570_combout  & (\Regfile|regs[9][5]~q )))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[5]~570_combout ))))

	.dataa(\Regfile|regs[9][5]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[11][5]~q ),
	.datad(\Regfile|ReadData2[5]~570_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~571_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~571 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[5]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~574 (
// Equation(s):
// \Regfile|ReadData2[5]~574_combout  = (\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout ) # ((\Regfile|ReadData2[5]~571_combout )))) # (!\Imem|memoria_ROM~41_combout  & (!\Imem|memoria_ROM~44_combout  & (\Regfile|ReadData2[5]~573_combout )))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[5]~573_combout ),
	.datad(\Regfile|ReadData2[5]~571_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~574_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~574 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[5]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~577 (
// Equation(s):
// \Regfile|ReadData2[5]~577_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[5]~574_combout  & (\Regfile|ReadData2[5]~576_combout )) # (!\Regfile|ReadData2[5]~574_combout  & ((\Regfile|ReadData2[5]~569_combout ))))) # 
// (!\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[5]~574_combout ))))

	.dataa(\Regfile|ReadData2[5]~576_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[5]~569_combout ),
	.datad(\Regfile|ReadData2[5]~574_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~577_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~577 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[5]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N31
dffeas \Regfile|regs[24][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][5] .is_wysiwyg = "true";
defparam \Regfile|regs[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N23
dffeas \Regfile|regs[28][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][5] .is_wysiwyg = "true";
defparam \Regfile|regs[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N25
dffeas \Regfile|regs[20][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][5] .is_wysiwyg = "true";
defparam \Regfile|regs[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N29
dffeas \Regfile|regs[16][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][5] .is_wysiwyg = "true";
defparam \Regfile|regs[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~582 (
// Equation(s):
// \Regfile|ReadData2[5]~582_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[20][5]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[16][5]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[20][5]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[16][5]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~582_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~582 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData2[5]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~583 (
// Equation(s):
// \Regfile|ReadData2[5]~583_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[5]~582_combout  & ((\Regfile|regs[28][5]~q ))) # (!\Regfile|ReadData2[5]~582_combout  & (\Regfile|regs[24][5]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[5]~582_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[24][5]~q ),
	.datac(\Regfile|regs[28][5]~q ),
	.datad(\Regfile|ReadData2[5]~582_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~583_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~583 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[5]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N1
dffeas \Regfile|regs[26][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][5] .is_wysiwyg = "true";
defparam \Regfile|regs[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N31
dffeas \Regfile|regs[30][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][5] .is_wysiwyg = "true";
defparam \Regfile|regs[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N31
dffeas \Regfile|regs[22][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][5] .is_wysiwyg = "true";
defparam \Regfile|regs[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N29
dffeas \Regfile|regs[18][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][5] .is_wysiwyg = "true";
defparam \Regfile|regs[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~580 (
// Equation(s):
// \Regfile|ReadData2[5]~580_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[22][5]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[18][5]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[22][5]~q ),
	.datac(\Regfile|regs[18][5]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~580_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~580 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[5]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~581 (
// Equation(s):
// \Regfile|ReadData2[5]~581_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[5]~580_combout  & ((\Regfile|regs[30][5]~q ))) # (!\Regfile|ReadData2[5]~580_combout  & (\Regfile|regs[26][5]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[5]~580_combout ))))

	.dataa(\Regfile|regs[26][5]~q ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[30][5]~q ),
	.datad(\Regfile|ReadData2[5]~580_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~581_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~581 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[5]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~584 (
// Equation(s):
// \Regfile|ReadData2[5]~584_combout  = (\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout ) # ((\Regfile|ReadData2[5]~581_combout )))) # (!\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & (\Regfile|ReadData2[5]~583_combout )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[5]~583_combout ),
	.datad(\Regfile|ReadData2[5]~581_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~584_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~584 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[5]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N17
dffeas \Regfile|regs[23][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][5] .is_wysiwyg = "true";
defparam \Regfile|regs[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N13
dffeas \Regfile|regs[31][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][5] .is_wysiwyg = "true";
defparam \Regfile|regs[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N11
dffeas \Regfile|regs[27][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][5] .is_wysiwyg = "true";
defparam \Regfile|regs[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N19
dffeas \Regfile|regs[19][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][5] .is_wysiwyg = "true";
defparam \Regfile|regs[19][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~585 (
// Equation(s):
// \Regfile|ReadData2[5]~585_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[27][5]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[19][5]~q )))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[27][5]~q ),
	.datac(\Regfile|regs[19][5]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~585_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~585 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[5]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~586 (
// Equation(s):
// \Regfile|ReadData2[5]~586_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[5]~585_combout  & ((\Regfile|regs[31][5]~q ))) # (!\Regfile|ReadData2[5]~585_combout  & (\Regfile|regs[23][5]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[5]~585_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[23][5]~q ),
	.datac(\Regfile|regs[31][5]~q ),
	.datad(\Regfile|ReadData2[5]~585_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~586_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~586 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[5]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N28
fiftyfivenm_lcell_comb \Regfile|regs[21][5]~feeder (
// Equation(s):
// \Regfile|regs[21][5]~feeder_combout  = \mux_valor_write_data|saida[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[5]~27_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[21][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[21][5]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[21][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N29
dffeas \Regfile|regs[21][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[21][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][5] .is_wysiwyg = "true";
defparam \Regfile|regs[21][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N30
fiftyfivenm_lcell_comb \Regfile|regs[25][5]~feeder (
// Equation(s):
// \Regfile|regs[25][5]~feeder_combout  = \mux_valor_write_data|saida[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[5]~27_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[25][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[25][5]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[25][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N31
dffeas \Regfile|regs[25][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[25][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][5] .is_wysiwyg = "true";
defparam \Regfile|regs[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N1
dffeas \Regfile|regs[17][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][5] .is_wysiwyg = "true";
defparam \Regfile|regs[17][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~578 (
// Equation(s):
// \Regfile|ReadData2[5]~578_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[25][5]~q ) # ((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & (((\Regfile|regs[17][5]~q  & !\Imem|memoria_ROM~44_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[25][5]~q ),
	.datac(\Regfile|regs[17][5]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~578_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~578 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[5]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~579 (
// Equation(s):
// \Regfile|ReadData2[5]~579_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[5]~578_combout  & ((\Regfile|regs[29][5]~q ))) # (!\Regfile|ReadData2[5]~578_combout  & (\Regfile|regs[21][5]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[5]~578_combout ))))

	.dataa(\Regfile|regs[21][5]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[29][5]~q ),
	.datad(\Regfile|ReadData2[5]~578_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~579_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~579 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[5]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~587 (
// Equation(s):
// \Regfile|ReadData2[5]~587_combout  = (\Regfile|ReadData2[5]~584_combout  & (((\Regfile|ReadData2[5]~586_combout )) # (!\Imem|memoria_ROM~31_combout ))) # (!\Regfile|ReadData2[5]~584_combout  & (\Imem|memoria_ROM~31_combout  & 
// ((\Regfile|ReadData2[5]~579_combout ))))

	.dataa(\Regfile|ReadData2[5]~584_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[5]~586_combout ),
	.datad(\Regfile|ReadData2[5]~579_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~587_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~587 .lut_mask = 16'hE6A2;
defparam \Regfile|ReadData2[5]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[5]~588 (
// Equation(s):
// \Regfile|ReadData2[5]~588_combout  = (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[5]~587_combout ) # ((\Regfile|ReadData2[0]~20_combout  & \Regfile|ReadData2[5]~577_combout )))) # (!\Imem|memoria_ROM~49_combout  & 
// (\Regfile|ReadData2[0]~20_combout  & (\Regfile|ReadData2[5]~577_combout )))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|ReadData2[0]~20_combout ),
	.datac(\Regfile|ReadData2[5]~577_combout ),
	.datad(\Regfile|ReadData2[5]~587_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[5]~588_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[5]~588 .lut_mask = 16'hEAC0;
defparam \Regfile|ReadData2[5]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~27 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~27_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~83_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[5]~588_combout )))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Imem|memoria_ROM~83_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData2[5]~588_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~27 .lut_mask = 16'hDD88;
defparam \mux_in_2_ALU|saida[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
fiftyfivenm_lcell_comb \ula|Mux26~0 (
// Equation(s):
// \ula|Mux26~0_combout  = (\ULA_ctrl|Mux2~7_combout  & (!\ULA_ctrl|Mux1~11_combout )) # (!\ULA_ctrl|Mux2~7_combout  & (((!\ULA_ctrl|Mux1~11_combout  & \ULA_ctrl|Mux3~10_combout )) # (!\ULA_ctrl|Mux0~9_combout )))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\ULA_ctrl|Mux0~9_combout ),
	.datad(\ULA_ctrl|Mux3~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~0 .lut_mask = 16'h5747;
defparam \ula|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N29
dffeas \Regfile|regs[9][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][4] .is_wysiwyg = "true";
defparam \Regfile|regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N24
fiftyfivenm_lcell_comb \Regfile|regs[8][4]~feeder (
// Equation(s):
// \Regfile|regs[8][4]~feeder_combout  = \mux_valor_write_data|saida[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[8][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[8][4]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[8][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y2_N25
dffeas \Regfile|regs[8][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][4] .is_wysiwyg = "true";
defparam \Regfile|regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N19
dffeas \Regfile|regs[10][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][4] .is_wysiwyg = "true";
defparam \Regfile|regs[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~598 (
// Equation(s):
// \Regfile|ReadData1[4]~598_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[10][4]~q ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[8][4]~q  & ((!\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[8][4]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[10][4]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~598_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~598 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData1[4]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~599 (
// Equation(s):
// \Regfile|ReadData1[4]~599_combout  = (\Regfile|ReadData1[4]~598_combout  & (((\Regfile|regs[11][4]~q ) # (!\Imem|memoria_ROM~13_combout )))) # (!\Regfile|ReadData1[4]~598_combout  & (\Regfile|regs[9][4]~q  & ((\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[9][4]~q ),
	.datab(\Regfile|regs[11][4]~q ),
	.datac(\Regfile|ReadData1[4]~598_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~599_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~599 .lut_mask = 16'hCAF0;
defparam \Regfile|ReadData1[4]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N28
fiftyfivenm_lcell_comb \Regfile|regs[2][4]~feeder (
// Equation(s):
// \Regfile|regs[2][4]~feeder_combout  = \mux_valor_write_data|saida[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[2][4]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N29
dffeas \Regfile|regs[2][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][4] .is_wysiwyg = "true";
defparam \Regfile|regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N15
dffeas \Regfile|regs[1][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][4] .is_wysiwyg = "true";
defparam \Regfile|regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N21
dffeas \Regfile|regs[3][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][4] .is_wysiwyg = "true";
defparam \Regfile|regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~602 (
// Equation(s):
// \Regfile|ReadData1[4]~602_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][4]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][4]~q ))

	.dataa(gnd),
	.datab(\Regfile|regs[1][4]~q ),
	.datac(\Regfile|regs[3][4]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~602_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~602 .lut_mask = 16'hF0CC;
defparam \Regfile|ReadData1[4]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~603 (
// Equation(s):
// \Regfile|ReadData1[4]~603_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[4]~602_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[2][4]~q )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[2][4]~q ),
	.datac(\Regfile|ReadData1[4]~602_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~603_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~603 .lut_mask = 16'hF088;
defparam \Regfile|ReadData1[4]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \Regfile|regs[6][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][4] .is_wysiwyg = "true";
defparam \Regfile|regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N9
dffeas \Regfile|regs[7][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][4] .is_wysiwyg = "true";
defparam \Regfile|regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \Regfile|regs[5][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][4] .is_wysiwyg = "true";
defparam \Regfile|regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N19
dffeas \Regfile|regs[4][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][4] .is_wysiwyg = "true";
defparam \Regfile|regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~600 (
// Equation(s):
// \Regfile|ReadData1[4]~600_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][4]~q ) # ((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[4][4]~q  & !\Imem|memoria_ROM~15_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[5][4]~q ),
	.datac(\Regfile|regs[4][4]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~600_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~600 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[4]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~601 (
// Equation(s):
// \Regfile|ReadData1[4]~601_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[4]~600_combout  & ((\Regfile|regs[7][4]~q ))) # (!\Regfile|ReadData1[4]~600_combout  & (\Regfile|regs[6][4]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[4]~600_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[6][4]~q ),
	.datac(\Regfile|regs[7][4]~q ),
	.datad(\Regfile|ReadData1[4]~600_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~601_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~601 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[4]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~604 (
// Equation(s):
// \Regfile|ReadData1[4]~604_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[4]~601_combout ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|ReadData1[4]~603_combout  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|ReadData1[4]~603_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|ReadData1[4]~601_combout ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~604_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~604 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData1[4]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N1
dffeas \Regfile|regs[14][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][4] .is_wysiwyg = "true";
defparam \Regfile|regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N27
dffeas \Regfile|regs[15][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][4] .is_wysiwyg = "true";
defparam \Regfile|regs[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \Regfile|regs[13][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][4] .is_wysiwyg = "true";
defparam \Regfile|regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N3
dffeas \Regfile|regs[12][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][4] .is_wysiwyg = "true";
defparam \Regfile|regs[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~605 (
// Equation(s):
// \Regfile|ReadData1[4]~605_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[13][4]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[12][4]~q )))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[13][4]~q ),
	.datac(\Regfile|regs[12][4]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~605_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~605 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[4]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~606 (
// Equation(s):
// \Regfile|ReadData1[4]~606_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[4]~605_combout  & ((\Regfile|regs[15][4]~q ))) # (!\Regfile|ReadData1[4]~605_combout  & (\Regfile|regs[14][4]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[4]~605_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[14][4]~q ),
	.datac(\Regfile|regs[15][4]~q ),
	.datad(\Regfile|ReadData1[4]~605_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~606_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~606 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[4]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~607 (
// Equation(s):
// \Regfile|ReadData1[4]~607_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[4]~604_combout  & ((\Regfile|ReadData1[4]~606_combout ))) # (!\Regfile|ReadData1[4]~604_combout  & (\Regfile|ReadData1[4]~599_combout )))) # 
// (!\Imem|memoria_ROM~9_combout  & (((\Regfile|ReadData1[4]~604_combout ))))

	.dataa(\Regfile|ReadData1[4]~599_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[4]~604_combout ),
	.datad(\Regfile|ReadData1[4]~606_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~607_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~607 .lut_mask = 16'hF838;
defparam \Regfile|ReadData1[4]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
fiftyfivenm_lcell_comb \Regfile|regs[25][4]~feeder (
// Equation(s):
// \Regfile|regs[25][4]~feeder_combout  = \mux_valor_write_data|saida[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[25][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[25][4]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[25][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \Regfile|regs[25][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[25][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][4] .is_wysiwyg = "true";
defparam \Regfile|regs[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N9
dffeas \Regfile|regs[29][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][4] .is_wysiwyg = "true";
defparam \Regfile|regs[29][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
fiftyfivenm_lcell_comb \Regfile|regs[21][4]~feeder (
// Equation(s):
// \Regfile|regs[21][4]~feeder_combout  = \mux_valor_write_data|saida[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[21][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[21][4]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[21][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \Regfile|regs[21][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[21][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][4] .is_wysiwyg = "true";
defparam \Regfile|regs[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \Regfile|regs[17][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][4] .is_wysiwyg = "true";
defparam \Regfile|regs[17][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~588 (
// Equation(s):
// \Regfile|ReadData1[4]~588_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[21][4]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[17][4]~q  & !\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[21][4]~q ),
	.datab(\Regfile|regs[17][4]~q ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~588_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~588 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData1[4]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~589 (
// Equation(s):
// \Regfile|ReadData1[4]~589_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[4]~588_combout  & ((\Regfile|regs[29][4]~q ))) # (!\Regfile|ReadData1[4]~588_combout  & (\Regfile|regs[25][4]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[4]~588_combout ))))

	.dataa(\Regfile|regs[25][4]~q ),
	.datab(\Regfile|regs[29][4]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|ReadData1[4]~588_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~589_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~589 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[4]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N20
fiftyfivenm_lcell_comb \Regfile|regs[28][4]~feeder (
// Equation(s):
// \Regfile|regs[28][4]~feeder_combout  = \mux_valor_write_data|saida[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[28][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[28][4]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[28][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N21
dffeas \Regfile|regs[28][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[28][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][4] .is_wysiwyg = "true";
defparam \Regfile|regs[28][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N26
fiftyfivenm_lcell_comb \Regfile|regs[20][4]~feeder (
// Equation(s):
// \Regfile|regs[20][4]~feeder_combout  = \mux_valor_write_data|saida[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[20][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[20][4]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[20][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N27
dffeas \Regfile|regs[20][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[20][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][4] .is_wysiwyg = "true";
defparam \Regfile|regs[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N11
dffeas \Regfile|regs[16][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][4] .is_wysiwyg = "true";
defparam \Regfile|regs[16][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N13
dffeas \Regfile|regs[24][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][4] .is_wysiwyg = "true";
defparam \Regfile|regs[24][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~592 (
// Equation(s):
// \Regfile|ReadData1[4]~592_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[24][4]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[16][4]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[16][4]~q ),
	.datad(\Regfile|regs[24][4]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~592_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~592 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[4]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~593 (
// Equation(s):
// \Regfile|ReadData1[4]~593_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[4]~592_combout  & (\Regfile|regs[28][4]~q )) # (!\Regfile|ReadData1[4]~592_combout  & ((\Regfile|regs[20][4]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[4]~592_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[28][4]~q ),
	.datac(\Regfile|regs[20][4]~q ),
	.datad(\Regfile|ReadData1[4]~592_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~593_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~593 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[4]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N21
dffeas \Regfile|regs[30][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][4] .is_wysiwyg = "true";
defparam \Regfile|regs[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N7
dffeas \Regfile|regs[22][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][4] .is_wysiwyg = "true";
defparam \Regfile|regs[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N25
dffeas \Regfile|regs[26][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][4] .is_wysiwyg = "true";
defparam \Regfile|regs[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N9
dffeas \Regfile|regs[18][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][4] .is_wysiwyg = "true";
defparam \Regfile|regs[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~590 (
// Equation(s):
// \Regfile|ReadData1[4]~590_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[26][4]~q ) # ((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & (((\Regfile|regs[18][4]~q  & !\Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|regs[26][4]~q ),
	.datab(\Regfile|regs[18][4]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~590_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~590 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData1[4]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~591 (
// Equation(s):
// \Regfile|ReadData1[4]~591_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[4]~590_combout  & (\Regfile|regs[30][4]~q )) # (!\Regfile|ReadData1[4]~590_combout  & ((\Regfile|regs[22][4]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[4]~590_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[30][4]~q ),
	.datac(\Regfile|regs[22][4]~q ),
	.datad(\Regfile|ReadData1[4]~590_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~591_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~591 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[4]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~594 (
// Equation(s):
// \Regfile|ReadData1[4]~594_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[4]~591_combout ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|ReadData1[4]~593_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[4]~593_combout ),
	.datad(\Regfile|ReadData1[4]~591_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~594_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~594 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[4]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N14
fiftyfivenm_lcell_comb \Regfile|regs[27][4]~feeder (
// Equation(s):
// \Regfile|regs[27][4]~feeder_combout  = \mux_valor_write_data|saida[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[27][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[27][4]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[27][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N15
dffeas \Regfile|regs[27][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[27][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][4] .is_wysiwyg = "true";
defparam \Regfile|regs[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N3
dffeas \Regfile|regs[31][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][4] .is_wysiwyg = "true";
defparam \Regfile|regs[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N17
dffeas \Regfile|regs[23][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][4] .is_wysiwyg = "true";
defparam \Regfile|regs[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \Regfile|regs[19][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][4] .is_wysiwyg = "true";
defparam \Regfile|regs[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~595 (
// Equation(s):
// \Regfile|ReadData1[4]~595_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[23][4]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[19][4]~q  & !\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[23][4]~q ),
	.datac(\Regfile|regs[19][4]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~595_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~595 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[4]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~596 (
// Equation(s):
// \Regfile|ReadData1[4]~596_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[4]~595_combout  & ((\Regfile|regs[31][4]~q ))) # (!\Regfile|ReadData1[4]~595_combout  & (\Regfile|regs[27][4]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[4]~595_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[27][4]~q ),
	.datac(\Regfile|regs[31][4]~q ),
	.datad(\Regfile|ReadData1[4]~595_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~596_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~596 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[4]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~597 (
// Equation(s):
// \Regfile|ReadData1[4]~597_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[4]~594_combout  & ((\Regfile|ReadData1[4]~596_combout ))) # (!\Regfile|ReadData1[4]~594_combout  & (\Regfile|ReadData1[4]~589_combout )))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[4]~594_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[4]~589_combout ),
	.datac(\Regfile|ReadData1[4]~594_combout ),
	.datad(\Regfile|ReadData1[4]~596_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~597_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~597 .lut_mask = 16'hF858;
defparam \Regfile|ReadData1[4]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~608 (
// Equation(s):
// \Regfile|ReadData1[4]~608_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[4]~597_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[4]~607_combout ))))

	.dataa(\Regfile|ReadData1[4]~607_combout ),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\Regfile|ReadData1[4]~597_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~608_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~608 .lut_mask = 16'h0E02;
defparam \Regfile|ReadData1[4]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N9
dffeas \Regfile|regs[14][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][2] .is_wysiwyg = "true";
defparam \Regfile|regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N7
dffeas \Regfile|regs[12][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][2] .is_wysiwyg = "true";
defparam \Regfile|regs[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N20
fiftyfivenm_lcell_comb \Regfile|regs[13][2]~feeder (
// Equation(s):
// \Regfile|regs[13][2]~feeder_combout  = \mux_valor_write_data|saida[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[2]~30_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[13][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[13][2]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[13][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N21
dffeas \Regfile|regs[13][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][2] .is_wysiwyg = "true";
defparam \Regfile|regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~647 (
// Equation(s):
// \Regfile|ReadData1[2]~647_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[13][2]~q ) # (\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[12][2]~q  & ((!\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[12][2]~q ),
	.datab(\Regfile|regs[13][2]~q ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~647_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~647 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData1[2]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~648 (
// Equation(s):
// \Regfile|ReadData1[2]~648_combout  = (\Regfile|ReadData1[2]~647_combout  & (((\Regfile|regs[15][2]~q ) # (!\Imem|memoria_ROM~15_combout )))) # (!\Regfile|ReadData1[2]~647_combout  & (\Regfile|regs[14][2]~q  & ((\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[14][2]~q ),
	.datab(\Regfile|regs[15][2]~q ),
	.datac(\Regfile|ReadData1[2]~647_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~648_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~648 .lut_mask = 16'hCAF0;
defparam \Regfile|ReadData1[2]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N6
fiftyfivenm_lcell_comb \Regfile|regs[11][2]~feeder (
// Equation(s):
// \Regfile|regs[11][2]~feeder_combout  = \mux_valor_write_data|saida[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[2]~30_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[11][2]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N7
dffeas \Regfile|regs[11][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][2] .is_wysiwyg = "true";
defparam \Regfile|regs[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N3
dffeas \Regfile|regs[9][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][2] .is_wysiwyg = "true";
defparam \Regfile|regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N12
fiftyfivenm_lcell_comb \Regfile|regs[8][2]~feeder (
// Equation(s):
// \Regfile|regs[8][2]~feeder_combout  = \mux_valor_write_data|saida[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[2]~30_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[8][2]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N13
dffeas \Regfile|regs[8][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][2] .is_wysiwyg = "true";
defparam \Regfile|regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N5
dffeas \Regfile|regs[10][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][2] .is_wysiwyg = "true";
defparam \Regfile|regs[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~640 (
// Equation(s):
// \Regfile|ReadData1[2]~640_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[10][2]~q ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[8][2]~q  & ((!\Imem|memoria_ROM~13_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[8][2]~q ),
	.datac(\Regfile|regs[10][2]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~640_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~640 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[2]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~641 (
// Equation(s):
// \Regfile|ReadData1[2]~641_combout  = (\Regfile|ReadData1[2]~640_combout  & ((\Regfile|regs[11][2]~q ) # ((!\Imem|memoria_ROM~13_combout )))) # (!\Regfile|ReadData1[2]~640_combout  & (((\Regfile|regs[9][2]~q  & \Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[11][2]~q ),
	.datab(\Regfile|regs[9][2]~q ),
	.datac(\Regfile|ReadData1[2]~640_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~641_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~641 .lut_mask = 16'hACF0;
defparam \Regfile|ReadData1[2]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N15
dffeas \Regfile|regs[7][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][2] .is_wysiwyg = "true";
defparam \Regfile|regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N3
dffeas \Regfile|regs[6][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][2] .is_wysiwyg = "true";
defparam \Regfile|regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N17
dffeas \Regfile|regs[4][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][2] .is_wysiwyg = "true";
defparam \Regfile|regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N21
dffeas \Regfile|regs[5][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][2] .is_wysiwyg = "true";
defparam \Regfile|regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~642 (
// Equation(s):
// \Regfile|ReadData1[2]~642_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][2]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[4][2]~q ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[4][2]~q ),
	.datac(\Regfile|regs[5][2]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~642_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~642 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[2]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~643 (
// Equation(s):
// \Regfile|ReadData1[2]~643_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[2]~642_combout  & (\Regfile|regs[7][2]~q )) # (!\Regfile|ReadData1[2]~642_combout  & ((\Regfile|regs[6][2]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[2]~642_combout ))))

	.dataa(\Regfile|regs[7][2]~q ),
	.datab(\Regfile|regs[6][2]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[2]~642_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~643_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~643 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[2]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N27
dffeas \Regfile|regs[2][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][2] .is_wysiwyg = "true";
defparam \Regfile|regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N21
dffeas \Regfile|regs[1][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][2] .is_wysiwyg = "true";
defparam \Regfile|regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N31
dffeas \Regfile|regs[3][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][2] .is_wysiwyg = "true";
defparam \Regfile|regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~644 (
// Equation(s):
// \Regfile|ReadData1[2]~644_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][2]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][2]~q ))

	.dataa(gnd),
	.datab(\Regfile|regs[1][2]~q ),
	.datac(\Regfile|regs[3][2]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~644_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~644 .lut_mask = 16'hF0CC;
defparam \Regfile|ReadData1[2]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~645 (
// Equation(s):
// \Regfile|ReadData1[2]~645_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[2]~644_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[2][2]~q  & (\Imem|memoria_ROM~15_combout )))

	.dataa(\Regfile|regs[2][2]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Regfile|ReadData1[2]~644_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~645_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~645 .lut_mask = 16'hF808;
defparam \Regfile|ReadData1[2]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~646 (
// Equation(s):
// \Regfile|ReadData1[2]~646_combout  = (\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout ) # ((\Regfile|ReadData1[2]~643_combout )))) # (!\Imem|memoria_ROM~4_combout  & (!\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[2]~645_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[2]~643_combout ),
	.datad(\Regfile|ReadData1[2]~645_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~646_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~646 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData1[2]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~649 (
// Equation(s):
// \Regfile|ReadData1[2]~649_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[2]~646_combout  & (\Regfile|ReadData1[2]~648_combout )) # (!\Regfile|ReadData1[2]~646_combout  & ((\Regfile|ReadData1[2]~641_combout ))))) # 
// (!\Imem|memoria_ROM~9_combout  & (((\Regfile|ReadData1[2]~646_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|ReadData1[2]~648_combout ),
	.datac(\Regfile|ReadData1[2]~641_combout ),
	.datad(\Regfile|ReadData1[2]~646_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~649_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~649 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[2]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N8
fiftyfivenm_lcell_comb \Regfile|regs[27][2]~feeder (
// Equation(s):
// \Regfile|regs[27][2]~feeder_combout  = \mux_valor_write_data|saida[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[2]~30_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[27][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[27][2]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[27][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N9
dffeas \Regfile|regs[27][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[27][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][2] .is_wysiwyg = "true";
defparam \Regfile|regs[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N11
dffeas \Regfile|regs[31][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][2] .is_wysiwyg = "true";
defparam \Regfile|regs[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N22
fiftyfivenm_lcell_comb \Regfile|regs[23][2]~feeder (
// Equation(s):
// \Regfile|regs[23][2]~feeder_combout  = \mux_valor_write_data|saida[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[2]~30_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[23][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[23][2]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[23][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N23
dffeas \Regfile|regs[23][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][2] .is_wysiwyg = "true";
defparam \Regfile|regs[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N29
dffeas \Regfile|regs[19][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][2] .is_wysiwyg = "true";
defparam \Regfile|regs[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~637 (
// Equation(s):
// \Regfile|ReadData1[2]~637_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[23][2]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[19][2]~q  & !\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[23][2]~q ),
	.datab(\Regfile|regs[19][2]~q ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~637_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~637 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData1[2]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~638 (
// Equation(s):
// \Regfile|ReadData1[2]~638_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[2]~637_combout  & ((\Regfile|regs[31][2]~q ))) # (!\Regfile|ReadData1[2]~637_combout  & (\Regfile|regs[27][2]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[2]~637_combout ))))

	.dataa(\Regfile|regs[27][2]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[31][2]~q ),
	.datad(\Regfile|ReadData1[2]~637_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~638_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~638 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[2]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N3
dffeas \Regfile|regs[29][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][2] .is_wysiwyg = "true";
defparam \Regfile|regs[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N21
dffeas \Regfile|regs[17][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][2] .is_wysiwyg = "true";
defparam \Regfile|regs[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N15
dffeas \Regfile|regs[21][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][2] .is_wysiwyg = "true";
defparam \Regfile|regs[21][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~630 (
// Equation(s):
// \Regfile|ReadData1[2]~630_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[21][2]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[17][2]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[17][2]~q ),
	.datac(\Regfile|regs[21][2]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~630_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~630 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[2]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N9
dffeas \Regfile|regs[25][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][2] .is_wysiwyg = "true";
defparam \Regfile|regs[25][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~631 (
// Equation(s):
// \Regfile|ReadData1[2]~631_combout  = (\Regfile|ReadData1[2]~630_combout  & ((\Regfile|regs[29][2]~q ) # ((!\Imem|memoria_ROM~9_combout )))) # (!\Regfile|ReadData1[2]~630_combout  & (((\Regfile|regs[25][2]~q  & \Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[29][2]~q ),
	.datab(\Regfile|ReadData1[2]~630_combout ),
	.datac(\Regfile|regs[25][2]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~631_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~631 .lut_mask = 16'hB8CC;
defparam \Regfile|ReadData1[2]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N3
dffeas \Regfile|regs[30][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][2] .is_wysiwyg = "true";
defparam \Regfile|regs[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N11
dffeas \Regfile|regs[22][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][2] .is_wysiwyg = "true";
defparam \Regfile|regs[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N21
dffeas \Regfile|regs[18][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][2] .is_wysiwyg = "true";
defparam \Regfile|regs[18][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N1
dffeas \Regfile|regs[26][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][2] .is_wysiwyg = "true";
defparam \Regfile|regs[26][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~632 (
// Equation(s):
// \Regfile|ReadData1[2]~632_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[26][2]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[18][2]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[18][2]~q ),
	.datac(\Regfile|regs[26][2]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~632_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~632 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[2]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~633 (
// Equation(s):
// \Regfile|ReadData1[2]~633_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[2]~632_combout  & (\Regfile|regs[30][2]~q )) # (!\Regfile|ReadData1[2]~632_combout  & ((\Regfile|regs[22][2]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[2]~632_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[30][2]~q ),
	.datac(\Regfile|regs[22][2]~q ),
	.datad(\Regfile|ReadData1[2]~632_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~633_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~633 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[2]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N19
dffeas \Regfile|regs[28][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][2] .is_wysiwyg = "true";
defparam \Regfile|regs[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N27
dffeas \Regfile|regs[20][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][2] .is_wysiwyg = "true";
defparam \Regfile|regs[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N1
dffeas \Regfile|regs[16][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][2] .is_wysiwyg = "true";
defparam \Regfile|regs[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N17
dffeas \Regfile|regs[24][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][2] .is_wysiwyg = "true";
defparam \Regfile|regs[24][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~634 (
// Equation(s):
// \Regfile|ReadData1[2]~634_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[24][2]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[16][2]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[16][2]~q ),
	.datac(\Regfile|regs[24][2]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~634_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~634 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[2]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~635 (
// Equation(s):
// \Regfile|ReadData1[2]~635_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[2]~634_combout  & (\Regfile|regs[28][2]~q )) # (!\Regfile|ReadData1[2]~634_combout  & ((\Regfile|regs[20][2]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[2]~634_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[28][2]~q ),
	.datac(\Regfile|regs[20][2]~q ),
	.datad(\Regfile|ReadData1[2]~634_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~635_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~635 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[2]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~636 (
// Equation(s):
// \Regfile|ReadData1[2]~636_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & (\Regfile|ReadData1[2]~633_combout )) # (!\Imem|memoria_ROM~15_combout  & 
// ((\Regfile|ReadData1[2]~635_combout )))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[2]~633_combout ),
	.datad(\Regfile|ReadData1[2]~635_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~636_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~636 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData1[2]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~639 (
// Equation(s):
// \Regfile|ReadData1[2]~639_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[2]~636_combout  & (\Regfile|ReadData1[2]~638_combout )) # (!\Regfile|ReadData1[2]~636_combout  & ((\Regfile|ReadData1[2]~631_combout ))))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[2]~636_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[2]~638_combout ),
	.datac(\Regfile|ReadData1[2]~631_combout ),
	.datad(\Regfile|ReadData1[2]~636_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~639_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~639 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[2]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~650 (
// Equation(s):
// \Regfile|ReadData1[2]~650_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[2]~639_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[2]~649_combout ))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[2]~649_combout ),
	.datad(\Regfile|ReadData1[2]~639_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~650_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~650 .lut_mask = 16'h3210;
defparam \Regfile|ReadData1[2]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N5
dffeas \Regfile|regs[14][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][1] .is_wysiwyg = "true";
defparam \Regfile|regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \Regfile|regs[15][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][1] .is_wysiwyg = "true";
defparam \Regfile|regs[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N31
dffeas \Regfile|regs[12][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][1] .is_wysiwyg = "true";
defparam \Regfile|regs[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N8
fiftyfivenm_lcell_comb \Regfile|regs[13][1]~feeder (
// Equation(s):
// \Regfile|regs[13][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[13][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N9
dffeas \Regfile|regs[13][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][1] .is_wysiwyg = "true";
defparam \Regfile|regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~668 (
// Equation(s):
// \Regfile|ReadData1[1]~668_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[13][1]~q ) # (\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[12][1]~q  & ((!\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[12][1]~q ),
	.datab(\Regfile|regs[13][1]~q ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~668_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~668 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData1[1]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~669 (
// Equation(s):
// \Regfile|ReadData1[1]~669_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[1]~668_combout  & ((\Regfile|regs[15][1]~q ))) # (!\Regfile|ReadData1[1]~668_combout  & (\Regfile|regs[14][1]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[1]~668_combout ))))

	.dataa(\Regfile|regs[14][1]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[15][1]~q ),
	.datad(\Regfile|ReadData1[1]~668_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~669_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~669 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[1]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \Regfile|regs[6][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][1] .is_wysiwyg = "true";
defparam \Regfile|regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N28
fiftyfivenm_lcell_comb \Regfile|regs[4][1]~feeder (
// Equation(s):
// \Regfile|regs[4][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[4][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N29
dffeas \Regfile|regs[4][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][1] .is_wysiwyg = "true";
defparam \Regfile|regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N0
fiftyfivenm_lcell_comb \Regfile|regs[5][1]~feeder (
// Equation(s):
// \Regfile|regs[5][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[5][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y8_N1
dffeas \Regfile|regs[5][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][1] .is_wysiwyg = "true";
defparam \Regfile|regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~661 (
// Equation(s):
// \Regfile|ReadData1[1]~661_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[5][1]~q ) # (\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[4][1]~q  & ((!\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[4][1]~q ),
	.datab(\Regfile|regs[5][1]~q ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~661_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~661 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData1[1]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~662 (
// Equation(s):
// \Regfile|ReadData1[1]~662_combout  = (\Regfile|ReadData1[1]~661_combout  & (((\Regfile|regs[7][1]~q ) # (!\Imem|memoria_ROM~15_combout )))) # (!\Regfile|ReadData1[1]~661_combout  & (\Regfile|regs[6][1]~q  & ((\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[6][1]~q ),
	.datab(\Regfile|regs[7][1]~q ),
	.datac(\Regfile|ReadData1[1]~661_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~662_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~662 .lut_mask = 16'hCAF0;
defparam \Regfile|ReadData1[1]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N8
fiftyfivenm_lcell_comb \Regfile|regs[9][1]~feeder (
// Equation(s):
// \Regfile|regs[9][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[9][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N9
dffeas \Regfile|regs[9][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][1] .is_wysiwyg = "true";
defparam \Regfile|regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N24
fiftyfivenm_lcell_comb \Regfile|regs[8][1]~feeder (
// Equation(s):
// \Regfile|regs[8][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[8][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N25
dffeas \Regfile|regs[8][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][1] .is_wysiwyg = "true";
defparam \Regfile|regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N6
fiftyfivenm_lcell_comb \Regfile|regs[10][1]~feeder (
// Equation(s):
// \Regfile|regs[10][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[10][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N7
dffeas \Regfile|regs[10][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][1] .is_wysiwyg = "true";
defparam \Regfile|regs[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N30
fiftyfivenm_lcell_comb \Regfile|regs[11][1]~feeder (
// Equation(s):
// \Regfile|regs[11][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[11][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[11][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[11][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N31
dffeas \Regfile|regs[11][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[11][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][1] .is_wysiwyg = "true";
defparam \Regfile|regs[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~663 (
// Equation(s):
// \Regfile|ReadData1[1]~663_combout  = (\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[11][1]~q ))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[10][1]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[10][1]~q ),
	.datab(\Regfile|regs[11][1]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~663_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~663 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[1]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~664 (
// Equation(s):
// \Regfile|ReadData1[1]~664_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|ReadData1[1]~663_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[1]~663_combout  & (\Regfile|regs[9][1]~q )) # (!\Regfile|ReadData1[1]~663_combout  & 
// ((\Regfile|regs[8][1]~q )))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[9][1]~q ),
	.datac(\Regfile|regs[8][1]~q ),
	.datad(\Regfile|ReadData1[1]~663_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~664_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~664 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[1]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N11
dffeas \Regfile|regs[2][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][1] .is_wysiwyg = "true";
defparam \Regfile|regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N16
fiftyfivenm_lcell_comb \Regfile|regs[3][1]~feeder (
// Equation(s):
// \Regfile|regs[3][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[3][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N17
dffeas \Regfile|regs[3][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][1] .is_wysiwyg = "true";
defparam \Regfile|regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N20
fiftyfivenm_lcell_comb \Regfile|regs[1][1]~feeder (
// Equation(s):
// \Regfile|regs[1][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[1][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N21
dffeas \Regfile|regs[1][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][1] .is_wysiwyg = "true";
defparam \Regfile|regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~665 (
// Equation(s):
// \Regfile|ReadData1[1]~665_combout  = (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[3][1]~q )) # (!\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[1][1]~q )))

	.dataa(gnd),
	.datab(\Regfile|regs[3][1]~q ),
	.datac(\Regfile|regs[1][1]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~665_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~665 .lut_mask = 16'hCCF0;
defparam \Regfile|ReadData1[1]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~666 (
// Equation(s):
// \Regfile|ReadData1[1]~666_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[1]~665_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[2][1]~q  & ((\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[2][1]~q ),
	.datab(\Regfile|ReadData1[1]~665_combout ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~666_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~666 .lut_mask = 16'hCAC0;
defparam \Regfile|ReadData1[1]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~667 (
// Equation(s):
// \Regfile|ReadData1[1]~667_combout  = (\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout ) # ((\Regfile|ReadData1[1]~664_combout )))) # (!\Imem|memoria_ROM~9_combout  & (!\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[1]~666_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|ReadData1[1]~664_combout ),
	.datad(\Regfile|ReadData1[1]~666_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~667_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~667 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData1[1]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~670 (
// Equation(s):
// \Regfile|ReadData1[1]~670_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[1]~667_combout  & (\Regfile|ReadData1[1]~669_combout )) # (!\Regfile|ReadData1[1]~667_combout  & ((\Regfile|ReadData1[1]~662_combout ))))) # 
// (!\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[1]~667_combout ))))

	.dataa(\Regfile|ReadData1[1]~669_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|ReadData1[1]~662_combout ),
	.datad(\Regfile|ReadData1[1]~667_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~670_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~670 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[1]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N29
dffeas \Regfile|regs[17][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][1] .is_wysiwyg = "true";
defparam \Regfile|regs[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N23
dffeas \Regfile|regs[25][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][1] .is_wysiwyg = "true";
defparam \Regfile|regs[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~651 (
// Equation(s):
// \Regfile|ReadData1[1]~651_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[25][1]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[17][1]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[17][1]~q ),
	.datac(\Regfile|regs[25][1]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~651_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~651 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[1]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N11
dffeas \Regfile|regs[29][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][1] .is_wysiwyg = "true";
defparam \Regfile|regs[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N13
dffeas \Regfile|regs[21][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][1] .is_wysiwyg = "true";
defparam \Regfile|regs[21][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~652 (
// Equation(s):
// \Regfile|ReadData1[1]~652_combout  = (\Regfile|ReadData1[1]~651_combout  & ((\Regfile|regs[29][1]~q ) # ((!\Imem|memoria_ROM~4_combout )))) # (!\Regfile|ReadData1[1]~651_combout  & (((\Regfile|regs[21][1]~q  & \Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|ReadData1[1]~651_combout ),
	.datab(\Regfile|regs[29][1]~q ),
	.datac(\Regfile|regs[21][1]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~652_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~652 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData1[1]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N3
dffeas \Regfile|regs[31][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][1] .is_wysiwyg = "true";
defparam \Regfile|regs[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N4
fiftyfivenm_lcell_comb \Regfile|regs[23][1]~feeder (
// Equation(s):
// \Regfile|regs[23][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[23][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[23][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[23][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N5
dffeas \Regfile|regs[23][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[23][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][1] .is_wysiwyg = "true";
defparam \Regfile|regs[23][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N30
fiftyfivenm_lcell_comb \Regfile|regs[27][1]~feeder (
// Equation(s):
// \Regfile|regs[27][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[27][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[27][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[27][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N31
dffeas \Regfile|regs[27][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[27][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][1] .is_wysiwyg = "true";
defparam \Regfile|regs[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N13
dffeas \Regfile|regs[19][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][1] .is_wysiwyg = "true";
defparam \Regfile|regs[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~658 (
// Equation(s):
// \Regfile|ReadData1[1]~658_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[27][1]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[19][1]~q )))))

	.dataa(\Regfile|regs[27][1]~q ),
	.datab(\Regfile|regs[19][1]~q ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~658_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~658 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData1[1]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~659 (
// Equation(s):
// \Regfile|ReadData1[1]~659_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[1]~658_combout  & (\Regfile|regs[31][1]~q )) # (!\Regfile|ReadData1[1]~658_combout  & ((\Regfile|regs[23][1]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[1]~658_combout ))))

	.dataa(\Regfile|regs[31][1]~q ),
	.datab(\Regfile|regs[23][1]~q ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Regfile|ReadData1[1]~658_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~659_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~659 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[1]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
fiftyfivenm_lcell_comb \Regfile|regs[16][1]~feeder (
// Equation(s):
// \Regfile|regs[16][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[16][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[16][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[16][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N29
dffeas \Regfile|regs[16][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][1] .is_wysiwyg = "true";
defparam \Regfile|regs[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N15
dffeas \Regfile|regs[24][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][1] .is_wysiwyg = "true";
defparam \Regfile|regs[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
fiftyfivenm_lcell_comb \Regfile|regs[20][1]~feeder (
// Equation(s):
// \Regfile|regs[20][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[20][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[20][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[20][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N23
dffeas \Regfile|regs[20][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[20][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][1] .is_wysiwyg = "true";
defparam \Regfile|regs[20][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N16
fiftyfivenm_lcell_comb \Regfile|regs[28][1]~feeder (
// Equation(s):
// \Regfile|regs[28][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[28][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[28][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[28][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N17
dffeas \Regfile|regs[28][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[28][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][1] .is_wysiwyg = "true";
defparam \Regfile|regs[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~655 (
// Equation(s):
// \Regfile|ReadData1[1]~655_combout  = (\Imem|memoria_ROM~9_combout  & (((\Regfile|regs[28][1]~q ) # (!\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & (\Regfile|regs[20][1]~q  & ((\Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|regs[20][1]~q ),
	.datab(\Regfile|regs[28][1]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~655_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~655 .lut_mask = 16'hCAF0;
defparam \Regfile|ReadData1[1]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~656 (
// Equation(s):
// \Regfile|ReadData1[1]~656_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[1]~655_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[1]~655_combout  & ((\Regfile|regs[24][1]~q ))) # (!\Regfile|ReadData1[1]~655_combout  & 
// (\Regfile|regs[16][1]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[16][1]~q ),
	.datac(\Regfile|regs[24][1]~q ),
	.datad(\Regfile|ReadData1[1]~655_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~656_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~656 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[1]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N27
dffeas \Regfile|regs[18][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][1] .is_wysiwyg = "true";
defparam \Regfile|regs[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N20
fiftyfivenm_lcell_comb \Regfile|regs[26][1]~feeder (
// Equation(s):
// \Regfile|regs[26][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[26][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[26][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[26][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N21
dffeas \Regfile|regs[26][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[26][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][1] .is_wysiwyg = "true";
defparam \Regfile|regs[26][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
fiftyfivenm_lcell_comb \Regfile|regs[30][1]~feeder (
// Equation(s):
// \Regfile|regs[30][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[30][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[30][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[30][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N7
dffeas \Regfile|regs[30][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[30][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][1] .is_wysiwyg = "true";
defparam \Regfile|regs[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N21
dffeas \Regfile|regs[22][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][1] .is_wysiwyg = "true";
defparam \Regfile|regs[22][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~653 (
// Equation(s):
// \Regfile|ReadData1[1]~653_combout  = (\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[30][1]~q )) # (!\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[22][1]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[30][1]~q ),
	.datab(\Regfile|regs[22][1]~q ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~653_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~653 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[1]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~654 (
// Equation(s):
// \Regfile|ReadData1[1]~654_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[1]~653_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[1]~653_combout  & ((\Regfile|regs[26][1]~q ))) # (!\Regfile|ReadData1[1]~653_combout  & 
// (\Regfile|regs[18][1]~q ))))

	.dataa(\Regfile|regs[18][1]~q ),
	.datab(\Regfile|regs[26][1]~q ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Regfile|ReadData1[1]~653_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~654_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~654 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData1[1]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~657 (
// Equation(s):
// \Regfile|ReadData1[1]~657_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[1]~654_combout ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|ReadData1[1]~656_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[1]~656_combout ),
	.datad(\Regfile|ReadData1[1]~654_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~657_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~657 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[1]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~660 (
// Equation(s):
// \Regfile|ReadData1[1]~660_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[1]~657_combout  & ((\Regfile|ReadData1[1]~659_combout ))) # (!\Regfile|ReadData1[1]~657_combout  & (\Regfile|ReadData1[1]~652_combout )))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[1]~657_combout ))))

	.dataa(\Regfile|ReadData1[1]~652_combout ),
	.datab(\Regfile|ReadData1[1]~659_combout ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Regfile|ReadData1[1]~657_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~660_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~660 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[1]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~671 (
// Equation(s):
// \Regfile|ReadData1[1]~671_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[1]~660_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[1]~670_combout ))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[1]~670_combout ),
	.datad(\Regfile|ReadData1[1]~660_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~671_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~671 .lut_mask = 16'h3210;
defparam \Regfile|ReadData1[1]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
fiftyfivenm_lcell_comb \ula|Add1~0 (
// Equation(s):
// \ula|Add1~0_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\Regfile|ReadData1[0]~20_combout  $ (VCC))) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\Regfile|ReadData1[0]~20_combout ) # (GND)))
// \ula|Add1~1  = CARRY((\Regfile|ReadData1[0]~20_combout ) # (!\mux_in_2_ALU|saida[0]~0_combout ))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(\Regfile|ReadData1[0]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ula|Add1~0_combout ),
	.cout(\ula|Add1~1 ));
// synopsys translate_off
defparam \ula|Add1~0 .lut_mask = 16'h66DD;
defparam \ula|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
fiftyfivenm_lcell_comb \ula|Add1~2 (
// Equation(s):
// \ula|Add1~2_combout  = (\Regfile|ReadData1[1]~671_combout  & ((\mux_in_2_ALU|saida[1]~32_combout  & (!\ula|Add1~1 )) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\ula|Add1~1  & VCC)))) # (!\Regfile|ReadData1[1]~671_combout  & 
// ((\mux_in_2_ALU|saida[1]~32_combout  & ((\ula|Add1~1 ) # (GND))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (!\ula|Add1~1 ))))
// \ula|Add1~3  = CARRY((\Regfile|ReadData1[1]~671_combout  & (\mux_in_2_ALU|saida[1]~32_combout  & !\ula|Add1~1 )) # (!\Regfile|ReadData1[1]~671_combout  & ((\mux_in_2_ALU|saida[1]~32_combout ) # (!\ula|Add1~1 ))))

	.dataa(\Regfile|ReadData1[1]~671_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~1 ),
	.combout(\ula|Add1~2_combout ),
	.cout(\ula|Add1~3 ));
// synopsys translate_off
defparam \ula|Add1~2 .lut_mask = 16'h694D;
defparam \ula|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
fiftyfivenm_lcell_comb \ula|Add1~4 (
// Equation(s):
// \ula|Add1~4_combout  = ((\mux_in_2_ALU|saida[2]~30_combout  $ (\Regfile|ReadData1[2]~650_combout  $ (\ula|Add1~3 )))) # (GND)
// \ula|Add1~5  = CARRY((\mux_in_2_ALU|saida[2]~30_combout  & (\Regfile|ReadData1[2]~650_combout  & !\ula|Add1~3 )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\Regfile|ReadData1[2]~650_combout ) # (!\ula|Add1~3 ))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\Regfile|ReadData1[2]~650_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~3 ),
	.combout(\ula|Add1~4_combout ),
	.cout(\ula|Add1~5 ));
// synopsys translate_off
defparam \ula|Add1~4 .lut_mask = 16'h964D;
defparam \ula|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
fiftyfivenm_lcell_comb \ula|Add1~6 (
// Equation(s):
// \ula|Add1~6_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & ((\Regfile|ReadData1[3]~629_combout  & (!\ula|Add1~5 )) # (!\Regfile|ReadData1[3]~629_combout  & ((\ula|Add1~5 ) # (GND))))) # (!\mux_in_2_ALU|saida[3]~29_combout  & 
// ((\Regfile|ReadData1[3]~629_combout  & (\ula|Add1~5  & VCC)) # (!\Regfile|ReadData1[3]~629_combout  & (!\ula|Add1~5 ))))
// \ula|Add1~7  = CARRY((\mux_in_2_ALU|saida[3]~29_combout  & ((!\ula|Add1~5 ) # (!\Regfile|ReadData1[3]~629_combout ))) # (!\mux_in_2_ALU|saida[3]~29_combout  & (!\Regfile|ReadData1[3]~629_combout  & !\ula|Add1~5 )))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\Regfile|ReadData1[3]~629_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~5 ),
	.combout(\ula|Add1~6_combout ),
	.cout(\ula|Add1~7 ));
// synopsys translate_off
defparam \ula|Add1~6 .lut_mask = 16'h692B;
defparam \ula|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
fiftyfivenm_lcell_comb \ula|Add1~8 (
// Equation(s):
// \ula|Add1~8_combout  = ((\Regfile|ReadData1[4]~608_combout  $ (\mux_in_2_ALU|saida[4]~28_combout  $ (\ula|Add1~7 )))) # (GND)
// \ula|Add1~9  = CARRY((\Regfile|ReadData1[4]~608_combout  & ((!\ula|Add1~7 ) # (!\mux_in_2_ALU|saida[4]~28_combout ))) # (!\Regfile|ReadData1[4]~608_combout  & (!\mux_in_2_ALU|saida[4]~28_combout  & !\ula|Add1~7 )))

	.dataa(\Regfile|ReadData1[4]~608_combout ),
	.datab(\mux_in_2_ALU|saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~7 ),
	.combout(\ula|Add1~8_combout ),
	.cout(\ula|Add1~9 ));
// synopsys translate_off
defparam \ula|Add1~8 .lut_mask = 16'h962B;
defparam \ula|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
fiftyfivenm_lcell_comb \ula|Add1~10 (
// Equation(s):
// \ula|Add1~10_combout  = (\mux_in_2_ALU|saida[5]~27_combout  & ((\Regfile|ReadData1[5]~587_combout  & (!\ula|Add1~9 )) # (!\Regfile|ReadData1[5]~587_combout  & ((\ula|Add1~9 ) # (GND))))) # (!\mux_in_2_ALU|saida[5]~27_combout  & 
// ((\Regfile|ReadData1[5]~587_combout  & (\ula|Add1~9  & VCC)) # (!\Regfile|ReadData1[5]~587_combout  & (!\ula|Add1~9 ))))
// \ula|Add1~11  = CARRY((\mux_in_2_ALU|saida[5]~27_combout  & ((!\ula|Add1~9 ) # (!\Regfile|ReadData1[5]~587_combout ))) # (!\mux_in_2_ALU|saida[5]~27_combout  & (!\Regfile|ReadData1[5]~587_combout  & !\ula|Add1~9 )))

	.dataa(\mux_in_2_ALU|saida[5]~27_combout ),
	.datab(\Regfile|ReadData1[5]~587_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~9 ),
	.combout(\ula|Add1~10_combout ),
	.cout(\ula|Add1~11 ));
// synopsys translate_off
defparam \ula|Add1~10 .lut_mask = 16'h692B;
defparam \ula|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
fiftyfivenm_lcell_comb \ula|Mux28~18 (
// Equation(s):
// \ula|Mux28~18_combout  = (\ULA_ctrl|Mux3~10_combout ) # ((\ULA_ctrl|Mux2~7_combout  & ((\ULA_ctrl|Mux0~9_combout ) # (!\ULA_ctrl|Mux1~11_combout ))) # (!\ULA_ctrl|Mux2~7_combout  & ((\ULA_ctrl|Mux1~11_combout ) # (!\ULA_ctrl|Mux0~9_combout ))))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ULA_ctrl|Mux0~9_combout ),
	.datac(\ULA_ctrl|Mux1~11_combout ),
	.datad(\ULA_ctrl|Mux3~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~18 .lut_mask = 16'hFFDB;
defparam \ula|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N14
fiftyfivenm_lcell_comb \ula|Mux27~7 (
// Equation(s):
// \ula|Mux27~7_combout  = (\ULA_ctrl|Mux1~11_combout  & !\ULA_ctrl|Mux0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ULA_ctrl|Mux1~11_combout ),
	.datad(\ULA_ctrl|Mux0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~7 .lut_mask = 16'h00F0;
defparam \ula|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N7
dffeas \Regfile|regs[29][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][29] .is_wysiwyg = "true";
defparam \Regfile|regs[29][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N15
dffeas \Regfile|regs[25][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][29] .is_wysiwyg = "true";
defparam \Regfile|regs[25][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N25
dffeas \Regfile|regs[17][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][29] .is_wysiwyg = "true";
defparam \Regfile|regs[17][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~64 (
// Equation(s):
// \Regfile|ReadData2[29]~64_combout  = (\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout ) # ((\Regfile|regs[25][29]~q )))) # (!\Imem|memoria_ROM~41_combout  & (!\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[17][29]~q ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[25][29]~q ),
	.datad(\Regfile|regs[17][29]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~64 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData2[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~65 (
// Equation(s):
// \Regfile|ReadData2[29]~65_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[29]~64_combout  & (\Regfile|regs[29][29]~q )) # (!\Regfile|ReadData2[29]~64_combout  & ((\Regfile|regs[21][29]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[29]~64_combout ))))

	.dataa(\Regfile|regs[29][29]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[21][29]~q ),
	.datad(\Regfile|ReadData2[29]~64_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~65 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N21
dffeas \Regfile|regs[31][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][29] .is_wysiwyg = "true";
defparam \Regfile|regs[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N9
dffeas \Regfile|regs[23][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][29] .is_wysiwyg = "true";
defparam \Regfile|regs[23][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N4
fiftyfivenm_lcell_comb \Regfile|regs[27][29]~feeder (
// Equation(s):
// \Regfile|regs[27][29]~feeder_combout  = \mux_valor_write_data|saida[29]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[29]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[27][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[27][29]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[27][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y1_N5
dffeas \Regfile|regs[27][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[27][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][29] .is_wysiwyg = "true";
defparam \Regfile|regs[27][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N26
fiftyfivenm_lcell_comb \Regfile|regs[19][29]~feeder (
// Equation(s):
// \Regfile|regs[19][29]~feeder_combout  = \mux_valor_write_data|saida[29]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[29]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[19][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[19][29]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[19][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y1_N27
dffeas \Regfile|regs[19][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[19][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][29] .is_wysiwyg = "true";
defparam \Regfile|regs[19][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~71 (
// Equation(s):
// \Regfile|ReadData2[29]~71_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[27][29]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[19][29]~q )))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[27][29]~q ),
	.datac(\Regfile|regs[19][29]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~71 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[29]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~72 (
// Equation(s):
// \Regfile|ReadData2[29]~72_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[29]~71_combout  & (\Regfile|regs[31][29]~q )) # (!\Regfile|ReadData2[29]~71_combout  & ((\Regfile|regs[23][29]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[29]~71_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[31][29]~q ),
	.datac(\Regfile|regs[23][29]~q ),
	.datad(\Regfile|ReadData2[29]~71_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~72 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[29]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N19
dffeas \Regfile|regs[30][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][29] .is_wysiwyg = "true";
defparam \Regfile|regs[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N5
dffeas \Regfile|regs[18][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][29] .is_wysiwyg = "true";
defparam \Regfile|regs[18][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N21
dffeas \Regfile|regs[22][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][29] .is_wysiwyg = "true";
defparam \Regfile|regs[22][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~66 (
// Equation(s):
// \Regfile|ReadData2[29]~66_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[22][29]~q ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|regs[18][29]~q ))))

	.dataa(\Regfile|regs[18][29]~q ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[22][29]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~66 .lut_mask = 16'hFC22;
defparam \Regfile|ReadData2[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N19
dffeas \Regfile|regs[26][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][29] .is_wysiwyg = "true";
defparam \Regfile|regs[26][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~67 (
// Equation(s):
// \Regfile|ReadData2[29]~67_combout  = (\Regfile|ReadData2[29]~66_combout  & ((\Regfile|regs[30][29]~q ) # ((!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[29]~66_combout  & (((\Regfile|regs[26][29]~q  & \Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[30][29]~q ),
	.datab(\Regfile|ReadData2[29]~66_combout ),
	.datac(\Regfile|regs[26][29]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~67 .lut_mask = 16'hB8CC;
defparam \Regfile|ReadData2[29]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N31
dffeas \Regfile|regs[28][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][29] .is_wysiwyg = "true";
defparam \Regfile|regs[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N21
dffeas \Regfile|regs[24][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][29] .is_wysiwyg = "true";
defparam \Regfile|regs[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N17
dffeas \Regfile|regs[16][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][29] .is_wysiwyg = "true";
defparam \Regfile|regs[16][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N11
dffeas \Regfile|regs[20][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][29] .is_wysiwyg = "true";
defparam \Regfile|regs[20][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~68 (
// Equation(s):
// \Regfile|ReadData2[29]~68_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[20][29]~q ) # (\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[16][29]~q  & ((!\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[16][29]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[20][29]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~68 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~69 (
// Equation(s):
// \Regfile|ReadData2[29]~69_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[29]~68_combout  & (\Regfile|regs[28][29]~q )) # (!\Regfile|ReadData2[29]~68_combout  & ((\Regfile|regs[24][29]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[29]~68_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[28][29]~q ),
	.datac(\Regfile|regs[24][29]~q ),
	.datad(\Regfile|ReadData2[29]~68_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~69 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[29]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~70 (
// Equation(s):
// \Regfile|ReadData2[29]~70_combout  = (\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout ) # ((\Regfile|ReadData2[29]~67_combout )))) # (!\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[29]~69_combout 
// ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[29]~67_combout ),
	.datad(\Regfile|ReadData2[29]~69_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~70 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData2[29]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~73 (
// Equation(s):
// \Regfile|ReadData2[29]~73_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[29]~70_combout  & ((\Regfile|ReadData2[29]~72_combout ))) # (!\Regfile|ReadData2[29]~70_combout  & (\Regfile|ReadData2[29]~65_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[29]~70_combout ))))

	.dataa(\Regfile|ReadData2[29]~65_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[29]~72_combout ),
	.datad(\Regfile|ReadData2[29]~70_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~73 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[29]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N28
fiftyfivenm_lcell_comb \Regfile|regs[15][29]~feeder (
// Equation(s):
// \Regfile|regs[15][29]~feeder_combout  = \mux_valor_write_data|saida[29]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[29]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[15][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[15][29]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[15][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N29
dffeas \Regfile|regs[15][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[15][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][29] .is_wysiwyg = "true";
defparam \Regfile|regs[15][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
fiftyfivenm_lcell_comb \Regfile|regs[14][29]~feeder (
// Equation(s):
// \Regfile|regs[14][29]~feeder_combout  = \mux_valor_write_data|saida[29]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[29]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[14][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[14][29]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[14][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N5
dffeas \Regfile|regs[14][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[14][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][29] .is_wysiwyg = "true";
defparam \Regfile|regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N18
fiftyfivenm_lcell_comb \Regfile|regs[12][29]~feeder (
// Equation(s):
// \Regfile|regs[12][29]~feeder_combout  = \mux_valor_write_data|saida[29]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[29]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[12][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[12][29]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[12][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N19
dffeas \Regfile|regs[12][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[12][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][29] .is_wysiwyg = "true";
defparam \Regfile|regs[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N21
dffeas \Regfile|regs[13][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][29] .is_wysiwyg = "true";
defparam \Regfile|regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~81 (
// Equation(s):
// \Regfile|ReadData2[29]~81_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[13][29]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[12][29]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[12][29]~q ),
	.datac(\Regfile|regs[13][29]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~81_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~81 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[29]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~82 (
// Equation(s):
// \Regfile|ReadData2[29]~82_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[29]~81_combout  & (\Regfile|regs[15][29]~q )) # (!\Regfile|ReadData2[29]~81_combout  & ((\Regfile|regs[14][29]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[29]~81_combout ))))

	.dataa(\Regfile|regs[15][29]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[14][29]~q ),
	.datad(\Regfile|ReadData2[29]~81_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~82_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~82 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[29]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \Regfile|regs[6][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][29] .is_wysiwyg = "true";
defparam \Regfile|regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N29
dffeas \Regfile|regs[7][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][29] .is_wysiwyg = "true";
defparam \Regfile|regs[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N25
dffeas \Regfile|regs[4][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][29] .is_wysiwyg = "true";
defparam \Regfile|regs[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \Regfile|regs[5][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][29] .is_wysiwyg = "true";
defparam \Regfile|regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~74 (
// Equation(s):
// \Regfile|ReadData2[29]~74_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[5][29]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[4][29]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[4][29]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[5][29]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~74_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~74 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[29]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~75 (
// Equation(s):
// \Regfile|ReadData2[29]~75_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[29]~74_combout  & ((\Regfile|regs[7][29]~q ))) # (!\Regfile|ReadData2[29]~74_combout  & (\Regfile|regs[6][29]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[29]~74_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[6][29]~q ),
	.datac(\Regfile|regs[7][29]~q ),
	.datad(\Regfile|ReadData2[29]~74_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~75 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[29]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N1
dffeas \Regfile|regs[11][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][29] .is_wysiwyg = "true";
defparam \Regfile|regs[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y2_N29
dffeas \Regfile|regs[9][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][29] .is_wysiwyg = "true";
defparam \Regfile|regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y2_N27
dffeas \Regfile|regs[10][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][29] .is_wysiwyg = "true";
defparam \Regfile|regs[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N7
dffeas \Regfile|regs[8][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][29] .is_wysiwyg = "true";
defparam \Regfile|regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~76 (
// Equation(s):
// \Regfile|ReadData2[29]~76_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[10][29]~q )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|regs[8][29]~q )))))

	.dataa(\Regfile|regs[10][29]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[8][29]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~76 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData2[29]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~77 (
// Equation(s):
// \Regfile|ReadData2[29]~77_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[29]~76_combout  & (\Regfile|regs[11][29]~q )) # (!\Regfile|ReadData2[29]~76_combout  & ((\Regfile|regs[9][29]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[29]~76_combout ))))

	.dataa(\Regfile|regs[11][29]~q ),
	.datab(\Regfile|regs[9][29]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[29]~76_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~77 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[29]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N17
dffeas \Regfile|regs[2][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][29] .is_wysiwyg = "true";
defparam \Regfile|regs[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N1
dffeas \Regfile|regs[3][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][29] .is_wysiwyg = "true";
defparam \Regfile|regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N7
dffeas \Regfile|regs[1][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][29] .is_wysiwyg = "true";
defparam \Regfile|regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~78 (
// Equation(s):
// \Regfile|ReadData2[29]~78_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][29]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][29]~q )))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[3][29]~q ),
	.datad(\Regfile|regs[1][29]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~78 .lut_mask = 16'hA280;
defparam \Regfile|ReadData2[29]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~79 (
// Equation(s):
// \Regfile|ReadData2[29]~79_combout  = (\Regfile|ReadData2[29]~78_combout ) # ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[2][29]~q  & !\Imem|memoria_ROM~31_combout )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[2][29]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[29]~78_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~79_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~79 .lut_mask = 16'hFF08;
defparam \Regfile|ReadData2[29]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~80 (
// Equation(s):
// \Regfile|ReadData2[29]~80_combout  = (\Imem|memoria_ROM~44_combout  & (\Imem|memoria_ROM~41_combout )) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|ReadData2[29]~77_combout )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|ReadData2[29]~79_combout )))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|ReadData2[29]~77_combout ),
	.datad(\Regfile|ReadData2[29]~79_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~80_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~80 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData2[29]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~83 (
// Equation(s):
// \Regfile|ReadData2[29]~83_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[29]~80_combout  & (\Regfile|ReadData2[29]~82_combout )) # (!\Regfile|ReadData2[29]~80_combout  & ((\Regfile|ReadData2[29]~75_combout ))))) # 
// (!\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[29]~80_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|ReadData2[29]~82_combout ),
	.datac(\Regfile|ReadData2[29]~75_combout ),
	.datad(\Regfile|ReadData2[29]~80_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~83_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~83 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[29]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[29]~84 (
// Equation(s):
// \Regfile|ReadData2[29]~84_combout  = (!\Regfile|Equal2~1_combout  & ((\Imem|memoria_ROM~49_combout  & (\Regfile|ReadData2[29]~73_combout )) # (!\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[29]~83_combout )))))

	.dataa(\Regfile|ReadData2[29]~73_combout ),
	.datab(\Imem|memoria_ROM~49_combout ),
	.datac(\Regfile|ReadData2[29]~83_combout ),
	.datad(\Regfile|Equal2~1_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[29]~84_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[29]~84 .lut_mask = 16'h00B8;
defparam \Regfile|ReadData2[29]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \D_mem|mem~253 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~253 .is_wysiwyg = "true";
defparam \D_mem|mem~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N19
dffeas \D_mem|mem~221 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~221 .is_wysiwyg = "true";
defparam \D_mem|mem~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N23
dffeas \D_mem|mem~189 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~189 .is_wysiwyg = "true";
defparam \D_mem|mem~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N31
dffeas \D_mem|mem~157 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~157 .is_wysiwyg = "true";
defparam \D_mem|mem~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
fiftyfivenm_lcell_comb \D_mem|mem~1614 (
// Equation(s):
// \D_mem|mem~1614_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~189_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~157_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~189_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~157_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1614_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1614 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N18
fiftyfivenm_lcell_comb \D_mem|mem~1615 (
// Equation(s):
// \D_mem|mem~1615_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1614_combout  & (\D_mem|mem~253_q )) # (!\D_mem|mem~1614_combout  & ((\D_mem|mem~221_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1614_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~253_q ),
	.datac(\D_mem|mem~221_q ),
	.datad(\D_mem|mem~1614_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1615_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1615 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N5
dffeas \D_mem|mem~317 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~317 .is_wysiwyg = "true";
defparam \D_mem|mem~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N7
dffeas \D_mem|mem~381 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~381 .is_wysiwyg = "true";
defparam \D_mem|mem~381 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
fiftyfivenm_lcell_comb \D_mem|mem~349feeder (
// Equation(s):
// \D_mem|mem~349feeder_combout  = \Regfile|ReadData2[29]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[29]~84_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~349feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~349feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~349feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N3
dffeas \D_mem|mem~349 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~349feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~349 .is_wysiwyg = "true";
defparam \D_mem|mem~349 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \D_mem|mem~285 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~285 .is_wysiwyg = "true";
defparam \D_mem|mem~285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
fiftyfivenm_lcell_comb \D_mem|mem~1616 (
// Equation(s):
// \D_mem|mem~1616_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~349_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~285_q )))))

	.dataa(\D_mem|mem~349_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~285_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1616_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1616 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
fiftyfivenm_lcell_comb \D_mem|mem~1617 (
// Equation(s):
// \D_mem|mem~1617_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1616_combout  & ((\D_mem|mem~381_q ))) # (!\D_mem|mem~1616_combout  & (\D_mem|mem~317_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1616_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~317_q ),
	.datac(\D_mem|mem~381_q ),
	.datad(\D_mem|mem~1616_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1617_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1617 .lut_mask = 16'hF588;
defparam \D_mem|mem~1617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
fiftyfivenm_lcell_comb \D_mem|mem~61feeder (
// Equation(s):
// \D_mem|mem~61feeder_combout  = \Regfile|ReadData2[29]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[29]~84_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~61feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~61feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~61feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \D_mem|mem~61 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~61 .is_wysiwyg = "true";
defparam \D_mem|mem~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N9
dffeas \D_mem|mem~125 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~125 .is_wysiwyg = "true";
defparam \D_mem|mem~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
fiftyfivenm_lcell_comb \D_mem|mem~93feeder (
// Equation(s):
// \D_mem|mem~93feeder_combout  = \Regfile|ReadData2[29]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[29]~84_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~93feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~93feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~93feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \D_mem|mem~93 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~93 .is_wysiwyg = "true";
defparam \D_mem|mem~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \D_mem|mem~29 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~29 .is_wysiwyg = "true";
defparam \D_mem|mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
fiftyfivenm_lcell_comb \D_mem|mem~1618 (
// Equation(s):
// \D_mem|mem~1618_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~93_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~29_q )))))

	.dataa(\D_mem|mem~93_q ),
	.datab(\D_mem|mem~29_q ),
	.datac(\ula|Mux31~10_combout ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1618_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1618 .lut_mask = 16'hFA0C;
defparam \D_mem|mem~1618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
fiftyfivenm_lcell_comb \D_mem|mem~1619 (
// Equation(s):
// \D_mem|mem~1619_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1618_combout  & ((\D_mem|mem~125_q ))) # (!\D_mem|mem~1618_combout  & (\D_mem|mem~61_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1618_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~61_q ),
	.datac(\D_mem|mem~125_q ),
	.datad(\D_mem|mem~1618_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1619_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1619 .lut_mask = 16'hF588;
defparam \D_mem|mem~1619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
fiftyfivenm_lcell_comb \D_mem|mem~1620 (
// Equation(s):
// \D_mem|mem~1620_combout  = (\ula|Mux29~combout  & (\ula|Mux28~combout )) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~1617_combout )) # (!\ula|Mux28~combout  & ((\D_mem|mem~1619_combout )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1617_combout ),
	.datad(\D_mem|mem~1619_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1620_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1620 .lut_mask = 16'hD9C8;
defparam \D_mem|mem~1620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N27
dffeas \D_mem|mem~509 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[29]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~509 .is_wysiwyg = "true";
defparam \D_mem|mem~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \D_mem|mem~477 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~477 .is_wysiwyg = "true";
defparam \D_mem|mem~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N9
dffeas \D_mem|mem~445 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~445 .is_wysiwyg = "true";
defparam \D_mem|mem~445 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N15
dffeas \D_mem|mem~413 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~413 .is_wysiwyg = "true";
defparam \D_mem|mem~413 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N14
fiftyfivenm_lcell_comb \D_mem|mem~1621 (
// Equation(s):
// \D_mem|mem~1621_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~445_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~413_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~445_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~413_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1621_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1621 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
fiftyfivenm_lcell_comb \D_mem|mem~1622 (
// Equation(s):
// \D_mem|mem~1622_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1621_combout  & (\D_mem|mem~509_q )) # (!\D_mem|mem~1621_combout  & ((\D_mem|mem~477_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1621_combout ))))

	.dataa(\D_mem|mem~509_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~477_q ),
	.datad(\D_mem|mem~1621_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1622_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1622 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
fiftyfivenm_lcell_comb \D_mem|mem~1623 (
// Equation(s):
// \D_mem|mem~1623_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1620_combout  & ((\D_mem|mem~1622_combout ))) # (!\D_mem|mem~1620_combout  & (\D_mem|mem~1615_combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1620_combout ))))

	.dataa(\D_mem|mem~1615_combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~1620_combout ),
	.datad(\D_mem|mem~1622_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1623_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1623 .lut_mask = 16'hF838;
defparam \D_mem|mem~1623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \D_mem|mem~765 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~765 .is_wysiwyg = "true";
defparam \D_mem|mem~765 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \D_mem|mem~1021 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1021 .is_wysiwyg = "true";
defparam \D_mem|mem~1021 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \D_mem|mem~893 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~893 .is_wysiwyg = "true";
defparam \D_mem|mem~893 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \D_mem|mem~637 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~637 .is_wysiwyg = "true";
defparam \D_mem|mem~637 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
fiftyfivenm_lcell_comb \D_mem|mem~1611 (
// Equation(s):
// \D_mem|mem~1611_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~893_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~637_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~893_q ),
	.datac(\D_mem|mem~637_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1611_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1611 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
fiftyfivenm_lcell_comb \D_mem|mem~1612 (
// Equation(s):
// \D_mem|mem~1612_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1611_combout  & ((\D_mem|mem~1021_q ))) # (!\D_mem|mem~1611_combout  & (\D_mem|mem~765_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1611_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~765_q ),
	.datac(\D_mem|mem~1021_q ),
	.datad(\D_mem|mem~1611_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1612_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1612 .lut_mask = 16'hF588;
defparam \D_mem|mem~1612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \D_mem|mem~957 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~957 .is_wysiwyg = "true";
defparam \D_mem|mem~957 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \D_mem|mem~701 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~701 .is_wysiwyg = "true";
defparam \D_mem|mem~701 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
fiftyfivenm_lcell_comb \D_mem|mem~829feeder (
// Equation(s):
// \D_mem|mem~829feeder_combout  = \Regfile|ReadData2[29]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[29]~84_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~829feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~829feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~829feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N3
dffeas \D_mem|mem~829 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~829feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~829 .is_wysiwyg = "true";
defparam \D_mem|mem~829 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
fiftyfivenm_lcell_comb \D_mem|mem~573feeder (
// Equation(s):
// \D_mem|mem~573feeder_combout  = \Regfile|ReadData2[29]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[29]~84_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~573feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~573feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~573feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N17
dffeas \D_mem|mem~573 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~573feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~573 .is_wysiwyg = "true";
defparam \D_mem|mem~573 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
fiftyfivenm_lcell_comb \D_mem|mem~1604 (
// Equation(s):
// \D_mem|mem~1604_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~829_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~573_q  & !\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~829_q ),
	.datab(\D_mem|mem~573_q ),
	.datac(\ula|Mux28~combout ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1604_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1604 .lut_mask = 16'hF0AC;
defparam \D_mem|mem~1604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
fiftyfivenm_lcell_comb \D_mem|mem~1605 (
// Equation(s):
// \D_mem|mem~1605_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1604_combout  & (\D_mem|mem~957_q )) # (!\D_mem|mem~1604_combout  & ((\D_mem|mem~701_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1604_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~957_q ),
	.datac(\D_mem|mem~701_q ),
	.datad(\D_mem|mem~1604_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1605_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1605 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
fiftyfivenm_lcell_comb \D_mem|mem~797feeder (
// Equation(s):
// \D_mem|mem~797feeder_combout  = \Regfile|ReadData2[29]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[29]~84_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~797feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~797feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~797feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N11
dffeas \D_mem|mem~797 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~797feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~797 .is_wysiwyg = "true";
defparam \D_mem|mem~797 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \D_mem|mem~925 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~925 .is_wysiwyg = "true";
defparam \D_mem|mem~925 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
fiftyfivenm_lcell_comb \D_mem|mem~669feeder (
// Equation(s):
// \D_mem|mem~669feeder_combout  = \Regfile|ReadData2[29]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[29]~84_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~669feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~669feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~669feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N13
dffeas \D_mem|mem~669 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~669feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~669 .is_wysiwyg = "true";
defparam \D_mem|mem~669 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \D_mem|mem~541 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~541 .is_wysiwyg = "true";
defparam \D_mem|mem~541 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
fiftyfivenm_lcell_comb \D_mem|mem~1608 (
// Equation(s):
// \D_mem|mem~1608_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~669_q )) # (!\ula|Mux29~combout  & ((\D_mem|mem~541_q )))))

	.dataa(\D_mem|mem~669_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~541_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1608_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1608 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
fiftyfivenm_lcell_comb \D_mem|mem~1609 (
// Equation(s):
// \D_mem|mem~1609_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1608_combout  & ((\D_mem|mem~925_q ))) # (!\D_mem|mem~1608_combout  & (\D_mem|mem~797_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1608_combout ))))

	.dataa(\D_mem|mem~797_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~925_q ),
	.datad(\D_mem|mem~1608_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1609_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1609 .lut_mask = 16'hF388;
defparam \D_mem|mem~1609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
fiftyfivenm_lcell_comb \D_mem|mem~861feeder (
// Equation(s):
// \D_mem|mem~861feeder_combout  = \Regfile|ReadData2[29]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[29]~84_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~861feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~861feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~861feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N29
dffeas \D_mem|mem~861 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~861feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~861 .is_wysiwyg = "true";
defparam \D_mem|mem~861 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \D_mem|mem~605 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~605 .is_wysiwyg = "true";
defparam \D_mem|mem~605 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N13
dffeas \D_mem|mem~733 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~733 .is_wysiwyg = "true";
defparam \D_mem|mem~733 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
fiftyfivenm_lcell_comb \D_mem|mem~1606 (
// Equation(s):
// \D_mem|mem~1606_combout  = (\ula|Mux29~combout  & (((\D_mem|mem~733_q ) # (\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (\D_mem|mem~605_q  & ((!\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~605_q ),
	.datab(\D_mem|mem~733_q ),
	.datac(\ula|Mux29~combout ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1606_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1606 .lut_mask = 16'hF0CA;
defparam \D_mem|mem~1606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N17
dffeas \D_mem|mem~989 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~989 .is_wysiwyg = "true";
defparam \D_mem|mem~989 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
fiftyfivenm_lcell_comb \D_mem|mem~1607 (
// Equation(s):
// \D_mem|mem~1607_combout  = (\D_mem|mem~1606_combout  & (((\D_mem|mem~989_q ) # (!\ula|Mux28~combout )))) # (!\D_mem|mem~1606_combout  & (\D_mem|mem~861_q  & ((\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~861_q ),
	.datab(\D_mem|mem~1606_combout ),
	.datac(\D_mem|mem~989_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1607_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1607 .lut_mask = 16'hE2CC;
defparam \D_mem|mem~1607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
fiftyfivenm_lcell_comb \D_mem|mem~1610 (
// Equation(s):
// \D_mem|mem~1610_combout  = (\ula|Mux31~10_combout  & (\ula|Mux30~12_combout )) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & ((\D_mem|mem~1607_combout ))) # (!\ula|Mux30~12_combout  & (\D_mem|mem~1609_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1609_combout ),
	.datad(\D_mem|mem~1607_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1610_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1610 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
fiftyfivenm_lcell_comb \D_mem|mem~1613 (
// Equation(s):
// \D_mem|mem~1613_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1610_combout  & (\D_mem|mem~1612_combout )) # (!\D_mem|mem~1610_combout  & ((\D_mem|mem~1605_combout ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1610_combout ))))

	.dataa(\D_mem|mem~1612_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~1605_combout ),
	.datad(\D_mem|mem~1610_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1613_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1613 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
fiftyfivenm_lcell_comb \D_mem|ReadData~29 (
// Equation(s):
// \D_mem|ReadData~29_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1613_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1623_combout ))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1623_combout ),
	.datad(\D_mem|mem~1613_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~29_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~29 .lut_mask = 16'hA820;
defparam \D_mem|ReadData~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N25
dffeas \D_mem|ReadData[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [29]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[29] .is_wysiwyg = "true";
defparam \D_mem|ReadData[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~3 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~3_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[29]~84_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~100_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[29]~84_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~3 .lut_mask = 16'hCFC0;
defparam \mux_in_2_ALU|saida[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~80 (
// Equation(s):
// \Regfile|ReadData1[29]~80_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[13][29]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[12][29]~q ))))

	.dataa(\Regfile|regs[12][29]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[13][29]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~80_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~80 .lut_mask = 16'hFC22;
defparam \Regfile|ReadData1[29]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~81 (
// Equation(s):
// \Regfile|ReadData1[29]~81_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[29]~80_combout  & (\Regfile|regs[15][29]~q )) # (!\Regfile|ReadData1[29]~80_combout  & ((\Regfile|regs[14][29]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[29]~80_combout ))))

	.dataa(\Regfile|regs[15][29]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[14][29]~q ),
	.datad(\Regfile|ReadData1[29]~80_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~81_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~81 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[29]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~75 (
// Equation(s):
// \Regfile|ReadData1[29]~75_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[10][29]~q ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|regs[8][29]~q ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[8][29]~q ),
	.datad(\Regfile|regs[10][29]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~75 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[29]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~76 (
// Equation(s):
// \Regfile|ReadData1[29]~76_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[29]~75_combout  & ((\Regfile|regs[11][29]~q ))) # (!\Regfile|ReadData1[29]~75_combout  & (\Regfile|regs[9][29]~q )))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[29]~75_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[9][29]~q ),
	.datac(\Regfile|regs[11][29]~q ),
	.datad(\Regfile|ReadData1[29]~75_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~76 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[29]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~77 (
// Equation(s):
// \Regfile|ReadData1[29]~77_combout  = (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[3][29]~q )) # (!\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[1][29]~q )))

	.dataa(gnd),
	.datab(\Regfile|regs[3][29]~q ),
	.datac(\Regfile|regs[1][29]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~77 .lut_mask = 16'hCCF0;
defparam \Regfile|ReadData1[29]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~78 (
// Equation(s):
// \Regfile|ReadData1[29]~78_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[29]~77_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[2][29]~q )))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[2][29]~q ),
	.datad(\Regfile|ReadData1[29]~77_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~78 .lut_mask = 16'hEA40;
defparam \Regfile|ReadData1[29]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~79 (
// Equation(s):
// \Regfile|ReadData1[29]~79_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|ReadData1[29]~76_combout )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|ReadData1[29]~78_combout )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[29]~76_combout ),
	.datad(\Regfile|ReadData1[29]~78_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~79_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~79 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData1[29]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~73 (
// Equation(s):
// \Regfile|ReadData1[29]~73_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][29]~q ) # ((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[4][29]~q  & !\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[5][29]~q ),
	.datab(\Regfile|regs[4][29]~q ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~73 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData1[29]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~74 (
// Equation(s):
// \Regfile|ReadData1[29]~74_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[29]~73_combout  & ((\Regfile|regs[7][29]~q ))) # (!\Regfile|ReadData1[29]~73_combout  & (\Regfile|regs[6][29]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[29]~73_combout ))))

	.dataa(\Regfile|regs[6][29]~q ),
	.datab(\Regfile|regs[7][29]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[29]~73_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~74_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~74 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[29]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~82 (
// Equation(s):
// \Regfile|ReadData1[29]~82_combout  = (\Regfile|ReadData1[29]~79_combout  & ((\Regfile|ReadData1[29]~81_combout ) # ((!\Imem|memoria_ROM~4_combout )))) # (!\Regfile|ReadData1[29]~79_combout  & (((\Imem|memoria_ROM~4_combout  & 
// \Regfile|ReadData1[29]~74_combout ))))

	.dataa(\Regfile|ReadData1[29]~81_combout ),
	.datab(\Regfile|ReadData1[29]~79_combout ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Regfile|ReadData1[29]~74_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~82_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~82 .lut_mask = 16'hBC8C;
defparam \Regfile|ReadData1[29]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~83 (
// Equation(s):
// \Regfile|ReadData1[29]~83_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[29]~72_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[29]~82_combout )))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[29]~72_combout ),
	.datad(\Regfile|ReadData1[29]~82_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~83_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~83 .lut_mask = 16'h3120;
defparam \Regfile|ReadData1[29]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
fiftyfivenm_lcell_comb \D_mem|mem~444feeder (
// Equation(s):
// \D_mem|mem~444feeder_combout  = \Regfile|ReadData2[28]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[28]~105_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~444feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~444feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~444feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \D_mem|mem~444 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~444feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~444 .is_wysiwyg = "true";
defparam \D_mem|mem~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N9
dffeas \D_mem|mem~508 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~508 .is_wysiwyg = "true";
defparam \D_mem|mem~508 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
fiftyfivenm_lcell_comb \D_mem|mem~476feeder (
// Equation(s):
// \D_mem|mem~476feeder_combout  = \Regfile|ReadData2[28]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[28]~105_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~476feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~476feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~476feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \D_mem|mem~476 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~476feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~476 .is_wysiwyg = "true";
defparam \D_mem|mem~476 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N21
dffeas \D_mem|mem~412 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~412 .is_wysiwyg = "true";
defparam \D_mem|mem~412 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
fiftyfivenm_lcell_comb \D_mem|mem~1601 (
// Equation(s):
// \D_mem|mem~1601_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~476_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~412_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~476_q ),
	.datac(\D_mem|mem~412_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1601_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1601 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
fiftyfivenm_lcell_comb \D_mem|mem~1602 (
// Equation(s):
// \D_mem|mem~1602_combout  = (\D_mem|mem~1601_combout  & (((\D_mem|mem~508_q ) # (!\ula|Mux31~10_combout )))) # (!\D_mem|mem~1601_combout  & (\D_mem|mem~444_q  & ((\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~444_q ),
	.datab(\D_mem|mem~508_q ),
	.datac(\D_mem|mem~1601_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1602_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1602 .lut_mask = 16'hCAF0;
defparam \D_mem|mem~1602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
fiftyfivenm_lcell_comb \D_mem|mem~380feeder (
// Equation(s):
// \D_mem|mem~380feeder_combout  = \Regfile|ReadData2[28]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[28]~105_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~380feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~380feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~380feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \D_mem|mem~380 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~380feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~380 .is_wysiwyg = "true";
defparam \D_mem|mem~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \D_mem|mem~348 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~348 .is_wysiwyg = "true";
defparam \D_mem|mem~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N13
dffeas \D_mem|mem~316 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~316 .is_wysiwyg = "true";
defparam \D_mem|mem~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N15
dffeas \D_mem|mem~284 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~284 .is_wysiwyg = "true";
defparam \D_mem|mem~284 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
fiftyfivenm_lcell_comb \D_mem|mem~1594 (
// Equation(s):
// \D_mem|mem~1594_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~316_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~284_q )))))

	.dataa(\D_mem|mem~316_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~284_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1594_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1594 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
fiftyfivenm_lcell_comb \D_mem|mem~1595 (
// Equation(s):
// \D_mem|mem~1595_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1594_combout  & (\D_mem|mem~380_q )) # (!\D_mem|mem~1594_combout  & ((\D_mem|mem~348_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1594_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~380_q ),
	.datac(\D_mem|mem~348_q ),
	.datad(\D_mem|mem~1594_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1595_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1595 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N11
dffeas \D_mem|mem~188 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~188 .is_wysiwyg = "true";
defparam \D_mem|mem~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \D_mem|mem~252 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~252 .is_wysiwyg = "true";
defparam \D_mem|mem~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N21
dffeas \D_mem|mem~220 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~220 .is_wysiwyg = "true";
defparam \D_mem|mem~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N17
dffeas \D_mem|mem~156 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~156 .is_wysiwyg = "true";
defparam \D_mem|mem~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
fiftyfivenm_lcell_comb \D_mem|mem~1596 (
// Equation(s):
// \D_mem|mem~1596_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~220_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~156_q )))))

	.dataa(\D_mem|mem~220_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~156_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1596_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1596 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
fiftyfivenm_lcell_comb \D_mem|mem~1597 (
// Equation(s):
// \D_mem|mem~1597_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1596_combout  & ((\D_mem|mem~252_q ))) # (!\D_mem|mem~1596_combout  & (\D_mem|mem~188_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1596_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~188_q ),
	.datac(\D_mem|mem~252_q ),
	.datad(\D_mem|mem~1596_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1597_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1597 .lut_mask = 16'hF588;
defparam \D_mem|mem~1597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N30
fiftyfivenm_lcell_comb \D_mem|mem~124feeder (
// Equation(s):
// \D_mem|mem~124feeder_combout  = \Regfile|ReadData2[28]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[28]~105_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~124feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~124feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~124feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N31
dffeas \D_mem|mem~124 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~124 .is_wysiwyg = "true";
defparam \D_mem|mem~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
fiftyfivenm_lcell_comb \D_mem|mem~92feeder (
// Equation(s):
// \D_mem|mem~92feeder_combout  = \Regfile|ReadData2[28]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[28]~105_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~92feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~92feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~92feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \D_mem|mem~92 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~92 .is_wysiwyg = "true";
defparam \D_mem|mem~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
fiftyfivenm_lcell_comb \D_mem|mem~60feeder (
// Equation(s):
// \D_mem|mem~60feeder_combout  = \Regfile|ReadData2[28]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[28]~105_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~60feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~60feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~60feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \D_mem|mem~60 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~60 .is_wysiwyg = "true";
defparam \D_mem|mem~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \D_mem|mem~28 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~28 .is_wysiwyg = "true";
defparam \D_mem|mem~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
fiftyfivenm_lcell_comb \D_mem|mem~1598 (
// Equation(s):
// \D_mem|mem~1598_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~60_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~28_q  & !\ula|Mux30~12_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~60_q ),
	.datac(\D_mem|mem~28_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1598_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1598 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
fiftyfivenm_lcell_comb \D_mem|mem~1599 (
// Equation(s):
// \D_mem|mem~1599_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1598_combout  & (\D_mem|mem~124_q )) # (!\D_mem|mem~1598_combout  & ((\D_mem|mem~92_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1598_combout ))))

	.dataa(\D_mem|mem~124_q ),
	.datab(\D_mem|mem~92_q ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\D_mem|mem~1598_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1599_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1599 .lut_mask = 16'hAFC0;
defparam \D_mem|mem~1599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
fiftyfivenm_lcell_comb \D_mem|mem~1600 (
// Equation(s):
// \D_mem|mem~1600_combout  = (\ula|Mux28~combout  & (\ula|Mux29~combout )) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~1597_combout )) # (!\ula|Mux29~combout  & ((\D_mem|mem~1599_combout )))))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~1597_combout ),
	.datad(\D_mem|mem~1599_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1600_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1600 .lut_mask = 16'hD9C8;
defparam \D_mem|mem~1600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
fiftyfivenm_lcell_comb \D_mem|mem~1603 (
// Equation(s):
// \D_mem|mem~1603_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1600_combout  & (\D_mem|mem~1602_combout )) # (!\D_mem|mem~1600_combout  & ((\D_mem|mem~1595_combout ))))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1600_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~1602_combout ),
	.datac(\D_mem|mem~1595_combout ),
	.datad(\D_mem|mem~1600_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1603_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1603 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N21
dffeas \D_mem|mem~860 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~860 .is_wysiwyg = "true";
defparam \D_mem|mem~860 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N31
dffeas \D_mem|mem~604 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~604 .is_wysiwyg = "true";
defparam \D_mem|mem~604 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
fiftyfivenm_lcell_comb \D_mem|mem~1584 (
// Equation(s):
// \D_mem|mem~1584_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~860_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~604_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~860_q ),
	.datac(\D_mem|mem~604_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1584_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1584 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
fiftyfivenm_lcell_comb \D_mem|mem~732feeder (
// Equation(s):
// \D_mem|mem~732feeder_combout  = \Regfile|ReadData2[28]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[28]~105_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~732feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~732feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~732feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N23
dffeas \D_mem|mem~732 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~732feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~732 .is_wysiwyg = "true";
defparam \D_mem|mem~732 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
fiftyfivenm_lcell_comb \D_mem|mem~988feeder (
// Equation(s):
// \D_mem|mem~988feeder_combout  = \Regfile|ReadData2[28]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[28]~105_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~988feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~988feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~988feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N9
dffeas \D_mem|mem~988 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~988feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~988 .is_wysiwyg = "true";
defparam \D_mem|mem~988 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
fiftyfivenm_lcell_comb \D_mem|mem~1585 (
// Equation(s):
// \D_mem|mem~1585_combout  = (\D_mem|mem~1584_combout  & (((\D_mem|mem~988_q ) # (!\ula|Mux29~combout )))) # (!\D_mem|mem~1584_combout  & (\D_mem|mem~732_q  & (\ula|Mux29~combout )))

	.dataa(\D_mem|mem~1584_combout ),
	.datab(\D_mem|mem~732_q ),
	.datac(\ula|Mux29~combout ),
	.datad(\D_mem|mem~988_q ),
	.cin(gnd),
	.combout(\D_mem|mem~1585_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1585 .lut_mask = 16'hEA4A;
defparam \D_mem|mem~1585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
fiftyfivenm_lcell_comb \D_mem|mem~892feeder (
// Equation(s):
// \D_mem|mem~892feeder_combout  = \Regfile|ReadData2[28]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[28]~105_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~892feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~892feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~892feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \D_mem|mem~892 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~892feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~892 .is_wysiwyg = "true";
defparam \D_mem|mem~892 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
fiftyfivenm_lcell_comb \D_mem|mem~1020feeder (
// Equation(s):
// \D_mem|mem~1020feeder_combout  = \Regfile|ReadData2[28]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[28]~105_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1020feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1020feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~1020feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \D_mem|mem~1020 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~1020feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1020 .is_wysiwyg = "true";
defparam \D_mem|mem~1020 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
fiftyfivenm_lcell_comb \D_mem|mem~764feeder (
// Equation(s):
// \D_mem|mem~764feeder_combout  = \Regfile|ReadData2[28]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[28]~105_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~764feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~764feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~764feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \D_mem|mem~764 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~764feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~764 .is_wysiwyg = "true";
defparam \D_mem|mem~764 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \D_mem|mem~636 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~636 .is_wysiwyg = "true";
defparam \D_mem|mem~636 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
fiftyfivenm_lcell_comb \D_mem|mem~1591 (
// Equation(s):
// \D_mem|mem~1591_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~764_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~636_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~764_q ),
	.datac(\D_mem|mem~636_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1591_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1591 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
fiftyfivenm_lcell_comb \D_mem|mem~1592 (
// Equation(s):
// \D_mem|mem~1592_combout  = (\D_mem|mem~1591_combout  & (((\D_mem|mem~1020_q ) # (!\ula|Mux28~combout )))) # (!\D_mem|mem~1591_combout  & (\D_mem|mem~892_q  & ((\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~892_q ),
	.datab(\D_mem|mem~1020_q ),
	.datac(\D_mem|mem~1591_combout ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1592_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1592 .lut_mask = 16'hCAF0;
defparam \D_mem|mem~1592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
fiftyfivenm_lcell_comb \D_mem|mem~668feeder (
// Equation(s):
// \D_mem|mem~668feeder_combout  = \Regfile|ReadData2[28]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[28]~105_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~668feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~668feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~668feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N27
dffeas \D_mem|mem~668 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~668feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~668 .is_wysiwyg = "true";
defparam \D_mem|mem~668 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N15
dffeas \D_mem|mem~796 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~796 .is_wysiwyg = "true";
defparam \D_mem|mem~796 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \D_mem|mem~540 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~540 .is_wysiwyg = "true";
defparam \D_mem|mem~540 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
fiftyfivenm_lcell_comb \D_mem|mem~1588 (
// Equation(s):
// \D_mem|mem~1588_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~796_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~540_q  & !\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~796_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~540_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1588_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1588 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \D_mem|mem~924 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~924 .is_wysiwyg = "true";
defparam \D_mem|mem~924 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
fiftyfivenm_lcell_comb \D_mem|mem~1589 (
// Equation(s):
// \D_mem|mem~1589_combout  = (\D_mem|mem~1588_combout  & (((\D_mem|mem~924_q ) # (!\ula|Mux29~combout )))) # (!\D_mem|mem~1588_combout  & (\D_mem|mem~668_q  & ((\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~668_q ),
	.datab(\D_mem|mem~1588_combout ),
	.datac(\D_mem|mem~924_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1589_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1589 .lut_mask = 16'hE2CC;
defparam \D_mem|mem~1589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N0
fiftyfivenm_lcell_comb \D_mem|mem~828feeder (
// Equation(s):
// \D_mem|mem~828feeder_combout  = \Regfile|ReadData2[28]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[28]~105_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~828feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~828feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~828feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N1
dffeas \D_mem|mem~828 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~828feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~828 .is_wysiwyg = "true";
defparam \D_mem|mem~828 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N7
dffeas \D_mem|mem~956 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~956 .is_wysiwyg = "true";
defparam \D_mem|mem~956 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N5
dffeas \D_mem|mem~700 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~700 .is_wysiwyg = "true";
defparam \D_mem|mem~700 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N19
dffeas \D_mem|mem~572 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[28]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~572 .is_wysiwyg = "true";
defparam \D_mem|mem~572 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N18
fiftyfivenm_lcell_comb \D_mem|mem~1586 (
// Equation(s):
// \D_mem|mem~1586_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~700_q )) # (!\ula|Mux29~combout  & ((\D_mem|mem~572_q )))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~700_q ),
	.datac(\D_mem|mem~572_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1586_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1586 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
fiftyfivenm_lcell_comb \D_mem|mem~1587 (
// Equation(s):
// \D_mem|mem~1587_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1586_combout  & ((\D_mem|mem~956_q ))) # (!\D_mem|mem~1586_combout  & (\D_mem|mem~828_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1586_combout ))))

	.dataa(\D_mem|mem~828_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~956_q ),
	.datad(\D_mem|mem~1586_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1587_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1587 .lut_mask = 16'hF388;
defparam \D_mem|mem~1587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
fiftyfivenm_lcell_comb \D_mem|mem~1590 (
// Equation(s):
// \D_mem|mem~1590_combout  = (\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout ) # ((\D_mem|mem~1587_combout )))) # (!\ula|Mux31~10_combout  & (!\ula|Mux30~12_combout  & (\D_mem|mem~1589_combout )))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1589_combout ),
	.datad(\D_mem|mem~1587_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1590_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1590 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
fiftyfivenm_lcell_comb \D_mem|mem~1593 (
// Equation(s):
// \D_mem|mem~1593_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1590_combout  & ((\D_mem|mem~1592_combout ))) # (!\D_mem|mem~1590_combout  & (\D_mem|mem~1585_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1590_combout ))))

	.dataa(\D_mem|mem~1585_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1592_combout ),
	.datad(\D_mem|mem~1590_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1593_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1593 .lut_mask = 16'hF388;
defparam \D_mem|mem~1593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
fiftyfivenm_lcell_comb \D_mem|ReadData~28 (
// Equation(s):
// \D_mem|ReadData~28_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1593_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1603_combout ))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1603_combout ),
	.datad(\D_mem|mem~1593_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~28_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~28 .lut_mask = 16'hA820;
defparam \D_mem|ReadData~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \D_mem|ReadData[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [28]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[28] .is_wysiwyg = "true";
defparam \D_mem|ReadData[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N5
dffeas \Regfile|regs[9][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][28] .is_wysiwyg = "true";
defparam \Regfile|regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \Regfile|regs[11][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][28] .is_wysiwyg = "true";
defparam \Regfile|regs[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N19
dffeas \Regfile|regs[8][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][28] .is_wysiwyg = "true";
defparam \Regfile|regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N3
dffeas \Regfile|regs[10][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][28] .is_wysiwyg = "true";
defparam \Regfile|regs[10][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~94 (
// Equation(s):
// \Regfile|ReadData1[28]~94_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[10][28]~q ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|regs[8][28]~q ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[8][28]~q ),
	.datad(\Regfile|regs[10][28]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~94_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~94 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[28]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~95 (
// Equation(s):
// \Regfile|ReadData1[28]~95_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[28]~94_combout  & ((\Regfile|regs[11][28]~q ))) # (!\Regfile|ReadData1[28]~94_combout  & (\Regfile|regs[9][28]~q )))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[28]~94_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[9][28]~q ),
	.datac(\Regfile|regs[11][28]~q ),
	.datad(\Regfile|ReadData1[28]~94_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~95_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~95 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[28]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N27
dffeas \Regfile|regs[15][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][28] .is_wysiwyg = "true";
defparam \Regfile|regs[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N23
dffeas \Regfile|regs[14][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][28] .is_wysiwyg = "true";
defparam \Regfile|regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N11
dffeas \Regfile|regs[13][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][28] .is_wysiwyg = "true";
defparam \Regfile|regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N21
dffeas \Regfile|regs[12][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][28] .is_wysiwyg = "true";
defparam \Regfile|regs[12][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~101 (
// Equation(s):
// \Regfile|ReadData1[28]~101_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[13][28]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[12][28]~q )))))

	.dataa(\Regfile|regs[13][28]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[12][28]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~101_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~101 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData1[28]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~102 (
// Equation(s):
// \Regfile|ReadData1[28]~102_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[28]~101_combout  & (\Regfile|regs[15][28]~q )) # (!\Regfile|ReadData1[28]~101_combout  & ((\Regfile|regs[14][28]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[28]~101_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[15][28]~q ),
	.datac(\Regfile|regs[14][28]~q ),
	.datad(\Regfile|ReadData1[28]~101_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~102_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~102 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[28]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N8
fiftyfivenm_lcell_comb \Regfile|regs[2][28]~feeder (
// Equation(s):
// \Regfile|regs[2][28]~feeder_combout  = \mux_valor_write_data|saida[28]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~4_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[2][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[2][28]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[2][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N9
dffeas \Regfile|regs[2][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][28] .is_wysiwyg = "true";
defparam \Regfile|regs[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N20
fiftyfivenm_lcell_comb \Regfile|regs[1][28]~feeder (
// Equation(s):
// \Regfile|regs[1][28]~feeder_combout  = \mux_valor_write_data|saida[28]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~4_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[1][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[1][28]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[1][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N21
dffeas \Regfile|regs[1][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[1][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][28] .is_wysiwyg = "true";
defparam \Regfile|regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y1_N5
dffeas \Regfile|regs[3][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][28] .is_wysiwyg = "true";
defparam \Regfile|regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~98 (
// Equation(s):
// \Regfile|ReadData1[28]~98_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][28]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][28]~q ))

	.dataa(gnd),
	.datab(\Regfile|regs[1][28]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|regs[3][28]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~98_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~98 .lut_mask = 16'hFC0C;
defparam \Regfile|ReadData1[28]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~99 (
// Equation(s):
// \Regfile|ReadData1[28]~99_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[28]~98_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[2][28]~q )))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[2][28]~q ),
	.datad(\Regfile|ReadData1[28]~98_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~99_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~99 .lut_mask = 16'hEA40;
defparam \Regfile|ReadData1[28]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \Regfile|regs[6][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][28] .is_wysiwyg = "true";
defparam \Regfile|regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
fiftyfivenm_lcell_comb \Regfile|regs[7][28]~feeder (
// Equation(s):
// \Regfile|regs[7][28]~feeder_combout  = \mux_valor_write_data|saida[28]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~4_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[7][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[7][28]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[7][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \Regfile|regs[7][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[7][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][28] .is_wysiwyg = "true";
defparam \Regfile|regs[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \Regfile|regs[5][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][28] .is_wysiwyg = "true";
defparam \Regfile|regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
fiftyfivenm_lcell_comb \Regfile|regs[4][28]~feeder (
// Equation(s):
// \Regfile|regs[4][28]~feeder_combout  = \mux_valor_write_data|saida[28]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~4_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[4][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[4][28]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[4][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \Regfile|regs[4][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[4][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][28] .is_wysiwyg = "true";
defparam \Regfile|regs[4][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~96 (
// Equation(s):
// \Regfile|ReadData1[28]~96_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[5][28]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[4][28]~q )))))

	.dataa(\Regfile|regs[5][28]~q ),
	.datab(\Regfile|regs[4][28]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~96_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~96 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData1[28]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~97 (
// Equation(s):
// \Regfile|ReadData1[28]~97_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[28]~96_combout  & ((\Regfile|regs[7][28]~q ))) # (!\Regfile|ReadData1[28]~96_combout  & (\Regfile|regs[6][28]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[28]~96_combout ))))

	.dataa(\Regfile|regs[6][28]~q ),
	.datab(\Regfile|regs[7][28]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[28]~96_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~97 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[28]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~100 (
// Equation(s):
// \Regfile|ReadData1[28]~100_combout  = (\Imem|memoria_ROM~9_combout  & (\Imem|memoria_ROM~4_combout )) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[28]~97_combout ))) # (!\Imem|memoria_ROM~4_combout  & 
// (\Regfile|ReadData1[28]~99_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|ReadData1[28]~99_combout ),
	.datad(\Regfile|ReadData1[28]~97_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~100_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~100 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[28]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~103 (
// Equation(s):
// \Regfile|ReadData1[28]~103_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[28]~100_combout  & ((\Regfile|ReadData1[28]~102_combout ))) # (!\Regfile|ReadData1[28]~100_combout  & (\Regfile|ReadData1[28]~95_combout )))) # 
// (!\Imem|memoria_ROM~9_combout  & (((\Regfile|ReadData1[28]~100_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|ReadData1[28]~95_combout ),
	.datac(\Regfile|ReadData1[28]~102_combout ),
	.datad(\Regfile|ReadData1[28]~100_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~103_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~103 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[28]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N16
fiftyfivenm_lcell_comb \Regfile|regs[27][28]~feeder (
// Equation(s):
// \Regfile|regs[27][28]~feeder_combout  = \mux_valor_write_data|saida[28]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~4_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[27][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[27][28]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[27][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N17
dffeas \Regfile|regs[27][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[27][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][28] .is_wysiwyg = "true";
defparam \Regfile|regs[27][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N10
fiftyfivenm_lcell_comb \Regfile|regs[23][28]~feeder (
// Equation(s):
// \Regfile|regs[23][28]~feeder_combout  = \mux_valor_write_data|saida[28]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~4_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[23][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[23][28]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[23][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N11
dffeas \Regfile|regs[23][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[23][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][28] .is_wysiwyg = "true";
defparam \Regfile|regs[23][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N12
fiftyfivenm_lcell_comb \Regfile|regs[19][28]~feeder (
// Equation(s):
// \Regfile|regs[19][28]~feeder_combout  = \mux_valor_write_data|saida[28]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~4_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[19][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[19][28]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[19][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N13
dffeas \Regfile|regs[19][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[19][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][28] .is_wysiwyg = "true";
defparam \Regfile|regs[19][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~91 (
// Equation(s):
// \Regfile|ReadData1[28]~91_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[23][28]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((!\Imem|memoria_ROM~9_combout  & \Regfile|regs[19][28]~q ))))

	.dataa(\Regfile|regs[23][28]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|regs[19][28]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~91_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~91 .lut_mask = 16'hCBC8;
defparam \Regfile|ReadData1[28]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~92 (
// Equation(s):
// \Regfile|ReadData1[28]~92_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[28]~91_combout  & ((\Regfile|regs[31][28]~q ))) # (!\Regfile|ReadData1[28]~91_combout  & (\Regfile|regs[27][28]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[28]~91_combout ))))

	.dataa(\Regfile|regs[27][28]~q ),
	.datab(\Regfile|regs[31][28]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|ReadData1[28]~91_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~92_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~92 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[28]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N25
dffeas \Regfile|regs[20][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][28] .is_wysiwyg = "true";
defparam \Regfile|regs[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N3
dffeas \Regfile|regs[28][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][28] .is_wysiwyg = "true";
defparam \Regfile|regs[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N19
dffeas \Regfile|regs[24][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][28] .is_wysiwyg = "true";
defparam \Regfile|regs[24][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N25
dffeas \Regfile|regs[16][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][28] .is_wysiwyg = "true";
defparam \Regfile|regs[16][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~88 (
// Equation(s):
// \Regfile|ReadData1[28]~88_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[24][28]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[16][28]~q )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[24][28]~q ),
	.datac(\Regfile|regs[16][28]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~88_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~88 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[28]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~89 (
// Equation(s):
// \Regfile|ReadData1[28]~89_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[28]~88_combout  & ((\Regfile|regs[28][28]~q ))) # (!\Regfile|ReadData1[28]~88_combout  & (\Regfile|regs[20][28]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[28]~88_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[20][28]~q ),
	.datac(\Regfile|regs[28][28]~q ),
	.datad(\Regfile|ReadData1[28]~88_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~89_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~89 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[28]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N15
dffeas \Regfile|regs[22][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][28] .is_wysiwyg = "true";
defparam \Regfile|regs[22][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N7
dffeas \Regfile|regs[30][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][28] .is_wysiwyg = "true";
defparam \Regfile|regs[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N13
dffeas \Regfile|regs[26][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][28] .is_wysiwyg = "true";
defparam \Regfile|regs[26][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N17
dffeas \Regfile|regs[18][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][28] .is_wysiwyg = "true";
defparam \Regfile|regs[18][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~86 (
// Equation(s):
// \Regfile|ReadData1[28]~86_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[26][28]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[18][28]~q )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[26][28]~q ),
	.datac(\Regfile|regs[18][28]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~86 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~87 (
// Equation(s):
// \Regfile|ReadData1[28]~87_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[28]~86_combout  & ((\Regfile|regs[30][28]~q ))) # (!\Regfile|ReadData1[28]~86_combout  & (\Regfile|regs[22][28]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[28]~86_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[22][28]~q ),
	.datac(\Regfile|regs[30][28]~q ),
	.datad(\Regfile|ReadData1[28]~86_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~87_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~87 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[28]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~90 (
// Equation(s):
// \Regfile|ReadData1[28]~90_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout ) # (\Regfile|ReadData1[28]~87_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|ReadData1[28]~89_combout  & (!\Imem|memoria_ROM~13_combout )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|ReadData1[28]~89_combout ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Regfile|ReadData1[28]~87_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~90_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~90 .lut_mask = 16'hAEA4;
defparam \Regfile|ReadData1[28]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N9
dffeas \Regfile|regs[25][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][28] .is_wysiwyg = "true";
defparam \Regfile|regs[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \Regfile|regs[21][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][28] .is_wysiwyg = "true";
defparam \Regfile|regs[21][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N5
dffeas \Regfile|regs[17][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][28] .is_wysiwyg = "true";
defparam \Regfile|regs[17][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~84 (
// Equation(s):
// \Regfile|ReadData1[28]~84_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[21][28]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[17][28]~q  & !\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[21][28]~q ),
	.datac(\Regfile|regs[17][28]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~84_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~84 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[28]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N23
dffeas \Regfile|regs[29][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][28] .is_wysiwyg = "true";
defparam \Regfile|regs[29][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~85 (
// Equation(s):
// \Regfile|ReadData1[28]~85_combout  = (\Regfile|ReadData1[28]~84_combout  & (((\Regfile|regs[29][28]~q ) # (!\Imem|memoria_ROM~9_combout )))) # (!\Regfile|ReadData1[28]~84_combout  & (\Regfile|regs[25][28]~q  & ((\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[25][28]~q ),
	.datab(\Regfile|ReadData1[28]~84_combout ),
	.datac(\Regfile|regs[29][28]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~85 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData1[28]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~93 (
// Equation(s):
// \Regfile|ReadData1[28]~93_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[28]~90_combout  & (\Regfile|ReadData1[28]~92_combout )) # (!\Regfile|ReadData1[28]~90_combout  & ((\Regfile|ReadData1[28]~85_combout ))))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[28]~90_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[28]~92_combout ),
	.datac(\Regfile|ReadData1[28]~90_combout ),
	.datad(\Regfile|ReadData1[28]~85_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~93_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~93 .lut_mask = 16'hDAD0;
defparam \Regfile|ReadData1[28]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~104 (
// Equation(s):
// \Regfile|ReadData1[28]~104_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[28]~93_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[28]~103_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[28]~103_combout ),
	.datad(\Regfile|ReadData1[28]~93_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~104_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~104 .lut_mask = 16'h5410;
defparam \Regfile|ReadData1[28]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N31
dffeas \Regfile|regs[12][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][27] .is_wysiwyg = "true";
defparam \Regfile|regs[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N31
dffeas \Regfile|regs[13][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][27] .is_wysiwyg = "true";
defparam \Regfile|regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~123 (
// Equation(s):
// \Regfile|ReadData2[27]~123_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[13][27]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[12][27]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[12][27]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[13][27]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~123_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~123 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[27]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N9
dffeas \Regfile|regs[14][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][27] .is_wysiwyg = "true";
defparam \Regfile|regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N21
dffeas \Regfile|regs[15][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][27] .is_wysiwyg = "true";
defparam \Regfile|regs[15][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~124 (
// Equation(s):
// \Regfile|ReadData2[27]~124_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[27]~123_combout  & ((\Regfile|regs[15][27]~q ))) # (!\Regfile|ReadData2[27]~123_combout  & (\Regfile|regs[14][27]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (\Regfile|ReadData2[27]~123_combout ))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|ReadData2[27]~123_combout ),
	.datac(\Regfile|regs[14][27]~q ),
	.datad(\Regfile|regs[15][27]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~124_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~124 .lut_mask = 16'hEC64;
defparam \Regfile|ReadData2[27]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \Regfile|regs[4][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][27] .is_wysiwyg = "true";
defparam \Regfile|regs[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \Regfile|regs[5][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][27] .is_wysiwyg = "true";
defparam \Regfile|regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~116 (
// Equation(s):
// \Regfile|ReadData2[27]~116_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[5][27]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[4][27]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[4][27]~q ),
	.datac(\Regfile|regs[5][27]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~116_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~116 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[27]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \Regfile|regs[6][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][27] .is_wysiwyg = "true";
defparam \Regfile|regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N27
dffeas \Regfile|regs[7][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][27] .is_wysiwyg = "true";
defparam \Regfile|regs[7][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~117 (
// Equation(s):
// \Regfile|ReadData2[27]~117_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[27]~116_combout  & ((\Regfile|regs[7][27]~q ))) # (!\Regfile|ReadData2[27]~116_combout  & (\Regfile|regs[6][27]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (\Regfile|ReadData2[27]~116_combout ))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|ReadData2[27]~116_combout ),
	.datac(\Regfile|regs[6][27]~q ),
	.datad(\Regfile|regs[7][27]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~117_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~117 .lut_mask = 16'hEC64;
defparam \Regfile|ReadData2[27]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N15
dffeas \Regfile|regs[2][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][27] .is_wysiwyg = "true";
defparam \Regfile|regs[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N29
dffeas \Regfile|regs[1][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][27] .is_wysiwyg = "true";
defparam \Regfile|regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N5
dffeas \Regfile|regs[3][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][27] .is_wysiwyg = "true";
defparam \Regfile|regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~120 (
// Equation(s):
// \Regfile|ReadData2[27]~120_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[3][27]~q ))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[1][27]~q ))))

	.dataa(\Regfile|regs[1][27]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[3][27]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~120_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~120 .lut_mask = 16'hC088;
defparam \Regfile|ReadData2[27]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~121 (
// Equation(s):
// \Regfile|ReadData2[27]~121_combout  = (\Regfile|ReadData2[27]~120_combout ) # ((\Regfile|regs[2][27]~q  & (!\Imem|memoria_ROM~31_combout  & \Imem|memoria_ROM~35_combout )))

	.dataa(\Regfile|regs[2][27]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[27]~120_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~121_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~121 .lut_mask = 16'hF2F0;
defparam \Regfile|ReadData2[27]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N21
dffeas \Regfile|regs[11][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][27] .is_wysiwyg = "true";
defparam \Regfile|regs[11][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N20
fiftyfivenm_lcell_comb \Regfile|regs[9][27]~feeder (
// Equation(s):
// \Regfile|regs[9][27]~feeder_combout  = \mux_valor_write_data|saida[27]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[27]~5_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[9][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[9][27]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[9][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N21
dffeas \Regfile|regs[9][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][27] .is_wysiwyg = "true";
defparam \Regfile|regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N9
dffeas \Regfile|regs[8][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][27] .is_wysiwyg = "true";
defparam \Regfile|regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N22
fiftyfivenm_lcell_comb \Regfile|regs[10][27]~feeder (
// Equation(s):
// \Regfile|regs[10][27]~feeder_combout  = \mux_valor_write_data|saida[27]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[27]~5_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[10][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[10][27]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[10][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N23
dffeas \Regfile|regs[10][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[10][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][27] .is_wysiwyg = "true";
defparam \Regfile|regs[10][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~118 (
// Equation(s):
// \Regfile|ReadData2[27]~118_combout  = (\Imem|memoria_ROM~35_combout  & (((\Regfile|regs[10][27]~q ) # (\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[8][27]~q  & ((!\Imem|memoria_ROM~31_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[8][27]~q ),
	.datac(\Regfile|regs[10][27]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~118_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~118 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[27]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~119 (
// Equation(s):
// \Regfile|ReadData2[27]~119_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[27]~118_combout  & (\Regfile|regs[11][27]~q )) # (!\Regfile|ReadData2[27]~118_combout  & ((\Regfile|regs[9][27]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[27]~118_combout ))))

	.dataa(\Regfile|regs[11][27]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[9][27]~q ),
	.datad(\Regfile|ReadData2[27]~118_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~119_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~119 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[27]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~122 (
// Equation(s):
// \Regfile|ReadData2[27]~122_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout ) # (\Regfile|ReadData2[27]~119_combout )))) # (!\Imem|memoria_ROM~41_combout  & (\Regfile|ReadData2[27]~121_combout  & (!\Imem|memoria_ROM~44_combout 
// )))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|ReadData2[27]~121_combout ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Regfile|ReadData2[27]~119_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~122_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~122 .lut_mask = 16'hAEA4;
defparam \Regfile|ReadData2[27]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~125 (
// Equation(s):
// \Regfile|ReadData2[27]~125_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[27]~122_combout  & (\Regfile|ReadData2[27]~124_combout )) # (!\Regfile|ReadData2[27]~122_combout  & ((\Regfile|ReadData2[27]~117_combout ))))) # 
// (!\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[27]~122_combout ))))

	.dataa(\Regfile|ReadData2[27]~124_combout ),
	.datab(\Regfile|ReadData2[27]~117_combout ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Regfile|ReadData2[27]~122_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~125_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~125 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[27]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N17
dffeas \Regfile|regs[31][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][27] .is_wysiwyg = "true";
defparam \Regfile|regs[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y1_N19
dffeas \Regfile|regs[27][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][27] .is_wysiwyg = "true";
defparam \Regfile|regs[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N5
dffeas \Regfile|regs[19][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][27] .is_wysiwyg = "true";
defparam \Regfile|regs[19][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~113 (
// Equation(s):
// \Regfile|ReadData2[27]~113_combout  = (\Imem|memoria_ROM~44_combout  & (\Imem|memoria_ROM~41_combout )) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[27][27]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[19][27]~q )))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[27][27]~q ),
	.datad(\Regfile|regs[19][27]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~113_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~113 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData2[27]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~114 (
// Equation(s):
// \Regfile|ReadData2[27]~114_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[27]~113_combout  & (\Regfile|regs[31][27]~q )) # (!\Regfile|ReadData2[27]~113_combout  & ((\Regfile|regs[23][27]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[27]~113_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[31][27]~q ),
	.datac(\Regfile|regs[23][27]~q ),
	.datad(\Regfile|ReadData2[27]~113_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~114_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~114 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[27]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N15
dffeas \Regfile|regs[29][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][27] .is_wysiwyg = "true";
defparam \Regfile|regs[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N21
dffeas \Regfile|regs[21][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][27] .is_wysiwyg = "true";
defparam \Regfile|regs[21][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N3
dffeas \Regfile|regs[25][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][27] .is_wysiwyg = "true";
defparam \Regfile|regs[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N17
dffeas \Regfile|regs[17][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][27] .is_wysiwyg = "true";
defparam \Regfile|regs[17][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~106 (
// Equation(s):
// \Regfile|ReadData2[27]~106_combout  = (\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout ) # ((\Regfile|regs[25][27]~q )))) # (!\Imem|memoria_ROM~41_combout  & (!\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[17][27]~q ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[25][27]~q ),
	.datad(\Regfile|regs[17][27]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~106_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~106 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData2[27]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~107 (
// Equation(s):
// \Regfile|ReadData2[27]~107_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[27]~106_combout  & (\Regfile|regs[29][27]~q )) # (!\Regfile|ReadData2[27]~106_combout  & ((\Regfile|regs[21][27]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[27]~106_combout ))))

	.dataa(\Regfile|regs[29][27]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[21][27]~q ),
	.datad(\Regfile|ReadData2[27]~106_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~107_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~107 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[27]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \Regfile|regs[30][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][27] .is_wysiwyg = "true";
defparam \Regfile|regs[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N3
dffeas \Regfile|regs[26][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][27] .is_wysiwyg = "true";
defparam \Regfile|regs[26][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \Regfile|regs[18][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][27] .is_wysiwyg = "true";
defparam \Regfile|regs[18][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N1
dffeas \Regfile|regs[22][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][27] .is_wysiwyg = "true";
defparam \Regfile|regs[22][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~108 (
// Equation(s):
// \Regfile|ReadData2[27]~108_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[22][27]~q ) # (\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[18][27]~q  & ((!\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[18][27]~q ),
	.datac(\Regfile|regs[22][27]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~108_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~108 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[27]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~109 (
// Equation(s):
// \Regfile|ReadData2[27]~109_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[27]~108_combout  & (\Regfile|regs[30][27]~q )) # (!\Regfile|ReadData2[27]~108_combout  & ((\Regfile|regs[26][27]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[27]~108_combout ))))

	.dataa(\Regfile|regs[30][27]~q ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[26][27]~q ),
	.datad(\Regfile|ReadData2[27]~108_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~109_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~109 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[27]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N6
fiftyfivenm_lcell_comb \Regfile|regs[28][27]~feeder (
// Equation(s):
// \Regfile|regs[28][27]~feeder_combout  = \mux_valor_write_data|saida[27]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[27]~5_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[28][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[28][27]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[28][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y1_N7
dffeas \Regfile|regs[28][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[28][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][27] .is_wysiwyg = "true";
defparam \Regfile|regs[28][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N28
fiftyfivenm_lcell_comb \Regfile|regs[24][27]~feeder (
// Equation(s):
// \Regfile|regs[24][27]~feeder_combout  = \mux_valor_write_data|saida[27]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[27]~5_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[24][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[24][27]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[24][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y1_N29
dffeas \Regfile|regs[24][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[24][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][27] .is_wysiwyg = "true";
defparam \Regfile|regs[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N11
dffeas \Regfile|regs[16][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][27] .is_wysiwyg = "true";
defparam \Regfile|regs[16][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N9
dffeas \Regfile|regs[20][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][27] .is_wysiwyg = "true";
defparam \Regfile|regs[20][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~110 (
// Equation(s):
// \Regfile|ReadData2[27]~110_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[20][27]~q ) # (\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[16][27]~q  & ((!\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[16][27]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[20][27]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~110_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~110 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[27]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~111 (
// Equation(s):
// \Regfile|ReadData2[27]~111_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[27]~110_combout  & (\Regfile|regs[28][27]~q )) # (!\Regfile|ReadData2[27]~110_combout  & ((\Regfile|regs[24][27]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[27]~110_combout ))))

	.dataa(\Regfile|regs[28][27]~q ),
	.datab(\Regfile|regs[24][27]~q ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Regfile|ReadData2[27]~110_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~111_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~111 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[27]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~112 (
// Equation(s):
// \Regfile|ReadData2[27]~112_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[27]~109_combout ) # ((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & (((\Regfile|ReadData2[27]~111_combout  & !\Imem|memoria_ROM~31_combout 
// ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|ReadData2[27]~109_combout ),
	.datac(\Regfile|ReadData2[27]~111_combout ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~112_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~112 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[27]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~115 (
// Equation(s):
// \Regfile|ReadData2[27]~115_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[27]~112_combout  & (\Regfile|ReadData2[27]~114_combout )) # (!\Regfile|ReadData2[27]~112_combout  & ((\Regfile|ReadData2[27]~107_combout ))))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[27]~112_combout ))))

	.dataa(\Regfile|ReadData2[27]~114_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[27]~107_combout ),
	.datad(\Regfile|ReadData2[27]~112_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~115_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~115 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[27]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[27]~126 (
// Equation(s):
// \Regfile|ReadData2[27]~126_combout  = (!\Regfile|Equal2~1_combout  & ((\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[27]~115_combout ))) # (!\Imem|memoria_ROM~49_combout  & (\Regfile|ReadData2[27]~125_combout ))))

	.dataa(\Regfile|Equal2~1_combout ),
	.datab(\Imem|memoria_ROM~49_combout ),
	.datac(\Regfile|ReadData2[27]~125_combout ),
	.datad(\Regfile|ReadData2[27]~115_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[27]~126_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[27]~126 .lut_mask = 16'h5410;
defparam \Regfile|ReadData2[27]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
fiftyfivenm_lcell_comb \D_mem|mem~763feeder (
// Equation(s):
// \D_mem|mem~763feeder_combout  = \Regfile|ReadData2[27]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[27]~126_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~763feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~763feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~763feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N25
dffeas \D_mem|mem~763 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~763feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~763 .is_wysiwyg = "true";
defparam \D_mem|mem~763 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \D_mem|mem~1019 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1019 .is_wysiwyg = "true";
defparam \D_mem|mem~1019 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \D_mem|mem~635 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~635 .is_wysiwyg = "true";
defparam \D_mem|mem~635 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \D_mem|mem~891 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~891 .is_wysiwyg = "true";
defparam \D_mem|mem~891 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
fiftyfivenm_lcell_comb \D_mem|mem~1571 (
// Equation(s):
// \D_mem|mem~1571_combout  = (\ula|Mux28~combout  & ((\ula|Mux29~combout ) # ((\D_mem|mem~891_q )))) # (!\ula|Mux28~combout  & (!\ula|Mux29~combout  & (\D_mem|mem~635_q )))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~635_q ),
	.datad(\D_mem|mem~891_q ),
	.cin(gnd),
	.combout(\D_mem|mem~1571_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1571 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
fiftyfivenm_lcell_comb \D_mem|mem~1572 (
// Equation(s):
// \D_mem|mem~1572_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1571_combout  & ((\D_mem|mem~1019_q ))) # (!\D_mem|mem~1571_combout  & (\D_mem|mem~763_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1571_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~763_q ),
	.datac(\D_mem|mem~1019_q ),
	.datad(\D_mem|mem~1571_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1572_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1572 .lut_mask = 16'hF588;
defparam \D_mem|mem~1572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \D_mem|mem~859 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~859 .is_wysiwyg = "true";
defparam \D_mem|mem~859 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N7
dffeas \D_mem|mem~987 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~987 .is_wysiwyg = "true";
defparam \D_mem|mem~987 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N5
dffeas \D_mem|mem~731 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~731 .is_wysiwyg = "true";
defparam \D_mem|mem~731 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N29
dffeas \D_mem|mem~603 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~603 .is_wysiwyg = "true";
defparam \D_mem|mem~603 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
fiftyfivenm_lcell_comb \D_mem|mem~1566 (
// Equation(s):
// \D_mem|mem~1566_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~731_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~603_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~731_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~603_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1566_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1566 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
fiftyfivenm_lcell_comb \D_mem|mem~1567 (
// Equation(s):
// \D_mem|mem~1567_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1566_combout  & ((\D_mem|mem~987_q ))) # (!\D_mem|mem~1566_combout  & (\D_mem|mem~859_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1566_combout ))))

	.dataa(\D_mem|mem~859_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~987_q ),
	.datad(\D_mem|mem~1566_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1567_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1567 .lut_mask = 16'hF388;
defparam \D_mem|mem~1567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N7
dffeas \D_mem|mem~795 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~795 .is_wysiwyg = "true";
defparam \D_mem|mem~795 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \D_mem|mem~923 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~923 .is_wysiwyg = "true";
defparam \D_mem|mem~923 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
fiftyfivenm_lcell_comb \D_mem|mem~667feeder (
// Equation(s):
// \D_mem|mem~667feeder_combout  = \Regfile|ReadData2[27]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[27]~126_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~667feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~667feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~667feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \D_mem|mem~667 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~667 .is_wysiwyg = "true";
defparam \D_mem|mem~667 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \D_mem|mem~539 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~539 .is_wysiwyg = "true";
defparam \D_mem|mem~539 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
fiftyfivenm_lcell_comb \D_mem|mem~1568 (
// Equation(s):
// \D_mem|mem~1568_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~667_q )) # (!\ula|Mux29~combout  & ((\D_mem|mem~539_q )))))

	.dataa(\D_mem|mem~667_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~539_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1568_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1568 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
fiftyfivenm_lcell_comb \D_mem|mem~1569 (
// Equation(s):
// \D_mem|mem~1569_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1568_combout  & ((\D_mem|mem~923_q ))) # (!\D_mem|mem~1568_combout  & (\D_mem|mem~795_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1568_combout ))))

	.dataa(\D_mem|mem~795_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~923_q ),
	.datad(\D_mem|mem~1568_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1569_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1569 .lut_mask = 16'hF388;
defparam \D_mem|mem~1569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
fiftyfivenm_lcell_comb \D_mem|mem~1570 (
// Equation(s):
// \D_mem|mem~1570_combout  = (\ula|Mux31~10_combout  & (\ula|Mux30~12_combout )) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~1567_combout )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~1569_combout )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1567_combout ),
	.datad(\D_mem|mem~1569_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1570_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1570 .lut_mask = 16'hD9C8;
defparam \D_mem|mem~1570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \D_mem|mem~955 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~955 .is_wysiwyg = "true";
defparam \D_mem|mem~955 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \D_mem|mem~699 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~699 .is_wysiwyg = "true";
defparam \D_mem|mem~699 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N15
dffeas \D_mem|mem~827 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~827 .is_wysiwyg = "true";
defparam \D_mem|mem~827 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N21
dffeas \D_mem|mem~571 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~571 .is_wysiwyg = "true";
defparam \D_mem|mem~571 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N20
fiftyfivenm_lcell_comb \D_mem|mem~1564 (
// Equation(s):
// \D_mem|mem~1564_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~827_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~571_q  & !\ula|Mux29~combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~827_q ),
	.datac(\D_mem|mem~571_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1564_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1564 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
fiftyfivenm_lcell_comb \D_mem|mem~1565 (
// Equation(s):
// \D_mem|mem~1565_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1564_combout  & (\D_mem|mem~955_q )) # (!\D_mem|mem~1564_combout  & ((\D_mem|mem~699_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1564_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~955_q ),
	.datac(\D_mem|mem~699_q ),
	.datad(\D_mem|mem~1564_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1565_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1565 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
fiftyfivenm_lcell_comb \D_mem|mem~1573 (
// Equation(s):
// \D_mem|mem~1573_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1570_combout  & (\D_mem|mem~1572_combout )) # (!\D_mem|mem~1570_combout  & ((\D_mem|mem~1565_combout ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1570_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~1572_combout ),
	.datac(\D_mem|mem~1570_combout ),
	.datad(\D_mem|mem~1565_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1573_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1573 .lut_mask = 16'hDAD0;
defparam \D_mem|mem~1573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \D_mem|mem~251 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~251 .is_wysiwyg = "true";
defparam \D_mem|mem~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N25
dffeas \D_mem|mem~219 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~219 .is_wysiwyg = "true";
defparam \D_mem|mem~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N5
dffeas \D_mem|mem~187 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~187 .is_wysiwyg = "true";
defparam \D_mem|mem~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N23
dffeas \D_mem|mem~155 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~155 .is_wysiwyg = "true";
defparam \D_mem|mem~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
fiftyfivenm_lcell_comb \D_mem|mem~1574 (
// Equation(s):
// \D_mem|mem~1574_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~187_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~155_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~187_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~155_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1574_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1574 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
fiftyfivenm_lcell_comb \D_mem|mem~1575 (
// Equation(s):
// \D_mem|mem~1575_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1574_combout  & (\D_mem|mem~251_q )) # (!\D_mem|mem~1574_combout  & ((\D_mem|mem~219_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1574_combout ))))

	.dataa(\D_mem|mem~251_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~219_q ),
	.datad(\D_mem|mem~1574_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1575_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1575 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N31
dffeas \D_mem|mem~507 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[27]~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~507 .is_wysiwyg = "true";
defparam \D_mem|mem~507 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \D_mem|mem~475 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~475 .is_wysiwyg = "true";
defparam \D_mem|mem~475 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N28
fiftyfivenm_lcell_comb \D_mem|mem~443feeder (
// Equation(s):
// \D_mem|mem~443feeder_combout  = \Regfile|ReadData2[27]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[27]~126_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~443feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~443feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~443feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N29
dffeas \D_mem|mem~443 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~443feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~443 .is_wysiwyg = "true";
defparam \D_mem|mem~443 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N23
dffeas \D_mem|mem~411 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~411 .is_wysiwyg = "true";
defparam \D_mem|mem~411 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
fiftyfivenm_lcell_comb \D_mem|mem~1581 (
// Equation(s):
// \D_mem|mem~1581_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~443_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~411_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~443_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~411_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1581_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1581 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
fiftyfivenm_lcell_comb \D_mem|mem~1582 (
// Equation(s):
// \D_mem|mem~1582_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1581_combout  & (\D_mem|mem~507_q )) # (!\D_mem|mem~1581_combout  & ((\D_mem|mem~475_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1581_combout ))))

	.dataa(\D_mem|mem~507_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~475_q ),
	.datad(\D_mem|mem~1581_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1582_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1582 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
fiftyfivenm_lcell_comb \D_mem|mem~59feeder (
// Equation(s):
// \D_mem|mem~59feeder_combout  = \Regfile|ReadData2[27]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[27]~126_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~59feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \D_mem|mem~59 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~59 .is_wysiwyg = "true";
defparam \D_mem|mem~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N9
dffeas \D_mem|mem~123 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~123 .is_wysiwyg = "true";
defparam \D_mem|mem~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
fiftyfivenm_lcell_comb \D_mem|mem~91feeder (
// Equation(s):
// \D_mem|mem~91feeder_combout  = \Regfile|ReadData2[27]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[27]~126_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~91feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~91feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~91feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \D_mem|mem~91 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~91 .is_wysiwyg = "true";
defparam \D_mem|mem~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \D_mem|mem~27 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~27 .is_wysiwyg = "true";
defparam \D_mem|mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
fiftyfivenm_lcell_comb \D_mem|mem~1578 (
// Equation(s):
// \D_mem|mem~1578_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~91_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~27_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~91_q ),
	.datac(\D_mem|mem~27_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1578_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1578 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
fiftyfivenm_lcell_comb \D_mem|mem~1579 (
// Equation(s):
// \D_mem|mem~1579_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1578_combout  & ((\D_mem|mem~123_q ))) # (!\D_mem|mem~1578_combout  & (\D_mem|mem~59_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1578_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~59_q ),
	.datac(\D_mem|mem~123_q ),
	.datad(\D_mem|mem~1578_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1579_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1579 .lut_mask = 16'hF588;
defparam \D_mem|mem~1579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \D_mem|mem~315 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~315 .is_wysiwyg = "true";
defparam \D_mem|mem~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \D_mem|mem~379 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~379 .is_wysiwyg = "true";
defparam \D_mem|mem~379 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
fiftyfivenm_lcell_comb \D_mem|mem~347feeder (
// Equation(s):
// \D_mem|mem~347feeder_combout  = \Regfile|ReadData2[27]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[27]~126_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~347feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~347feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~347feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \D_mem|mem~347 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~347feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~347 .is_wysiwyg = "true";
defparam \D_mem|mem~347 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \D_mem|mem~283 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[27]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~283 .is_wysiwyg = "true";
defparam \D_mem|mem~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
fiftyfivenm_lcell_comb \D_mem|mem~1576 (
// Equation(s):
// \D_mem|mem~1576_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~347_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~283_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~347_q ),
	.datac(\D_mem|mem~283_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1576_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1576 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
fiftyfivenm_lcell_comb \D_mem|mem~1577 (
// Equation(s):
// \D_mem|mem~1577_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1576_combout  & ((\D_mem|mem~379_q ))) # (!\D_mem|mem~1576_combout  & (\D_mem|mem~315_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1576_combout ))))

	.dataa(\D_mem|mem~315_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~379_q ),
	.datad(\D_mem|mem~1576_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1577_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1577 .lut_mask = 16'hF388;
defparam \D_mem|mem~1577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
fiftyfivenm_lcell_comb \D_mem|mem~1580 (
// Equation(s):
// \D_mem|mem~1580_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout ) # (\D_mem|mem~1577_combout )))) # (!\ula|Mux28~combout  & (\D_mem|mem~1579_combout  & (!\ula|Mux29~combout )))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~1579_combout ),
	.datac(\ula|Mux29~combout ),
	.datad(\D_mem|mem~1577_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1580_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1580 .lut_mask = 16'hAEA4;
defparam \D_mem|mem~1580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
fiftyfivenm_lcell_comb \D_mem|mem~1583 (
// Equation(s):
// \D_mem|mem~1583_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1580_combout  & ((\D_mem|mem~1582_combout ))) # (!\D_mem|mem~1580_combout  & (\D_mem|mem~1575_combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1580_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~1575_combout ),
	.datac(\D_mem|mem~1582_combout ),
	.datad(\D_mem|mem~1580_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1583_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1583 .lut_mask = 16'hF588;
defparam \D_mem|mem~1583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
fiftyfivenm_lcell_comb \D_mem|ReadData~27 (
// Equation(s):
// \D_mem|ReadData~27_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & (\D_mem|mem~1573_combout )) # (!\ula|Mux27~16_combout  & ((\D_mem|mem~1583_combout )))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1573_combout ),
	.datad(\D_mem|mem~1583_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~27_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~27 .lut_mask = 16'hA280;
defparam \D_mem|ReadData~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \D_mem|ReadData[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [27]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[27] .is_wysiwyg = "true";
defparam \D_mem|ReadData[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
fiftyfivenm_lcell_comb \ula|result~27 (
// Equation(s):
// \ula|result~27_combout  = (\Regfile|ReadData1[27]~125_combout ) # ((\uc|WideOr0~2_combout  & ((\Imem|memoria_ROM~100_combout ))) # (!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[27]~126_combout )))

	.dataa(\Regfile|ReadData2[27]~126_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Regfile|ReadData1[27]~125_combout ),
	.datad(\Imem|memoria_ROM~100_combout ),
	.cin(gnd),
	.combout(\ula|result~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~27 .lut_mask = 16'hFEF2;
defparam \ula|result~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~5 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~5_combout  = (\uc|WideOr0~2_combout  & ((\Imem|memoria_ROM~100_combout ))) # (!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[27]~126_combout ))

	.dataa(gnd),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Regfile|ReadData2[27]~126_combout ),
	.datad(\Imem|memoria_ROM~100_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~5 .lut_mask = 16'hFC30;
defparam \mux_in_2_ALU|saida[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
fiftyfivenm_lcell_comb \ula|Mux4~2 (
// Equation(s):
// \ula|Mux4~2_combout  = (\ula|Mux28~19_combout  & (\Regfile|ReadData1[27]~125_combout  $ (\mux_in_2_ALU|saida[27]~5_combout )))

	.dataa(\ula|Mux28~19_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[27]~125_combout ),
	.datad(\mux_in_2_ALU|saida[27]~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~2 .lut_mask = 16'h0AA0;
defparam \ula|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
fiftyfivenm_lcell_comb \ula|Mux28~9 (
// Equation(s):
// \ula|Mux28~9_combout  = (\ULA_ctrl|Mux3~10_combout  & (\ULA_ctrl|Mux1~11_combout  & ((\ULA_ctrl|Mux0~9_combout )))) # (!\ULA_ctrl|Mux3~10_combout  & ((\ULA_ctrl|Mux2~7_combout  & (\ULA_ctrl|Mux1~11_combout )) # (!\ULA_ctrl|Mux2~7_combout  & 
// ((\ULA_ctrl|Mux0~9_combout )))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ULA_ctrl|Mux2~7_combout ),
	.datad(\ULA_ctrl|Mux0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~9 .lut_mask = 16'hAB20;
defparam \ula|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
fiftyfivenm_lcell_comb \ula|Mux28~8 (
// Equation(s):
// \ula|Mux28~8_combout  = (\ULA_ctrl|Mux0~9_combout  & ((\ULA_ctrl|Mux1~11_combout ) # ((\ULA_ctrl|Mux3~10_combout ) # (\ULA_ctrl|Mux2~7_combout ))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ULA_ctrl|Mux2~7_combout ),
	.datad(\ULA_ctrl|Mux0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~8 .lut_mask = 16'hFE00;
defparam \ula|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N2
fiftyfivenm_lcell_comb \Regfile|regs[7][26]~feeder (
// Equation(s):
// \Regfile|regs[7][26]~feeder_combout  = \mux_valor_write_data|saida[26]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[26]~6_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[7][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[7][26]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[7][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N3
dffeas \Regfile|regs[7][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[7][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][26] .is_wysiwyg = "true";
defparam \Regfile|regs[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \Regfile|regs[6][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][26] .is_wysiwyg = "true";
defparam \Regfile|regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \Regfile|regs[4][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][26] .is_wysiwyg = "true";
defparam \Regfile|regs[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N11
dffeas \Regfile|regs[5][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][26] .is_wysiwyg = "true";
defparam \Regfile|regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~139 (
// Equation(s):
// \Regfile|ReadData2[26]~139_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[5][26]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[4][26]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[4][26]~q ),
	.datac(\Regfile|regs[5][26]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~139_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~139 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[26]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~140 (
// Equation(s):
// \Regfile|ReadData2[26]~140_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[26]~139_combout  & (\Regfile|regs[7][26]~q )) # (!\Regfile|ReadData2[26]~139_combout  & ((\Regfile|regs[6][26]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[26]~139_combout ))))

	.dataa(\Regfile|regs[7][26]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[6][26]~q ),
	.datad(\Regfile|ReadData2[26]~139_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~140_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~140 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[26]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N13
dffeas \Regfile|regs[1][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][26] .is_wysiwyg = "true";
defparam \Regfile|regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N8
fiftyfivenm_lcell_comb \Regfile|regs[3][26]~feeder (
// Equation(s):
// \Regfile|regs[3][26]~feeder_combout  = \mux_valor_write_data|saida[26]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[26]~6_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[3][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[3][26]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[3][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y1_N9
dffeas \Regfile|regs[3][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[3][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][26] .is_wysiwyg = "true";
defparam \Regfile|regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~141 (
// Equation(s):
// \Regfile|ReadData2[26]~141_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[3][26]~q ))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[1][26]~q ))))

	.dataa(\Regfile|regs[1][26]~q ),
	.datab(\Regfile|regs[3][26]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~141_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~141 .lut_mask = 16'hC0A0;
defparam \Regfile|ReadData2[26]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N19
dffeas \Regfile|regs[2][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][26] .is_wysiwyg = "true";
defparam \Regfile|regs[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~142 (
// Equation(s):
// \Regfile|ReadData2[26]~142_combout  = (\Regfile|ReadData2[26]~141_combout ) # ((\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & \Regfile|regs[2][26]~q )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[26]~141_combout ),
	.datad(\Regfile|regs[2][26]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~142_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~142 .lut_mask = 16'hF2F0;
defparam \Regfile|ReadData2[26]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~143 (
// Equation(s):
// \Regfile|ReadData2[26]~143_combout  = (\Imem|memoria_ROM~41_combout  & (\Imem|memoria_ROM~44_combout )) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & (\Regfile|ReadData2[26]~140_combout )) # (!\Imem|memoria_ROM~44_combout  & 
// ((\Regfile|ReadData2[26]~142_combout )))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[26]~140_combout ),
	.datad(\Regfile|ReadData2[26]~142_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~143_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~143 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData2[26]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
fiftyfivenm_lcell_comb \Regfile|regs[14][26]~feeder (
// Equation(s):
// \Regfile|regs[14][26]~feeder_combout  = \mux_valor_write_data|saida[26]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[26]~6_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[14][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[14][26]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[14][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N3
dffeas \Regfile|regs[14][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[14][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][26] .is_wysiwyg = "true";
defparam \Regfile|regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N27
dffeas \Regfile|regs[15][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][26] .is_wysiwyg = "true";
defparam \Regfile|regs[15][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
fiftyfivenm_lcell_comb \Regfile|regs[13][26]~feeder (
// Equation(s):
// \Regfile|regs[13][26]~feeder_combout  = \mux_valor_write_data|saida[26]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[26]~6_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[13][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[13][26]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[13][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N7
dffeas \Regfile|regs[13][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[13][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][26] .is_wysiwyg = "true";
defparam \Regfile|regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
fiftyfivenm_lcell_comb \Regfile|regs[12][26]~feeder (
// Equation(s):
// \Regfile|regs[12][26]~feeder_combout  = \mux_valor_write_data|saida[26]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[26]~6_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[12][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[12][26]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[12][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N29
dffeas \Regfile|regs[12][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[12][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][26] .is_wysiwyg = "true";
defparam \Regfile|regs[12][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~144 (
// Equation(s):
// \Regfile|ReadData2[26]~144_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][26]~q ) # ((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[12][26]~q  & !\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[13][26]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[12][26]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~144_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~144 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData2[26]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~145 (
// Equation(s):
// \Regfile|ReadData2[26]~145_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[26]~144_combout  & ((\Regfile|regs[15][26]~q ))) # (!\Regfile|ReadData2[26]~144_combout  & (\Regfile|regs[14][26]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[26]~144_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[14][26]~q ),
	.datac(\Regfile|regs[15][26]~q ),
	.datad(\Regfile|ReadData2[26]~144_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~145_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~145 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[26]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N27
dffeas \Regfile|regs[10][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][26] .is_wysiwyg = "true";
defparam \Regfile|regs[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N11
dffeas \Regfile|regs[8][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][26] .is_wysiwyg = "true";
defparam \Regfile|regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~137 (
// Equation(s):
// \Regfile|ReadData2[26]~137_combout  = (\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout )) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[10][26]~q )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|regs[8][26]~q )))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[10][26]~q ),
	.datad(\Regfile|regs[8][26]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~137_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~137 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData2[26]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N13
dffeas \Regfile|regs[11][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][26] .is_wysiwyg = "true";
defparam \Regfile|regs[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N25
dffeas \Regfile|regs[9][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][26] .is_wysiwyg = "true";
defparam \Regfile|regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~138 (
// Equation(s):
// \Regfile|ReadData2[26]~138_combout  = (\Regfile|ReadData2[26]~137_combout  & ((\Regfile|regs[11][26]~q ) # ((!\Imem|memoria_ROM~31_combout )))) # (!\Regfile|ReadData2[26]~137_combout  & (((\Regfile|regs[9][26]~q  & \Imem|memoria_ROM~31_combout ))))

	.dataa(\Regfile|ReadData2[26]~137_combout ),
	.datab(\Regfile|regs[11][26]~q ),
	.datac(\Regfile|regs[9][26]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~138_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~138 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[26]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~146 (
// Equation(s):
// \Regfile|ReadData2[26]~146_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[26]~143_combout  & (\Regfile|ReadData2[26]~145_combout )) # (!\Regfile|ReadData2[26]~143_combout  & ((\Regfile|ReadData2[26]~138_combout ))))) # 
// (!\Imem|memoria_ROM~41_combout  & (\Regfile|ReadData2[26]~143_combout ))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|ReadData2[26]~143_combout ),
	.datac(\Regfile|ReadData2[26]~145_combout ),
	.datad(\Regfile|ReadData2[26]~138_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~146_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~146 .lut_mask = 16'hE6C4;
defparam \Regfile|ReadData2[26]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N9
dffeas \Regfile|regs[17][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][26] .is_wysiwyg = "true";
defparam \Regfile|regs[17][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N11
dffeas \Regfile|regs[21][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][26] .is_wysiwyg = "true";
defparam \Regfile|regs[21][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~127 (
// Equation(s):
// \Regfile|ReadData2[26]~127_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[21][26]~q ) # (\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[17][26]~q  & ((!\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[17][26]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[21][26]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~127_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~127 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[26]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N11
dffeas \Regfile|regs[29][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][26] .is_wysiwyg = "true";
defparam \Regfile|regs[29][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~128 (
// Equation(s):
// \Regfile|ReadData2[26]~128_combout  = (\Regfile|ReadData2[26]~127_combout  & ((\Regfile|regs[29][26]~q ) # ((!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[26]~127_combout  & (((\Regfile|regs[25][26]~q  & \Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|ReadData2[26]~127_combout ),
	.datab(\Regfile|regs[29][26]~q ),
	.datac(\Regfile|regs[25][26]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~128_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~128 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[26]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N24
fiftyfivenm_lcell_comb \Regfile|regs[31][26]~feeder (
// Equation(s):
// \Regfile|regs[31][26]~feeder_combout  = \mux_valor_write_data|saida[26]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[26]~6_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[31][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[31][26]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[31][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N25
dffeas \Regfile|regs[31][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[31][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][26] .is_wysiwyg = "true";
defparam \Regfile|regs[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y1_N9
dffeas \Regfile|regs[27][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][26] .is_wysiwyg = "true";
defparam \Regfile|regs[27][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N8
fiftyfivenm_lcell_comb \Regfile|regs[19][26]~feeder (
// Equation(s):
// \Regfile|regs[19][26]~feeder_combout  = \mux_valor_write_data|saida[26]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[26]~6_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[19][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[19][26]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[19][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N9
dffeas \Regfile|regs[19][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[19][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][26] .is_wysiwyg = "true";
defparam \Regfile|regs[19][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y1_N7
dffeas \Regfile|regs[23][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][26] .is_wysiwyg = "true";
defparam \Regfile|regs[23][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~134 (
// Equation(s):
// \Regfile|ReadData2[26]~134_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[23][26]~q ) # (\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[19][26]~q  & ((!\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[19][26]~q ),
	.datac(\Regfile|regs[23][26]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~134_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~134 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[26]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~135 (
// Equation(s):
// \Regfile|ReadData2[26]~135_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[26]~134_combout  & (\Regfile|regs[31][26]~q )) # (!\Regfile|ReadData2[26]~134_combout  & ((\Regfile|regs[27][26]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[26]~134_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[31][26]~q ),
	.datac(\Regfile|regs[27][26]~q ),
	.datad(\Regfile|ReadData2[26]~134_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~135_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~135 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[26]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N19
dffeas \Regfile|regs[28][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][26] .is_wysiwyg = "true";
defparam \Regfile|regs[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N15
dffeas \Regfile|regs[20][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][26] .is_wysiwyg = "true";
defparam \Regfile|regs[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N13
dffeas \Regfile|regs[16][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][26] .is_wysiwyg = "true";
defparam \Regfile|regs[16][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N29
dffeas \Regfile|regs[24][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][26] .is_wysiwyg = "true";
defparam \Regfile|regs[24][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~131 (
// Equation(s):
// \Regfile|ReadData2[26]~131_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[24][26]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[16][26]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[16][26]~q ),
	.datac(\Regfile|regs[24][26]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~131_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~131 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[26]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~132 (
// Equation(s):
// \Regfile|ReadData2[26]~132_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[26]~131_combout  & (\Regfile|regs[28][26]~q )) # (!\Regfile|ReadData2[26]~131_combout  & ((\Regfile|regs[20][26]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[26]~131_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[28][26]~q ),
	.datac(\Regfile|regs[20][26]~q ),
	.datad(\Regfile|ReadData2[26]~131_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~132_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~132 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[26]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N15
dffeas \Regfile|regs[30][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][26] .is_wysiwyg = "true";
defparam \Regfile|regs[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N27
dffeas \Regfile|regs[22][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][26] .is_wysiwyg = "true";
defparam \Regfile|regs[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \Regfile|regs[18][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][26] .is_wysiwyg = "true";
defparam \Regfile|regs[18][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N17
dffeas \Regfile|regs[26][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][26] .is_wysiwyg = "true";
defparam \Regfile|regs[26][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~129 (
// Equation(s):
// \Regfile|ReadData2[26]~129_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[26][26]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[18][26]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[18][26]~q ),
	.datac(\Regfile|regs[26][26]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~129_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~129 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[26]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~130 (
// Equation(s):
// \Regfile|ReadData2[26]~130_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[26]~129_combout  & (\Regfile|regs[30][26]~q )) # (!\Regfile|ReadData2[26]~129_combout  & ((\Regfile|regs[22][26]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[26]~129_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[30][26]~q ),
	.datac(\Regfile|regs[22][26]~q ),
	.datad(\Regfile|ReadData2[26]~129_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~130_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~130 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[26]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~133 (
// Equation(s):
// \Regfile|ReadData2[26]~133_combout  = (\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout ) # ((\Regfile|ReadData2[26]~130_combout )))) # (!\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & (\Regfile|ReadData2[26]~132_combout 
// )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[26]~132_combout ),
	.datad(\Regfile|ReadData2[26]~130_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~133_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~133 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[26]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~136 (
// Equation(s):
// \Regfile|ReadData2[26]~136_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[26]~133_combout  & ((\Regfile|ReadData2[26]~135_combout ))) # (!\Regfile|ReadData2[26]~133_combout  & (\Regfile|ReadData2[26]~128_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[26]~133_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|ReadData2[26]~128_combout ),
	.datac(\Regfile|ReadData2[26]~135_combout ),
	.datad(\Regfile|ReadData2[26]~133_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~136_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~136 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[26]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[26]~147 (
// Equation(s):
// \Regfile|ReadData2[26]~147_combout  = (!\Regfile|Equal2~1_combout  & ((\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[26]~136_combout ))) # (!\Imem|memoria_ROM~49_combout  & (\Regfile|ReadData2[26]~146_combout ))))

	.dataa(\Regfile|ReadData2[26]~146_combout ),
	.datab(\Regfile|Equal2~1_combout ),
	.datac(\Imem|memoria_ROM~49_combout ),
	.datad(\Regfile|ReadData2[26]~136_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[26]~147_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[26]~147 .lut_mask = 16'h3202;
defparam \Regfile|ReadData2[26]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
fiftyfivenm_lcell_comb \D_mem|mem~378feeder (
// Equation(s):
// \D_mem|mem~378feeder_combout  = \Regfile|ReadData2[26]~147_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[26]~147_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~378feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~378feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~378feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \D_mem|mem~378 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~378feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~378 .is_wysiwyg = "true";
defparam \D_mem|mem~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \D_mem|mem~346 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~346 .is_wysiwyg = "true";
defparam \D_mem|mem~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N5
dffeas \D_mem|mem~314 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~314 .is_wysiwyg = "true";
defparam \D_mem|mem~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N3
dffeas \D_mem|mem~282 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~282 .is_wysiwyg = "true";
defparam \D_mem|mem~282 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
fiftyfivenm_lcell_comb \D_mem|mem~1554 (
// Equation(s):
// \D_mem|mem~1554_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~314_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~282_q )))))

	.dataa(\D_mem|mem~314_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~282_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1554_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1554 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
fiftyfivenm_lcell_comb \D_mem|mem~1555 (
// Equation(s):
// \D_mem|mem~1555_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1554_combout  & (\D_mem|mem~378_q )) # (!\D_mem|mem~1554_combout  & ((\D_mem|mem~346_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1554_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~378_q ),
	.datac(\D_mem|mem~346_q ),
	.datad(\D_mem|mem~1554_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1555_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1555 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \D_mem|mem~506 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~506 .is_wysiwyg = "true";
defparam \D_mem|mem~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N23
dffeas \D_mem|mem~442 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~442 .is_wysiwyg = "true";
defparam \D_mem|mem~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \D_mem|mem~474 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~474 .is_wysiwyg = "true";
defparam \D_mem|mem~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N1
dffeas \D_mem|mem~410 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~410 .is_wysiwyg = "true";
defparam \D_mem|mem~410 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
fiftyfivenm_lcell_comb \D_mem|mem~1561 (
// Equation(s):
// \D_mem|mem~1561_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~474_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~410_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~474_q ),
	.datac(\D_mem|mem~410_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1561_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1561 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
fiftyfivenm_lcell_comb \D_mem|mem~1562 (
// Equation(s):
// \D_mem|mem~1562_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1561_combout  & (\D_mem|mem~506_q )) # (!\D_mem|mem~1561_combout  & ((\D_mem|mem~442_q ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1561_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~506_q ),
	.datac(\D_mem|mem~442_q ),
	.datad(\D_mem|mem~1561_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1562_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1562 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \D_mem|mem~58 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~58 .is_wysiwyg = "true";
defparam \D_mem|mem~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \D_mem|mem~26 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~26 .is_wysiwyg = "true";
defparam \D_mem|mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
fiftyfivenm_lcell_comb \D_mem|mem~1558 (
// Equation(s):
// \D_mem|mem~1558_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~58_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~26_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~58_q ),
	.datab(\D_mem|mem~26_q ),
	.datac(\ula|Mux31~10_combout ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1558_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1558 .lut_mask = 16'hF0AC;
defparam \D_mem|mem~1558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N23
dffeas \D_mem|mem~122 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~122 .is_wysiwyg = "true";
defparam \D_mem|mem~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \D_mem|mem~90 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~90 .is_wysiwyg = "true";
defparam \D_mem|mem~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
fiftyfivenm_lcell_comb \D_mem|mem~1559 (
// Equation(s):
// \D_mem|mem~1559_combout  = (\D_mem|mem~1558_combout  & ((\D_mem|mem~122_q ) # ((!\ula|Mux30~12_combout )))) # (!\D_mem|mem~1558_combout  & (((\D_mem|mem~90_q  & \ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~1558_combout ),
	.datab(\D_mem|mem~122_q ),
	.datac(\D_mem|mem~90_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1559_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1559 .lut_mask = 16'hD8AA;
defparam \D_mem|mem~1559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
fiftyfivenm_lcell_comb \D_mem|mem~218feeder (
// Equation(s):
// \D_mem|mem~218feeder_combout  = \Regfile|ReadData2[26]~147_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[26]~147_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~218feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~218feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~218feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N15
dffeas \D_mem|mem~218 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~218 .is_wysiwyg = "true";
defparam \D_mem|mem~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N1
dffeas \D_mem|mem~154 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~154 .is_wysiwyg = "true";
defparam \D_mem|mem~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
fiftyfivenm_lcell_comb \D_mem|mem~1556 (
// Equation(s):
// \D_mem|mem~1556_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~218_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~154_q )))))

	.dataa(\D_mem|mem~218_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~154_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1556_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1556 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
fiftyfivenm_lcell_comb \D_mem|mem~186feeder (
// Equation(s):
// \D_mem|mem~186feeder_combout  = \Regfile|ReadData2[26]~147_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[26]~147_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~186feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~186feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~186feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N21
dffeas \D_mem|mem~186 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~186 .is_wysiwyg = "true";
defparam \D_mem|mem~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \D_mem|mem~250 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~250 .is_wysiwyg = "true";
defparam \D_mem|mem~250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
fiftyfivenm_lcell_comb \D_mem|mem~1557 (
// Equation(s):
// \D_mem|mem~1557_combout  = (\D_mem|mem~1556_combout  & (((\D_mem|mem~250_q )) # (!\ula|Mux31~10_combout ))) # (!\D_mem|mem~1556_combout  & (\ula|Mux31~10_combout  & (\D_mem|mem~186_q )))

	.dataa(\D_mem|mem~1556_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~186_q ),
	.datad(\D_mem|mem~250_q ),
	.cin(gnd),
	.combout(\D_mem|mem~1557_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1557 .lut_mask = 16'hEA62;
defparam \D_mem|mem~1557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
fiftyfivenm_lcell_comb \D_mem|mem~1560 (
// Equation(s):
// \D_mem|mem~1560_combout  = (\ula|Mux29~combout  & ((\ula|Mux28~combout ) # ((\D_mem|mem~1557_combout )))) # (!\ula|Mux29~combout  & (!\ula|Mux28~combout  & (\D_mem|mem~1559_combout )))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1559_combout ),
	.datad(\D_mem|mem~1557_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1560_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1560 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
fiftyfivenm_lcell_comb \D_mem|mem~1563 (
// Equation(s):
// \D_mem|mem~1563_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1560_combout  & ((\D_mem|mem~1562_combout ))) # (!\D_mem|mem~1560_combout  & (\D_mem|mem~1555_combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1560_combout ))))

	.dataa(\D_mem|mem~1555_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1562_combout ),
	.datad(\D_mem|mem~1560_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1563_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1563 .lut_mask = 16'hF388;
defparam \D_mem|mem~1563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N19
dffeas \D_mem|mem~986 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~986 .is_wysiwyg = "true";
defparam \D_mem|mem~986 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N9
dffeas \D_mem|mem~730 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~730 .is_wysiwyg = "true";
defparam \D_mem|mem~730 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N5
dffeas \D_mem|mem~858 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~858 .is_wysiwyg = "true";
defparam \D_mem|mem~858 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N3
dffeas \D_mem|mem~602 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~602 .is_wysiwyg = "true";
defparam \D_mem|mem~602 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
fiftyfivenm_lcell_comb \D_mem|mem~1544 (
// Equation(s):
// \D_mem|mem~1544_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~858_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~602_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~858_q ),
	.datac(\D_mem|mem~602_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1544_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1544 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
fiftyfivenm_lcell_comb \D_mem|mem~1545 (
// Equation(s):
// \D_mem|mem~1545_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1544_combout  & (\D_mem|mem~986_q )) # (!\D_mem|mem~1544_combout  & ((\D_mem|mem~730_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1544_combout ))))

	.dataa(\D_mem|mem~986_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~730_q ),
	.datad(\D_mem|mem~1544_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1545_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1545 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \D_mem|mem~826 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~826 .is_wysiwyg = "true";
defparam \D_mem|mem~826 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \D_mem|mem~954 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~954 .is_wysiwyg = "true";
defparam \D_mem|mem~954 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \D_mem|mem~698 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~698 .is_wysiwyg = "true";
defparam \D_mem|mem~698 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N27
dffeas \D_mem|mem~570 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~570 .is_wysiwyg = "true";
defparam \D_mem|mem~570 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
fiftyfivenm_lcell_comb \D_mem|mem~1546 (
// Equation(s):
// \D_mem|mem~1546_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~698_q )) # (!\ula|Mux29~combout  & ((\D_mem|mem~570_q )))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~698_q ),
	.datac(\D_mem|mem~570_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1546_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1546 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
fiftyfivenm_lcell_comb \D_mem|mem~1547 (
// Equation(s):
// \D_mem|mem~1547_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1546_combout  & ((\D_mem|mem~954_q ))) # (!\D_mem|mem~1546_combout  & (\D_mem|mem~826_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1546_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~826_q ),
	.datac(\D_mem|mem~954_q ),
	.datad(\D_mem|mem~1546_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1547_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1547 .lut_mask = 16'hF588;
defparam \D_mem|mem~1547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N1
dffeas \D_mem|mem~666 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~666 .is_wysiwyg = "true";
defparam \D_mem|mem~666 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \D_mem|mem~922 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~922 .is_wysiwyg = "true";
defparam \D_mem|mem~922 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
fiftyfivenm_lcell_comb \D_mem|mem~794feeder (
// Equation(s):
// \D_mem|mem~794feeder_combout  = \Regfile|ReadData2[26]~147_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[26]~147_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~794feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~794feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~794feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N31
dffeas \D_mem|mem~794 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~794feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~794 .is_wysiwyg = "true";
defparam \D_mem|mem~794 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \D_mem|mem~538 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~538 .is_wysiwyg = "true";
defparam \D_mem|mem~538 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
fiftyfivenm_lcell_comb \D_mem|mem~1548 (
// Equation(s):
// \D_mem|mem~1548_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~794_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~538_q  & !\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~794_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~538_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1548_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1548 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
fiftyfivenm_lcell_comb \D_mem|mem~1549 (
// Equation(s):
// \D_mem|mem~1549_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1548_combout  & ((\D_mem|mem~922_q ))) # (!\D_mem|mem~1548_combout  & (\D_mem|mem~666_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1548_combout ))))

	.dataa(\D_mem|mem~666_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~922_q ),
	.datad(\D_mem|mem~1548_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1549_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1549 .lut_mask = 16'hF388;
defparam \D_mem|mem~1549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
fiftyfivenm_lcell_comb \D_mem|mem~1550 (
// Equation(s):
// \D_mem|mem~1550_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1547_combout ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((!\ula|Mux30~12_combout  & \D_mem|mem~1549_combout ))))

	.dataa(\D_mem|mem~1547_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\D_mem|mem~1549_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1550_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1550 .lut_mask = 16'hCBC8;
defparam \D_mem|mem~1550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \D_mem|mem~890 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~890 .is_wysiwyg = "true";
defparam \D_mem|mem~890 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \D_mem|mem~1018 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1018 .is_wysiwyg = "true";
defparam \D_mem|mem~1018 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
fiftyfivenm_lcell_comb \D_mem|mem~762feeder (
// Equation(s):
// \D_mem|mem~762feeder_combout  = \Regfile|ReadData2[26]~147_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[26]~147_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~762feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~762feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~762feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N21
dffeas \D_mem|mem~762 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~762feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~762 .is_wysiwyg = "true";
defparam \D_mem|mem~762 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \D_mem|mem~634 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[26]~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~634 .is_wysiwyg = "true";
defparam \D_mem|mem~634 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
fiftyfivenm_lcell_comb \D_mem|mem~1551 (
// Equation(s):
// \D_mem|mem~1551_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~762_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~634_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~762_q ),
	.datac(\D_mem|mem~634_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1551_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1551 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
fiftyfivenm_lcell_comb \D_mem|mem~1552 (
// Equation(s):
// \D_mem|mem~1552_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1551_combout  & ((\D_mem|mem~1018_q ))) # (!\D_mem|mem~1551_combout  & (\D_mem|mem~890_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1551_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~890_q ),
	.datac(\D_mem|mem~1018_q ),
	.datad(\D_mem|mem~1551_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1552_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1552 .lut_mask = 16'hF588;
defparam \D_mem|mem~1552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
fiftyfivenm_lcell_comb \D_mem|mem~1553 (
// Equation(s):
// \D_mem|mem~1553_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1550_combout  & ((\D_mem|mem~1552_combout ))) # (!\D_mem|mem~1550_combout  & (\D_mem|mem~1545_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1550_combout ))))

	.dataa(\D_mem|mem~1545_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1550_combout ),
	.datad(\D_mem|mem~1552_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1553_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1553 .lut_mask = 16'hF838;
defparam \D_mem|mem~1553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
fiftyfivenm_lcell_comb \D_mem|ReadData~26 (
// Equation(s):
// \D_mem|ReadData~26_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1553_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1563_combout ))))

	.dataa(\D_mem|mem~1563_combout ),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\ula|Mux27~16_combout ),
	.datad(\D_mem|mem~1553_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~26_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~26 .lut_mask = 16'hC808;
defparam \D_mem|ReadData~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \D_mem|ReadData[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [26]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[26] .is_wysiwyg = "true";
defparam \D_mem|ReadData[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~6 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~6_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[26]~147_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~100_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[26]~147_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~6 .lut_mask = 16'hCFC0;
defparam \mux_in_2_ALU|saida[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
fiftyfivenm_lcell_comb \ula|Mux5~7 (
// Equation(s):
// \ula|Mux5~7_combout  = (\ula|Mux28~19_combout  & (\Regfile|ReadData1[26]~146_combout  $ (\mux_in_2_ALU|saida[26]~6_combout )))

	.dataa(\ula|Mux28~19_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[26]~146_combout ),
	.datad(\mux_in_2_ALU|saida[26]~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~7 .lut_mask = 16'h0AA0;
defparam \ula|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
fiftyfivenm_lcell_comb \ula|result~25 (
// Equation(s):
// \ula|result~25_combout  = (\Regfile|ReadData1[26]~146_combout ) # ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[26]~147_combout ))))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Regfile|ReadData1[26]~146_combout ),
	.datad(\Regfile|ReadData2[26]~147_combout ),
	.cin(gnd),
	.combout(\ula|result~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~25 .lut_mask = 16'hFBF8;
defparam \ula|result~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~136 (
// Equation(s):
// \Regfile|ReadData1[26]~136_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[10][26]~q ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|regs[8][26]~q ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[8][26]~q ),
	.datad(\Regfile|regs[10][26]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~136_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~136 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[26]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~137 (
// Equation(s):
// \Regfile|ReadData1[26]~137_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[26]~136_combout  & ((\Regfile|regs[11][26]~q ))) # (!\Regfile|ReadData1[26]~136_combout  & (\Regfile|regs[9][26]~q )))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[26]~136_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[9][26]~q ),
	.datac(\Regfile|regs[11][26]~q ),
	.datad(\Regfile|ReadData1[26]~136_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~137_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~137 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[26]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~143 (
// Equation(s):
// \Regfile|ReadData1[26]~143_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[13][26]~q ) # ((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (((!\Imem|memoria_ROM~15_combout  & \Regfile|regs[12][26]~q ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[13][26]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|regs[12][26]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~143_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~143 .lut_mask = 16'hADA8;
defparam \Regfile|ReadData1[26]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~144 (
// Equation(s):
// \Regfile|ReadData1[26]~144_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[26]~143_combout  & (\Regfile|regs[15][26]~q )) # (!\Regfile|ReadData1[26]~143_combout  & ((\Regfile|regs[14][26]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[26]~143_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[15][26]~q ),
	.datac(\Regfile|ReadData1[26]~143_combout ),
	.datad(\Regfile|regs[14][26]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~144_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~144 .lut_mask = 16'hDAD0;
defparam \Regfile|ReadData1[26]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~140 (
// Equation(s):
// \Regfile|ReadData1[26]~140_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][26]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][26]~q ))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[1][26]~q ),
	.datad(\Regfile|regs[3][26]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~140_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~140 .lut_mask = 16'hFC30;
defparam \Regfile|ReadData1[26]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~141 (
// Equation(s):
// \Regfile|ReadData1[26]~141_combout  = (\Imem|memoria_ROM~13_combout  & (\Regfile|ReadData1[26]~140_combout )) # (!\Imem|memoria_ROM~13_combout  & (((\Imem|memoria_ROM~15_combout  & \Regfile|regs[2][26]~q ))))

	.dataa(\Regfile|ReadData1[26]~140_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[2][26]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~141_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~141 .lut_mask = 16'hAAC0;
defparam \Regfile|ReadData1[26]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~138 (
// Equation(s):
// \Regfile|ReadData1[26]~138_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[5][26]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[4][26]~q )))))

	.dataa(\Regfile|regs[5][26]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[4][26]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~138_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~138 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData1[26]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~139 (
// Equation(s):
// \Regfile|ReadData1[26]~139_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[26]~138_combout  & (\Regfile|regs[7][26]~q )) # (!\Regfile|ReadData1[26]~138_combout  & ((\Regfile|regs[6][26]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[26]~138_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[7][26]~q ),
	.datac(\Regfile|regs[6][26]~q ),
	.datad(\Regfile|ReadData1[26]~138_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~139_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~139 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[26]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~142 (
// Equation(s):
// \Regfile|ReadData1[26]~142_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout ) # (\Regfile|ReadData1[26]~139_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|ReadData1[26]~141_combout  & (!\Imem|memoria_ROM~9_combout )))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|ReadData1[26]~141_combout ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|ReadData1[26]~139_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~142_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~142 .lut_mask = 16'hAEA4;
defparam \Regfile|ReadData1[26]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~145 (
// Equation(s):
// \Regfile|ReadData1[26]~145_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[26]~142_combout  & ((\Regfile|ReadData1[26]~144_combout ))) # (!\Regfile|ReadData1[26]~142_combout  & (\Regfile|ReadData1[26]~137_combout )))) # 
// (!\Imem|memoria_ROM~9_combout  & (((\Regfile|ReadData1[26]~142_combout ))))

	.dataa(\Regfile|ReadData1[26]~137_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[26]~144_combout ),
	.datad(\Regfile|ReadData1[26]~142_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~145_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~145 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[26]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~690 (
// Equation(s):
// \Regfile|ReadData1[26]~690_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[26]~135_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[26]~145_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[26]~135_combout ),
	.datad(\Regfile|ReadData1[26]~145_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~690_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~690 .lut_mask = 16'hF3C0;
defparam \Regfile|ReadData1[26]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[28]~695 (
// Equation(s):
// \Regfile|ReadData1[28]~695_combout  = (\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[28]~93_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[28]~103_combout ))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[28]~103_combout ),
	.datad(\Regfile|ReadData1[28]~93_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[28]~695_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[28]~695 .lut_mask = 16'hFC30;
defparam \Regfile|ReadData1[28]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N26
fiftyfivenm_lcell_comb \ula|ShiftRight1~7 (
// Equation(s):
// \ula|ShiftRight1~7_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[28]~695_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[26]~690_combout ))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[26]~690_combout ),
	.datad(\Regfile|ReadData1[28]~695_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~7 .lut_mask = 16'hFA50;
defparam \ula|ShiftRight1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~115 (
// Equation(s):
// \Regfile|ReadData1[27]~115_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[5][27]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[4][27]~q )))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[5][27]~q ),
	.datac(\Regfile|regs[4][27]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~115_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~115 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[27]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~116 (
// Equation(s):
// \Regfile|ReadData1[27]~116_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[27]~115_combout  & ((\Regfile|regs[7][27]~q ))) # (!\Regfile|ReadData1[27]~115_combout  & (\Regfile|regs[6][27]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[27]~115_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[6][27]~q ),
	.datac(\Regfile|regs[7][27]~q ),
	.datad(\Regfile|ReadData1[27]~115_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~116_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~116 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[27]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~122 (
// Equation(s):
// \Regfile|ReadData1[27]~122_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[13][27]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[12][27]~q )))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[13][27]~q ),
	.datac(\Regfile|regs[12][27]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~122_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~122 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[27]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~123 (
// Equation(s):
// \Regfile|ReadData1[27]~123_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[27]~122_combout  & (\Regfile|regs[15][27]~q )) # (!\Regfile|ReadData1[27]~122_combout  & ((\Regfile|regs[14][27]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[27]~122_combout ))))

	.dataa(\Regfile|regs[15][27]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[14][27]~q ),
	.datad(\Regfile|ReadData1[27]~122_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~123_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~123 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[27]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~119 (
// Equation(s):
// \Regfile|ReadData1[27]~119_combout  = (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[3][27]~q )) # (!\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[1][27]~q )))

	.dataa(\Regfile|regs[3][27]~q ),
	.datab(gnd),
	.datac(\Regfile|regs[1][27]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~119_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~119 .lut_mask = 16'hAAF0;
defparam \Regfile|ReadData1[27]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~120 (
// Equation(s):
// \Regfile|ReadData1[27]~120_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[27]~119_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[2][27]~q )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[2][27]~q ),
	.datad(\Regfile|ReadData1[27]~119_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~120_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~120 .lut_mask = 16'hEC20;
defparam \Regfile|ReadData1[27]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~117 (
// Equation(s):
// \Regfile|ReadData1[27]~117_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[10][27]~q ) # ((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[8][27]~q  & !\Imem|memoria_ROM~13_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[10][27]~q ),
	.datac(\Regfile|regs[8][27]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~117_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~117 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[27]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~118 (
// Equation(s):
// \Regfile|ReadData1[27]~118_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[27]~117_combout  & ((\Regfile|regs[11][27]~q ))) # (!\Regfile|ReadData1[27]~117_combout  & (\Regfile|regs[9][27]~q )))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[27]~117_combout ))))

	.dataa(\Regfile|regs[9][27]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[11][27]~q ),
	.datad(\Regfile|ReadData1[27]~117_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~118_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~118 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[27]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~121 (
// Equation(s):
// \Regfile|ReadData1[27]~121_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[27]~118_combout ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|ReadData1[27]~120_combout ))))

	.dataa(\Regfile|ReadData1[27]~120_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|ReadData1[27]~118_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~121_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~121 .lut_mask = 16'hF2C2;
defparam \Regfile|ReadData1[27]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~124 (
// Equation(s):
// \Regfile|ReadData1[27]~124_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[27]~121_combout  & ((\Regfile|ReadData1[27]~123_combout ))) # (!\Regfile|ReadData1[27]~121_combout  & (\Regfile|ReadData1[27]~116_combout )))) # 
// (!\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[27]~121_combout ))))

	.dataa(\Regfile|ReadData1[27]~116_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|ReadData1[27]~123_combout ),
	.datad(\Regfile|ReadData1[27]~121_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~124_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~124 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[27]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~688 (
// Equation(s):
// \Regfile|ReadData1[27]~688_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[27]~114_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[27]~124_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[27]~114_combout ),
	.datad(\Regfile|ReadData1[27]~124_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~688_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~688 .lut_mask = 16'hF3C0;
defparam \Regfile|ReadData1[27]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N16
fiftyfivenm_lcell_comb \ula|ShiftRight1~19 (
// Equation(s):
// \ula|ShiftRight1~19_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[29]~693_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[27]~688_combout ))))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(\Regfile|ReadData1[27]~688_combout ),
	.datac(\Regfile|ReadData1[29]~693_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~19 .lut_mask = 16'hE400;
defparam \ula|ShiftRight1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N22
fiftyfivenm_lcell_comb \ula|ShiftRight1~20 (
// Equation(s):
// \ula|ShiftRight1~20_combout  = (\ula|ShiftRight1~19_combout ) # ((!\mux_in_2_ALU|saida[0]~0_combout  & \ula|ShiftRight1~7_combout ))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~7_combout ),
	.datad(\ula|ShiftRight1~19_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~20 .lut_mask = 16'hFF50;
defparam \ula|ShiftRight1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[30]~694 (
// Equation(s):
// \Regfile|ReadData1[30]~694_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[30]~51_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[30]~61_combout )))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[30]~51_combout ),
	.datad(\Regfile|ReadData1[30]~61_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[30]~694_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[30]~694 .lut_mask = 16'hF5A0;
defparam \Regfile|ReadData1[30]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[31]~692 (
// Equation(s):
// \Regfile|ReadData1[31]~692_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[31]~30_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[31]~40_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[31]~30_combout ),
	.datad(\Regfile|ReadData1[31]~40_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[31]~692_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[31]~692 .lut_mask = 16'hF3C0;
defparam \Regfile|ReadData1[31]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
fiftyfivenm_lcell_comb \ula|ShiftRight1~18 (
// Equation(s):
// \ula|ShiftRight1~18_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (((\Regfile|ReadData1[31]~692_combout )))) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & ((\Regfile|ReadData1[31]~692_combout ))) # 
// (!\mux_in_2_ALU|saida[0]~0_combout  & (\Regfile|ReadData1[30]~694_combout ))))

	.dataa(\Regfile|ReadData1[30]~694_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[31]~692_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~18 .lut_mask = 16'hF0E2;
defparam \ula|ShiftRight1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
fiftyfivenm_lcell_comb \ula|ShiftRight1~21 (
// Equation(s):
// \ula|ShiftRight1~21_combout  = (\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight1~18_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight1~20_combout ))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~20_combout ),
	.datad(\ula|ShiftRight1~18_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~21 .lut_mask = 16'hFA50;
defparam \ula|ShiftRight1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
fiftyfivenm_lcell_comb \ula|ShiftRight1~59 (
// Equation(s):
// \ula|ShiftRight1~59_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & (\Regfile|ReadData1[31]~41_combout )) # (!\mux_in_2_ALU|saida[3]~29_combout  & (((!\Regfile|Equal1~1_combout  & \ula|ShiftRight1~21_combout ))))

	.dataa(\Regfile|ReadData1[31]~41_combout ),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\ula|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~59_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~59 .lut_mask = 16'h8B88;
defparam \ula|ShiftRight1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
fiftyfivenm_lcell_comb \ula|Mux13~0 (
// Equation(s):
// \ula|Mux13~0_combout  = (\ULA_ctrl|Mux1~11_combout  & (!\ULA_ctrl|Mux2~7_combout  & \ULA_ctrl|Mux3~10_combout ))

	.dataa(gnd),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(\ULA_ctrl|Mux2~7_combout ),
	.datad(\ULA_ctrl|Mux3~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~0 .lut_mask = 16'h0C00;
defparam \ula|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
fiftyfivenm_lcell_comb \ula|Mux13~3 (
// Equation(s):
// \ula|Mux13~3_combout  = ((!\ULA_ctrl|Mux2~7_combout  & (!\ULA_ctrl|Mux3~10_combout  & !\mux_in_2_ALU|saida[4]~28_combout ))) # (!\ULA_ctrl|Mux1~11_combout )

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ULA_ctrl|Mux1~11_combout ),
	.datad(\mux_in_2_ALU|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~3 .lut_mask = 16'h0F1F;
defparam \ula|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
fiftyfivenm_lcell_comb \ula|Mux13~4 (
// Equation(s):
// \ula|Mux13~4_combout  = (\ULA_ctrl|Mux1~11_combout  & ((\ULA_ctrl|Mux2~7_combout ) # ((\mux_in_2_ALU|saida[4]~28_combout ) # (!\ULA_ctrl|Mux3~10_combout ))))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ULA_ctrl|Mux1~11_combout ),
	.datad(\mux_in_2_ALU|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~4 .lut_mask = 16'hF0B0;
defparam \ula|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
fiftyfivenm_lcell_comb \ula|ShiftRight1~23 (
// Equation(s):
// \ula|ShiftRight1~23_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & ((\Regfile|ReadData1[31]~692_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\Regfile|ReadData1[30]~694_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Regfile|ReadData1[30]~694_combout ),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\Regfile|ReadData1[31]~692_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~23 .lut_mask = 16'h5404;
defparam \ula|ShiftRight1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
fiftyfivenm_lcell_comb \ula|ShiftRight0~88 (
// Equation(s):
// \ula|ShiftRight0~88_combout  = (!\mux_in_2_ALU|saida[1]~32_combout  & ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~77_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[2]~651_combout )))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Imem|memoria_ROM~77_combout ),
	.datac(\Regfile|ReadData2[2]~651_combout ),
	.datad(\mux_in_2_ALU|saida[1]~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~88 .lut_mask = 16'h00D8;
defparam \ula|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
fiftyfivenm_lcell_comb \ula|ShiftRight0~53 (
// Equation(s):
// \ula|ShiftRight0~53_combout  = (\ula|ShiftRight0~46_combout  & ((\ula|ShiftRight1~20_combout ) # ((\ula|ShiftRight1~23_combout  & \ula|ShiftRight0~88_combout )))) # (!\ula|ShiftRight0~46_combout  & (\ula|ShiftRight1~23_combout  & 
// (\ula|ShiftRight0~88_combout )))

	.dataa(\ula|ShiftRight0~46_combout ),
	.datab(\ula|ShiftRight1~23_combout ),
	.datac(\ula|ShiftRight0~88_combout ),
	.datad(\ula|ShiftRight1~20_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~53 .lut_mask = 16'hEAC0;
defparam \ula|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
fiftyfivenm_lcell_comb \ula|ShiftRight0~89 (
// Equation(s):
// \ula|ShiftRight0~89_combout  = (\ula|ShiftRight0~53_combout  & ((\uc|WideOr0~2_combout  & ((!\Imem|memoria_ROM~95_combout ))) # (!\uc|WideOr0~2_combout  & (!\Regfile|ReadData2[3]~630_combout ))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Regfile|ReadData2[3]~630_combout ),
	.datac(\Imem|memoria_ROM~95_combout ),
	.datad(\ula|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~89 .lut_mask = 16'h1B00;
defparam \ula|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
fiftyfivenm_lcell_comb \ula|result~26 (
// Equation(s):
// \ula|result~26_combout  = (\Regfile|ReadData1[26]~146_combout  & ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[26]~147_combout )))))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Regfile|ReadData1[26]~146_combout ),
	.datad(\Regfile|ReadData2[26]~147_combout ),
	.cin(gnd),
	.combout(\ula|result~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~26 .lut_mask = 16'hB080;
defparam \ula|result~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \D_mem|mem~505 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[25]~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~505 .is_wysiwyg = "true";
defparam \D_mem|mem~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \D_mem|mem~473 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~473 .is_wysiwyg = "true";
defparam \D_mem|mem~473 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
fiftyfivenm_lcell_comb \D_mem|mem~441feeder (
// Equation(s):
// \D_mem|mem~441feeder_combout  = \Regfile|ReadData2[25]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[25]~168_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~441feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~441feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~441feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N5
dffeas \D_mem|mem~441 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~441feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~441 .is_wysiwyg = "true";
defparam \D_mem|mem~441 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N19
dffeas \D_mem|mem~409 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~409 .is_wysiwyg = "true";
defparam \D_mem|mem~409 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
fiftyfivenm_lcell_comb \D_mem|mem~1541 (
// Equation(s):
// \D_mem|mem~1541_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~441_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~409_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~441_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~409_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1541_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1541 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
fiftyfivenm_lcell_comb \D_mem|mem~1542 (
// Equation(s):
// \D_mem|mem~1542_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1541_combout  & (\D_mem|mem~505_q )) # (!\D_mem|mem~1541_combout  & ((\D_mem|mem~473_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1541_combout ))))

	.dataa(\D_mem|mem~505_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~473_q ),
	.datad(\D_mem|mem~1541_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1542_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1542 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N4
fiftyfivenm_lcell_comb \D_mem|mem~345feeder (
// Equation(s):
// \D_mem|mem~345feeder_combout  = \Regfile|ReadData2[25]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[25]~168_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~345feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~345feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~345feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N5
dffeas \D_mem|mem~345 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~345feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~345 .is_wysiwyg = "true";
defparam \D_mem|mem~345 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \D_mem|mem~281 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~281 .is_wysiwyg = "true";
defparam \D_mem|mem~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
fiftyfivenm_lcell_comb \D_mem|mem~1536 (
// Equation(s):
// \D_mem|mem~1536_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~345_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~281_q )))))

	.dataa(\D_mem|mem~345_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~281_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1536_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1536 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \D_mem|mem~313 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~313 .is_wysiwyg = "true";
defparam \D_mem|mem~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \D_mem|mem~377 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~377 .is_wysiwyg = "true";
defparam \D_mem|mem~377 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
fiftyfivenm_lcell_comb \D_mem|mem~1537 (
// Equation(s):
// \D_mem|mem~1537_combout  = (\D_mem|mem~1536_combout  & (((\D_mem|mem~377_q ) # (!\ula|Mux31~10_combout )))) # (!\D_mem|mem~1536_combout  & (\D_mem|mem~313_q  & ((\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~1536_combout ),
	.datab(\D_mem|mem~313_q ),
	.datac(\D_mem|mem~377_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1537_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1537 .lut_mask = 16'hE4AA;
defparam \D_mem|mem~1537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \D_mem|mem~57 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~57 .is_wysiwyg = "true";
defparam \D_mem|mem~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N1
dffeas \D_mem|mem~121 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~121 .is_wysiwyg = "true";
defparam \D_mem|mem~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \D_mem|mem~89 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~89 .is_wysiwyg = "true";
defparam \D_mem|mem~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \D_mem|mem~25 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~25 .is_wysiwyg = "true";
defparam \D_mem|mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
fiftyfivenm_lcell_comb \D_mem|mem~1538 (
// Equation(s):
// \D_mem|mem~1538_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~89_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~25_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~89_q ),
	.datac(\D_mem|mem~25_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1538_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1538 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
fiftyfivenm_lcell_comb \D_mem|mem~1539 (
// Equation(s):
// \D_mem|mem~1539_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1538_combout  & ((\D_mem|mem~121_q ))) # (!\D_mem|mem~1538_combout  & (\D_mem|mem~57_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1538_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~57_q ),
	.datac(\D_mem|mem~121_q ),
	.datad(\D_mem|mem~1538_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1539_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1539 .lut_mask = 16'hF588;
defparam \D_mem|mem~1539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
fiftyfivenm_lcell_comb \D_mem|mem~1540 (
// Equation(s):
// \D_mem|mem~1540_combout  = (\ula|Mux28~combout  & ((\ula|Mux29~combout ) # ((\D_mem|mem~1537_combout )))) # (!\ula|Mux28~combout  & (!\ula|Mux29~combout  & ((\D_mem|mem~1539_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~1537_combout ),
	.datad(\D_mem|mem~1539_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1540_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1540 .lut_mask = 16'hB9A8;
defparam \D_mem|mem~1540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \D_mem|mem~249 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~249 .is_wysiwyg = "true";
defparam \D_mem|mem~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N11
dffeas \D_mem|mem~217 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~217 .is_wysiwyg = "true";
defparam \D_mem|mem~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
fiftyfivenm_lcell_comb \D_mem|mem~185feeder (
// Equation(s):
// \D_mem|mem~185feeder_combout  = \Regfile|ReadData2[25]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[25]~168_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~185feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~185feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~185feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N7
dffeas \D_mem|mem~185 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~185 .is_wysiwyg = "true";
defparam \D_mem|mem~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N27
dffeas \D_mem|mem~153 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~153 .is_wysiwyg = "true";
defparam \D_mem|mem~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
fiftyfivenm_lcell_comb \D_mem|mem~1534 (
// Equation(s):
// \D_mem|mem~1534_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~185_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~153_q )))))

	.dataa(\D_mem|mem~185_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~153_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1534_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1534 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N10
fiftyfivenm_lcell_comb \D_mem|mem~1535 (
// Equation(s):
// \D_mem|mem~1535_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1534_combout  & (\D_mem|mem~249_q )) # (!\D_mem|mem~1534_combout  & ((\D_mem|mem~217_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1534_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~249_q ),
	.datac(\D_mem|mem~217_q ),
	.datad(\D_mem|mem~1534_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1535_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1535 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
fiftyfivenm_lcell_comb \D_mem|mem~1543 (
// Equation(s):
// \D_mem|mem~1543_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1540_combout  & (\D_mem|mem~1542_combout )) # (!\D_mem|mem~1540_combout  & ((\D_mem|mem~1535_combout ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1540_combout ))))

	.dataa(\D_mem|mem~1542_combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~1540_combout ),
	.datad(\D_mem|mem~1535_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1543_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1543 .lut_mask = 16'hBCB0;
defparam \D_mem|mem~1543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \D_mem|mem~953 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~953 .is_wysiwyg = "true";
defparam \D_mem|mem~953 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \D_mem|mem~697 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~697 .is_wysiwyg = "true";
defparam \D_mem|mem~697 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N23
dffeas \D_mem|mem~825 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~825 .is_wysiwyg = "true";
defparam \D_mem|mem~825 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N29
dffeas \D_mem|mem~569 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~569 .is_wysiwyg = "true";
defparam \D_mem|mem~569 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
fiftyfivenm_lcell_comb \D_mem|mem~1524 (
// Equation(s):
// \D_mem|mem~1524_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~825_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~569_q  & !\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~825_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~569_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1524_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1524 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
fiftyfivenm_lcell_comb \D_mem|mem~1525 (
// Equation(s):
// \D_mem|mem~1525_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1524_combout  & (\D_mem|mem~953_q )) # (!\D_mem|mem~1524_combout  & ((\D_mem|mem~697_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1524_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~953_q ),
	.datac(\D_mem|mem~697_q ),
	.datad(\D_mem|mem~1524_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1525_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1525 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
fiftyfivenm_lcell_comb \D_mem|mem~761feeder (
// Equation(s):
// \D_mem|mem~761feeder_combout  = \Regfile|ReadData2[25]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[25]~168_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~761feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~761feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~761feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N11
dffeas \D_mem|mem~761 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~761feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~761 .is_wysiwyg = "true";
defparam \D_mem|mem~761 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N31
dffeas \D_mem|mem~1017 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1017 .is_wysiwyg = "true";
defparam \D_mem|mem~1017 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
fiftyfivenm_lcell_comb \D_mem|mem~889feeder (
// Equation(s):
// \D_mem|mem~889feeder_combout  = \Regfile|ReadData2[25]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[25]~168_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~889feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~889feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~889feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \D_mem|mem~889 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~889feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~889 .is_wysiwyg = "true";
defparam \D_mem|mem~889 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \D_mem|mem~633 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~633 .is_wysiwyg = "true";
defparam \D_mem|mem~633 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
fiftyfivenm_lcell_comb \D_mem|mem~1531 (
// Equation(s):
// \D_mem|mem~1531_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~889_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~633_q  & !\ula|Mux29~combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~889_q ),
	.datac(\D_mem|mem~633_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1531_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1531 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
fiftyfivenm_lcell_comb \D_mem|mem~1532 (
// Equation(s):
// \D_mem|mem~1532_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1531_combout  & ((\D_mem|mem~1017_q ))) # (!\D_mem|mem~1531_combout  & (\D_mem|mem~761_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1531_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~761_q ),
	.datac(\D_mem|mem~1017_q ),
	.datad(\D_mem|mem~1531_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1532_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1532 .lut_mask = 16'hF588;
defparam \D_mem|mem~1532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N25
dffeas \D_mem|mem~857 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~857 .is_wysiwyg = "true";
defparam \D_mem|mem~857 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N31
dffeas \D_mem|mem~985 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~985 .is_wysiwyg = "true";
defparam \D_mem|mem~985 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N26
fiftyfivenm_lcell_comb \D_mem|mem~729feeder (
// Equation(s):
// \D_mem|mem~729feeder_combout  = \Regfile|ReadData2[25]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[25]~168_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~729feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~729feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~729feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N27
dffeas \D_mem|mem~729 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~729feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~729 .is_wysiwyg = "true";
defparam \D_mem|mem~729 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N17
dffeas \D_mem|mem~601 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~601 .is_wysiwyg = "true";
defparam \D_mem|mem~601 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N16
fiftyfivenm_lcell_comb \D_mem|mem~1526 (
// Equation(s):
// \D_mem|mem~1526_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~729_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~601_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~729_q ),
	.datac(\D_mem|mem~601_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1526_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1526 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N30
fiftyfivenm_lcell_comb \D_mem|mem~1527 (
// Equation(s):
// \D_mem|mem~1527_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1526_combout  & ((\D_mem|mem~985_q ))) # (!\D_mem|mem~1526_combout  & (\D_mem|mem~857_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1526_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~857_q ),
	.datac(\D_mem|mem~985_q ),
	.datad(\D_mem|mem~1526_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1527_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1527 .lut_mask = 16'hF588;
defparam \D_mem|mem~1527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N23
dffeas \D_mem|mem~793 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~793 .is_wysiwyg = "true";
defparam \D_mem|mem~793 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \D_mem|mem~921 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~921 .is_wysiwyg = "true";
defparam \D_mem|mem~921 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
fiftyfivenm_lcell_comb \D_mem|mem~665feeder (
// Equation(s):
// \D_mem|mem~665feeder_combout  = \Regfile|ReadData2[25]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[25]~168_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~665feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~665feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~665feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N11
dffeas \D_mem|mem~665 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~665feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~665 .is_wysiwyg = "true";
defparam \D_mem|mem~665 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \D_mem|mem~537 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[25]~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~537 .is_wysiwyg = "true";
defparam \D_mem|mem~537 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
fiftyfivenm_lcell_comb \D_mem|mem~1528 (
// Equation(s):
// \D_mem|mem~1528_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~665_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~537_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~665_q ),
	.datac(\D_mem|mem~537_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1528_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1528 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
fiftyfivenm_lcell_comb \D_mem|mem~1529 (
// Equation(s):
// \D_mem|mem~1529_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1528_combout  & ((\D_mem|mem~921_q ))) # (!\D_mem|mem~1528_combout  & (\D_mem|mem~793_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1528_combout ))))

	.dataa(\D_mem|mem~793_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~921_q ),
	.datad(\D_mem|mem~1528_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1529_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1529 .lut_mask = 16'hF388;
defparam \D_mem|mem~1529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
fiftyfivenm_lcell_comb \D_mem|mem~1530 (
// Equation(s):
// \D_mem|mem~1530_combout  = (\ula|Mux31~10_combout  & (\ula|Mux30~12_combout )) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~1527_combout )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~1529_combout )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1527_combout ),
	.datad(\D_mem|mem~1529_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1530_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1530 .lut_mask = 16'hD9C8;
defparam \D_mem|mem~1530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
fiftyfivenm_lcell_comb \D_mem|mem~1533 (
// Equation(s):
// \D_mem|mem~1533_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1530_combout  & ((\D_mem|mem~1532_combout ))) # (!\D_mem|mem~1530_combout  & (\D_mem|mem~1525_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1530_combout ))))

	.dataa(\D_mem|mem~1525_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~1532_combout ),
	.datad(\D_mem|mem~1530_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1533_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1533 .lut_mask = 16'hF388;
defparam \D_mem|mem~1533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
fiftyfivenm_lcell_comb \D_mem|ReadData~25 (
// Equation(s):
// \D_mem|ReadData~25_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1533_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1543_combout ))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1543_combout ),
	.datad(\D_mem|mem~1533_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~25_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~25 .lut_mask = 16'hA820;
defparam \D_mem|ReadData~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N19
dffeas \D_mem|ReadData[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [25]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[25] .is_wysiwyg = "true";
defparam \D_mem|ReadData[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N1
dffeas \Regfile|regs[21][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][25] .is_wysiwyg = "true";
defparam \Regfile|regs[21][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N21
dffeas \Regfile|regs[29][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][25] .is_wysiwyg = "true";
defparam \Regfile|regs[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \Regfile|regs[25][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][25] .is_wysiwyg = "true";
defparam \Regfile|regs[25][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N19
dffeas \Regfile|regs[17][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][25] .is_wysiwyg = "true";
defparam \Regfile|regs[17][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~147 (
// Equation(s):
// \Regfile|ReadData1[25]~147_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[25][25]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[17][25]~q )))))

	.dataa(\Regfile|regs[25][25]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[17][25]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~147_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~147 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData1[25]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~148 (
// Equation(s):
// \Regfile|ReadData1[25]~148_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[25]~147_combout  & ((\Regfile|regs[29][25]~q ))) # (!\Regfile|ReadData1[25]~147_combout  & (\Regfile|regs[21][25]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[25]~147_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[21][25]~q ),
	.datac(\Regfile|regs[29][25]~q ),
	.datad(\Regfile|ReadData1[25]~147_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~148_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~148 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[25]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N15
dffeas \Regfile|regs[31][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][25] .is_wysiwyg = "true";
defparam \Regfile|regs[31][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N29
dffeas \Regfile|regs[23][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][25] .is_wysiwyg = "true";
defparam \Regfile|regs[23][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N3
dffeas \Regfile|regs[19][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][25] .is_wysiwyg = "true";
defparam \Regfile|regs[19][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N27
dffeas \Regfile|regs[27][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][25] .is_wysiwyg = "true";
defparam \Regfile|regs[27][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~154 (
// Equation(s):
// \Regfile|ReadData1[25]~154_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[27][25]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[19][25]~q ))))

	.dataa(\Regfile|regs[19][25]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[27][25]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~154_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~154 .lut_mask = 16'hFC22;
defparam \Regfile|ReadData1[25]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~155 (
// Equation(s):
// \Regfile|ReadData1[25]~155_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[25]~154_combout  & (\Regfile|regs[31][25]~q )) # (!\Regfile|ReadData1[25]~154_combout  & ((\Regfile|regs[23][25]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[25]~154_combout ))))

	.dataa(\Regfile|regs[31][25]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[23][25]~q ),
	.datad(\Regfile|ReadData1[25]~154_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~155_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~155 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[25]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N31
dffeas \Regfile|regs[24][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][25] .is_wysiwyg = "true";
defparam \Regfile|regs[24][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N23
dffeas \Regfile|regs[28][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][25] .is_wysiwyg = "true";
defparam \Regfile|regs[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N17
dffeas \Regfile|regs[20][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][25] .is_wysiwyg = "true";
defparam \Regfile|regs[20][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N21
dffeas \Regfile|regs[16][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][25] .is_wysiwyg = "true";
defparam \Regfile|regs[16][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~151 (
// Equation(s):
// \Regfile|ReadData1[25]~151_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[20][25]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[16][25]~q  & !\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[20][25]~q ),
	.datac(\Regfile|regs[16][25]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~151_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~151 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[25]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~152 (
// Equation(s):
// \Regfile|ReadData1[25]~152_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[25]~151_combout  & ((\Regfile|regs[28][25]~q ))) # (!\Regfile|ReadData1[25]~151_combout  & (\Regfile|regs[24][25]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[25]~151_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[24][25]~q ),
	.datac(\Regfile|regs[28][25]~q ),
	.datad(\Regfile|ReadData1[25]~151_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~152_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~152 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[25]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N31
dffeas \Regfile|regs[26][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][25] .is_wysiwyg = "true";
defparam \Regfile|regs[26][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \Regfile|regs[30][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][25] .is_wysiwyg = "true";
defparam \Regfile|regs[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N5
dffeas \Regfile|regs[22][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][25] .is_wysiwyg = "true";
defparam \Regfile|regs[22][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \Regfile|regs[18][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][25] .is_wysiwyg = "true";
defparam \Regfile|regs[18][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~149 (
// Equation(s):
// \Regfile|ReadData1[25]~149_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[22][25]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[18][25]~q  & !\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[22][25]~q ),
	.datac(\Regfile|regs[18][25]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~149_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~149 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[25]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~150 (
// Equation(s):
// \Regfile|ReadData1[25]~150_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[25]~149_combout  & ((\Regfile|regs[30][25]~q ))) # (!\Regfile|ReadData1[25]~149_combout  & (\Regfile|regs[26][25]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[25]~149_combout ))))

	.dataa(\Regfile|regs[26][25]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[30][25]~q ),
	.datad(\Regfile|ReadData1[25]~149_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~150_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~150 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[25]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~153 (
// Equation(s):
// \Regfile|ReadData1[25]~153_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout ) # (\Regfile|ReadData1[25]~150_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|ReadData1[25]~152_combout  & (!\Imem|memoria_ROM~13_combout 
// )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|ReadData1[25]~152_combout ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Regfile|ReadData1[25]~150_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~153_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~153 .lut_mask = 16'hAEA4;
defparam \Regfile|ReadData1[25]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~156 (
// Equation(s):
// \Regfile|ReadData1[25]~156_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[25]~153_combout  & ((\Regfile|ReadData1[25]~155_combout ))) # (!\Regfile|ReadData1[25]~153_combout  & (\Regfile|ReadData1[25]~148_combout )))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[25]~153_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[25]~148_combout ),
	.datac(\Regfile|ReadData1[25]~155_combout ),
	.datad(\Regfile|ReadData1[25]~153_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~156_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~156 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[25]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \Regfile|regs[15][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][25] .is_wysiwyg = "true";
defparam \Regfile|regs[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N29
dffeas \Regfile|regs[13][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][25] .is_wysiwyg = "true";
defparam \Regfile|regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N15
dffeas \Regfile|regs[12][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][25] .is_wysiwyg = "true";
defparam \Regfile|regs[12][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~164 (
// Equation(s):
// \Regfile|ReadData1[25]~164_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[13][25]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[12][25]~q )))))

	.dataa(\Regfile|regs[13][25]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[12][25]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~164_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~164 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData1[25]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N17
dffeas \Regfile|regs[14][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][25] .is_wysiwyg = "true";
defparam \Regfile|regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~165 (
// Equation(s):
// \Regfile|ReadData1[25]~165_combout  = (\Regfile|ReadData1[25]~164_combout  & ((\Regfile|regs[15][25]~q ) # ((!\Imem|memoria_ROM~15_combout )))) # (!\Regfile|ReadData1[25]~164_combout  & (((\Regfile|regs[14][25]~q  & \Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[15][25]~q ),
	.datab(\Regfile|ReadData1[25]~164_combout ),
	.datac(\Regfile|regs[14][25]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~165_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~165 .lut_mask = 16'hB8CC;
defparam \Regfile|ReadData1[25]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N5
dffeas \Regfile|regs[9][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][25] .is_wysiwyg = "true";
defparam \Regfile|regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N15
dffeas \Regfile|regs[11][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][25] .is_wysiwyg = "true";
defparam \Regfile|regs[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N27
dffeas \Regfile|regs[8][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][25] .is_wysiwyg = "true";
defparam \Regfile|regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N19
dffeas \Regfile|regs[10][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][25] .is_wysiwyg = "true";
defparam \Regfile|regs[10][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~159 (
// Equation(s):
// \Regfile|ReadData1[25]~159_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[10][25]~q ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[8][25]~q  & ((!\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[8][25]~q ),
	.datab(\Regfile|regs[10][25]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~159_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~159 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData1[25]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~160 (
// Equation(s):
// \Regfile|ReadData1[25]~160_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[25]~159_combout  & ((\Regfile|regs[11][25]~q ))) # (!\Regfile|ReadData1[25]~159_combout  & (\Regfile|regs[9][25]~q )))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[25]~159_combout ))))

	.dataa(\Regfile|regs[9][25]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[11][25]~q ),
	.datad(\Regfile|ReadData1[25]~159_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~160_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~160 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[25]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N4
fiftyfivenm_lcell_comb \Regfile|regs[2][25]~feeder (
// Equation(s):
// \Regfile|regs[2][25]~feeder_combout  = \mux_valor_write_data|saida[25]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[25]~7_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[2][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[2][25]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[2][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N5
dffeas \Regfile|regs[2][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][25] .is_wysiwyg = "true";
defparam \Regfile|regs[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y1_N15
dffeas \Regfile|regs[3][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][25] .is_wysiwyg = "true";
defparam \Regfile|regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N16
fiftyfivenm_lcell_comb \Regfile|regs[1][25]~feeder (
// Equation(s):
// \Regfile|regs[1][25]~feeder_combout  = \mux_valor_write_data|saida[25]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[25]~7_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[1][25]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N17
dffeas \Regfile|regs[1][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][25] .is_wysiwyg = "true";
defparam \Regfile|regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~161 (
// Equation(s):
// \Regfile|ReadData1[25]~161_combout  = (\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & (\Regfile|regs[3][25]~q )) # (!\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[1][25]~q )))))

	.dataa(\Regfile|regs[3][25]~q ),
	.datab(\Regfile|regs[1][25]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~161_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~161 .lut_mask = 16'hAC00;
defparam \Regfile|ReadData1[25]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~162 (
// Equation(s):
// \Regfile|ReadData1[25]~162_combout  = (\Regfile|ReadData1[25]~161_combout ) # ((\Imem|memoria_ROM~15_combout  & (!\Imem|memoria_ROM~13_combout  & \Regfile|regs[2][25]~q )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[2][25]~q ),
	.datad(\Regfile|ReadData1[25]~161_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~162_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~162 .lut_mask = 16'hFF20;
defparam \Regfile|ReadData1[25]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~163 (
// Equation(s):
// \Regfile|ReadData1[25]~163_combout  = (\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout ) # ((\Regfile|ReadData1[25]~160_combout )))) # (!\Imem|memoria_ROM~9_combout  & (!\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[25]~162_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|ReadData1[25]~160_combout ),
	.datad(\Regfile|ReadData1[25]~162_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~163_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~163 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData1[25]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \Regfile|regs[6][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][25] .is_wysiwyg = "true";
defparam \Regfile|regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \Regfile|regs[4][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][25] .is_wysiwyg = "true";
defparam \Regfile|regs[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N21
dffeas \Regfile|regs[5][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][25] .is_wysiwyg = "true";
defparam \Regfile|regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~157 (
// Equation(s):
// \Regfile|ReadData1[25]~157_combout  = (\Imem|memoria_ROM~15_combout  & (\Imem|memoria_ROM~13_combout )) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][25]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[4][25]~q ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[4][25]~q ),
	.datad(\Regfile|regs[5][25]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~157_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~157 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[25]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~158 (
// Equation(s):
// \Regfile|ReadData1[25]~158_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[25]~157_combout  & ((\Regfile|regs[7][25]~q ))) # (!\Regfile|ReadData1[25]~157_combout  & (\Regfile|regs[6][25]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[25]~157_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[6][25]~q ),
	.datac(\Regfile|regs[7][25]~q ),
	.datad(\Regfile|ReadData1[25]~157_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~158_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~158 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[25]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~166 (
// Equation(s):
// \Regfile|ReadData1[25]~166_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[25]~163_combout  & (\Regfile|ReadData1[25]~165_combout )) # (!\Regfile|ReadData1[25]~163_combout  & ((\Regfile|ReadData1[25]~158_combout ))))) # 
// (!\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[25]~163_combout ))))

	.dataa(\Regfile|ReadData1[25]~165_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|ReadData1[25]~163_combout ),
	.datad(\Regfile|ReadData1[25]~158_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~166_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~166 .lut_mask = 16'hBCB0;
defparam \Regfile|ReadData1[25]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~167 (
// Equation(s):
// \Regfile|ReadData1[25]~167_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[25]~156_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[25]~166_combout )))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|ReadData1[25]~156_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\Regfile|ReadData1[25]~166_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~167_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~167 .lut_mask = 16'h0D08;
defparam \Regfile|ReadData1[25]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
fiftyfivenm_lcell_comb \ula|Mux6~0 (
// Equation(s):
// \ula|Mux6~0_combout  = (\ula|Mux28~19_combout  & (\mux_in_2_ALU|saida[25]~7_combout  $ (\Regfile|ReadData1[25]~167_combout )))

	.dataa(\ula|Mux28~19_combout ),
	.datab(\mux_in_2_ALU|saida[25]~7_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData1[25]~167_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~0 .lut_mask = 16'h2288;
defparam \ula|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
fiftyfivenm_lcell_comb \ula|result~24 (
// Equation(s):
// \ula|result~24_combout  = (\Regfile|ReadData1[25]~167_combout ) # ((\uc|WideOr0~2_combout  & ((\Imem|memoria_ROM~100_combout ))) # (!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[25]~168_combout )))

	.dataa(\Regfile|ReadData1[25]~167_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Regfile|ReadData2[25]~168_combout ),
	.datad(\Imem|memoria_ROM~100_combout ),
	.cin(gnd),
	.combout(\ula|result~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~24 .lut_mask = 16'hFEBA;
defparam \ula|result~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N8
fiftyfivenm_lcell_comb \ula|ShiftRight1~6 (
// Equation(s):
// \ula|ShiftRight1~6_combout  = (\mux_in_2_ALU|saida[2]~30_combout  & ((\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[31]~692_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\ula|ShiftRight1~5_combout )))))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\Regfile|ReadData1[31]~692_combout ),
	.datad(\ula|ShiftRight1~5_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~6 .lut_mask = 16'hC480;
defparam \ula|ShiftRight1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[25]~689 (
// Equation(s):
// \Regfile|ReadData1[25]~689_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[25]~156_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[25]~166_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[25]~156_combout ),
	.datad(\Regfile|ReadData1[25]~166_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[25]~689_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[25]~689 .lut_mask = 16'hF3C0;
defparam \Regfile|ReadData1[25]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N20
fiftyfivenm_lcell_comb \ula|ShiftRight0~21 (
// Equation(s):
// \ula|ShiftRight0~21_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[27]~688_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[25]~689_combout )))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[27]~688_combout ),
	.datad(\Regfile|ReadData1[25]~689_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~21 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N24
fiftyfivenm_lcell_comb \ula|ShiftRight0~37 (
// Equation(s):
// \ula|ShiftRight0~37_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight1~7_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight0~21_combout )))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~7_combout ),
	.datad(\ula|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~37 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N30
fiftyfivenm_lcell_comb \ula|ShiftRight1~8 (
// Equation(s):
// \ula|ShiftRight1~8_combout  = (\ula|ShiftRight1~6_combout ) # ((!\mux_in_2_ALU|saida[2]~30_combout  & \ula|ShiftRight0~37_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftRight1~6_combout ),
	.datad(\ula|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~8 .lut_mask = 16'hF3F0;
defparam \ula|ShiftRight1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
fiftyfivenm_lcell_comb \ula|ShiftRight1~58 (
// Equation(s):
// \ula|ShiftRight1~58_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & (\Regfile|ReadData1[31]~41_combout )) # (!\mux_in_2_ALU|saida[3]~29_combout  & (((!\Regfile|Equal1~1_combout  & \ula|ShiftRight1~8_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\Regfile|ReadData1[31]~41_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\ula|ShiftRight1~8_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~58_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~58 .lut_mask = 16'h8D88;
defparam \ula|ShiftRight1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N6
fiftyfivenm_lcell_comb \ula|Mux5~17 (
// Equation(s):
// \ula|Mux5~17_combout  = (!\mux_in_2_ALU|saida[3]~29_combout  & ((\uc|WideOr0~2_combout  & ((\Imem|memoria_ROM~77_combout ))) # (!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[2]~651_combout ))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Regfile|ReadData2[2]~651_combout ),
	.datac(\Imem|memoria_ROM~77_combout ),
	.datad(\mux_in_2_ALU|saida[3]~29_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~17 .lut_mask = 16'h00E4;
defparam \ula|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N4
fiftyfivenm_lcell_comb \ula|ShiftRight0~47 (
// Equation(s):
// \ula|ShiftRight0~47_combout  = (!\Regfile|Equal1~1_combout  & (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[31]~692_combout  & !\mux_in_2_ALU|saida[0]~0_combout )))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[31]~692_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~47 .lut_mask = 16'h0040;
defparam \ula|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N18
fiftyfivenm_lcell_comb \ula|ShiftRight0~48 (
// Equation(s):
// \ula|ShiftRight0~48_combout  = (\ula|ShiftRight0~47_combout ) # ((!\Regfile|Equal1~1_combout  & (!\mux_in_2_ALU|saida[1]~32_combout  & \ula|ShiftRight1~5_combout )))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\ula|ShiftRight0~47_combout ),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\ula|ShiftRight1~5_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~48 .lut_mask = 16'hCDCC;
defparam \ula|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
fiftyfivenm_lcell_comb \ula|ShiftRight0~75 (
// Equation(s):
// \ula|ShiftRight0~75_combout  = (!\mux_in_2_ALU|saida[2]~30_combout  & (!\Regfile|Equal1~1_combout  & !\mux_in_2_ALU|saida[3]~29_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\mux_in_2_ALU|saida[3]~29_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~75 .lut_mask = 16'h0003;
defparam \ula|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N14
fiftyfivenm_lcell_comb \ula|ShiftRight0~82 (
// Equation(s):
// \ula|ShiftRight0~82_combout  = (\ula|Mux5~17_combout  & ((\ula|ShiftRight0~48_combout ) # ((\ula|ShiftRight0~75_combout  & \ula|ShiftRight0~37_combout )))) # (!\ula|Mux5~17_combout  & (((\ula|ShiftRight0~75_combout  & \ula|ShiftRight0~37_combout ))))

	.dataa(\ula|Mux5~17_combout ),
	.datab(\ula|ShiftRight0~48_combout ),
	.datac(\ula|ShiftRight0~75_combout ),
	.datad(\ula|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~82 .lut_mask = 16'hF888;
defparam \ula|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
fiftyfivenm_lcell_comb \ula|Mux6~3 (
// Equation(s):
// \ula|Mux6~3_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[25]~168_combout )))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData2[25]~168_combout ),
	.datad(\uc|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~3 .lut_mask = 16'hAAF0;
defparam \ula|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
fiftyfivenm_lcell_comb \ula|Mux6~4 (
// Equation(s):
// \ula|Mux6~4_combout  = (\ULA_ctrl|Mux2~7_combout  & (\ULA_ctrl|Mux3~10_combout )) # (!\ULA_ctrl|Mux2~7_combout  & ((\ULA_ctrl|Mux3~10_combout  & ((\Regfile|ReadData1[25]~167_combout ) # (\ula|Mux6~3_combout ))) # (!\ULA_ctrl|Mux3~10_combout  & 
// (\Regfile|ReadData1[25]~167_combout  & \ula|Mux6~3_combout ))))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\Regfile|ReadData1[25]~167_combout ),
	.datad(\ula|Mux6~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~4 .lut_mask = 16'hDCC8;
defparam \ula|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
fiftyfivenm_lcell_comb \ula|Mux5~6 (
// Equation(s):
// \ula|Mux5~6_combout  = (\mux_in_2_ALU|saida[4]~28_combout ) # ((\mux_in_2_ALU|saida[2]~30_combout  & !\mux_in_2_ALU|saida[3]~29_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[4]~28_combout ),
	.datac(\mux_in_2_ALU|saida[2]~30_combout ),
	.datad(\mux_in_2_ALU|saida[3]~29_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~6 .lut_mask = 16'hCCFC;
defparam \ula|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~31 (
// Equation(s):
// \ula|ShiftLeft0~31_combout  = (!\mux_in_2_ALU|saida[2]~30_combout  & (!\mux_in_2_ALU|saida[1]~32_combout  & \mux_in_2_ALU|saida[3]~29_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\mux_in_2_ALU|saida[3]~29_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~31 .lut_mask = 16'h0300;
defparam \ula|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N0
fiftyfivenm_lcell_comb \Regfile|regs[11][6]~feeder (
// Equation(s):
// \Regfile|regs[11][6]~feeder_combout  = \mux_valor_write_data|saida[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~26_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[11][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[11][6]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[11][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N1
dffeas \Regfile|regs[11][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][6] .is_wysiwyg = "true";
defparam \Regfile|regs[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N21
dffeas \Regfile|regs[9][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][6] .is_wysiwyg = "true";
defparam \Regfile|regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N11
dffeas \Regfile|regs[10][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][6] .is_wysiwyg = "true";
defparam \Regfile|regs[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N28
fiftyfivenm_lcell_comb \Regfile|regs[8][6]~feeder (
// Equation(s):
// \Regfile|regs[8][6]~feeder_combout  = \mux_valor_write_data|saida[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~26_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[8][6]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N29
dffeas \Regfile|regs[8][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][6] .is_wysiwyg = "true";
defparam \Regfile|regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~547 (
// Equation(s):
// \Regfile|ReadData2[6]~547_combout  = (\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout )) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[10][6]~q )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|regs[8][6]~q )))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[10][6]~q ),
	.datad(\Regfile|regs[8][6]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~547_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~547 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData2[6]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~548 (
// Equation(s):
// \Regfile|ReadData2[6]~548_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[6]~547_combout  & (\Regfile|regs[11][6]~q )) # (!\Regfile|ReadData2[6]~547_combout  & ((\Regfile|regs[9][6]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[6]~547_combout ))))

	.dataa(\Regfile|regs[11][6]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[9][6]~q ),
	.datad(\Regfile|ReadData2[6]~547_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~548_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~548 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[6]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \Regfile|regs[14][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][6] .is_wysiwyg = "true";
defparam \Regfile|regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N11
dffeas \Regfile|regs[12][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][6] .is_wysiwyg = "true";
defparam \Regfile|regs[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N27
dffeas \Regfile|regs[13][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][6] .is_wysiwyg = "true";
defparam \Regfile|regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~554 (
// Equation(s):
// \Regfile|ReadData2[6]~554_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[13][6]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[12][6]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[12][6]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[13][6]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~554_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~554 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[6]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~555 (
// Equation(s):
// \Regfile|ReadData2[6]~555_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[6]~554_combout  & ((\Regfile|regs[15][6]~q ))) # (!\Regfile|ReadData2[6]~554_combout  & (\Regfile|regs[14][6]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[6]~554_combout ))))

	.dataa(\Regfile|regs[14][6]~q ),
	.datab(\Regfile|regs[15][6]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|ReadData2[6]~554_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~555_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~555 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData2[6]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
fiftyfivenm_lcell_comb \Regfile|regs[7][6]~feeder (
// Equation(s):
// \Regfile|regs[7][6]~feeder_combout  = \mux_valor_write_data|saida[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~26_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[7][6]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N1
dffeas \Regfile|regs[7][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][6] .is_wysiwyg = "true";
defparam \Regfile|regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N1
dffeas \Regfile|regs[6][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][6] .is_wysiwyg = "true";
defparam \Regfile|regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
fiftyfivenm_lcell_comb \Regfile|regs[4][6]~feeder (
// Equation(s):
// \Regfile|regs[4][6]~feeder_combout  = \mux_valor_write_data|saida[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~26_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[4][6]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \Regfile|regs[4][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][6] .is_wysiwyg = "true";
defparam \Regfile|regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N17
dffeas \Regfile|regs[5][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][6] .is_wysiwyg = "true";
defparam \Regfile|regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~549 (
// Equation(s):
// \Regfile|ReadData2[6]~549_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[5][6]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[4][6]~q ))))

	.dataa(\Regfile|regs[4][6]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[5][6]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~549_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~549 .lut_mask = 16'hFC22;
defparam \Regfile|ReadData2[6]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~550 (
// Equation(s):
// \Regfile|ReadData2[6]~550_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[6]~549_combout  & (\Regfile|regs[7][6]~q )) # (!\Regfile|ReadData2[6]~549_combout  & ((\Regfile|regs[6][6]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[6]~549_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[7][6]~q ),
	.datac(\Regfile|regs[6][6]~q ),
	.datad(\Regfile|ReadData2[6]~549_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~550_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~550 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[6]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N23
dffeas \Regfile|regs[2][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][6] .is_wysiwyg = "true";
defparam \Regfile|regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N26
fiftyfivenm_lcell_comb \Regfile|regs[1][6]~feeder (
// Equation(s):
// \Regfile|regs[1][6]~feeder_combout  = \mux_valor_write_data|saida[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~26_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[1][6]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N27
dffeas \Regfile|regs[1][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][6] .is_wysiwyg = "true";
defparam \Regfile|regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \Regfile|regs[3][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][6] .is_wysiwyg = "true";
defparam \Regfile|regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~551 (
// Equation(s):
// \Regfile|ReadData2[6]~551_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[3][6]~q ))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[1][6]~q ))))

	.dataa(\Regfile|regs[1][6]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[3][6]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~551_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~551 .lut_mask = 16'hC088;
defparam \Regfile|ReadData2[6]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~552 (
// Equation(s):
// \Regfile|ReadData2[6]~552_combout  = (\Regfile|ReadData2[6]~551_combout ) # ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[2][6]~q  & !\Imem|memoria_ROM~31_combout )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[2][6]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[6]~551_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~552_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~552 .lut_mask = 16'hFF08;
defparam \Regfile|ReadData2[6]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~553 (
// Equation(s):
// \Regfile|ReadData2[6]~553_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[6]~550_combout ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((!\Imem|memoria_ROM~41_combout  & \Regfile|ReadData2[6]~552_combout 
// ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|ReadData2[6]~550_combout ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Regfile|ReadData2[6]~552_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~553_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~553 .lut_mask = 16'hADA8;
defparam \Regfile|ReadData2[6]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~556 (
// Equation(s):
// \Regfile|ReadData2[6]~556_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[6]~553_combout  & ((\Regfile|ReadData2[6]~555_combout ))) # (!\Regfile|ReadData2[6]~553_combout  & (\Regfile|ReadData2[6]~548_combout )))) # 
// (!\Imem|memoria_ROM~41_combout  & (((\Regfile|ReadData2[6]~553_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|ReadData2[6]~548_combout ),
	.datac(\Regfile|ReadData2[6]~555_combout ),
	.datad(\Regfile|ReadData2[6]~553_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~556_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~556 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[6]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N31
dffeas \Regfile|regs[31][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][6] .is_wysiwyg = "true";
defparam \Regfile|regs[31][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N4
fiftyfivenm_lcell_comb \Regfile|regs[27][6]~feeder (
// Equation(s):
// \Regfile|regs[27][6]~feeder_combout  = \mux_valor_write_data|saida[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~26_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[27][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[27][6]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[27][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N5
dffeas \Regfile|regs[27][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[27][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][6] .is_wysiwyg = "true";
defparam \Regfile|regs[27][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N22
fiftyfivenm_lcell_comb \Regfile|regs[23][6]~feeder (
// Equation(s):
// \Regfile|regs[23][6]~feeder_combout  = \mux_valor_write_data|saida[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~26_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[23][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[23][6]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[23][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N23
dffeas \Regfile|regs[23][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[23][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][6] .is_wysiwyg = "true";
defparam \Regfile|regs[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \Regfile|regs[19][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][6] .is_wysiwyg = "true";
defparam \Regfile|regs[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~564 (
// Equation(s):
// \Regfile|ReadData2[6]~564_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & (\Regfile|regs[23][6]~q )) # (!\Imem|memoria_ROM~44_combout  & 
// ((\Regfile|regs[19][6]~q )))))

	.dataa(\Regfile|regs[23][6]~q ),
	.datab(\Regfile|regs[19][6]~q ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~564_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~564 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData2[6]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~565 (
// Equation(s):
// \Regfile|ReadData2[6]~565_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[6]~564_combout  & (\Regfile|regs[31][6]~q )) # (!\Regfile|ReadData2[6]~564_combout  & ((\Regfile|regs[27][6]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[6]~564_combout ))))

	.dataa(\Regfile|regs[31][6]~q ),
	.datab(\Regfile|regs[27][6]~q ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Regfile|ReadData2[6]~564_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~565_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~565 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[6]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N15
dffeas \Regfile|regs[29][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][6] .is_wysiwyg = "true";
defparam \Regfile|regs[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \Regfile|regs[25][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][6] .is_wysiwyg = "true";
defparam \Regfile|regs[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \Regfile|regs[17][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][6] .is_wysiwyg = "true";
defparam \Regfile|regs[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N3
dffeas \Regfile|regs[21][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][6] .is_wysiwyg = "true";
defparam \Regfile|regs[21][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~557 (
// Equation(s):
// \Regfile|ReadData2[6]~557_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[21][6]~q ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|regs[17][6]~q ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[17][6]~q ),
	.datac(\Regfile|regs[21][6]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~557_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~557 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[6]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~558 (
// Equation(s):
// \Regfile|ReadData2[6]~558_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[6]~557_combout  & (\Regfile|regs[29][6]~q )) # (!\Regfile|ReadData2[6]~557_combout  & ((\Regfile|regs[25][6]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[6]~557_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[29][6]~q ),
	.datac(\Regfile|regs[25][6]~q ),
	.datad(\Regfile|ReadData2[6]~557_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~558_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~558 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[6]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
fiftyfivenm_lcell_comb \Regfile|regs[30][6]~feeder (
// Equation(s):
// \Regfile|regs[30][6]~feeder_combout  = \mux_valor_write_data|saida[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~26_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[30][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[30][6]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[30][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N11
dffeas \Regfile|regs[30][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[30][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][6] .is_wysiwyg = "true";
defparam \Regfile|regs[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \Regfile|regs[22][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][6] .is_wysiwyg = "true";
defparam \Regfile|regs[22][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
fiftyfivenm_lcell_comb \Regfile|regs[18][6]~feeder (
// Equation(s):
// \Regfile|regs[18][6]~feeder_combout  = \mux_valor_write_data|saida[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~26_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[18][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[18][6]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[18][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N31
dffeas \Regfile|regs[18][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[18][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][6] .is_wysiwyg = "true";
defparam \Regfile|regs[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N3
dffeas \Regfile|regs[26][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][6] .is_wysiwyg = "true";
defparam \Regfile|regs[26][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~559 (
// Equation(s):
// \Regfile|ReadData2[6]~559_combout  = (\Imem|memoria_ROM~41_combout  & (((\Regfile|regs[26][6]~q ) # (\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & (\Regfile|regs[18][6]~q  & ((!\Imem|memoria_ROM~44_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[18][6]~q ),
	.datac(\Regfile|regs[26][6]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~559_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~559 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[6]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~560 (
// Equation(s):
// \Regfile|ReadData2[6]~560_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[6]~559_combout  & (\Regfile|regs[30][6]~q )) # (!\Regfile|ReadData2[6]~559_combout  & ((\Regfile|regs[22][6]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[6]~559_combout ))))

	.dataa(\Regfile|regs[30][6]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[22][6]~q ),
	.datad(\Regfile|ReadData2[6]~559_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~560_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~560 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[6]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
fiftyfivenm_lcell_comb \Regfile|regs[28][6]~feeder (
// Equation(s):
// \Regfile|regs[28][6]~feeder_combout  = \mux_valor_write_data|saida[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~26_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[28][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[28][6]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[28][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \Regfile|regs[28][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[28][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][6] .is_wysiwyg = "true";
defparam \Regfile|regs[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N5
dffeas \Regfile|regs[20][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][6] .is_wysiwyg = "true";
defparam \Regfile|regs[20][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
fiftyfivenm_lcell_comb \Regfile|regs[16][6]~feeder (
// Equation(s):
// \Regfile|regs[16][6]~feeder_combout  = \mux_valor_write_data|saida[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~26_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[16][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[16][6]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[16][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N15
dffeas \Regfile|regs[16][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[16][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][6] .is_wysiwyg = "true";
defparam \Regfile|regs[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N27
dffeas \Regfile|regs[24][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][6] .is_wysiwyg = "true";
defparam \Regfile|regs[24][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~561 (
// Equation(s):
// \Regfile|ReadData2[6]~561_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[24][6]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[16][6]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[16][6]~q ),
	.datac(\Regfile|regs[24][6]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~561_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~561 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[6]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~562 (
// Equation(s):
// \Regfile|ReadData2[6]~562_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[6]~561_combout  & (\Regfile|regs[28][6]~q )) # (!\Regfile|ReadData2[6]~561_combout  & ((\Regfile|regs[20][6]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[6]~561_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[28][6]~q ),
	.datac(\Regfile|regs[20][6]~q ),
	.datad(\Regfile|ReadData2[6]~561_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~562_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~562 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[6]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~563 (
// Equation(s):
// \Regfile|ReadData2[6]~563_combout  = (\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout ) # ((\Regfile|ReadData2[6]~560_combout )))) # (!\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[6]~562_combout 
// ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[6]~560_combout ),
	.datad(\Regfile|ReadData2[6]~562_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~563_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~563 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData2[6]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~566 (
// Equation(s):
// \Regfile|ReadData2[6]~566_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[6]~563_combout  & (\Regfile|ReadData2[6]~565_combout )) # (!\Regfile|ReadData2[6]~563_combout  & ((\Regfile|ReadData2[6]~558_combout ))))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[6]~563_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|ReadData2[6]~565_combout ),
	.datac(\Regfile|ReadData2[6]~558_combout ),
	.datad(\Regfile|ReadData2[6]~563_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~566_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~566 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[6]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[6]~567 (
// Equation(s):
// \Regfile|ReadData2[6]~567_combout  = (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[6]~556_combout ) # ((\Imem|memoria_ROM~49_combout  & \Regfile|ReadData2[6]~566_combout )))) # (!\Regfile|ReadData2[0]~20_combout  & 
// (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[6]~566_combout ))))

	.dataa(\Regfile|ReadData2[0]~20_combout ),
	.datab(\Imem|memoria_ROM~49_combout ),
	.datac(\Regfile|ReadData2[6]~556_combout ),
	.datad(\Regfile|ReadData2[6]~566_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[6]~567_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[6]~567 .lut_mask = 16'hECA0;
defparam \Regfile|ReadData2[6]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
fiftyfivenm_lcell_comb \D_mem|mem~358feeder (
// Equation(s):
// \D_mem|mem~358feeder_combout  = \Regfile|ReadData2[6]~567_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[6]~567_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~358feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~358feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~358feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \D_mem|mem~358 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~358feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~358 .is_wysiwyg = "true";
defparam \D_mem|mem~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N9
dffeas \D_mem|mem~326 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~326 .is_wysiwyg = "true";
defparam \D_mem|mem~326 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
fiftyfivenm_lcell_comb \D_mem|mem~294feeder (
// Equation(s):
// \D_mem|mem~294feeder_combout  = \Regfile|ReadData2[6]~567_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[6]~567_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~294feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~294feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~294feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \D_mem|mem~294 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~294 .is_wysiwyg = "true";
defparam \D_mem|mem~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N19
dffeas \D_mem|mem~262 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~262 .is_wysiwyg = "true";
defparam \D_mem|mem~262 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
fiftyfivenm_lcell_comb \D_mem|mem~1154 (
// Equation(s):
// \D_mem|mem~1154_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~294_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~262_q )))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~294_q ),
	.datac(\D_mem|mem~262_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1154_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1154 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
fiftyfivenm_lcell_comb \D_mem|mem~1155 (
// Equation(s):
// \D_mem|mem~1155_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1154_combout  & (\D_mem|mem~358_q )) # (!\D_mem|mem~1154_combout  & ((\D_mem|mem~326_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1154_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~358_q ),
	.datac(\D_mem|mem~326_q ),
	.datad(\D_mem|mem~1154_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1155_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1155 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \D_mem|mem~454 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~454 .is_wysiwyg = "true";
defparam \D_mem|mem~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N29
dffeas \D_mem|mem~390 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~390 .is_wysiwyg = "true";
defparam \D_mem|mem~390 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
fiftyfivenm_lcell_comb \D_mem|mem~1161 (
// Equation(s):
// \D_mem|mem~1161_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~454_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~390_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~454_q ),
	.datac(\D_mem|mem~390_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1161_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1161 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N1
dffeas \D_mem|mem~486 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~486 .is_wysiwyg = "true";
defparam \D_mem|mem~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N9
dffeas \D_mem|mem~422 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~422 .is_wysiwyg = "true";
defparam \D_mem|mem~422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
fiftyfivenm_lcell_comb \D_mem|mem~1162 (
// Equation(s):
// \D_mem|mem~1162_combout  = (\D_mem|mem~1161_combout  & ((\D_mem|mem~486_q ) # ((!\ula|Mux31~10_combout )))) # (!\D_mem|mem~1161_combout  & (((\D_mem|mem~422_q  & \ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~1161_combout ),
	.datab(\D_mem|mem~486_q ),
	.datac(\D_mem|mem~422_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1162_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1162 .lut_mask = 16'hD8AA;
defparam \D_mem|mem~1162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N12
fiftyfivenm_lcell_comb \D_mem|mem~166feeder (
// Equation(s):
// \D_mem|mem~166feeder_combout  = \Regfile|ReadData2[6]~567_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[6]~567_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~166feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~166feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~166feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N13
dffeas \D_mem|mem~166 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~166 .is_wysiwyg = "true";
defparam \D_mem|mem~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \D_mem|mem~230 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~230 .is_wysiwyg = "true";
defparam \D_mem|mem~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N13
dffeas \D_mem|mem~198 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~198 .is_wysiwyg = "true";
defparam \D_mem|mem~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N23
dffeas \D_mem|mem~134 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~134 .is_wysiwyg = "true";
defparam \D_mem|mem~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
fiftyfivenm_lcell_comb \D_mem|mem~1156 (
// Equation(s):
// \D_mem|mem~1156_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~198_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~134_q  & !\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~198_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~134_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1156_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1156 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
fiftyfivenm_lcell_comb \D_mem|mem~1157 (
// Equation(s):
// \D_mem|mem~1157_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1156_combout  & ((\D_mem|mem~230_q ))) # (!\D_mem|mem~1156_combout  & (\D_mem|mem~166_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1156_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~166_q ),
	.datac(\D_mem|mem~230_q ),
	.datad(\D_mem|mem~1156_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1157_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1157 .lut_mask = 16'hF588;
defparam \D_mem|mem~1157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
fiftyfivenm_lcell_comb \D_mem|mem~38feeder (
// Equation(s):
// \D_mem|mem~38feeder_combout  = \Regfile|ReadData2[6]~567_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[6]~567_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~38feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~38feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~38feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \D_mem|mem~38 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~38 .is_wysiwyg = "true";
defparam \D_mem|mem~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \D_mem|mem~6 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~6 .is_wysiwyg = "true";
defparam \D_mem|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
fiftyfivenm_lcell_comb \D_mem|mem~1158 (
// Equation(s):
// \D_mem|mem~1158_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~38_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~6_q  & !\ula|Mux30~12_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~38_q ),
	.datac(\D_mem|mem~6_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1158_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1158 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
fiftyfivenm_lcell_comb \D_mem|mem~70feeder (
// Equation(s):
// \D_mem|mem~70feeder_combout  = \Regfile|ReadData2[6]~567_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[6]~567_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~70feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~70feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~70feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \D_mem|mem~70 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~70 .is_wysiwyg = "true";
defparam \D_mem|mem~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \D_mem|mem~102 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~102 .is_wysiwyg = "true";
defparam \D_mem|mem~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
fiftyfivenm_lcell_comb \D_mem|mem~1159 (
// Equation(s):
// \D_mem|mem~1159_combout  = (\D_mem|mem~1158_combout  & (((\D_mem|mem~102_q ) # (!\ula|Mux30~12_combout )))) # (!\D_mem|mem~1158_combout  & (\D_mem|mem~70_q  & ((\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~1158_combout ),
	.datab(\D_mem|mem~70_q ),
	.datac(\D_mem|mem~102_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1159_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1159 .lut_mask = 16'hE4AA;
defparam \D_mem|mem~1159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
fiftyfivenm_lcell_comb \D_mem|mem~1160 (
// Equation(s):
// \D_mem|mem~1160_combout  = (\ula|Mux29~combout  & ((\ula|Mux28~combout ) # ((\D_mem|mem~1157_combout )))) # (!\ula|Mux29~combout  & (!\ula|Mux28~combout  & ((\D_mem|mem~1159_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1157_combout ),
	.datad(\D_mem|mem~1159_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1160_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1160 .lut_mask = 16'hB9A8;
defparam \D_mem|mem~1160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
fiftyfivenm_lcell_comb \D_mem|mem~1163 (
// Equation(s):
// \D_mem|mem~1163_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1160_combout  & ((\D_mem|mem~1162_combout ))) # (!\D_mem|mem~1160_combout  & (\D_mem|mem~1155_combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1160_combout ))))

	.dataa(\D_mem|mem~1155_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1162_combout ),
	.datad(\D_mem|mem~1160_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1163_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1163 .lut_mask = 16'hF388;
defparam \D_mem|mem~1163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
fiftyfivenm_lcell_comb \D_mem|mem~870feeder (
// Equation(s):
// \D_mem|mem~870feeder_combout  = \Regfile|ReadData2[6]~567_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[6]~567_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~870feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~870feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~870feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \D_mem|mem~870 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~870feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~870 .is_wysiwyg = "true";
defparam \D_mem|mem~870 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
fiftyfivenm_lcell_comb \D_mem|mem~742feeder (
// Equation(s):
// \D_mem|mem~742feeder_combout  = \Regfile|ReadData2[6]~567_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[6]~567_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~742feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~742feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~742feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \D_mem|mem~742 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~742feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~742 .is_wysiwyg = "true";
defparam \D_mem|mem~742 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \D_mem|mem~614 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~614 .is_wysiwyg = "true";
defparam \D_mem|mem~614 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
fiftyfivenm_lcell_comb \D_mem|mem~1151 (
// Equation(s):
// \D_mem|mem~1151_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~742_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~614_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~742_q ),
	.datac(\D_mem|mem~614_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1151_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1151 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \D_mem|mem~998 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~998 .is_wysiwyg = "true";
defparam \D_mem|mem~998 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
fiftyfivenm_lcell_comb \D_mem|mem~1152 (
// Equation(s):
// \D_mem|mem~1152_combout  = (\D_mem|mem~1151_combout  & (((\D_mem|mem~998_q ) # (!\ula|Mux28~combout )))) # (!\D_mem|mem~1151_combout  & (\D_mem|mem~870_q  & ((\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~870_q ),
	.datab(\D_mem|mem~1151_combout ),
	.datac(\D_mem|mem~998_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1152_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1152 .lut_mask = 16'hE2CC;
defparam \D_mem|mem~1152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
fiftyfivenm_lcell_comb \D_mem|mem~966feeder (
// Equation(s):
// \D_mem|mem~966feeder_combout  = \Regfile|ReadData2[6]~567_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[6]~567_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~966feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~966feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~966feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N3
dffeas \D_mem|mem~966 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~966feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~966 .is_wysiwyg = "true";
defparam \D_mem|mem~966 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N13
dffeas \D_mem|mem~710 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~710 .is_wysiwyg = "true";
defparam \D_mem|mem~710 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
fiftyfivenm_lcell_comb \D_mem|mem~838feeder (
// Equation(s):
// \D_mem|mem~838feeder_combout  = \Regfile|ReadData2[6]~567_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[6]~567_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~838feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~838feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~838feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N13
dffeas \D_mem|mem~838 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~838feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~838 .is_wysiwyg = "true";
defparam \D_mem|mem~838 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \D_mem|mem~582 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~582 .is_wysiwyg = "true";
defparam \D_mem|mem~582 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
fiftyfivenm_lcell_comb \D_mem|mem~1144 (
// Equation(s):
// \D_mem|mem~1144_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~838_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~582_q )))))

	.dataa(\D_mem|mem~838_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~582_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1144_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1144 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
fiftyfivenm_lcell_comb \D_mem|mem~1145 (
// Equation(s):
// \D_mem|mem~1145_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1144_combout  & (\D_mem|mem~966_q )) # (!\D_mem|mem~1144_combout  & ((\D_mem|mem~710_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1144_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~966_q ),
	.datac(\D_mem|mem~710_q ),
	.datad(\D_mem|mem~1144_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1145_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1145 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
fiftyfivenm_lcell_comb \D_mem|mem~806feeder (
// Equation(s):
// \D_mem|mem~806feeder_combout  = \Regfile|ReadData2[6]~567_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[6]~567_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~806feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~806feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~806feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \D_mem|mem~806 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~806feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~806 .is_wysiwyg = "true";
defparam \D_mem|mem~806 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \D_mem|mem~678 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~678 .is_wysiwyg = "true";
defparam \D_mem|mem~678 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N9
dffeas \D_mem|mem~550 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~550 .is_wysiwyg = "true";
defparam \D_mem|mem~550 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
fiftyfivenm_lcell_comb \D_mem|mem~1146 (
// Equation(s):
// \D_mem|mem~1146_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~678_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~550_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~678_q ),
	.datac(\D_mem|mem~550_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1146_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1146 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
fiftyfivenm_lcell_comb \D_mem|mem~934feeder (
// Equation(s):
// \D_mem|mem~934feeder_combout  = \Regfile|ReadData2[6]~567_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[6]~567_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~934feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~934feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~934feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N23
dffeas \D_mem|mem~934 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~934feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~934 .is_wysiwyg = "true";
defparam \D_mem|mem~934 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
fiftyfivenm_lcell_comb \D_mem|mem~1147 (
// Equation(s):
// \D_mem|mem~1147_combout  = (\D_mem|mem~1146_combout  & (((\D_mem|mem~934_q ) # (!\ula|Mux28~combout )))) # (!\D_mem|mem~1146_combout  & (\D_mem|mem~806_q  & ((\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~806_q ),
	.datab(\D_mem|mem~1146_combout ),
	.datac(\D_mem|mem~934_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1147_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1147 .lut_mask = 16'hE2CC;
defparam \D_mem|mem~1147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \D_mem|mem~902 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~902 .is_wysiwyg = "true";
defparam \D_mem|mem~902 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \D_mem|mem~646 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~646 .is_wysiwyg = "true";
defparam \D_mem|mem~646 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N21
dffeas \D_mem|mem~774 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~774 .is_wysiwyg = "true";
defparam \D_mem|mem~774 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N25
dffeas \D_mem|mem~518 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[6]~567_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~518 .is_wysiwyg = "true";
defparam \D_mem|mem~518 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
fiftyfivenm_lcell_comb \D_mem|mem~1148 (
// Equation(s):
// \D_mem|mem~1148_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~774_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~518_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~774_q ),
	.datac(\D_mem|mem~518_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1148_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1148 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
fiftyfivenm_lcell_comb \D_mem|mem~1149 (
// Equation(s):
// \D_mem|mem~1149_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1148_combout  & (\D_mem|mem~902_q )) # (!\D_mem|mem~1148_combout  & ((\D_mem|mem~646_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1148_combout ))))

	.dataa(\D_mem|mem~902_q ),
	.datab(\D_mem|mem~646_q ),
	.datac(\ula|Mux29~combout ),
	.datad(\D_mem|mem~1148_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1149_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1149 .lut_mask = 16'hAFC0;
defparam \D_mem|mem~1149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
fiftyfivenm_lcell_comb \D_mem|mem~1150 (
// Equation(s):
// \D_mem|mem~1150_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1147_combout ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((!\ula|Mux30~12_combout  & \D_mem|mem~1149_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~1147_combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\D_mem|mem~1149_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1150_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1150 .lut_mask = 16'hADA8;
defparam \D_mem|mem~1150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
fiftyfivenm_lcell_comb \D_mem|mem~1153 (
// Equation(s):
// \D_mem|mem~1153_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1150_combout  & (\D_mem|mem~1152_combout )) # (!\D_mem|mem~1150_combout  & ((\D_mem|mem~1145_combout ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1150_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~1152_combout ),
	.datac(\D_mem|mem~1145_combout ),
	.datad(\D_mem|mem~1150_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1153_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1153 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
fiftyfivenm_lcell_comb \D_mem|ReadData~6 (
// Equation(s):
// \D_mem|ReadData~6_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1153_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1163_combout ))))

	.dataa(\D_mem|mem~1163_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\uc|Decoder0~1_combout ),
	.datad(\D_mem|mem~1153_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~6_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~6 .lut_mask = 16'hE020;
defparam \D_mem|ReadData~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \D_mem|ReadData[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[6] .is_wysiwyg = "true";
defparam \D_mem|ReadData[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N8
fiftyfivenm_lcell_comb \Imem|memoria_ROM~125 (
// Equation(s):
// \Imem|memoria_ROM~125_combout  = (\pc|PC [3] & (!\pc|PC [4] & ((\pc|PC [5]) # (\pc|PC [7])))) # (!\pc|PC [3] & (\pc|PC [4] & ((\pc|PC [7]) # (!\pc|PC [5]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~125_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~125 .lut_mask = 16'h31C8;
defparam \Imem|memoria_ROM~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N18
fiftyfivenm_lcell_comb \Imem|memoria_ROM~126 (
// Equation(s):
// \Imem|memoria_ROM~126_combout  = (\pc|PC [5] & (\pc|PC [3] & ((\pc|PC [4])))) # (!\pc|PC [5] & (\pc|PC [3] $ (\pc|PC [7] $ (\pc|PC [4]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~126_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~126 .lut_mask = 16'hC914;
defparam \Imem|memoria_ROM~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N12
fiftyfivenm_lcell_comb \Imem|memoria_ROM~127 (
// Equation(s):
// \Imem|memoria_ROM~127_combout  = (\pc|PC [6] & ((\pc|PC [2] & ((!\Imem|memoria_ROM~126_combout ))) # (!\pc|PC [2] & (\Imem|memoria_ROM~125_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\Imem|memoria_ROM~125_combout ),
	.datac(\pc|PC [2]),
	.datad(\Imem|memoria_ROM~126_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~127_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~127 .lut_mask = 16'h08A8;
defparam \Imem|memoria_ROM~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~26 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~26_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~127_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[6]~567_combout )))

	.dataa(gnd),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Imem|memoria_ROM~127_combout ),
	.datad(\Regfile|ReadData2[6]~567_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~26 .lut_mask = 16'hF3C0;
defparam \mux_in_2_ALU|saida[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~553 (
// Equation(s):
// \Regfile|ReadData1[6]~553_combout  = (\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout ) # ((\Regfile|regs[23][6]~q )))) # (!\Imem|memoria_ROM~4_combout  & (!\Imem|memoria_ROM~9_combout  & (\Regfile|regs[19][6]~q )))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[19][6]~q ),
	.datad(\Regfile|regs[23][6]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~553_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~553 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[6]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~554 (
// Equation(s):
// \Regfile|ReadData1[6]~554_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[6]~553_combout  & ((\Regfile|regs[31][6]~q ))) # (!\Regfile|ReadData1[6]~553_combout  & (\Regfile|regs[27][6]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[6]~553_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[27][6]~q ),
	.datac(\Regfile|regs[31][6]~q ),
	.datad(\Regfile|ReadData1[6]~553_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~554_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~554 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[6]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~546 (
// Equation(s):
// \Regfile|ReadData1[6]~546_combout  = (\Imem|memoria_ROM~9_combout  & (\Imem|memoria_ROM~4_combout )) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[21][6]~q ))) # (!\Imem|memoria_ROM~4_combout  & 
// (\Regfile|regs[17][6]~q ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[17][6]~q ),
	.datad(\Regfile|regs[21][6]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~546_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~546 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[6]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~547 (
// Equation(s):
// \Regfile|ReadData1[6]~547_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[6]~546_combout  & ((\Regfile|regs[29][6]~q ))) # (!\Regfile|ReadData1[6]~546_combout  & (\Regfile|regs[25][6]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[6]~546_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[25][6]~q ),
	.datac(\Regfile|regs[29][6]~q ),
	.datad(\Regfile|ReadData1[6]~546_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~547_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~547 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[6]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~550 (
// Equation(s):
// \Regfile|ReadData1[6]~550_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[24][6]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[16][6]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[16][6]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|regs[24][6]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~550_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~550 .lut_mask = 16'hF4A4;
defparam \Regfile|ReadData1[6]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~551 (
// Equation(s):
// \Regfile|ReadData1[6]~551_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[6]~550_combout  & ((\Regfile|regs[28][6]~q ))) # (!\Regfile|ReadData1[6]~550_combout  & (\Regfile|regs[20][6]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[6]~550_combout ))))

	.dataa(\Regfile|regs[20][6]~q ),
	.datab(\Regfile|regs[28][6]~q ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Regfile|ReadData1[6]~550_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~551_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~551 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[6]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~548 (
// Equation(s):
// \Regfile|ReadData1[6]~548_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[26][6]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[18][6]~q )))))

	.dataa(\Regfile|regs[26][6]~q ),
	.datab(\Regfile|regs[18][6]~q ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~548_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~548 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData1[6]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~549 (
// Equation(s):
// \Regfile|ReadData1[6]~549_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[6]~548_combout  & (\Regfile|regs[30][6]~q )) # (!\Regfile|ReadData1[6]~548_combout  & ((\Regfile|regs[22][6]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[6]~548_combout ))))

	.dataa(\Regfile|regs[30][6]~q ),
	.datab(\Regfile|regs[22][6]~q ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Regfile|ReadData1[6]~548_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~549_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~549 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[6]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~552 (
// Equation(s):
// \Regfile|ReadData1[6]~552_combout  = (\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout ) # ((\Regfile|ReadData1[6]~549_combout )))) # (!\Imem|memoria_ROM~15_combout  & (!\Imem|memoria_ROM~13_combout  & (\Regfile|ReadData1[6]~551_combout )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[6]~551_combout ),
	.datad(\Regfile|ReadData1[6]~549_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~552_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~552 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[6]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~555 (
// Equation(s):
// \Regfile|ReadData1[6]~555_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[6]~552_combout  & (\Regfile|ReadData1[6]~554_combout )) # (!\Regfile|ReadData1[6]~552_combout  & ((\Regfile|ReadData1[6]~547_combout ))))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[6]~552_combout ))))

	.dataa(\Regfile|ReadData1[6]~554_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[6]~547_combout ),
	.datad(\Regfile|ReadData1[6]~552_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~555_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~555 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[6]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~566 (
// Equation(s):
// \Regfile|ReadData1[6]~566_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[6]~555_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[6]~565_combout ))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[6]~565_combout ),
	.datad(\Regfile|ReadData1[6]~555_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~566_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~566 .lut_mask = 16'h3210;
defparam \Regfile|ReadData1[6]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
fiftyfivenm_lcell_comb \ula|Add1~12 (
// Equation(s):
// \ula|Add1~12_combout  = ((\mux_in_2_ALU|saida[6]~26_combout  $ (\Regfile|ReadData1[6]~566_combout  $ (\ula|Add1~11 )))) # (GND)
// \ula|Add1~13  = CARRY((\mux_in_2_ALU|saida[6]~26_combout  & (\Regfile|ReadData1[6]~566_combout  & !\ula|Add1~11 )) # (!\mux_in_2_ALU|saida[6]~26_combout  & ((\Regfile|ReadData1[6]~566_combout ) # (!\ula|Add1~11 ))))

	.dataa(\mux_in_2_ALU|saida[6]~26_combout ),
	.datab(\Regfile|ReadData1[6]~566_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~11 ),
	.combout(\ula|Add1~12_combout ),
	.cout(\ula|Add1~13 ));
// synopsys translate_off
defparam \ula|Add1~12 .lut_mask = 16'h964D;
defparam \ula|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y7_N13
dffeas \Regfile|regs[26][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][23] .is_wysiwyg = "true";
defparam \Regfile|regs[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N27
dffeas \Regfile|regs[30][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][23] .is_wysiwyg = "true";
defparam \Regfile|regs[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N27
dffeas \Regfile|regs[22][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][23] .is_wysiwyg = "true";
defparam \Regfile|regs[22][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N13
dffeas \Regfile|regs[18][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][23] .is_wysiwyg = "true";
defparam \Regfile|regs[18][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~192 (
// Equation(s):
// \Regfile|ReadData2[23]~192_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & (\Regfile|regs[22][23]~q )) # (!\Imem|memoria_ROM~44_combout  & 
// ((\Regfile|regs[18][23]~q )))))

	.dataa(\Regfile|regs[22][23]~q ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Regfile|regs[18][23]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~192_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~192 .lut_mask = 16'hE3E0;
defparam \Regfile|ReadData2[23]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~193 (
// Equation(s):
// \Regfile|ReadData2[23]~193_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[23]~192_combout  & ((\Regfile|regs[30][23]~q ))) # (!\Regfile|ReadData2[23]~192_combout  & (\Regfile|regs[26][23]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[23]~192_combout ))))

	.dataa(\Regfile|regs[26][23]~q ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[30][23]~q ),
	.datad(\Regfile|ReadData2[23]~192_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~193_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~193 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[23]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N9
dffeas \Regfile|regs[16][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][23] .is_wysiwyg = "true";
defparam \Regfile|regs[16][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N27
dffeas \Regfile|regs[20][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][23] .is_wysiwyg = "true";
defparam \Regfile|regs[20][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~194 (
// Equation(s):
// \Regfile|ReadData2[23]~194_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[20][23]~q ) # (\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[16][23]~q  & ((!\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[16][23]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[20][23]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~194_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~194 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[23]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N23
dffeas \Regfile|regs[28][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][23] .is_wysiwyg = "true";
defparam \Regfile|regs[28][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N9
dffeas \Regfile|regs[24][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][23] .is_wysiwyg = "true";
defparam \Regfile|regs[24][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~195 (
// Equation(s):
// \Regfile|ReadData2[23]~195_combout  = (\Regfile|ReadData2[23]~194_combout  & ((\Regfile|regs[28][23]~q ) # ((!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[23]~194_combout  & (((\Regfile|regs[24][23]~q  & \Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|ReadData2[23]~194_combout ),
	.datab(\Regfile|regs[28][23]~q ),
	.datac(\Regfile|regs[24][23]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~195_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~195 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[23]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~196 (
// Equation(s):
// \Regfile|ReadData2[23]~196_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|ReadData2[23]~193_combout )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|ReadData2[23]~195_combout )))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|ReadData2[23]~193_combout ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|ReadData2[23]~195_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~196_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~196 .lut_mask = 16'hE5E0;
defparam \Regfile|ReadData2[23]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N31
dffeas \Regfile|regs[29][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][23] .is_wysiwyg = "true";
defparam \Regfile|regs[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N17
dffeas \Regfile|regs[21][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][23] .is_wysiwyg = "true";
defparam \Regfile|regs[21][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N13
dffeas \Regfile|regs[17][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][23] .is_wysiwyg = "true";
defparam \Regfile|regs[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N7
dffeas \Regfile|regs[25][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][23] .is_wysiwyg = "true";
defparam \Regfile|regs[25][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~190 (
// Equation(s):
// \Regfile|ReadData2[23]~190_combout  = (\Imem|memoria_ROM~41_combout  & (((\Regfile|regs[25][23]~q ) # (\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & (\Regfile|regs[17][23]~q  & ((!\Imem|memoria_ROM~44_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[17][23]~q ),
	.datac(\Regfile|regs[25][23]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~190_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~190 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[23]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~191 (
// Equation(s):
// \Regfile|ReadData2[23]~191_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[23]~190_combout  & (\Regfile|regs[29][23]~q )) # (!\Regfile|ReadData2[23]~190_combout  & ((\Regfile|regs[21][23]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[23]~190_combout ))))

	.dataa(\Regfile|regs[29][23]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[21][23]~q ),
	.datad(\Regfile|ReadData2[23]~190_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~191_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~191 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[23]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N20
fiftyfivenm_lcell_comb \Regfile|regs[19][23]~feeder (
// Equation(s):
// \Regfile|regs[19][23]~feeder_combout  = \mux_valor_write_data|saida[23]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[23]~9_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[19][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[19][23]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[19][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y1_N21
dffeas \Regfile|regs[19][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[19][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][23] .is_wysiwyg = "true";
defparam \Regfile|regs[19][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y1_N27
dffeas \Regfile|regs[27][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][23] .is_wysiwyg = "true";
defparam \Regfile|regs[27][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~197 (
// Equation(s):
// \Regfile|ReadData2[23]~197_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[27][23]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[19][23]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[19][23]~q ),
	.datac(\Regfile|regs[27][23]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~197_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~197 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[23]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N21
dffeas \Regfile|regs[23][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][23] .is_wysiwyg = "true";
defparam \Regfile|regs[23][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~198 (
// Equation(s):
// \Regfile|ReadData2[23]~198_combout  = (\Regfile|ReadData2[23]~197_combout  & ((\Regfile|regs[31][23]~q ) # ((!\Imem|memoria_ROM~44_combout )))) # (!\Regfile|ReadData2[23]~197_combout  & (((\Regfile|regs[23][23]~q  & \Imem|memoria_ROM~44_combout ))))

	.dataa(\Regfile|ReadData2[23]~197_combout ),
	.datab(\Regfile|regs[31][23]~q ),
	.datac(\Regfile|regs[23][23]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~198_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~198 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[23]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~199 (
// Equation(s):
// \Regfile|ReadData2[23]~199_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[23]~196_combout  & ((\Regfile|ReadData2[23]~198_combout ))) # (!\Regfile|ReadData2[23]~196_combout  & (\Regfile|ReadData2[23]~191_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (\Regfile|ReadData2[23]~196_combout ))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|ReadData2[23]~196_combout ),
	.datac(\Regfile|ReadData2[23]~191_combout ),
	.datad(\Regfile|ReadData2[23]~198_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~199_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~199 .lut_mask = 16'hEC64;
defparam \Regfile|ReadData2[23]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N19
dffeas \Regfile|regs[14][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][23] .is_wysiwyg = "true";
defparam \Regfile|regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N9
dffeas \Regfile|regs[15][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][23] .is_wysiwyg = "true";
defparam \Regfile|regs[15][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
fiftyfivenm_lcell_comb \Regfile|regs[12][23]~feeder (
// Equation(s):
// \Regfile|regs[12][23]~feeder_combout  = \mux_valor_write_data|saida[23]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[23]~9_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[12][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[12][23]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[12][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N5
dffeas \Regfile|regs[12][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[12][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][23] .is_wysiwyg = "true";
defparam \Regfile|regs[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N27
dffeas \Regfile|regs[13][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][23] .is_wysiwyg = "true";
defparam \Regfile|regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~207 (
// Equation(s):
// \Regfile|ReadData2[23]~207_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[13][23]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[12][23]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[12][23]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[13][23]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~207_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~207 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[23]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~208 (
// Equation(s):
// \Regfile|ReadData2[23]~208_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[23]~207_combout  & ((\Regfile|regs[15][23]~q ))) # (!\Regfile|ReadData2[23]~207_combout  & (\Regfile|regs[14][23]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[23]~207_combout ))))

	.dataa(\Regfile|regs[14][23]~q ),
	.datab(\Regfile|regs[15][23]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|ReadData2[23]~207_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~208_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~208 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData2[23]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N3
dffeas \Regfile|regs[2][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][23] .is_wysiwyg = "true";
defparam \Regfile|regs[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
fiftyfivenm_lcell_comb \Regfile|regs[3][23]~feeder (
// Equation(s):
// \Regfile|regs[3][23]~feeder_combout  = \mux_valor_write_data|saida[23]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[23]~9_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[3][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[3][23]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[3][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N27
dffeas \Regfile|regs[3][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[3][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][23] .is_wysiwyg = "true";
defparam \Regfile|regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N25
dffeas \Regfile|regs[1][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][23] .is_wysiwyg = "true";
defparam \Regfile|regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~204 (
// Equation(s):
// \Regfile|ReadData2[23]~204_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][23]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][23]~q )))))

	.dataa(\Regfile|regs[3][23]~q ),
	.datab(\Regfile|regs[1][23]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~204_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~204 .lut_mask = 16'hAC00;
defparam \Regfile|ReadData2[23]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~205 (
// Equation(s):
// \Regfile|ReadData2[23]~205_combout  = (\Regfile|ReadData2[23]~204_combout ) # ((!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[2][23]~q  & \Imem|memoria_ROM~35_combout )))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[2][23]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|ReadData2[23]~204_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~205_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~205 .lut_mask = 16'hFF40;
defparam \Regfile|ReadData2[23]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N29
dffeas \Regfile|regs[11][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][23] .is_wysiwyg = "true";
defparam \Regfile|regs[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N3
dffeas \Regfile|regs[9][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][23] .is_wysiwyg = "true";
defparam \Regfile|regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N4
fiftyfivenm_lcell_comb \Regfile|regs[10][23]~feeder (
// Equation(s):
// \Regfile|regs[10][23]~feeder_combout  = \mux_valor_write_data|saida[23]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[23]~9_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[10][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[10][23]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[10][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y2_N5
dffeas \Regfile|regs[10][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[10][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][23] .is_wysiwyg = "true";
defparam \Regfile|regs[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N3
dffeas \Regfile|regs[8][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][23] .is_wysiwyg = "true";
defparam \Regfile|regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~202 (
// Equation(s):
// \Regfile|ReadData2[23]~202_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[10][23]~q )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|regs[8][23]~q )))))

	.dataa(\Regfile|regs[10][23]~q ),
	.datab(\Regfile|regs[8][23]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~202_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~202 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData2[23]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~203 (
// Equation(s):
// \Regfile|ReadData2[23]~203_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[23]~202_combout  & (\Regfile|regs[11][23]~q )) # (!\Regfile|ReadData2[23]~202_combout  & ((\Regfile|regs[9][23]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[23]~202_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[11][23]~q ),
	.datac(\Regfile|regs[9][23]~q ),
	.datad(\Regfile|ReadData2[23]~202_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~203_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~203 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[23]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~206 (
// Equation(s):
// \Regfile|ReadData2[23]~206_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[23]~203_combout ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|ReadData2[23]~205_combout ))))

	.dataa(\Regfile|ReadData2[23]~205_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Regfile|ReadData2[23]~203_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~206_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~206 .lut_mask = 16'hF2C2;
defparam \Regfile|ReadData2[23]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \Regfile|regs[7][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][23] .is_wysiwyg = "true";
defparam \Regfile|regs[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \Regfile|regs[6][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][23] .is_wysiwyg = "true";
defparam \Regfile|regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \Regfile|regs[4][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][23] .is_wysiwyg = "true";
defparam \Regfile|regs[4][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
fiftyfivenm_lcell_comb \Regfile|regs[5][23]~feeder (
// Equation(s):
// \Regfile|regs[5][23]~feeder_combout  = \mux_valor_write_data|saida[23]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[23]~9_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[5][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[5][23]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[5][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \Regfile|regs[5][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][23] .is_wysiwyg = "true";
defparam \Regfile|regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~200 (
// Equation(s):
// \Regfile|ReadData2[23]~200_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[5][23]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[4][23]~q ))))

	.dataa(\Regfile|regs[4][23]~q ),
	.datab(\Regfile|regs[5][23]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~200_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~200 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData2[23]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~201 (
// Equation(s):
// \Regfile|ReadData2[23]~201_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[23]~200_combout  & (\Regfile|regs[7][23]~q )) # (!\Regfile|ReadData2[23]~200_combout  & ((\Regfile|regs[6][23]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[23]~200_combout ))))

	.dataa(\Regfile|regs[7][23]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[6][23]~q ),
	.datad(\Regfile|ReadData2[23]~200_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~201_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~201 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[23]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~209 (
// Equation(s):
// \Regfile|ReadData2[23]~209_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[23]~206_combout  & (\Regfile|ReadData2[23]~208_combout )) # (!\Regfile|ReadData2[23]~206_combout  & ((\Regfile|ReadData2[23]~201_combout ))))) # 
// (!\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[23]~206_combout ))))

	.dataa(\Regfile|ReadData2[23]~208_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[23]~206_combout ),
	.datad(\Regfile|ReadData2[23]~201_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~209_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~209 .lut_mask = 16'hBCB0;
defparam \Regfile|ReadData2[23]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[23]~210 (
// Equation(s):
// \Regfile|ReadData2[23]~210_combout  = (!\Regfile|Equal2~1_combout  & ((\Imem|memoria_ROM~49_combout  & (\Regfile|ReadData2[23]~199_combout )) # (!\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[23]~209_combout )))))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|ReadData2[23]~199_combout ),
	.datac(\Regfile|Equal2~1_combout ),
	.datad(\Regfile|ReadData2[23]~209_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[23]~210_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[23]~210 .lut_mask = 16'h0D08;
defparam \Regfile|ReadData2[23]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
fiftyfivenm_lcell_comb \D_mem|mem~759feeder (
// Equation(s):
// \D_mem|mem~759feeder_combout  = \Regfile|ReadData2[23]~210_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[23]~210_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~759feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~759feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~759feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \D_mem|mem~759 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~759feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~759 .is_wysiwyg = "true";
defparam \D_mem|mem~759 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \D_mem|mem~1015 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1015 .is_wysiwyg = "true";
defparam \D_mem|mem~1015 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \D_mem|mem~887 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~887 .is_wysiwyg = "true";
defparam \D_mem|mem~887 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \D_mem|mem~631 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~631 .is_wysiwyg = "true";
defparam \D_mem|mem~631 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
fiftyfivenm_lcell_comb \D_mem|mem~1491 (
// Equation(s):
// \D_mem|mem~1491_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~887_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~631_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~887_q ),
	.datac(\D_mem|mem~631_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1491_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1491 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
fiftyfivenm_lcell_comb \D_mem|mem~1492 (
// Equation(s):
// \D_mem|mem~1492_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1491_combout  & ((\D_mem|mem~1015_q ))) # (!\D_mem|mem~1491_combout  & (\D_mem|mem~759_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1491_combout ))))

	.dataa(\D_mem|mem~759_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~1015_q ),
	.datad(\D_mem|mem~1491_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1492_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1492 .lut_mask = 16'hF388;
defparam \D_mem|mem~1492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \D_mem|mem~951 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~951 .is_wysiwyg = "true";
defparam \D_mem|mem~951 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N31
dffeas \D_mem|mem~695 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~695 .is_wysiwyg = "true";
defparam \D_mem|mem~695 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
fiftyfivenm_lcell_comb \D_mem|mem~823feeder (
// Equation(s):
// \D_mem|mem~823feeder_combout  = \Regfile|ReadData2[23]~210_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[23]~210_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~823feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~823feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~823feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N9
dffeas \D_mem|mem~823 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~823feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~823 .is_wysiwyg = "true";
defparam \D_mem|mem~823 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \D_mem|mem~567 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~567 .is_wysiwyg = "true";
defparam \D_mem|mem~567 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
fiftyfivenm_lcell_comb \D_mem|mem~1484 (
// Equation(s):
// \D_mem|mem~1484_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~823_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~567_q  & !\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~823_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~567_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1484_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1484 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
fiftyfivenm_lcell_comb \D_mem|mem~1485 (
// Equation(s):
// \D_mem|mem~1485_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1484_combout  & (\D_mem|mem~951_q )) # (!\D_mem|mem~1484_combout  & ((\D_mem|mem~695_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1484_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~951_q ),
	.datac(\D_mem|mem~695_q ),
	.datad(\D_mem|mem~1484_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1485_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1485 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
fiftyfivenm_lcell_comb \D_mem|mem~791feeder (
// Equation(s):
// \D_mem|mem~791feeder_combout  = \Regfile|ReadData2[23]~210_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[23]~210_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~791feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~791feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~791feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N27
dffeas \D_mem|mem~791 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~791feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~791 .is_wysiwyg = "true";
defparam \D_mem|mem~791 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \D_mem|mem~919 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~919 .is_wysiwyg = "true";
defparam \D_mem|mem~919 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
fiftyfivenm_lcell_comb \D_mem|mem~663feeder (
// Equation(s):
// \D_mem|mem~663feeder_combout  = \Regfile|ReadData2[23]~210_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[23]~210_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~663feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~663feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~663feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N5
dffeas \D_mem|mem~663 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~663feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~663 .is_wysiwyg = "true";
defparam \D_mem|mem~663 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \D_mem|mem~535 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~535 .is_wysiwyg = "true";
defparam \D_mem|mem~535 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
fiftyfivenm_lcell_comb \D_mem|mem~1488 (
// Equation(s):
// \D_mem|mem~1488_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~663_q )) # (!\ula|Mux29~combout  & ((\D_mem|mem~535_q )))))

	.dataa(\D_mem|mem~663_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~535_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1488_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1488 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
fiftyfivenm_lcell_comb \D_mem|mem~1489 (
// Equation(s):
// \D_mem|mem~1489_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1488_combout  & ((\D_mem|mem~919_q ))) # (!\D_mem|mem~1488_combout  & (\D_mem|mem~791_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1488_combout ))))

	.dataa(\D_mem|mem~791_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~919_q ),
	.datad(\D_mem|mem~1488_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1489_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1489 .lut_mask = 16'hF388;
defparam \D_mem|mem~1489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
fiftyfivenm_lcell_comb \D_mem|mem~855feeder (
// Equation(s):
// \D_mem|mem~855feeder_combout  = \Regfile|ReadData2[23]~210_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[23]~210_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~855feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~855feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~855feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N1
dffeas \D_mem|mem~855 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~855feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~855 .is_wysiwyg = "true";
defparam \D_mem|mem~855 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N13
dffeas \D_mem|mem~983 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~983 .is_wysiwyg = "true";
defparam \D_mem|mem~983 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N29
dffeas \D_mem|mem~727 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~727 .is_wysiwyg = "true";
defparam \D_mem|mem~727 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N19
dffeas \D_mem|mem~599 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~599 .is_wysiwyg = "true";
defparam \D_mem|mem~599 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N18
fiftyfivenm_lcell_comb \D_mem|mem~1486 (
// Equation(s):
// \D_mem|mem~1486_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~727_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~599_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~727_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~599_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1486_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1486 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N12
fiftyfivenm_lcell_comb \D_mem|mem~1487 (
// Equation(s):
// \D_mem|mem~1487_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1486_combout  & ((\D_mem|mem~983_q ))) # (!\D_mem|mem~1486_combout  & (\D_mem|mem~855_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1486_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~855_q ),
	.datac(\D_mem|mem~983_q ),
	.datad(\D_mem|mem~1486_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1487_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1487 .lut_mask = 16'hF588;
defparam \D_mem|mem~1487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
fiftyfivenm_lcell_comb \D_mem|mem~1490 (
// Equation(s):
// \D_mem|mem~1490_combout  = (\ula|Mux30~12_combout  & (((\D_mem|mem~1487_combout ) # (\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (\D_mem|mem~1489_combout  & ((!\ula|Mux31~10_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~1489_combout ),
	.datac(\D_mem|mem~1487_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1490_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1490 .lut_mask = 16'hAAE4;
defparam \D_mem|mem~1490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
fiftyfivenm_lcell_comb \D_mem|mem~1493 (
// Equation(s):
// \D_mem|mem~1493_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1490_combout  & (\D_mem|mem~1492_combout )) # (!\D_mem|mem~1490_combout  & ((\D_mem|mem~1485_combout ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1490_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~1492_combout ),
	.datac(\D_mem|mem~1485_combout ),
	.datad(\D_mem|mem~1490_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1493_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1493 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N17
dffeas \D_mem|mem~439 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~439 .is_wysiwyg = "true";
defparam \D_mem|mem~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N27
dffeas \D_mem|mem~407 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~407 .is_wysiwyg = "true";
defparam \D_mem|mem~407 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
fiftyfivenm_lcell_comb \D_mem|mem~1501 (
// Equation(s):
// \D_mem|mem~1501_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~439_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~407_q )))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~439_q ),
	.datac(\D_mem|mem~407_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1501_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1501 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
fiftyfivenm_lcell_comb \D_mem|mem~503feeder (
// Equation(s):
// \D_mem|mem~503feeder_combout  = \Regfile|ReadData2[23]~210_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[23]~210_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~503feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~503feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~503feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \D_mem|mem~503 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~503feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~503 .is_wysiwyg = "true";
defparam \D_mem|mem~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N13
dffeas \D_mem|mem~471 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~471 .is_wysiwyg = "true";
defparam \D_mem|mem~471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N12
fiftyfivenm_lcell_comb \D_mem|mem~1502 (
// Equation(s):
// \D_mem|mem~1502_combout  = (\D_mem|mem~1501_combout  & ((\D_mem|mem~503_q ) # ((!\ula|Mux30~12_combout )))) # (!\D_mem|mem~1501_combout  & (((\D_mem|mem~471_q  & \ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~1501_combout ),
	.datab(\D_mem|mem~503_q ),
	.datac(\D_mem|mem~471_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1502_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1502 .lut_mask = 16'hD8AA;
defparam \D_mem|mem~1502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \D_mem|mem~247 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~247 .is_wysiwyg = "true";
defparam \D_mem|mem~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N23
dffeas \D_mem|mem~215 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~215 .is_wysiwyg = "true";
defparam \D_mem|mem~215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N22
fiftyfivenm_lcell_comb \D_mem|mem~183feeder (
// Equation(s):
// \D_mem|mem~183feeder_combout  = \Regfile|ReadData2[23]~210_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[23]~210_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~183feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~183feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~183feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N23
dffeas \D_mem|mem~183 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~183 .is_wysiwyg = "true";
defparam \D_mem|mem~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \D_mem|mem~151 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~151 .is_wysiwyg = "true";
defparam \D_mem|mem~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
fiftyfivenm_lcell_comb \D_mem|mem~1494 (
// Equation(s):
// \D_mem|mem~1494_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~183_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~151_q )))))

	.dataa(\D_mem|mem~183_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~151_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1494_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1494 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N22
fiftyfivenm_lcell_comb \D_mem|mem~1495 (
// Equation(s):
// \D_mem|mem~1495_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1494_combout  & (\D_mem|mem~247_q )) # (!\D_mem|mem~1494_combout  & ((\D_mem|mem~215_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1494_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~247_q ),
	.datac(\D_mem|mem~215_q ),
	.datad(\D_mem|mem~1494_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1495_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1495 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
fiftyfivenm_lcell_comb \D_mem|mem~119feeder (
// Equation(s):
// \D_mem|mem~119feeder_combout  = \Regfile|ReadData2[23]~210_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[23]~210_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~119feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~119feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~119feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N21
dffeas \D_mem|mem~119 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~119 .is_wysiwyg = "true";
defparam \D_mem|mem~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \D_mem|mem~55 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~55 .is_wysiwyg = "true";
defparam \D_mem|mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
fiftyfivenm_lcell_comb \D_mem|mem~87feeder (
// Equation(s):
// \D_mem|mem~87feeder_combout  = \Regfile|ReadData2[23]~210_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[23]~210_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~87feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~87feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~87feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \D_mem|mem~87 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~87 .is_wysiwyg = "true";
defparam \D_mem|mem~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \D_mem|mem~23 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~23 .is_wysiwyg = "true";
defparam \D_mem|mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
fiftyfivenm_lcell_comb \D_mem|mem~1498 (
// Equation(s):
// \D_mem|mem~1498_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~87_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~23_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~87_q ),
	.datac(\D_mem|mem~23_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1498_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1498 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
fiftyfivenm_lcell_comb \D_mem|mem~1499 (
// Equation(s):
// \D_mem|mem~1499_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1498_combout  & (\D_mem|mem~119_q )) # (!\D_mem|mem~1498_combout  & ((\D_mem|mem~55_q ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1498_combout ))))

	.dataa(\D_mem|mem~119_q ),
	.datab(\D_mem|mem~55_q ),
	.datac(\ula|Mux31~10_combout ),
	.datad(\D_mem|mem~1498_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1499_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1499 .lut_mask = 16'hAFC0;
defparam \D_mem|mem~1499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \D_mem|mem~375 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~375 .is_wysiwyg = "true";
defparam \D_mem|mem~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \D_mem|mem~311 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~311 .is_wysiwyg = "true";
defparam \D_mem|mem~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \D_mem|mem~343 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~343 .is_wysiwyg = "true";
defparam \D_mem|mem~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \D_mem|mem~279 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[23]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~279 .is_wysiwyg = "true";
defparam \D_mem|mem~279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
fiftyfivenm_lcell_comb \D_mem|mem~1496 (
// Equation(s):
// \D_mem|mem~1496_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~343_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~279_q )))))

	.dataa(\D_mem|mem~343_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~279_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1496_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1496 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
fiftyfivenm_lcell_comb \D_mem|mem~1497 (
// Equation(s):
// \D_mem|mem~1497_combout  = (\D_mem|mem~1496_combout  & ((\D_mem|mem~375_q ) # ((!\ula|Mux31~10_combout )))) # (!\D_mem|mem~1496_combout  & (((\D_mem|mem~311_q  & \ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~375_q ),
	.datab(\D_mem|mem~311_q ),
	.datac(\D_mem|mem~1496_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1497_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1497 .lut_mask = 16'hACF0;
defparam \D_mem|mem~1497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N18
fiftyfivenm_lcell_comb \D_mem|mem~1500 (
// Equation(s):
// \D_mem|mem~1500_combout  = (\ula|Mux29~combout  & (\ula|Mux28~combout )) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & ((\D_mem|mem~1497_combout ))) # (!\ula|Mux28~combout  & (\D_mem|mem~1499_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1499_combout ),
	.datad(\D_mem|mem~1497_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1500_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1500 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
fiftyfivenm_lcell_comb \D_mem|mem~1503 (
// Equation(s):
// \D_mem|mem~1503_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1500_combout  & (\D_mem|mem~1502_combout )) # (!\D_mem|mem~1500_combout  & ((\D_mem|mem~1495_combout ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1500_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~1502_combout ),
	.datac(\D_mem|mem~1495_combout ),
	.datad(\D_mem|mem~1500_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1503_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1503 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
fiftyfivenm_lcell_comb \D_mem|ReadData~23 (
// Equation(s):
// \D_mem|ReadData~23_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & (\D_mem|mem~1493_combout )) # (!\ula|Mux27~16_combout  & ((\D_mem|mem~1503_combout )))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1493_combout ),
	.datad(\D_mem|mem~1503_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~23_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~23 .lut_mask = 16'hA280;
defparam \D_mem|ReadData~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N7
dffeas \D_mem|ReadData[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [23]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[23] .is_wysiwyg = "true";
defparam \D_mem|ReadData[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~9 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~9_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[23]~210_combout )))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\Regfile|ReadData2[23]~210_combout ),
	.datac(gnd),
	.datad(\uc|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~9 .lut_mask = 16'hAACC;
defparam \mux_in_2_ALU|saida[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~206 (
// Equation(s):
// \Regfile|ReadData1[23]~206_combout  = (\Imem|memoria_ROM~13_combout  & (((\Imem|memoria_ROM~15_combout ) # (\Regfile|regs[13][23]~q )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[12][23]~q  & (!\Imem|memoria_ROM~15_combout )))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[12][23]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|regs[13][23]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~206_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~206 .lut_mask = 16'hAEA4;
defparam \Regfile|ReadData1[23]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~207 (
// Equation(s):
// \Regfile|ReadData1[23]~207_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[23]~206_combout  & (\Regfile|regs[15][23]~q )) # (!\Regfile|ReadData1[23]~206_combout  & ((\Regfile|regs[14][23]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[23]~206_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[15][23]~q ),
	.datac(\Regfile|regs[14][23]~q ),
	.datad(\Regfile|ReadData1[23]~206_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~207_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~207 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[23]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~199 (
// Equation(s):
// \Regfile|ReadData1[23]~199_combout  = (\Imem|memoria_ROM~15_combout  & (\Imem|memoria_ROM~13_combout )) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][23]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[4][23]~q ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[4][23]~q ),
	.datad(\Regfile|regs[5][23]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~199_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~199 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[23]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~200 (
// Equation(s):
// \Regfile|ReadData1[23]~200_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[23]~199_combout  & ((\Regfile|regs[7][23]~q ))) # (!\Regfile|ReadData1[23]~199_combout  & (\Regfile|regs[6][23]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[23]~199_combout ))))

	.dataa(\Regfile|regs[6][23]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[7][23]~q ),
	.datad(\Regfile|ReadData1[23]~199_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~200_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~200 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[23]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~201 (
// Equation(s):
// \Regfile|ReadData1[23]~201_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[10][23]~q ) # ((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[8][23]~q  & !\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[10][23]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[8][23]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~201_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~201 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData1[23]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~202 (
// Equation(s):
// \Regfile|ReadData1[23]~202_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[23]~201_combout  & ((\Regfile|regs[11][23]~q ))) # (!\Regfile|ReadData1[23]~201_combout  & (\Regfile|regs[9][23]~q )))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[23]~201_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[9][23]~q ),
	.datac(\Regfile|regs[11][23]~q ),
	.datad(\Regfile|ReadData1[23]~201_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~202_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~202 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[23]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~203 (
// Equation(s):
// \Regfile|ReadData1[23]~203_combout  = (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[3][23]~q )) # (!\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[1][23]~q )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[3][23]~q ),
	.datac(\Regfile|regs[1][23]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~203_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~203 .lut_mask = 16'hD8D8;
defparam \Regfile|ReadData1[23]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~204 (
// Equation(s):
// \Regfile|ReadData1[23]~204_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[23]~203_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[2][23]~q ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|ReadData1[23]~203_combout ),
	.datac(\Regfile|regs[2][23]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~204_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~204 .lut_mask = 16'hCCA0;
defparam \Regfile|ReadData1[23]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~205 (
// Equation(s):
// \Regfile|ReadData1[23]~205_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|ReadData1[23]~202_combout )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|ReadData1[23]~204_combout )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[23]~202_combout ),
	.datad(\Regfile|ReadData1[23]~204_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~205_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~205 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData1[23]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~208 (
// Equation(s):
// \Regfile|ReadData1[23]~208_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[23]~205_combout  & (\Regfile|ReadData1[23]~207_combout )) # (!\Regfile|ReadData1[23]~205_combout  & ((\Regfile|ReadData1[23]~200_combout ))))) # 
// (!\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[23]~205_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|ReadData1[23]~207_combout ),
	.datac(\Regfile|ReadData1[23]~200_combout ),
	.datad(\Regfile|ReadData1[23]~205_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~208_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~208 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[23]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~209 (
// Equation(s):
// \Regfile|ReadData1[23]~209_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[23]~198_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[23]~208_combout )))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[23]~198_combout ),
	.datad(\Regfile|ReadData1[23]~208_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~209_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~209 .lut_mask = 16'h5140;
defparam \Regfile|ReadData1[23]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N27
dffeas \Regfile|regs[29][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][22] .is_wysiwyg = "true";
defparam \Regfile|regs[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N25
dffeas \Regfile|regs[25][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][22] .is_wysiwyg = "true";
defparam \Regfile|regs[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N11
dffeas \Regfile|regs[21][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][22] .is_wysiwyg = "true";
defparam \Regfile|regs[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N29
dffeas \Regfile|regs[17][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][22] .is_wysiwyg = "true";
defparam \Regfile|regs[17][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~211 (
// Equation(s):
// \Regfile|ReadData2[22]~211_combout  = (\Imem|memoria_ROM~41_combout  & (\Imem|memoria_ROM~44_combout )) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & (\Regfile|regs[21][22]~q )) # (!\Imem|memoria_ROM~44_combout  & 
// ((\Regfile|regs[17][22]~q )))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[21][22]~q ),
	.datad(\Regfile|regs[17][22]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~211_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~211 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData2[22]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~212 (
// Equation(s):
// \Regfile|ReadData2[22]~212_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[22]~211_combout  & (\Regfile|regs[29][22]~q )) # (!\Regfile|ReadData2[22]~211_combout  & ((\Regfile|regs[25][22]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[22]~211_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[29][22]~q ),
	.datac(\Regfile|regs[25][22]~q ),
	.datad(\Regfile|ReadData2[22]~211_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~212_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~212 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[22]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \Regfile|regs[30][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][22] .is_wysiwyg = "true";
defparam \Regfile|regs[30][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \Regfile|regs[18][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][22] .is_wysiwyg = "true";
defparam \Regfile|regs[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \Regfile|regs[26][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][22] .is_wysiwyg = "true";
defparam \Regfile|regs[26][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~213 (
// Equation(s):
// \Regfile|ReadData2[22]~213_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[26][22]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[18][22]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[18][22]~q ),
	.datac(\Regfile|regs[26][22]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~213_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~213 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[22]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~214 (
// Equation(s):
// \Regfile|ReadData2[22]~214_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[22]~213_combout  & (\Regfile|regs[30][22]~q )) # (!\Regfile|ReadData2[22]~213_combout  & ((\Regfile|regs[22][22]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[22]~213_combout ))))

	.dataa(\Regfile|regs[30][22]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[22][22]~q ),
	.datad(\Regfile|ReadData2[22]~213_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~214_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~214 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[22]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N31
dffeas \Regfile|regs[16][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][22] .is_wysiwyg = "true";
defparam \Regfile|regs[16][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N3
dffeas \Regfile|regs[24][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][22] .is_wysiwyg = "true";
defparam \Regfile|regs[24][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~215 (
// Equation(s):
// \Regfile|ReadData2[22]~215_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[24][22]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[16][22]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[16][22]~q ),
	.datac(\Regfile|regs[24][22]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~215_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~215 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[22]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N21
dffeas \Regfile|regs[20][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][22] .is_wysiwyg = "true";
defparam \Regfile|regs[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N1
dffeas \Regfile|regs[28][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][22] .is_wysiwyg = "true";
defparam \Regfile|regs[28][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~216 (
// Equation(s):
// \Regfile|ReadData2[22]~216_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[22]~215_combout  & ((\Regfile|regs[28][22]~q ))) # (!\Regfile|ReadData2[22]~215_combout  & (\Regfile|regs[20][22]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|ReadData2[22]~215_combout ))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|ReadData2[22]~215_combout ),
	.datac(\Regfile|regs[20][22]~q ),
	.datad(\Regfile|regs[28][22]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~216_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~216 .lut_mask = 16'hEC64;
defparam \Regfile|ReadData2[22]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~217 (
// Equation(s):
// \Regfile|ReadData2[22]~217_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[22]~214_combout ) # ((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & (((!\Imem|memoria_ROM~31_combout  & \Regfile|ReadData2[22]~216_combout 
// ))))

	.dataa(\Regfile|ReadData2[22]~214_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[22]~216_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~217_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~217 .lut_mask = 16'hCBC8;
defparam \Regfile|ReadData2[22]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N29
dffeas \Regfile|regs[23][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][22] .is_wysiwyg = "true";
defparam \Regfile|regs[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \Regfile|regs[19][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][22] .is_wysiwyg = "true";
defparam \Regfile|regs[19][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~218 (
// Equation(s):
// \Regfile|ReadData2[22]~218_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[23][22]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[19][22]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[23][22]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[19][22]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~218_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~218 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData2[22]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N15
dffeas \Regfile|regs[31][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][22] .is_wysiwyg = "true";
defparam \Regfile|regs[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N3
dffeas \Regfile|regs[27][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][22] .is_wysiwyg = "true";
defparam \Regfile|regs[27][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~219 (
// Equation(s):
// \Regfile|ReadData2[22]~219_combout  = (\Regfile|ReadData2[22]~218_combout  & ((\Regfile|regs[31][22]~q ) # ((!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[22]~218_combout  & (((\Regfile|regs[27][22]~q  & \Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|ReadData2[22]~218_combout ),
	.datab(\Regfile|regs[31][22]~q ),
	.datac(\Regfile|regs[27][22]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~219_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~219 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[22]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~220 (
// Equation(s):
// \Regfile|ReadData2[22]~220_combout  = (\Regfile|ReadData2[22]~217_combout  & (((\Regfile|ReadData2[22]~219_combout ) # (!\Imem|memoria_ROM~31_combout )))) # (!\Regfile|ReadData2[22]~217_combout  & (\Regfile|ReadData2[22]~212_combout  & 
// (\Imem|memoria_ROM~31_combout )))

	.dataa(\Regfile|ReadData2[22]~212_combout ),
	.datab(\Regfile|ReadData2[22]~217_combout ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[22]~219_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~220_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~220 .lut_mask = 16'hEC2C;
defparam \Regfile|ReadData2[22]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N27
dffeas \Regfile|regs[11][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][22] .is_wysiwyg = "true";
defparam \Regfile|regs[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N13
dffeas \Regfile|regs[9][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][22] .is_wysiwyg = "true";
defparam \Regfile|regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N10
fiftyfivenm_lcell_comb \Regfile|regs[8][22]~feeder (
// Equation(s):
// \Regfile|regs[8][22]~feeder_combout  = \mux_valor_write_data|saida[22]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[22]~10_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[8][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[8][22]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[8][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y2_N11
dffeas \Regfile|regs[8][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][22] .is_wysiwyg = "true";
defparam \Regfile|regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N28
fiftyfivenm_lcell_comb \Regfile|regs[10][22]~feeder (
// Equation(s):
// \Regfile|regs[10][22]~feeder_combout  = \mux_valor_write_data|saida[22]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[22]~10_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[10][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[10][22]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[10][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y2_N29
dffeas \Regfile|regs[10][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[10][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][22] .is_wysiwyg = "true";
defparam \Regfile|regs[10][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~221 (
// Equation(s):
// \Regfile|ReadData2[22]~221_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[10][22]~q ))) # (!\Imem|memoria_ROM~35_combout  & 
// (\Regfile|regs[8][22]~q ))))

	.dataa(\Regfile|regs[8][22]~q ),
	.datab(\Regfile|regs[10][22]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~221_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~221 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData2[22]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~222 (
// Equation(s):
// \Regfile|ReadData2[22]~222_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[22]~221_combout  & (\Regfile|regs[11][22]~q )) # (!\Regfile|ReadData2[22]~221_combout  & ((\Regfile|regs[9][22]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[22]~221_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[11][22]~q ),
	.datac(\Regfile|regs[9][22]~q ),
	.datad(\Regfile|ReadData2[22]~221_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~222_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~222 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[22]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \Regfile|regs[7][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][22] .is_wysiwyg = "true";
defparam \Regfile|regs[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \Regfile|regs[6][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][22] .is_wysiwyg = "true";
defparam \Regfile|regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \Regfile|regs[4][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][22] .is_wysiwyg = "true";
defparam \Regfile|regs[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \Regfile|regs[5][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][22] .is_wysiwyg = "true";
defparam \Regfile|regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~223 (
// Equation(s):
// \Regfile|ReadData2[22]~223_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[5][22]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[4][22]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[4][22]~q ),
	.datac(\Regfile|regs[5][22]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~223_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~223 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[22]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~224 (
// Equation(s):
// \Regfile|ReadData2[22]~224_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[22]~223_combout  & (\Regfile|regs[7][22]~q )) # (!\Regfile|ReadData2[22]~223_combout  & ((\Regfile|regs[6][22]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[22]~223_combout ))))

	.dataa(\Regfile|regs[7][22]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[6][22]~q ),
	.datad(\Regfile|ReadData2[22]~223_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~224_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~224 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[22]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N11
dffeas \Regfile|regs[2][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][22] .is_wysiwyg = "true";
defparam \Regfile|regs[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
fiftyfivenm_lcell_comb \Regfile|regs[3][22]~feeder (
// Equation(s):
// \Regfile|regs[3][22]~feeder_combout  = \mux_valor_write_data|saida[22]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[22]~10_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[3][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[3][22]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[3][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \Regfile|regs[3][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[3][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][22] .is_wysiwyg = "true";
defparam \Regfile|regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \Regfile|regs[1][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][22] .is_wysiwyg = "true";
defparam \Regfile|regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~225 (
// Equation(s):
// \Regfile|ReadData2[22]~225_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][22]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][22]~q )))))

	.dataa(\Regfile|regs[3][22]~q ),
	.datab(\Regfile|regs[1][22]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~225_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~225 .lut_mask = 16'hAC00;
defparam \Regfile|ReadData2[22]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~226 (
// Equation(s):
// \Regfile|ReadData2[22]~226_combout  = (\Regfile|ReadData2[22]~225_combout ) # ((\Regfile|regs[2][22]~q  & (\Imem|memoria_ROM~35_combout  & !\Imem|memoria_ROM~31_combout )))

	.dataa(\Regfile|regs[2][22]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[22]~225_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~226_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~226 .lut_mask = 16'hFF08;
defparam \Regfile|ReadData2[22]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~227 (
// Equation(s):
// \Regfile|ReadData2[22]~227_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & (\Regfile|ReadData2[22]~224_combout )) # (!\Imem|memoria_ROM~44_combout  & 
// ((\Regfile|ReadData2[22]~226_combout )))))

	.dataa(\Regfile|ReadData2[22]~224_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Regfile|ReadData2[22]~226_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~227_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~227 .lut_mask = 16'hE3E0;
defparam \Regfile|ReadData2[22]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N19
dffeas \Regfile|regs[15][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][22] .is_wysiwyg = "true";
defparam \Regfile|regs[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N7
dffeas \Regfile|regs[14][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][22] .is_wysiwyg = "true";
defparam \Regfile|regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N5
dffeas \Regfile|regs[12][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][22] .is_wysiwyg = "true";
defparam \Regfile|regs[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N9
dffeas \Regfile|regs[13][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][22] .is_wysiwyg = "true";
defparam \Regfile|regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~228 (
// Equation(s):
// \Regfile|ReadData2[22]~228_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][22]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[12][22]~q ))))

	.dataa(\Regfile|regs[12][22]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[13][22]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~228_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~228 .lut_mask = 16'hFC22;
defparam \Regfile|ReadData2[22]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~229 (
// Equation(s):
// \Regfile|ReadData2[22]~229_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[22]~228_combout  & (\Regfile|regs[15][22]~q )) # (!\Regfile|ReadData2[22]~228_combout  & ((\Regfile|regs[14][22]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[22]~228_combout ))))

	.dataa(\Regfile|regs[15][22]~q ),
	.datab(\Regfile|regs[14][22]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|ReadData2[22]~228_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~229_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~229 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[22]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~230 (
// Equation(s):
// \Regfile|ReadData2[22]~230_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[22]~227_combout  & ((\Regfile|ReadData2[22]~229_combout ))) # (!\Regfile|ReadData2[22]~227_combout  & (\Regfile|ReadData2[22]~222_combout )))) # 
// (!\Imem|memoria_ROM~41_combout  & (((\Regfile|ReadData2[22]~227_combout ))))

	.dataa(\Regfile|ReadData2[22]~222_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|ReadData2[22]~227_combout ),
	.datad(\Regfile|ReadData2[22]~229_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~230_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~230 .lut_mask = 16'hF838;
defparam \Regfile|ReadData2[22]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[22]~231 (
// Equation(s):
// \Regfile|ReadData2[22]~231_combout  = (!\Regfile|Equal2~1_combout  & ((\Imem|memoria_ROM~49_combout  & (\Regfile|ReadData2[22]~220_combout )) # (!\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[22]~230_combout )))))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|Equal2~1_combout ),
	.datac(\Regfile|ReadData2[22]~220_combout ),
	.datad(\Regfile|ReadData2[22]~230_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[22]~231_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[22]~231 .lut_mask = 16'h3120;
defparam \Regfile|ReadData2[22]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
fiftyfivenm_lcell_comb \D_mem|mem~982feeder (
// Equation(s):
// \D_mem|mem~982feeder_combout  = \Regfile|ReadData2[22]~231_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[22]~231_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~982feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~982feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~982feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N25
dffeas \D_mem|mem~982 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~982feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~982 .is_wysiwyg = "true";
defparam \D_mem|mem~982 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N23
dffeas \D_mem|mem~726 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~726 .is_wysiwyg = "true";
defparam \D_mem|mem~726 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N13
dffeas \D_mem|mem~854 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~854 .is_wysiwyg = "true";
defparam \D_mem|mem~854 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N25
dffeas \D_mem|mem~598 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~598 .is_wysiwyg = "true";
defparam \D_mem|mem~598 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N24
fiftyfivenm_lcell_comb \D_mem|mem~1464 (
// Equation(s):
// \D_mem|mem~1464_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~854_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~598_q )))))

	.dataa(\D_mem|mem~854_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~598_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1464_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1464 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
fiftyfivenm_lcell_comb \D_mem|mem~1465 (
// Equation(s):
// \D_mem|mem~1465_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1464_combout  & (\D_mem|mem~982_q )) # (!\D_mem|mem~1464_combout  & ((\D_mem|mem~726_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1464_combout ))))

	.dataa(\D_mem|mem~982_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~726_q ),
	.datad(\D_mem|mem~1464_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1465_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1465 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
fiftyfivenm_lcell_comb \D_mem|mem~886feeder (
// Equation(s):
// \D_mem|mem~886feeder_combout  = \Regfile|ReadData2[22]~231_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[22]~231_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~886feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~886feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~886feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \D_mem|mem~886 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~886feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~886 .is_wysiwyg = "true";
defparam \D_mem|mem~886 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \D_mem|mem~1014 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1014 .is_wysiwyg = "true";
defparam \D_mem|mem~1014 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \D_mem|mem~758 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~758 .is_wysiwyg = "true";
defparam \D_mem|mem~758 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \D_mem|mem~630 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~630 .is_wysiwyg = "true";
defparam \D_mem|mem~630 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
fiftyfivenm_lcell_comb \D_mem|mem~1471 (
// Equation(s):
// \D_mem|mem~1471_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~758_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~630_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~758_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~630_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1471_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1471 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
fiftyfivenm_lcell_comb \D_mem|mem~1472 (
// Equation(s):
// \D_mem|mem~1472_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1471_combout  & ((\D_mem|mem~1014_q ))) # (!\D_mem|mem~1471_combout  & (\D_mem|mem~886_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1471_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~886_q ),
	.datac(\D_mem|mem~1014_q ),
	.datad(\D_mem|mem~1471_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1472_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1472 .lut_mask = 16'hF588;
defparam \D_mem|mem~1472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
fiftyfivenm_lcell_comb \D_mem|mem~662feeder (
// Equation(s):
// \D_mem|mem~662feeder_combout  = \Regfile|ReadData2[22]~231_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[22]~231_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~662feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~662feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~662feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N27
dffeas \D_mem|mem~662 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~662feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~662 .is_wysiwyg = "true";
defparam \D_mem|mem~662 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \D_mem|mem~918 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~918 .is_wysiwyg = "true";
defparam \D_mem|mem~918 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N19
dffeas \D_mem|mem~790 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~790 .is_wysiwyg = "true";
defparam \D_mem|mem~790 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N15
dffeas \D_mem|mem~534 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~534 .is_wysiwyg = "true";
defparam \D_mem|mem~534 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
fiftyfivenm_lcell_comb \D_mem|mem~1468 (
// Equation(s):
// \D_mem|mem~1468_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~790_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~534_q  & !\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~790_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~534_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1468_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1468 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
fiftyfivenm_lcell_comb \D_mem|mem~1469 (
// Equation(s):
// \D_mem|mem~1469_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1468_combout  & ((\D_mem|mem~918_q ))) # (!\D_mem|mem~1468_combout  & (\D_mem|mem~662_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1468_combout ))))

	.dataa(\D_mem|mem~662_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~918_q ),
	.datad(\D_mem|mem~1468_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1469_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1469 .lut_mask = 16'hF388;
defparam \D_mem|mem~1469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \D_mem|mem~822 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~822 .is_wysiwyg = "true";
defparam \D_mem|mem~822 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \D_mem|mem~950 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~950 .is_wysiwyg = "true";
defparam \D_mem|mem~950 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \D_mem|mem~694 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~694 .is_wysiwyg = "true";
defparam \D_mem|mem~694 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N7
dffeas \D_mem|mem~566 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~566 .is_wysiwyg = "true";
defparam \D_mem|mem~566 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
fiftyfivenm_lcell_comb \D_mem|mem~1466 (
// Equation(s):
// \D_mem|mem~1466_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~694_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~566_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~694_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~566_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1466_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1466 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
fiftyfivenm_lcell_comb \D_mem|mem~1467 (
// Equation(s):
// \D_mem|mem~1467_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1466_combout  & ((\D_mem|mem~950_q ))) # (!\D_mem|mem~1466_combout  & (\D_mem|mem~822_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1466_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~822_q ),
	.datac(\D_mem|mem~950_q ),
	.datad(\D_mem|mem~1466_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1467_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1467 .lut_mask = 16'hF588;
defparam \D_mem|mem~1467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
fiftyfivenm_lcell_comb \D_mem|mem~1470 (
// Equation(s):
// \D_mem|mem~1470_combout  = (\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout ) # ((\D_mem|mem~1467_combout )))) # (!\ula|Mux31~10_combout  & (!\ula|Mux30~12_combout  & (\D_mem|mem~1469_combout )))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1469_combout ),
	.datad(\D_mem|mem~1467_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1470_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1470 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
fiftyfivenm_lcell_comb \D_mem|mem~1473 (
// Equation(s):
// \D_mem|mem~1473_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1470_combout  & ((\D_mem|mem~1472_combout ))) # (!\D_mem|mem~1470_combout  & (\D_mem|mem~1465_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1470_combout ))))

	.dataa(\D_mem|mem~1465_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1472_combout ),
	.datad(\D_mem|mem~1470_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1473_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1473 .lut_mask = 16'hF388;
defparam \D_mem|mem~1473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \D_mem|mem~502 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~502 .is_wysiwyg = "true";
defparam \D_mem|mem~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \D_mem|mem~438 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~438 .is_wysiwyg = "true";
defparam \D_mem|mem~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \D_mem|mem~470 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~470 .is_wysiwyg = "true";
defparam \D_mem|mem~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N31
dffeas \D_mem|mem~406 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~406 .is_wysiwyg = "true";
defparam \D_mem|mem~406 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
fiftyfivenm_lcell_comb \D_mem|mem~1481 (
// Equation(s):
// \D_mem|mem~1481_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~470_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~406_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~470_q ),
	.datac(\D_mem|mem~406_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1481_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1481 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
fiftyfivenm_lcell_comb \D_mem|mem~1482 (
// Equation(s):
// \D_mem|mem~1482_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1481_combout  & (\D_mem|mem~502_q )) # (!\D_mem|mem~1481_combout  & ((\D_mem|mem~438_q ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1481_combout ))))

	.dataa(\D_mem|mem~502_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~438_q ),
	.datad(\D_mem|mem~1481_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1482_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1482 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
fiftyfivenm_lcell_comb \D_mem|mem~374feeder (
// Equation(s):
// \D_mem|mem~374feeder_combout  = \Regfile|ReadData2[22]~231_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[22]~231_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~374feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~374feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~374feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \D_mem|mem~374 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~374feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~374 .is_wysiwyg = "true";
defparam \D_mem|mem~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \D_mem|mem~342 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~342 .is_wysiwyg = "true";
defparam \D_mem|mem~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \D_mem|mem~310 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~310 .is_wysiwyg = "true";
defparam \D_mem|mem~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \D_mem|mem~278 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~278 .is_wysiwyg = "true";
defparam \D_mem|mem~278 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
fiftyfivenm_lcell_comb \D_mem|mem~1474 (
// Equation(s):
// \D_mem|mem~1474_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~310_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~278_q )))))

	.dataa(\D_mem|mem~310_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~278_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1474_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1474 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
fiftyfivenm_lcell_comb \D_mem|mem~1475 (
// Equation(s):
// \D_mem|mem~1475_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1474_combout  & (\D_mem|mem~374_q )) # (!\D_mem|mem~1474_combout  & ((\D_mem|mem~342_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1474_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~374_q ),
	.datac(\D_mem|mem~342_q ),
	.datad(\D_mem|mem~1474_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1475_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1475 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \D_mem|mem~86 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~86 .is_wysiwyg = "true";
defparam \D_mem|mem~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \D_mem|mem~118 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~118 .is_wysiwyg = "true";
defparam \D_mem|mem~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
fiftyfivenm_lcell_comb \D_mem|mem~22feeder (
// Equation(s):
// \D_mem|mem~22feeder_combout  = \Regfile|ReadData2[22]~231_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[22]~231_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~22feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \D_mem|mem~22 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~22 .is_wysiwyg = "true";
defparam \D_mem|mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \D_mem|mem~54 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~54 .is_wysiwyg = "true";
defparam \D_mem|mem~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
fiftyfivenm_lcell_comb \D_mem|mem~1478 (
// Equation(s):
// \D_mem|mem~1478_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & ((\D_mem|mem~54_q ))) # (!\ula|Mux31~10_combout  & (\D_mem|mem~22_q ))))

	.dataa(\D_mem|mem~22_q ),
	.datab(\D_mem|mem~54_q ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1478_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1478 .lut_mask = 16'hFC0A;
defparam \D_mem|mem~1478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
fiftyfivenm_lcell_comb \D_mem|mem~1479 (
// Equation(s):
// \D_mem|mem~1479_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1478_combout  & ((\D_mem|mem~118_q ))) # (!\D_mem|mem~1478_combout  & (\D_mem|mem~86_q )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1478_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~86_q ),
	.datac(\D_mem|mem~118_q ),
	.datad(\D_mem|mem~1478_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1479_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1479 .lut_mask = 16'hF588;
defparam \D_mem|mem~1479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N13
dffeas \D_mem|mem~182 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~182 .is_wysiwyg = "true";
defparam \D_mem|mem~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N4
fiftyfivenm_lcell_comb \D_mem|mem~214feeder (
// Equation(s):
// \D_mem|mem~214feeder_combout  = \Regfile|ReadData2[22]~231_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[22]~231_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~214feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~214feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~214feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N5
dffeas \D_mem|mem~214 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~214 .is_wysiwyg = "true";
defparam \D_mem|mem~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \D_mem|mem~150 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~150 .is_wysiwyg = "true";
defparam \D_mem|mem~150 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
fiftyfivenm_lcell_comb \D_mem|mem~1476 (
// Equation(s):
// \D_mem|mem~1476_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~214_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~150_q  & !\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~214_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~150_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1476_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1476 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \D_mem|mem~246 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[22]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~246 .is_wysiwyg = "true";
defparam \D_mem|mem~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
fiftyfivenm_lcell_comb \D_mem|mem~1477 (
// Equation(s):
// \D_mem|mem~1477_combout  = (\D_mem|mem~1476_combout  & (((\D_mem|mem~246_q ) # (!\ula|Mux31~10_combout )))) # (!\D_mem|mem~1476_combout  & (\D_mem|mem~182_q  & ((\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~182_q ),
	.datab(\D_mem|mem~1476_combout ),
	.datac(\D_mem|mem~246_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1477_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1477 .lut_mask = 16'hE2CC;
defparam \D_mem|mem~1477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
fiftyfivenm_lcell_comb \D_mem|mem~1480 (
// Equation(s):
// \D_mem|mem~1480_combout  = (\ula|Mux29~combout  & ((\ula|Mux28~combout ) # ((\D_mem|mem~1477_combout )))) # (!\ula|Mux29~combout  & (!\ula|Mux28~combout  & (\D_mem|mem~1479_combout )))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1479_combout ),
	.datad(\D_mem|mem~1477_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1480_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1480 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
fiftyfivenm_lcell_comb \D_mem|mem~1483 (
// Equation(s):
// \D_mem|mem~1483_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1480_combout  & (\D_mem|mem~1482_combout )) # (!\D_mem|mem~1480_combout  & ((\D_mem|mem~1475_combout ))))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1480_combout ))))

	.dataa(\D_mem|mem~1482_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1475_combout ),
	.datad(\D_mem|mem~1480_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1483_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1483 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
fiftyfivenm_lcell_comb \D_mem|ReadData~22 (
// Equation(s):
// \D_mem|ReadData~22_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & (\D_mem|mem~1473_combout )) # (!\ula|Mux27~16_combout  & ((\D_mem|mem~1483_combout )))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1473_combout ),
	.datad(\D_mem|mem~1483_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~22_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~22 .lut_mask = 16'hA280;
defparam \D_mem|ReadData~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \D_mem|ReadData[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [22]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[22] .is_wysiwyg = "true";
defparam \D_mem|ReadData[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~10 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~10_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[22]~231_combout )))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(gnd),
	.datac(\Imem|memoria_ROM~100_combout ),
	.datad(\Regfile|ReadData2[22]~231_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~10 .lut_mask = 16'hF5A0;
defparam \mux_in_2_ALU|saida[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
fiftyfivenm_lcell_comb \ula|Mux14~6 (
// Equation(s):
// \ula|Mux14~6_combout  = (\ULA_ctrl|Mux3~10_combout  & (((!\ULA_ctrl|Mux1~11_combout ) # (!\ULA_ctrl|Mux0~9_combout )))) # (!\ULA_ctrl|Mux3~10_combout  & ((\ULA_ctrl|Mux2~7_combout  & ((!\ULA_ctrl|Mux1~11_combout ))) # (!\ULA_ctrl|Mux2~7_combout  & 
// (!\ULA_ctrl|Mux0~9_combout ))))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ULA_ctrl|Mux0~9_combout ),
	.datad(\ULA_ctrl|Mux1~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~6 .lut_mask = 16'h0DEF;
defparam \ula|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
fiftyfivenm_lcell_comb \D_mem|mem~949feeder (
// Equation(s):
// \D_mem|mem~949feeder_combout  = \Regfile|ReadData2[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[21]~252_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~949feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~949feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~949feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \D_mem|mem~949 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~949feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~949 .is_wysiwyg = "true";
defparam \D_mem|mem~949 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N3
dffeas \D_mem|mem~693 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~693 .is_wysiwyg = "true";
defparam \D_mem|mem~693 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N3
dffeas \D_mem|mem~821 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~821 .is_wysiwyg = "true";
defparam \D_mem|mem~821 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \D_mem|mem~565 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~565 .is_wysiwyg = "true";
defparam \D_mem|mem~565 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
fiftyfivenm_lcell_comb \D_mem|mem~1444 (
// Equation(s):
// \D_mem|mem~1444_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~821_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~565_q  & !\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~821_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~565_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1444_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1444 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
fiftyfivenm_lcell_comb \D_mem|mem~1445 (
// Equation(s):
// \D_mem|mem~1445_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1444_combout  & (\D_mem|mem~949_q )) # (!\D_mem|mem~1444_combout  & ((\D_mem|mem~693_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1444_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~949_q ),
	.datac(\D_mem|mem~693_q ),
	.datad(\D_mem|mem~1444_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1445_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1445 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
fiftyfivenm_lcell_comb \D_mem|mem~885feeder (
// Equation(s):
// \D_mem|mem~885feeder_combout  = \Regfile|ReadData2[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[21]~252_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~885feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~885feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~885feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \D_mem|mem~885 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~885feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~885 .is_wysiwyg = "true";
defparam \D_mem|mem~885 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \D_mem|mem~629 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~629 .is_wysiwyg = "true";
defparam \D_mem|mem~629 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
fiftyfivenm_lcell_comb \D_mem|mem~1451 (
// Equation(s):
// \D_mem|mem~1451_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~885_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~629_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~885_q ),
	.datac(\D_mem|mem~629_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1451_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1451 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \D_mem|mem~757 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~757 .is_wysiwyg = "true";
defparam \D_mem|mem~757 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \D_mem|mem~1013 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1013 .is_wysiwyg = "true";
defparam \D_mem|mem~1013 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
fiftyfivenm_lcell_comb \D_mem|mem~1452 (
// Equation(s):
// \D_mem|mem~1452_combout  = (\D_mem|mem~1451_combout  & (((\D_mem|mem~1013_q ) # (!\ula|Mux29~combout )))) # (!\D_mem|mem~1451_combout  & (\D_mem|mem~757_q  & ((\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~1451_combout ),
	.datab(\D_mem|mem~757_q ),
	.datac(\D_mem|mem~1013_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1452_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1452 .lut_mask = 16'hE4AA;
defparam \D_mem|mem~1452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
fiftyfivenm_lcell_comb \D_mem|mem~853feeder (
// Equation(s):
// \D_mem|mem~853feeder_combout  = \Regfile|ReadData2[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[21]~252_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~853feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~853feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~853feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \D_mem|mem~853 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~853feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~853 .is_wysiwyg = "true";
defparam \D_mem|mem~853 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N5
dffeas \D_mem|mem~981 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~981 .is_wysiwyg = "true";
defparam \D_mem|mem~981 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
fiftyfivenm_lcell_comb \D_mem|mem~725feeder (
// Equation(s):
// \D_mem|mem~725feeder_combout  = \Regfile|ReadData2[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[21]~252_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~725feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~725feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~725feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N5
dffeas \D_mem|mem~725 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~725feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~725 .is_wysiwyg = "true";
defparam \D_mem|mem~725 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N15
dffeas \D_mem|mem~597 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~597 .is_wysiwyg = "true";
defparam \D_mem|mem~597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N14
fiftyfivenm_lcell_comb \D_mem|mem~1446 (
// Equation(s):
// \D_mem|mem~1446_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~725_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~597_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~725_q ),
	.datac(\D_mem|mem~597_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1446_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1446 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
fiftyfivenm_lcell_comb \D_mem|mem~1447 (
// Equation(s):
// \D_mem|mem~1447_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1446_combout  & ((\D_mem|mem~981_q ))) # (!\D_mem|mem~1446_combout  & (\D_mem|mem~853_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1446_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~853_q ),
	.datac(\D_mem|mem~981_q ),
	.datad(\D_mem|mem~1446_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1447_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1447 .lut_mask = 16'hF588;
defparam \D_mem|mem~1447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \D_mem|mem~789 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~789 .is_wysiwyg = "true";
defparam \D_mem|mem~789 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \D_mem|mem~917 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~917 .is_wysiwyg = "true";
defparam \D_mem|mem~917 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N29
dffeas \D_mem|mem~661 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~661 .is_wysiwyg = "true";
defparam \D_mem|mem~661 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \D_mem|mem~533 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~533 .is_wysiwyg = "true";
defparam \D_mem|mem~533 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
fiftyfivenm_lcell_comb \D_mem|mem~1448 (
// Equation(s):
// \D_mem|mem~1448_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~661_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~533_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~661_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~533_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1448_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1448 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
fiftyfivenm_lcell_comb \D_mem|mem~1449 (
// Equation(s):
// \D_mem|mem~1449_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1448_combout  & ((\D_mem|mem~917_q ))) # (!\D_mem|mem~1448_combout  & (\D_mem|mem~789_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1448_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~789_q ),
	.datac(\D_mem|mem~917_q ),
	.datad(\D_mem|mem~1448_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1449_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1449 .lut_mask = 16'hF588;
defparam \D_mem|mem~1449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
fiftyfivenm_lcell_comb \D_mem|mem~1450 (
// Equation(s):
// \D_mem|mem~1450_combout  = (\ula|Mux31~10_combout  & (\ula|Mux30~12_combout )) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~1447_combout )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~1449_combout )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1447_combout ),
	.datad(\D_mem|mem~1449_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1450_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1450 .lut_mask = 16'hD9C8;
defparam \D_mem|mem~1450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N4
fiftyfivenm_lcell_comb \D_mem|mem~1453 (
// Equation(s):
// \D_mem|mem~1453_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1450_combout  & ((\D_mem|mem~1452_combout ))) # (!\D_mem|mem~1450_combout  & (\D_mem|mem~1445_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1450_combout ))))

	.dataa(\D_mem|mem~1445_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~1452_combout ),
	.datad(\D_mem|mem~1450_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1453_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1453 .lut_mask = 16'hF388;
defparam \D_mem|mem~1453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N27
dffeas \D_mem|mem~437 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~437 .is_wysiwyg = "true";
defparam \D_mem|mem~437 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N17
dffeas \D_mem|mem~405 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~405 .is_wysiwyg = "true";
defparam \D_mem|mem~405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N16
fiftyfivenm_lcell_comb \D_mem|mem~1461 (
// Equation(s):
// \D_mem|mem~1461_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~437_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~405_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~437_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~405_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1461_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1461 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
fiftyfivenm_lcell_comb \D_mem|mem~501feeder (
// Equation(s):
// \D_mem|mem~501feeder_combout  = \Regfile|ReadData2[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[21]~252_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~501feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~501feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~501feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N27
dffeas \D_mem|mem~501 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~501feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~501 .is_wysiwyg = "true";
defparam \D_mem|mem~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N19
dffeas \D_mem|mem~469 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~469 .is_wysiwyg = "true";
defparam \D_mem|mem~469 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N18
fiftyfivenm_lcell_comb \D_mem|mem~1462 (
// Equation(s):
// \D_mem|mem~1462_combout  = (\D_mem|mem~1461_combout  & ((\D_mem|mem~501_q ) # ((!\ula|Mux30~12_combout )))) # (!\D_mem|mem~1461_combout  & (((\D_mem|mem~469_q  & \ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~1461_combout ),
	.datab(\D_mem|mem~501_q ),
	.datac(\D_mem|mem~469_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1462_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1462 .lut_mask = 16'hD8AA;
defparam \D_mem|mem~1462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
fiftyfivenm_lcell_comb \D_mem|mem~245feeder (
// Equation(s):
// \D_mem|mem~245feeder_combout  = \Regfile|ReadData2[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[21]~252_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~245feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~245feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~245feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \D_mem|mem~245 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~245 .is_wysiwyg = "true";
defparam \D_mem|mem~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N31
dffeas \D_mem|mem~213 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~213 .is_wysiwyg = "true";
defparam \D_mem|mem~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N3
dffeas \D_mem|mem~181 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~181 .is_wysiwyg = "true";
defparam \D_mem|mem~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N21
dffeas \D_mem|mem~149 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~149 .is_wysiwyg = "true";
defparam \D_mem|mem~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
fiftyfivenm_lcell_comb \D_mem|mem~1454 (
// Equation(s):
// \D_mem|mem~1454_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~181_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~149_q )))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~181_q ),
	.datac(\D_mem|mem~149_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1454_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1454 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N30
fiftyfivenm_lcell_comb \D_mem|mem~1455 (
// Equation(s):
// \D_mem|mem~1455_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1454_combout  & (\D_mem|mem~245_q )) # (!\D_mem|mem~1454_combout  & ((\D_mem|mem~213_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1454_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~245_q ),
	.datac(\D_mem|mem~213_q ),
	.datad(\D_mem|mem~1454_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1455_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1455 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \D_mem|mem~309 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~309 .is_wysiwyg = "true";
defparam \D_mem|mem~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \D_mem|mem~373 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~373 .is_wysiwyg = "true";
defparam \D_mem|mem~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N15
dffeas \D_mem|mem~341 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~341 .is_wysiwyg = "true";
defparam \D_mem|mem~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \D_mem|mem~277 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~277 .is_wysiwyg = "true";
defparam \D_mem|mem~277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
fiftyfivenm_lcell_comb \D_mem|mem~1456 (
// Equation(s):
// \D_mem|mem~1456_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~341_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~277_q  & !\ula|Mux31~10_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~341_q ),
	.datac(\D_mem|mem~277_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1456_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1456 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
fiftyfivenm_lcell_comb \D_mem|mem~1457 (
// Equation(s):
// \D_mem|mem~1457_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1456_combout  & ((\D_mem|mem~373_q ))) # (!\D_mem|mem~1456_combout  & (\D_mem|mem~309_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1456_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~309_q ),
	.datac(\D_mem|mem~373_q ),
	.datad(\D_mem|mem~1456_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1457_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1457 .lut_mask = 16'hF588;
defparam \D_mem|mem~1457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
fiftyfivenm_lcell_comb \D_mem|mem~53feeder (
// Equation(s):
// \D_mem|mem~53feeder_combout  = \Regfile|ReadData2[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[21]~252_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~53feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \D_mem|mem~53 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~53 .is_wysiwyg = "true";
defparam \D_mem|mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
fiftyfivenm_lcell_comb \D_mem|mem~117feeder (
// Equation(s):
// \D_mem|mem~117feeder_combout  = \Regfile|ReadData2[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[21]~252_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~117feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~117feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~117feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N19
dffeas \D_mem|mem~117 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~117 .is_wysiwyg = "true";
defparam \D_mem|mem~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \D_mem|mem~85 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~85 .is_wysiwyg = "true";
defparam \D_mem|mem~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \D_mem|mem~21 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[21]~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~21 .is_wysiwyg = "true";
defparam \D_mem|mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
fiftyfivenm_lcell_comb \D_mem|mem~1458 (
// Equation(s):
// \D_mem|mem~1458_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~85_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~21_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~85_q ),
	.datac(\D_mem|mem~21_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1458_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1458 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
fiftyfivenm_lcell_comb \D_mem|mem~1459 (
// Equation(s):
// \D_mem|mem~1459_combout  = (\D_mem|mem~1458_combout  & (((\D_mem|mem~117_q ) # (!\ula|Mux31~10_combout )))) # (!\D_mem|mem~1458_combout  & (\D_mem|mem~53_q  & ((\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~53_q ),
	.datab(\D_mem|mem~117_q ),
	.datac(\D_mem|mem~1458_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1459_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1459 .lut_mask = 16'hCAF0;
defparam \D_mem|mem~1459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N18
fiftyfivenm_lcell_comb \D_mem|mem~1460 (
// Equation(s):
// \D_mem|mem~1460_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1457_combout ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((!\ula|Mux29~combout  & \D_mem|mem~1459_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~1457_combout ),
	.datac(\ula|Mux29~combout ),
	.datad(\D_mem|mem~1459_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1460_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1460 .lut_mask = 16'hADA8;
defparam \D_mem|mem~1460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N24
fiftyfivenm_lcell_comb \D_mem|mem~1463 (
// Equation(s):
// \D_mem|mem~1463_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1460_combout  & (\D_mem|mem~1462_combout )) # (!\D_mem|mem~1460_combout  & ((\D_mem|mem~1455_combout ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1460_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~1462_combout ),
	.datac(\D_mem|mem~1455_combout ),
	.datad(\D_mem|mem~1460_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1463_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1463 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
fiftyfivenm_lcell_comb \D_mem|ReadData~21 (
// Equation(s):
// \D_mem|ReadData~21_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & (\D_mem|mem~1453_combout )) # (!\ula|Mux27~16_combout  & ((\D_mem|mem~1463_combout )))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1453_combout ),
	.datad(\D_mem|mem~1463_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~21_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~21 .lut_mask = 16'hA280;
defparam \D_mem|ReadData~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N27
dffeas \D_mem|ReadData[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [21]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[21] .is_wysiwyg = "true";
defparam \D_mem|ReadData[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \Regfile|regs[6][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][21] .is_wysiwyg = "true";
defparam \Regfile|regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N31
dffeas \Regfile|regs[7][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][21] .is_wysiwyg = "true";
defparam \Regfile|regs[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \Regfile|regs[5][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][21] .is_wysiwyg = "true";
defparam \Regfile|regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \Regfile|regs[4][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][21] .is_wysiwyg = "true";
defparam \Regfile|regs[4][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~241 (
// Equation(s):
// \Regfile|ReadData1[21]~241_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[5][21]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[4][21]~q )))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[5][21]~q ),
	.datac(\Regfile|regs[4][21]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~241_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~241 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[21]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~242 (
// Equation(s):
// \Regfile|ReadData1[21]~242_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[21]~241_combout  & ((\Regfile|regs[7][21]~q ))) # (!\Regfile|ReadData1[21]~241_combout  & (\Regfile|regs[6][21]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[21]~241_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[6][21]~q ),
	.datac(\Regfile|regs[7][21]~q ),
	.datad(\Regfile|ReadData1[21]~241_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~242_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~242 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[21]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N23
dffeas \Regfile|regs[15][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][21] .is_wysiwyg = "true";
defparam \Regfile|regs[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N17
dffeas \Regfile|regs[13][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][21] .is_wysiwyg = "true";
defparam \Regfile|regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N17
dffeas \Regfile|regs[12][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][21] .is_wysiwyg = "true";
defparam \Regfile|regs[12][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~248 (
// Equation(s):
// \Regfile|ReadData1[21]~248_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[13][21]~q ) # ((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[12][21]~q  & !\Imem|memoria_ROM~15_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[13][21]~q ),
	.datac(\Regfile|regs[12][21]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~248_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~248 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[21]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~249 (
// Equation(s):
// \Regfile|ReadData1[21]~249_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[21]~248_combout  & (\Regfile|regs[15][21]~q )) # (!\Regfile|ReadData1[21]~248_combout  & ((\Regfile|regs[14][21]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[21]~248_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[15][21]~q ),
	.datac(\Regfile|regs[14][21]~q ),
	.datad(\Regfile|ReadData1[21]~248_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~249_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~249 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[21]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N27
dffeas \Regfile|regs[2][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][21] .is_wysiwyg = "true";
defparam \Regfile|regs[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N29
dffeas \Regfile|regs[1][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][21] .is_wysiwyg = "true";
defparam \Regfile|regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
fiftyfivenm_lcell_comb \Regfile|regs[3][21]~feeder (
// Equation(s):
// \Regfile|regs[3][21]~feeder_combout  = \mux_valor_write_data|saida[21]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[21]~11_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[3][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[3][21]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[3][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N17
dffeas \Regfile|regs[3][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][21] .is_wysiwyg = "true";
defparam \Regfile|regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~245 (
// Equation(s):
// \Regfile|ReadData1[21]~245_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][21]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][21]~q ))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(gnd),
	.datac(\Regfile|regs[1][21]~q ),
	.datad(\Regfile|regs[3][21]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~245_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~245 .lut_mask = 16'hFA50;
defparam \Regfile|ReadData1[21]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~246 (
// Equation(s):
// \Regfile|ReadData1[21]~246_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[21]~245_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[2][21]~q )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[2][21]~q ),
	.datad(\Regfile|ReadData1[21]~245_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~246_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~246 .lut_mask = 16'hEC20;
defparam \Regfile|ReadData1[21]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N14
fiftyfivenm_lcell_comb \Regfile|regs[11][21]~feeder (
// Equation(s):
// \Regfile|regs[11][21]~feeder_combout  = \mux_valor_write_data|saida[21]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[21]~11_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[11][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[11][21]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[11][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N15
dffeas \Regfile|regs[11][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[11][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][21] .is_wysiwyg = "true";
defparam \Regfile|regs[11][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N8
fiftyfivenm_lcell_comb \Regfile|regs[9][21]~feeder (
// Equation(s):
// \Regfile|regs[9][21]~feeder_combout  = \mux_valor_write_data|saida[21]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[21]~11_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[9][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[9][21]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[9][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N9
dffeas \Regfile|regs[9][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][21] .is_wysiwyg = "true";
defparam \Regfile|regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N13
dffeas \Regfile|regs[10][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][21] .is_wysiwyg = "true";
defparam \Regfile|regs[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N23
dffeas \Regfile|regs[8][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][21] .is_wysiwyg = "true";
defparam \Regfile|regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~243 (
// Equation(s):
// \Regfile|ReadData1[21]~243_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[10][21]~q ) # ((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[8][21]~q  & !\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[10][21]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[8][21]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~243_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~243 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData1[21]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~244 (
// Equation(s):
// \Regfile|ReadData1[21]~244_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[21]~243_combout  & (\Regfile|regs[11][21]~q )) # (!\Regfile|ReadData1[21]~243_combout  & ((\Regfile|regs[9][21]~q ))))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[21]~243_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[11][21]~q ),
	.datac(\Regfile|regs[9][21]~q ),
	.datad(\Regfile|ReadData1[21]~243_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~244_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~244 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[21]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~247 (
// Equation(s):
// \Regfile|ReadData1[21]~247_combout  = (\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout ) # ((\Regfile|ReadData1[21]~244_combout )))) # (!\Imem|memoria_ROM~9_combout  & (!\Imem|memoria_ROM~4_combout  & (\Regfile|ReadData1[21]~246_combout )))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|ReadData1[21]~246_combout ),
	.datad(\Regfile|ReadData1[21]~244_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~247_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~247 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[21]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~250 (
// Equation(s):
// \Regfile|ReadData1[21]~250_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[21]~247_combout  & ((\Regfile|ReadData1[21]~249_combout ))) # (!\Regfile|ReadData1[21]~247_combout  & (\Regfile|ReadData1[21]~242_combout )))) # 
// (!\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[21]~247_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|ReadData1[21]~242_combout ),
	.datac(\Regfile|ReadData1[21]~249_combout ),
	.datad(\Regfile|ReadData1[21]~247_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~250_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~250 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[21]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N9
dffeas \Regfile|regs[21][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][21] .is_wysiwyg = "true";
defparam \Regfile|regs[21][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \Regfile|regs[17][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][21] .is_wysiwyg = "true";
defparam \Regfile|regs[17][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \Regfile|regs[25][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][21] .is_wysiwyg = "true";
defparam \Regfile|regs[25][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~231 (
// Equation(s):
// \Regfile|ReadData1[21]~231_combout  = (\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout ) # ((\Regfile|regs[25][21]~q )))) # (!\Imem|memoria_ROM~9_combout  & (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[17][21]~q )))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[17][21]~q ),
	.datad(\Regfile|regs[25][21]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~231_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~231 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[21]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \Regfile|regs[29][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][21] .is_wysiwyg = "true";
defparam \Regfile|regs[29][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~232 (
// Equation(s):
// \Regfile|ReadData1[21]~232_combout  = (\Regfile|ReadData1[21]~231_combout  & (((\Regfile|regs[29][21]~q ) # (!\Imem|memoria_ROM~4_combout )))) # (!\Regfile|ReadData1[21]~231_combout  & (\Regfile|regs[21][21]~q  & ((\Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|regs[21][21]~q ),
	.datab(\Regfile|ReadData1[21]~231_combout ),
	.datac(\Regfile|regs[29][21]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~232_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~232 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData1[21]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N17
dffeas \Regfile|regs[24][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][21] .is_wysiwyg = "true";
defparam \Regfile|regs[24][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N23
dffeas \Regfile|regs[20][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][21] .is_wysiwyg = "true";
defparam \Regfile|regs[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N9
dffeas \Regfile|regs[16][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][21] .is_wysiwyg = "true";
defparam \Regfile|regs[16][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~235 (
// Equation(s):
// \Regfile|ReadData1[21]~235_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[20][21]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[16][21]~q  & !\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[20][21]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[16][21]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~235_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~235 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData1[21]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N27
dffeas \Regfile|regs[28][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][21] .is_wysiwyg = "true";
defparam \Regfile|regs[28][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~236 (
// Equation(s):
// \Regfile|ReadData1[21]~236_combout  = (\Regfile|ReadData1[21]~235_combout  & (((\Regfile|regs[28][21]~q ) # (!\Imem|memoria_ROM~9_combout )))) # (!\Regfile|ReadData1[21]~235_combout  & (\Regfile|regs[24][21]~q  & ((\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[24][21]~q ),
	.datab(\Regfile|ReadData1[21]~235_combout ),
	.datac(\Regfile|regs[28][21]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~236_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~236 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData1[21]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N4
fiftyfivenm_lcell_comb \Regfile|regs[26][21]~feeder (
// Equation(s):
// \Regfile|regs[26][21]~feeder_combout  = \mux_valor_write_data|saida[21]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[21]~11_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[26][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[26][21]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[26][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N5
dffeas \Regfile|regs[26][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[26][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][21] .is_wysiwyg = "true";
defparam \Regfile|regs[26][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N9
dffeas \Regfile|regs[18][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][21] .is_wysiwyg = "true";
defparam \Regfile|regs[18][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N30
fiftyfivenm_lcell_comb \Regfile|regs[22][21]~feeder (
// Equation(s):
// \Regfile|regs[22][21]~feeder_combout  = \mux_valor_write_data|saida[21]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[21]~11_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[22][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[22][21]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[22][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N31
dffeas \Regfile|regs[22][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[22][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][21] .is_wysiwyg = "true";
defparam \Regfile|regs[22][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~233 (
// Equation(s):
// \Regfile|ReadData1[21]~233_combout  = (\Imem|memoria_ROM~9_combout  & (\Imem|memoria_ROM~4_combout )) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[22][21]~q ))) # (!\Imem|memoria_ROM~4_combout  & 
// (\Regfile|regs[18][21]~q ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[18][21]~q ),
	.datad(\Regfile|regs[22][21]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~233_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~233 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[21]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N3
dffeas \Regfile|regs[30][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][21] .is_wysiwyg = "true";
defparam \Regfile|regs[30][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~234 (
// Equation(s):
// \Regfile|ReadData1[21]~234_combout  = (\Regfile|ReadData1[21]~233_combout  & (((\Regfile|regs[30][21]~q ) # (!\Imem|memoria_ROM~9_combout )))) # (!\Regfile|ReadData1[21]~233_combout  & (\Regfile|regs[26][21]~q  & ((\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[26][21]~q ),
	.datab(\Regfile|ReadData1[21]~233_combout ),
	.datac(\Regfile|regs[30][21]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~234_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~234 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData1[21]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~237 (
// Equation(s):
// \Regfile|ReadData1[21]~237_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[21]~234_combout ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|ReadData1[21]~236_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[21]~236_combout ),
	.datad(\Regfile|ReadData1[21]~234_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~237_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~237 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[21]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N23
dffeas \Regfile|regs[23][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][21] .is_wysiwyg = "true";
defparam \Regfile|regs[23][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N19
dffeas \Regfile|regs[31][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][21] .is_wysiwyg = "true";
defparam \Regfile|regs[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \Regfile|regs[19][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][21] .is_wysiwyg = "true";
defparam \Regfile|regs[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N23
dffeas \Regfile|regs[27][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][21] .is_wysiwyg = "true";
defparam \Regfile|regs[27][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~238 (
// Equation(s):
// \Regfile|ReadData1[21]~238_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[27][21]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[19][21]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[19][21]~q ),
	.datad(\Regfile|regs[27][21]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~238_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~238 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[21]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~239 (
// Equation(s):
// \Regfile|ReadData1[21]~239_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[21]~238_combout  & ((\Regfile|regs[31][21]~q ))) # (!\Regfile|ReadData1[21]~238_combout  & (\Regfile|regs[23][21]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[21]~238_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[23][21]~q ),
	.datac(\Regfile|regs[31][21]~q ),
	.datad(\Regfile|ReadData1[21]~238_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~239_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~239 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[21]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~240 (
// Equation(s):
// \Regfile|ReadData1[21]~240_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[21]~237_combout  & ((\Regfile|ReadData1[21]~239_combout ))) # (!\Regfile|ReadData1[21]~237_combout  & (\Regfile|ReadData1[21]~232_combout )))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[21]~237_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[21]~232_combout ),
	.datac(\Regfile|ReadData1[21]~237_combout ),
	.datad(\Regfile|ReadData1[21]~239_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~240_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~240 .lut_mask = 16'hF858;
defparam \Regfile|ReadData1[21]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~251 (
// Equation(s):
// \Regfile|ReadData1[21]~251_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[21]~240_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[21]~250_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[21]~250_combout ),
	.datad(\Regfile|ReadData1[21]~240_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~251_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~251 .lut_mask = 16'h5410;
defparam \Regfile|ReadData1[21]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \Regfile|regs[25][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][20] .is_wysiwyg = "true";
defparam \Regfile|regs[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N3
dffeas \Regfile|regs[29][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][20] .is_wysiwyg = "true";
defparam \Regfile|regs[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N17
dffeas \Regfile|regs[17][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][20] .is_wysiwyg = "true";
defparam \Regfile|regs[17][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \Regfile|regs[21][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][20] .is_wysiwyg = "true";
defparam \Regfile|regs[21][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~252 (
// Equation(s):
// \Regfile|ReadData1[20]~252_combout  = (\Imem|memoria_ROM~9_combout  & (\Imem|memoria_ROM~4_combout )) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[21][20]~q ))) # (!\Imem|memoria_ROM~4_combout  & 
// (\Regfile|regs[17][20]~q ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[17][20]~q ),
	.datad(\Regfile|regs[21][20]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~252_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~252 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[20]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~253 (
// Equation(s):
// \Regfile|ReadData1[20]~253_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[20]~252_combout  & ((\Regfile|regs[29][20]~q ))) # (!\Regfile|ReadData1[20]~252_combout  & (\Regfile|regs[25][20]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[20]~252_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[25][20]~q ),
	.datac(\Regfile|regs[29][20]~q ),
	.datad(\Regfile|ReadData1[20]~252_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~253_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~253 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[20]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N9
dffeas \Regfile|regs[20][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][20] .is_wysiwyg = "true";
defparam \Regfile|regs[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N15
dffeas \Regfile|regs[28][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][20] .is_wysiwyg = "true";
defparam \Regfile|regs[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N11
dffeas \Regfile|regs[24][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][20] .is_wysiwyg = "true";
defparam \Regfile|regs[24][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N17
dffeas \Regfile|regs[16][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][20] .is_wysiwyg = "true";
defparam \Regfile|regs[16][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~256 (
// Equation(s):
// \Regfile|ReadData1[20]~256_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[24][20]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[16][20]~q )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[24][20]~q ),
	.datac(\Regfile|regs[16][20]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~256_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~256 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[20]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~257 (
// Equation(s):
// \Regfile|ReadData1[20]~257_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[20]~256_combout  & ((\Regfile|regs[28][20]~q ))) # (!\Regfile|ReadData1[20]~256_combout  & (\Regfile|regs[20][20]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[20]~256_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[20][20]~q ),
	.datac(\Regfile|regs[28][20]~q ),
	.datad(\Regfile|ReadData1[20]~256_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~257_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~257 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[20]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \Regfile|regs[22][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][20] .is_wysiwyg = "true";
defparam \Regfile|regs[22][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N29
dffeas \Regfile|regs[30][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][20] .is_wysiwyg = "true";
defparam \Regfile|regs[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N27
dffeas \Regfile|regs[26][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][20] .is_wysiwyg = "true";
defparam \Regfile|regs[26][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N19
dffeas \Regfile|regs[18][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][20] .is_wysiwyg = "true";
defparam \Regfile|regs[18][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~254 (
// Equation(s):
// \Regfile|ReadData1[20]~254_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[26][20]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[18][20]~q )))))

	.dataa(\Regfile|regs[26][20]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[18][20]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~254_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~254 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData1[20]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~255 (
// Equation(s):
// \Regfile|ReadData1[20]~255_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[20]~254_combout  & ((\Regfile|regs[30][20]~q ))) # (!\Regfile|ReadData1[20]~254_combout  & (\Regfile|regs[22][20]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[20]~254_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[22][20]~q ),
	.datac(\Regfile|regs[30][20]~q ),
	.datad(\Regfile|ReadData1[20]~254_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~255_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~255 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[20]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~258 (
// Equation(s):
// \Regfile|ReadData1[20]~258_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout ) # (\Regfile|ReadData1[20]~255_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|ReadData1[20]~257_combout  & (!\Imem|memoria_ROM~13_combout 
// )))

	.dataa(\Regfile|ReadData1[20]~257_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Regfile|ReadData1[20]~255_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~258_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~258 .lut_mask = 16'hCEC2;
defparam \Regfile|ReadData1[20]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N5
dffeas \Regfile|regs[27][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][20] .is_wysiwyg = "true";
defparam \Regfile|regs[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N3
dffeas \Regfile|regs[23][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][20] .is_wysiwyg = "true";
defparam \Regfile|regs[23][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \Regfile|regs[19][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][20] .is_wysiwyg = "true";
defparam \Regfile|regs[19][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~259 (
// Equation(s):
// \Regfile|ReadData1[20]~259_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[23][20]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[19][20]~q  & !\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[23][20]~q ),
	.datac(\Regfile|regs[19][20]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~259_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~259 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[20]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~260 (
// Equation(s):
// \Regfile|ReadData1[20]~260_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[20]~259_combout  & ((\Regfile|regs[31][20]~q ))) # (!\Regfile|ReadData1[20]~259_combout  & (\Regfile|regs[27][20]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[20]~259_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[27][20]~q ),
	.datac(\Regfile|regs[31][20]~q ),
	.datad(\Regfile|ReadData1[20]~259_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~260_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~260 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[20]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~261 (
// Equation(s):
// \Regfile|ReadData1[20]~261_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[20]~258_combout  & ((\Regfile|ReadData1[20]~260_combout ))) # (!\Regfile|ReadData1[20]~258_combout  & (\Regfile|ReadData1[20]~253_combout )))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[20]~258_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[20]~253_combout ),
	.datac(\Regfile|ReadData1[20]~258_combout ),
	.datad(\Regfile|ReadData1[20]~260_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~261_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~261 .lut_mask = 16'hF858;
defparam \Regfile|ReadData1[20]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N30
fiftyfivenm_lcell_comb \Regfile|regs[9][20]~feeder (
// Equation(s):
// \Regfile|regs[9][20]~feeder_combout  = \mux_valor_write_data|saida[20]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[20]~12_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[9][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[9][20]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[9][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N31
dffeas \Regfile|regs[9][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[9][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][20] .is_wysiwyg = "true";
defparam \Regfile|regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N4
fiftyfivenm_lcell_comb \Regfile|regs[11][20]~feeder (
// Equation(s):
// \Regfile|regs[11][20]~feeder_combout  = \mux_valor_write_data|saida[20]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[20]~12_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[11][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[11][20]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[11][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N5
dffeas \Regfile|regs[11][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[11][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][20] .is_wysiwyg = "true";
defparam \Regfile|regs[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N17
dffeas \Regfile|regs[10][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][20] .is_wysiwyg = "true";
defparam \Regfile|regs[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N15
dffeas \Regfile|regs[8][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][20] .is_wysiwyg = "true";
defparam \Regfile|regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~262 (
// Equation(s):
// \Regfile|ReadData1[20]~262_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[10][20]~q ) # ((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[8][20]~q  & !\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[10][20]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[8][20]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~262_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~262 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData1[20]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~263 (
// Equation(s):
// \Regfile|ReadData1[20]~263_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[20]~262_combout  & ((\Regfile|regs[11][20]~q ))) # (!\Regfile|ReadData1[20]~262_combout  & (\Regfile|regs[9][20]~q )))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[20]~262_combout ))))

	.dataa(\Regfile|regs[9][20]~q ),
	.datab(\Regfile|regs[11][20]~q ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Regfile|ReadData1[20]~262_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~263_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~263 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[20]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
fiftyfivenm_lcell_comb \Regfile|regs[15][20]~feeder (
// Equation(s):
// \Regfile|regs[15][20]~feeder_combout  = \mux_valor_write_data|saida[20]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[20]~12_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[15][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[15][20]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[15][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \Regfile|regs[15][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[15][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][20] .is_wysiwyg = "true";
defparam \Regfile|regs[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N1
dffeas \Regfile|regs[13][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][20] .is_wysiwyg = "true";
defparam \Regfile|regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N9
dffeas \Regfile|regs[12][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][20] .is_wysiwyg = "true";
defparam \Regfile|regs[12][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~269 (
// Equation(s):
// \Regfile|ReadData1[20]~269_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[13][20]~q ) # ((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[12][20]~q  & !\Imem|memoria_ROM~15_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[13][20]~q ),
	.datac(\Regfile|regs[12][20]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~269_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~269 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[20]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N27
dffeas \Regfile|regs[14][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][20] .is_wysiwyg = "true";
defparam \Regfile|regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~270 (
// Equation(s):
// \Regfile|ReadData1[20]~270_combout  = (\Regfile|ReadData1[20]~269_combout  & ((\Regfile|regs[15][20]~q ) # ((!\Imem|memoria_ROM~15_combout )))) # (!\Regfile|ReadData1[20]~269_combout  & (((\Regfile|regs[14][20]~q  & \Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[15][20]~q ),
	.datab(\Regfile|ReadData1[20]~269_combout ),
	.datac(\Regfile|regs[14][20]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~270_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~270 .lut_mask = 16'hB8CC;
defparam \Regfile|ReadData1[20]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N15
dffeas \Regfile|regs[2][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][20] .is_wysiwyg = "true";
defparam \Regfile|regs[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
fiftyfivenm_lcell_comb \Regfile|regs[3][20]~feeder (
// Equation(s):
// \Regfile|regs[3][20]~feeder_combout  = \mux_valor_write_data|saida[20]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[20]~12_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[3][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[3][20]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[3][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N23
dffeas \Regfile|regs[3][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][20] .is_wysiwyg = "true";
defparam \Regfile|regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N21
dffeas \Regfile|regs[1][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][20] .is_wysiwyg = "true";
defparam \Regfile|regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~266 (
// Equation(s):
// \Regfile|ReadData1[20]~266_combout  = (\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & (\Regfile|regs[3][20]~q )) # (!\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[1][20]~q )))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[3][20]~q ),
	.datac(\Regfile|regs[1][20]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~266_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~266 .lut_mask = 16'hD800;
defparam \Regfile|ReadData1[20]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~267 (
// Equation(s):
// \Regfile|ReadData1[20]~267_combout  = (\Regfile|ReadData1[20]~266_combout ) # ((\Imem|memoria_ROM~15_combout  & (!\Imem|memoria_ROM~13_combout  & \Regfile|regs[2][20]~q )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[2][20]~q ),
	.datad(\Regfile|ReadData1[20]~266_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~267_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~267 .lut_mask = 16'hFF20;
defparam \Regfile|ReadData1[20]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N27
dffeas \Regfile|regs[6][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][20] .is_wysiwyg = "true";
defparam \Regfile|regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \Regfile|regs[7][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][20] .is_wysiwyg = "true";
defparam \Regfile|regs[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \Regfile|regs[4][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][20] .is_wysiwyg = "true";
defparam \Regfile|regs[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N11
dffeas \Regfile|regs[5][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][20] .is_wysiwyg = "true";
defparam \Regfile|regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~264 (
// Equation(s):
// \Regfile|ReadData1[20]~264_combout  = (\Imem|memoria_ROM~15_combout  & (\Imem|memoria_ROM~13_combout )) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][20]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[4][20]~q ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[4][20]~q ),
	.datad(\Regfile|regs[5][20]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~264_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~264 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[20]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~265 (
// Equation(s):
// \Regfile|ReadData1[20]~265_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[20]~264_combout  & ((\Regfile|regs[7][20]~q ))) # (!\Regfile|ReadData1[20]~264_combout  & (\Regfile|regs[6][20]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[20]~264_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[6][20]~q ),
	.datac(\Regfile|regs[7][20]~q ),
	.datad(\Regfile|ReadData1[20]~264_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~265_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~265 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[20]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~268 (
// Equation(s):
// \Regfile|ReadData1[20]~268_combout  = (\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout ) # ((\Regfile|ReadData1[20]~265_combout )))) # (!\Imem|memoria_ROM~4_combout  & (!\Imem|memoria_ROM~9_combout  & (\Regfile|ReadData1[20]~267_combout )))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[20]~267_combout ),
	.datad(\Regfile|ReadData1[20]~265_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~268_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~268 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[20]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~271 (
// Equation(s):
// \Regfile|ReadData1[20]~271_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[20]~268_combout  & ((\Regfile|ReadData1[20]~270_combout ))) # (!\Regfile|ReadData1[20]~268_combout  & (\Regfile|ReadData1[20]~263_combout )))) # 
// (!\Imem|memoria_ROM~9_combout  & (((\Regfile|ReadData1[20]~268_combout ))))

	.dataa(\Regfile|ReadData1[20]~263_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[20]~270_combout ),
	.datad(\Regfile|ReadData1[20]~268_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~271_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~271 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[20]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~272 (
// Equation(s):
// \Regfile|ReadData1[20]~272_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[20]~261_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[20]~271_combout )))))

	.dataa(\Regfile|ReadData1[20]~261_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Imem|memoria_ROM~20_combout ),
	.datad(\Regfile|ReadData1[20]~271_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~272_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~272 .lut_mask = 16'h2320;
defparam \Regfile|ReadData1[20]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \Regfile|regs[17][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][19] .is_wysiwyg = "true";
defparam \Regfile|regs[17][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N31
dffeas \Regfile|regs[25][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][19] .is_wysiwyg = "true";
defparam \Regfile|regs[25][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~284 (
// Equation(s):
// \Regfile|ReadData2[19]~284_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[25][19]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[17][19]~q ))))

	.dataa(\Regfile|regs[17][19]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[25][19]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~284_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~284 .lut_mask = 16'hFC22;
defparam \Regfile|ReadData2[19]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N27
dffeas \Regfile|regs[29][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][19] .is_wysiwyg = "true";
defparam \Regfile|regs[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N13
dffeas \Regfile|regs[21][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][19] .is_wysiwyg = "true";
defparam \Regfile|regs[21][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~285 (
// Equation(s):
// \Regfile|ReadData2[19]~285_combout  = (\Regfile|ReadData2[19]~284_combout  & ((\Regfile|regs[29][19]~q ) # ((!\Imem|memoria_ROM~44_combout )))) # (!\Regfile|ReadData2[19]~284_combout  & (((\Regfile|regs[21][19]~q  & \Imem|memoria_ROM~44_combout ))))

	.dataa(\Regfile|ReadData2[19]~284_combout ),
	.datab(\Regfile|regs[29][19]~q ),
	.datac(\Regfile|regs[21][19]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~285_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~285 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[19]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \Regfile|regs[31][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][19] .is_wysiwyg = "true";
defparam \Regfile|regs[31][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N25
dffeas \Regfile|regs[23][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][19] .is_wysiwyg = "true";
defparam \Regfile|regs[23][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \Regfile|regs[19][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][19] .is_wysiwyg = "true";
defparam \Regfile|regs[19][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N7
dffeas \Regfile|regs[27][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][19] .is_wysiwyg = "true";
defparam \Regfile|regs[27][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~291 (
// Equation(s):
// \Regfile|ReadData2[19]~291_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[27][19]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[19][19]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[19][19]~q ),
	.datac(\Regfile|regs[27][19]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~291_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~291 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[19]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~292 (
// Equation(s):
// \Regfile|ReadData2[19]~292_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[19]~291_combout  & (\Regfile|regs[31][19]~q )) # (!\Regfile|ReadData2[19]~291_combout  & ((\Regfile|regs[23][19]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[19]~291_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[31][19]~q ),
	.datac(\Regfile|regs[23][19]~q ),
	.datad(\Regfile|ReadData2[19]~291_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~292_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~292 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[19]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N1
dffeas \Regfile|regs[16][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][19] .is_wysiwyg = "true";
defparam \Regfile|regs[16][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N31
dffeas \Regfile|regs[20][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][19] .is_wysiwyg = "true";
defparam \Regfile|regs[20][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~288 (
// Equation(s):
// \Regfile|ReadData2[19]~288_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[20][19]~q ) # (\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[16][19]~q  & ((!\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[16][19]~q ),
	.datac(\Regfile|regs[20][19]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~288_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~288 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[19]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N23
dffeas \Regfile|regs[28][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][19] .is_wysiwyg = "true";
defparam \Regfile|regs[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N25
dffeas \Regfile|regs[24][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][19] .is_wysiwyg = "true";
defparam \Regfile|regs[24][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~289 (
// Equation(s):
// \Regfile|ReadData2[19]~289_combout  = (\Regfile|ReadData2[19]~288_combout  & ((\Regfile|regs[28][19]~q ) # ((!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[19]~288_combout  & (((\Regfile|regs[24][19]~q  & \Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|ReadData2[19]~288_combout ),
	.datab(\Regfile|regs[28][19]~q ),
	.datac(\Regfile|regs[24][19]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~289_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~289 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[19]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N5
dffeas \Regfile|regs[30][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][19] .is_wysiwyg = "true";
defparam \Regfile|regs[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N15
dffeas \Regfile|regs[22][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][19] .is_wysiwyg = "true";
defparam \Regfile|regs[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N13
dffeas \Regfile|regs[18][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][19] .is_wysiwyg = "true";
defparam \Regfile|regs[18][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~286 (
// Equation(s):
// \Regfile|ReadData2[19]~286_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & (\Regfile|regs[22][19]~q )) # (!\Imem|memoria_ROM~44_combout  & 
// ((\Regfile|regs[18][19]~q )))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[22][19]~q ),
	.datac(\Regfile|regs[18][19]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~286_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~286 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[19]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N9
dffeas \Regfile|regs[26][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][19] .is_wysiwyg = "true";
defparam \Regfile|regs[26][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~287 (
// Equation(s):
// \Regfile|ReadData2[19]~287_combout  = (\Regfile|ReadData2[19]~286_combout  & ((\Regfile|regs[30][19]~q ) # ((!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[19]~286_combout  & (((\Regfile|regs[26][19]~q  & \Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[30][19]~q ),
	.datab(\Regfile|ReadData2[19]~286_combout ),
	.datac(\Regfile|regs[26][19]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~287_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~287 .lut_mask = 16'hB8CC;
defparam \Regfile|ReadData2[19]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~290 (
// Equation(s):
// \Regfile|ReadData2[19]~290_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[19]~287_combout ))) # (!\Imem|memoria_ROM~35_combout  & 
// (\Regfile|ReadData2[19]~289_combout ))))

	.dataa(\Regfile|ReadData2[19]~289_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|ReadData2[19]~287_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~290_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~290 .lut_mask = 16'hF2C2;
defparam \Regfile|ReadData2[19]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~293 (
// Equation(s):
// \Regfile|ReadData2[19]~293_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[19]~290_combout  & ((\Regfile|ReadData2[19]~292_combout ))) # (!\Regfile|ReadData2[19]~290_combout  & (\Regfile|ReadData2[19]~285_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[19]~290_combout ))))

	.dataa(\Regfile|ReadData2[19]~285_combout ),
	.datab(\Regfile|ReadData2[19]~292_combout ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[19]~290_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~293_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~293 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData2[19]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \Regfile|regs[15][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][19] .is_wysiwyg = "true";
defparam \Regfile|regs[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N13
dffeas \Regfile|regs[14][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][19] .is_wysiwyg = "true";
defparam \Regfile|regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N23
dffeas \Regfile|regs[12][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][19] .is_wysiwyg = "true";
defparam \Regfile|regs[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N25
dffeas \Regfile|regs[13][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][19] .is_wysiwyg = "true";
defparam \Regfile|regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~281 (
// Equation(s):
// \Regfile|ReadData2[19]~281_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[13][19]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[12][19]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[12][19]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[13][19]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~281_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~281 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[19]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~282 (
// Equation(s):
// \Regfile|ReadData2[19]~282_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[19]~281_combout  & (\Regfile|regs[15][19]~q )) # (!\Regfile|ReadData2[19]~281_combout  & ((\Regfile|regs[14][19]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[19]~281_combout ))))

	.dataa(\Regfile|regs[15][19]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[14][19]~q ),
	.datad(\Regfile|ReadData2[19]~281_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~282_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~282 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[19]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N19
dffeas \Regfile|regs[7][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][19] .is_wysiwyg = "true";
defparam \Regfile|regs[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N23
dffeas \Regfile|regs[4][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][19] .is_wysiwyg = "true";
defparam \Regfile|regs[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N23
dffeas \Regfile|regs[5][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][19] .is_wysiwyg = "true";
defparam \Regfile|regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~274 (
// Equation(s):
// \Regfile|ReadData2[19]~274_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[5][19]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[4][19]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[4][19]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[5][19]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~274_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~274 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[19]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~275 (
// Equation(s):
// \Regfile|ReadData2[19]~275_combout  = (\Regfile|ReadData2[19]~274_combout  & ((\Regfile|regs[7][19]~q ) # ((!\Imem|memoria_ROM~35_combout )))) # (!\Regfile|ReadData2[19]~274_combout  & (((\Regfile|regs[6][19]~q  & \Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[7][19]~q ),
	.datab(\Regfile|regs[6][19]~q ),
	.datac(\Regfile|ReadData2[19]~274_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~275_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~275 .lut_mask = 16'hACF0;
defparam \Regfile|ReadData2[19]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N22
fiftyfivenm_lcell_comb \Regfile|regs[2][19]~feeder (
// Equation(s):
// \Regfile|regs[2][19]~feeder_combout  = \mux_valor_write_data|saida[19]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[19]~13_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[2][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[2][19]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[2][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N23
dffeas \Regfile|regs[2][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][19] .is_wysiwyg = "true";
defparam \Regfile|regs[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N30
fiftyfivenm_lcell_comb \Regfile|regs[1][19]~feeder (
// Equation(s):
// \Regfile|regs[1][19]~feeder_combout  = \mux_valor_write_data|saida[19]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[19]~13_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[1][19]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y2_N31
dffeas \Regfile|regs[1][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][19] .is_wysiwyg = "true";
defparam \Regfile|regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N16
fiftyfivenm_lcell_comb \Regfile|regs[3][19]~feeder (
// Equation(s):
// \Regfile|regs[3][19]~feeder_combout  = \mux_valor_write_data|saida[19]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[19]~13_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[3][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[3][19]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[3][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y2_N17
dffeas \Regfile|regs[3][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[3][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][19] .is_wysiwyg = "true";
defparam \Regfile|regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~278 (
// Equation(s):
// \Regfile|ReadData2[19]~278_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[3][19]~q ))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[1][19]~q ))))

	.dataa(\Regfile|regs[1][19]~q ),
	.datab(\Regfile|regs[3][19]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~278_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~278 .lut_mask = 16'hC0A0;
defparam \Regfile|ReadData2[19]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~279 (
// Equation(s):
// \Regfile|ReadData2[19]~279_combout  = (\Regfile|ReadData2[19]~278_combout ) # ((\Regfile|regs[2][19]~q  & (\Imem|memoria_ROM~35_combout  & !\Imem|memoria_ROM~31_combout )))

	.dataa(\Regfile|regs[2][19]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|ReadData2[19]~278_combout ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~279_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~279 .lut_mask = 16'hF0F8;
defparam \Regfile|ReadData2[19]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N13
dffeas \Regfile|regs[11][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][19] .is_wysiwyg = "true";
defparam \Regfile|regs[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N19
dffeas \Regfile|regs[9][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][19] .is_wysiwyg = "true";
defparam \Regfile|regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N28
fiftyfivenm_lcell_comb \Regfile|regs[10][19]~feeder (
// Equation(s):
// \Regfile|regs[10][19]~feeder_combout  = \mux_valor_write_data|saida[19]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[19]~13_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[10][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[10][19]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[10][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y2_N29
dffeas \Regfile|regs[10][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[10][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][19] .is_wysiwyg = "true";
defparam \Regfile|regs[10][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N10
fiftyfivenm_lcell_comb \Regfile|regs[8][19]~feeder (
// Equation(s):
// \Regfile|regs[8][19]~feeder_combout  = \mux_valor_write_data|saida[19]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[19]~13_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[8][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[8][19]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[8][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y2_N11
dffeas \Regfile|regs[8][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[8][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][19] .is_wysiwyg = "true";
defparam \Regfile|regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~276 (
// Equation(s):
// \Regfile|ReadData2[19]~276_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[10][19]~q )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|regs[8][19]~q )))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[10][19]~q ),
	.datac(\Regfile|regs[8][19]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~276_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~276 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[19]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~277 (
// Equation(s):
// \Regfile|ReadData2[19]~277_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[19]~276_combout  & (\Regfile|regs[11][19]~q )) # (!\Regfile|ReadData2[19]~276_combout  & ((\Regfile|regs[9][19]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[19]~276_combout ))))

	.dataa(\Regfile|regs[11][19]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[9][19]~q ),
	.datad(\Regfile|ReadData2[19]~276_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~277_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~277 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[19]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~280 (
// Equation(s):
// \Regfile|ReadData2[19]~280_combout  = (\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout ) # ((\Regfile|ReadData2[19]~277_combout )))) # (!\Imem|memoria_ROM~41_combout  & (!\Imem|memoria_ROM~44_combout  & (\Regfile|ReadData2[19]~279_combout 
// )))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[19]~279_combout ),
	.datad(\Regfile|ReadData2[19]~277_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~280_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~280 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[19]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~283 (
// Equation(s):
// \Regfile|ReadData2[19]~283_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[19]~280_combout  & (\Regfile|ReadData2[19]~282_combout )) # (!\Regfile|ReadData2[19]~280_combout  & ((\Regfile|ReadData2[19]~275_combout ))))) # 
// (!\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[19]~280_combout ))))

	.dataa(\Regfile|ReadData2[19]~282_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[19]~275_combout ),
	.datad(\Regfile|ReadData2[19]~280_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~283_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~283 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[19]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[19]~294 (
// Equation(s):
// \Regfile|ReadData2[19]~294_combout  = (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[19]~293_combout ) # ((\Regfile|ReadData2[0]~20_combout  & \Regfile|ReadData2[19]~283_combout )))) # (!\Imem|memoria_ROM~49_combout  & 
// (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[19]~283_combout ))))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|ReadData2[0]~20_combout ),
	.datac(\Regfile|ReadData2[19]~293_combout ),
	.datad(\Regfile|ReadData2[19]~283_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[19]~294_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[19]~294 .lut_mask = 16'hECA0;
defparam \Regfile|ReadData2[19]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
fiftyfivenm_lcell_comb \D_mem|mem~51feeder (
// Equation(s):
// \D_mem|mem~51feeder_combout  = \Regfile|ReadData2[19]~294_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[19]~294_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~51feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \D_mem|mem~51 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~51 .is_wysiwyg = "true";
defparam \D_mem|mem~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
fiftyfivenm_lcell_comb \D_mem|mem~115feeder (
// Equation(s):
// \D_mem|mem~115feeder_combout  = \Regfile|ReadData2[19]~294_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[19]~294_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~115feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~115feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~115feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \D_mem|mem~115 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~115 .is_wysiwyg = "true";
defparam \D_mem|mem~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \D_mem|mem~83 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~83 .is_wysiwyg = "true";
defparam \D_mem|mem~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \D_mem|mem~19 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~19 .is_wysiwyg = "true";
defparam \D_mem|mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
fiftyfivenm_lcell_comb \D_mem|mem~1418 (
// Equation(s):
// \D_mem|mem~1418_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~83_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~19_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~83_q ),
	.datac(\D_mem|mem~19_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1418_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1418 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
fiftyfivenm_lcell_comb \D_mem|mem~1419 (
// Equation(s):
// \D_mem|mem~1419_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1418_combout  & ((\D_mem|mem~115_q ))) # (!\D_mem|mem~1418_combout  & (\D_mem|mem~51_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1418_combout ))))

	.dataa(\D_mem|mem~51_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~115_q ),
	.datad(\D_mem|mem~1418_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1419_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1419 .lut_mask = 16'hF388;
defparam \D_mem|mem~1419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
fiftyfivenm_lcell_comb \D_mem|mem~307feeder (
// Equation(s):
// \D_mem|mem~307feeder_combout  = \Regfile|ReadData2[19]~294_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[19]~294_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~307feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~307feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~307feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \D_mem|mem~307 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~307feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~307 .is_wysiwyg = "true";
defparam \D_mem|mem~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \D_mem|mem~371 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~371 .is_wysiwyg = "true";
defparam \D_mem|mem~371 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
fiftyfivenm_lcell_comb \D_mem|mem~339feeder (
// Equation(s):
// \D_mem|mem~339feeder_combout  = \Regfile|ReadData2[19]~294_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[19]~294_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~339feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~339feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~339feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \D_mem|mem~339 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~339feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~339 .is_wysiwyg = "true";
defparam \D_mem|mem~339 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \D_mem|mem~275 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~275 .is_wysiwyg = "true";
defparam \D_mem|mem~275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
fiftyfivenm_lcell_comb \D_mem|mem~1416 (
// Equation(s):
// \D_mem|mem~1416_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~339_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~275_q )))))

	.dataa(\D_mem|mem~339_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~275_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1416_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1416 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
fiftyfivenm_lcell_comb \D_mem|mem~1417 (
// Equation(s):
// \D_mem|mem~1417_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1416_combout  & ((\D_mem|mem~371_q ))) # (!\D_mem|mem~1416_combout  & (\D_mem|mem~307_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1416_combout ))))

	.dataa(\D_mem|mem~307_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~371_q ),
	.datad(\D_mem|mem~1416_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1417_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1417 .lut_mask = 16'hF388;
defparam \D_mem|mem~1417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
fiftyfivenm_lcell_comb \D_mem|mem~1420 (
// Equation(s):
// \D_mem|mem~1420_combout  = (\ula|Mux28~combout  & ((\ula|Mux29~combout ) # ((\D_mem|mem~1417_combout )))) # (!\ula|Mux28~combout  & (!\ula|Mux29~combout  & (\D_mem|mem~1419_combout )))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~1419_combout ),
	.datad(\D_mem|mem~1417_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1420_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1420 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \D_mem|mem~499 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[19]~294_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~499 .is_wysiwyg = "true";
defparam \D_mem|mem~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \D_mem|mem~467 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~467 .is_wysiwyg = "true";
defparam \D_mem|mem~467 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
fiftyfivenm_lcell_comb \D_mem|mem~435feeder (
// Equation(s):
// \D_mem|mem~435feeder_combout  = \Regfile|ReadData2[19]~294_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[19]~294_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~435feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~435feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~435feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N13
dffeas \D_mem|mem~435 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~435feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~435 .is_wysiwyg = "true";
defparam \D_mem|mem~435 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N5
dffeas \D_mem|mem~403 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~403 .is_wysiwyg = "true";
defparam \D_mem|mem~403 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
fiftyfivenm_lcell_comb \D_mem|mem~1421 (
// Equation(s):
// \D_mem|mem~1421_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~435_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~403_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~435_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~403_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1421_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1421 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
fiftyfivenm_lcell_comb \D_mem|mem~1422 (
// Equation(s):
// \D_mem|mem~1422_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1421_combout  & (\D_mem|mem~499_q )) # (!\D_mem|mem~1421_combout  & ((\D_mem|mem~467_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1421_combout ))))

	.dataa(\D_mem|mem~499_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~467_q ),
	.datad(\D_mem|mem~1421_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1422_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1422 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
fiftyfivenm_lcell_comb \D_mem|mem~243feeder (
// Equation(s):
// \D_mem|mem~243feeder_combout  = \Regfile|ReadData2[19]~294_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[19]~294_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~243feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~243feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~243feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \D_mem|mem~243 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~243 .is_wysiwyg = "true";
defparam \D_mem|mem~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N3
dffeas \D_mem|mem~211 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~211 .is_wysiwyg = "true";
defparam \D_mem|mem~211 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
fiftyfivenm_lcell_comb \D_mem|mem~179feeder (
// Equation(s):
// \D_mem|mem~179feeder_combout  = \Regfile|ReadData2[19]~294_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[19]~294_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~179feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N27
dffeas \D_mem|mem~179 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~179 .is_wysiwyg = "true";
defparam \D_mem|mem~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N9
dffeas \D_mem|mem~147 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~147 .is_wysiwyg = "true";
defparam \D_mem|mem~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
fiftyfivenm_lcell_comb \D_mem|mem~1414 (
// Equation(s):
// \D_mem|mem~1414_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~179_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~147_q )))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~179_q ),
	.datac(\D_mem|mem~147_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1414_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1414 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N2
fiftyfivenm_lcell_comb \D_mem|mem~1415 (
// Equation(s):
// \D_mem|mem~1415_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1414_combout  & (\D_mem|mem~243_q )) # (!\D_mem|mem~1414_combout  & ((\D_mem|mem~211_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1414_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~243_q ),
	.datac(\D_mem|mem~211_q ),
	.datad(\D_mem|mem~1414_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1415_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1415 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
fiftyfivenm_lcell_comb \D_mem|mem~1423 (
// Equation(s):
// \D_mem|mem~1423_combout  = (\D_mem|mem~1420_combout  & (((\D_mem|mem~1422_combout )) # (!\ula|Mux29~combout ))) # (!\D_mem|mem~1420_combout  & (\ula|Mux29~combout  & ((\D_mem|mem~1415_combout ))))

	.dataa(\D_mem|mem~1420_combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~1422_combout ),
	.datad(\D_mem|mem~1415_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1423_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1423 .lut_mask = 16'hE6A2;
defparam \D_mem|mem~1423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N21
dffeas \D_mem|mem~883 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~883 .is_wysiwyg = "true";
defparam \D_mem|mem~883 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \D_mem|mem~627 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~627 .is_wysiwyg = "true";
defparam \D_mem|mem~627 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
fiftyfivenm_lcell_comb \D_mem|mem~1411 (
// Equation(s):
// \D_mem|mem~1411_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~883_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~627_q )))))

	.dataa(\D_mem|mem~883_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~627_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1411_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1411 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \D_mem|mem~1011 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1011 .is_wysiwyg = "true";
defparam \D_mem|mem~1011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
fiftyfivenm_lcell_comb \D_mem|mem~755feeder (
// Equation(s):
// \D_mem|mem~755feeder_combout  = \Regfile|ReadData2[19]~294_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[19]~294_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~755feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~755feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~755feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \D_mem|mem~755 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~755feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~755 .is_wysiwyg = "true";
defparam \D_mem|mem~755 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
fiftyfivenm_lcell_comb \D_mem|mem~1412 (
// Equation(s):
// \D_mem|mem~1412_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1411_combout  & (\D_mem|mem~1011_q )) # (!\D_mem|mem~1411_combout  & ((\D_mem|mem~755_q ))))) # (!\ula|Mux29~combout  & (\D_mem|mem~1411_combout ))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~1411_combout ),
	.datac(\D_mem|mem~1011_q ),
	.datad(\D_mem|mem~755_q ),
	.cin(gnd),
	.combout(\D_mem|mem~1412_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1412 .lut_mask = 16'hE6C4;
defparam \D_mem|mem~1412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
fiftyfivenm_lcell_comb \D_mem|mem~947feeder (
// Equation(s):
// \D_mem|mem~947feeder_combout  = \Regfile|ReadData2[19]~294_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[19]~294_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~947feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~947feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~947feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N17
dffeas \D_mem|mem~947 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~947feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~947 .is_wysiwyg = "true";
defparam \D_mem|mem~947 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \D_mem|mem~691 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~691 .is_wysiwyg = "true";
defparam \D_mem|mem~691 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
fiftyfivenm_lcell_comb \D_mem|mem~819feeder (
// Equation(s):
// \D_mem|mem~819feeder_combout  = \Regfile|ReadData2[19]~294_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[19]~294_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~819feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~819feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~819feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \D_mem|mem~819 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~819feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~819 .is_wysiwyg = "true";
defparam \D_mem|mem~819 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \D_mem|mem~563 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~563 .is_wysiwyg = "true";
defparam \D_mem|mem~563 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
fiftyfivenm_lcell_comb \D_mem|mem~1404 (
// Equation(s):
// \D_mem|mem~1404_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~819_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~563_q  & !\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~819_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~563_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1404_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1404 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
fiftyfivenm_lcell_comb \D_mem|mem~1405 (
// Equation(s):
// \D_mem|mem~1405_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1404_combout  & (\D_mem|mem~947_q )) # (!\D_mem|mem~1404_combout  & ((\D_mem|mem~691_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1404_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~947_q ),
	.datac(\D_mem|mem~691_q ),
	.datad(\D_mem|mem~1404_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1405_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1405 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N1
dffeas \D_mem|mem~851 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~851 .is_wysiwyg = "true";
defparam \D_mem|mem~851 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N23
dffeas \D_mem|mem~979 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~979 .is_wysiwyg = "true";
defparam \D_mem|mem~979 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N17
dffeas \D_mem|mem~723 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~723 .is_wysiwyg = "true";
defparam \D_mem|mem~723 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N3
dffeas \D_mem|mem~595 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~595 .is_wysiwyg = "true";
defparam \D_mem|mem~595 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
fiftyfivenm_lcell_comb \D_mem|mem~1406 (
// Equation(s):
// \D_mem|mem~1406_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~723_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~595_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~723_q ),
	.datac(\D_mem|mem~595_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1406_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1406 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
fiftyfivenm_lcell_comb \D_mem|mem~1407 (
// Equation(s):
// \D_mem|mem~1407_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1406_combout  & ((\D_mem|mem~979_q ))) # (!\D_mem|mem~1406_combout  & (\D_mem|mem~851_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1406_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~851_q ),
	.datac(\D_mem|mem~979_q ),
	.datad(\D_mem|mem~1406_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1407_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1407 .lut_mask = 16'hF588;
defparam \D_mem|mem~1407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \D_mem|mem~787 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~787 .is_wysiwyg = "true";
defparam \D_mem|mem~787 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \D_mem|mem~915 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~915 .is_wysiwyg = "true";
defparam \D_mem|mem~915 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N7
dffeas \D_mem|mem~659 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~659 .is_wysiwyg = "true";
defparam \D_mem|mem~659 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \D_mem|mem~531 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[19]~294_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~531 .is_wysiwyg = "true";
defparam \D_mem|mem~531 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
fiftyfivenm_lcell_comb \D_mem|mem~1408 (
// Equation(s):
// \D_mem|mem~1408_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~659_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~531_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~659_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~531_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1408_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1408 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
fiftyfivenm_lcell_comb \D_mem|mem~1409 (
// Equation(s):
// \D_mem|mem~1409_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1408_combout  & ((\D_mem|mem~915_q ))) # (!\D_mem|mem~1408_combout  & (\D_mem|mem~787_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1408_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~787_q ),
	.datac(\D_mem|mem~915_q ),
	.datad(\D_mem|mem~1408_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1409_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1409 .lut_mask = 16'hF588;
defparam \D_mem|mem~1409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
fiftyfivenm_lcell_comb \D_mem|mem~1410 (
// Equation(s):
// \D_mem|mem~1410_combout  = (\ula|Mux31~10_combout  & (\ula|Mux30~12_combout )) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~1407_combout )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~1409_combout )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1407_combout ),
	.datad(\D_mem|mem~1409_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1410_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1410 .lut_mask = 16'hD9C8;
defparam \D_mem|mem~1410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
fiftyfivenm_lcell_comb \D_mem|mem~1413 (
// Equation(s):
// \D_mem|mem~1413_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1410_combout  & (\D_mem|mem~1412_combout )) # (!\D_mem|mem~1410_combout  & ((\D_mem|mem~1405_combout ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1410_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~1412_combout ),
	.datac(\D_mem|mem~1405_combout ),
	.datad(\D_mem|mem~1410_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1413_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1413 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N20
fiftyfivenm_lcell_comb \D_mem|ReadData~19 (
// Equation(s):
// \D_mem|ReadData~19_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1413_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1423_combout ))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1423_combout ),
	.datad(\D_mem|mem~1413_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~19_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~19 .lut_mask = 16'hA820;
defparam \D_mem|ReadData~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N21
dffeas \D_mem|ReadData[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [19]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[19] .is_wysiwyg = "true";
defparam \D_mem|ReadData[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~13 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~13_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[19]~294_combout )))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(gnd),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[19]~294_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~13 .lut_mask = 16'hAFA0;
defparam \mux_in_2_ALU|saida[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N9
dffeas \Regfile|regs[17][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][18] .is_wysiwyg = "true";
defparam \Regfile|regs[17][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N17
dffeas \Regfile|regs[21][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][18] .is_wysiwyg = "true";
defparam \Regfile|regs[21][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~305 (
// Equation(s):
// \Regfile|ReadData2[18]~305_combout  = (\Imem|memoria_ROM~41_combout  & (\Imem|memoria_ROM~44_combout )) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[21][18]~q ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|regs[17][18]~q ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[17][18]~q ),
	.datad(\Regfile|regs[21][18]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~305_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~305 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[18]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N1
dffeas \Regfile|regs[25][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][18] .is_wysiwyg = "true";
defparam \Regfile|regs[25][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~306 (
// Equation(s):
// \Regfile|ReadData2[18]~306_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[18]~305_combout  & (\Regfile|regs[29][18]~q )) # (!\Regfile|ReadData2[18]~305_combout  & ((\Regfile|regs[25][18]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|ReadData2[18]~305_combout ))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|ReadData2[18]~305_combout ),
	.datac(\Regfile|regs[29][18]~q ),
	.datad(\Regfile|regs[25][18]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~306_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~306 .lut_mask = 16'hE6C4;
defparam \Regfile|ReadData2[18]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N25
dffeas \Regfile|regs[27][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][18] .is_wysiwyg = "true";
defparam \Regfile|regs[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N11
dffeas \Regfile|regs[31][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][18] .is_wysiwyg = "true";
defparam \Regfile|regs[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N15
dffeas \Regfile|regs[23][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][18] .is_wysiwyg = "true";
defparam \Regfile|regs[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N25
dffeas \Regfile|regs[19][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][18] .is_wysiwyg = "true";
defparam \Regfile|regs[19][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~312 (
// Equation(s):
// \Regfile|ReadData2[18]~312_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[23][18]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[19][18]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[23][18]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[19][18]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~312_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~312 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData2[18]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~313 (
// Equation(s):
// \Regfile|ReadData2[18]~313_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[18]~312_combout  & ((\Regfile|regs[31][18]~q ))) # (!\Regfile|ReadData2[18]~312_combout  & (\Regfile|regs[27][18]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[18]~312_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[27][18]~q ),
	.datac(\Regfile|regs[31][18]~q ),
	.datad(\Regfile|ReadData2[18]~312_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~313_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~313 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[18]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N1
dffeas \Regfile|regs[20][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][18] .is_wysiwyg = "true";
defparam \Regfile|regs[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N11
dffeas \Regfile|regs[24][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][18] .is_wysiwyg = "true";
defparam \Regfile|regs[24][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N9
dffeas \Regfile|regs[16][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][18] .is_wysiwyg = "true";
defparam \Regfile|regs[16][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~309 (
// Equation(s):
// \Regfile|ReadData2[18]~309_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[24][18]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[16][18]~q )))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[24][18]~q ),
	.datac(\Regfile|regs[16][18]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~309_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~309 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[18]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N7
dffeas \Regfile|regs[28][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][18] .is_wysiwyg = "true";
defparam \Regfile|regs[28][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~310 (
// Equation(s):
// \Regfile|ReadData2[18]~310_combout  = (\Regfile|ReadData2[18]~309_combout  & (((\Regfile|regs[28][18]~q ) # (!\Imem|memoria_ROM~44_combout )))) # (!\Regfile|ReadData2[18]~309_combout  & (\Regfile|regs[20][18]~q  & ((\Imem|memoria_ROM~44_combout ))))

	.dataa(\Regfile|regs[20][18]~q ),
	.datab(\Regfile|ReadData2[18]~309_combout ),
	.datac(\Regfile|regs[28][18]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~310_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~310 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData2[18]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N9
dffeas \Regfile|regs[22][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][18] .is_wysiwyg = "true";
defparam \Regfile|regs[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N15
dffeas \Regfile|regs[26][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][18] .is_wysiwyg = "true";
defparam \Regfile|regs[26][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N5
dffeas \Regfile|regs[18][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][18] .is_wysiwyg = "true";
defparam \Regfile|regs[18][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~307 (
// Equation(s):
// \Regfile|ReadData2[18]~307_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[26][18]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[18][18]~q )))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[26][18]~q ),
	.datac(\Regfile|regs[18][18]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~307_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~307 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[18]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N27
dffeas \Regfile|regs[30][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][18] .is_wysiwyg = "true";
defparam \Regfile|regs[30][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~308 (
// Equation(s):
// \Regfile|ReadData2[18]~308_combout  = (\Regfile|ReadData2[18]~307_combout  & (((\Regfile|regs[30][18]~q ) # (!\Imem|memoria_ROM~44_combout )))) # (!\Regfile|ReadData2[18]~307_combout  & (\Regfile|regs[22][18]~q  & ((\Imem|memoria_ROM~44_combout ))))

	.dataa(\Regfile|regs[22][18]~q ),
	.datab(\Regfile|ReadData2[18]~307_combout ),
	.datac(\Regfile|regs[30][18]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~308_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~308 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData2[18]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~311 (
// Equation(s):
// \Regfile|ReadData2[18]~311_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout ) # (\Regfile|ReadData2[18]~308_combout )))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|ReadData2[18]~310_combout  & (!\Imem|memoria_ROM~31_combout 
// )))

	.dataa(\Regfile|ReadData2[18]~310_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[18]~308_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~311_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~311 .lut_mask = 16'hCEC2;
defparam \Regfile|ReadData2[18]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~314 (
// Equation(s):
// \Regfile|ReadData2[18]~314_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[18]~311_combout  & ((\Regfile|ReadData2[18]~313_combout ))) # (!\Regfile|ReadData2[18]~311_combout  & (\Regfile|ReadData2[18]~306_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[18]~311_combout ))))

	.dataa(\Regfile|ReadData2[18]~306_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[18]~313_combout ),
	.datad(\Regfile|ReadData2[18]~311_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~314_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~314 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[18]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N13
dffeas \Regfile|regs[15][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][18] .is_wysiwyg = "true";
defparam \Regfile|regs[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N25
dffeas \Regfile|regs[14][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][18] .is_wysiwyg = "true";
defparam \Regfile|regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
fiftyfivenm_lcell_comb \Regfile|regs[13][18]~feeder (
// Equation(s):
// \Regfile|regs[13][18]~feeder_combout  = \mux_valor_write_data|saida[18]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[18]~14_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[13][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[13][18]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[13][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N11
dffeas \Regfile|regs[13][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[13][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][18] .is_wysiwyg = "true";
defparam \Regfile|regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N31
dffeas \Regfile|regs[12][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][18] .is_wysiwyg = "true";
defparam \Regfile|regs[12][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~302 (
// Equation(s):
// \Regfile|ReadData2[18]~302_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][18]~q ) # ((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[12][18]~q  & !\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[13][18]~q ),
	.datab(\Regfile|regs[12][18]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~302_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~302 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData2[18]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~303 (
// Equation(s):
// \Regfile|ReadData2[18]~303_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[18]~302_combout  & (\Regfile|regs[15][18]~q )) # (!\Regfile|ReadData2[18]~302_combout  & ((\Regfile|regs[14][18]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[18]~302_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[15][18]~q ),
	.datac(\Regfile|regs[14][18]~q ),
	.datad(\Regfile|ReadData2[18]~302_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~303_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~303 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[18]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N31
dffeas \Regfile|regs[10][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][18] .is_wysiwyg = "true";
defparam \Regfile|regs[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N9
dffeas \Regfile|regs[8][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][18] .is_wysiwyg = "true";
defparam \Regfile|regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~295 (
// Equation(s):
// \Regfile|ReadData2[18]~295_combout  = (\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout )) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[10][18]~q )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|regs[8][18]~q )))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[10][18]~q ),
	.datad(\Regfile|regs[8][18]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~295_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~295 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData2[18]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N7
dffeas \Regfile|regs[11][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][18] .is_wysiwyg = "true";
defparam \Regfile|regs[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N1
dffeas \Regfile|regs[9][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][18] .is_wysiwyg = "true";
defparam \Regfile|regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~296 (
// Equation(s):
// \Regfile|ReadData2[18]~296_combout  = (\Regfile|ReadData2[18]~295_combout  & ((\Regfile|regs[11][18]~q ) # ((!\Imem|memoria_ROM~31_combout )))) # (!\Regfile|ReadData2[18]~295_combout  & (((\Regfile|regs[9][18]~q  & \Imem|memoria_ROM~31_combout ))))

	.dataa(\Regfile|ReadData2[18]~295_combout ),
	.datab(\Regfile|regs[11][18]~q ),
	.datac(\Regfile|regs[9][18]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~296_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~296 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[18]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N7
dffeas \Regfile|regs[2][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][18] .is_wysiwyg = "true";
defparam \Regfile|regs[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas \Regfile|regs[1][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][18] .is_wysiwyg = "true";
defparam \Regfile|regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N28
fiftyfivenm_lcell_comb \Regfile|regs[3][18]~feeder (
// Equation(s):
// \Regfile|regs[3][18]~feeder_combout  = \mux_valor_write_data|saida[18]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[18]~14_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[3][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[3][18]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[3][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N29
dffeas \Regfile|regs[3][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[3][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][18] .is_wysiwyg = "true";
defparam \Regfile|regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~299 (
// Equation(s):
// \Regfile|ReadData2[18]~299_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[3][18]~q ))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[1][18]~q ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[1][18]~q ),
	.datad(\Regfile|regs[3][18]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~299_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~299 .lut_mask = 16'hA820;
defparam \Regfile|ReadData2[18]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~300 (
// Equation(s):
// \Regfile|ReadData2[18]~300_combout  = (\Regfile|ReadData2[18]~299_combout ) # ((\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & \Regfile|regs[2][18]~q )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[2][18]~q ),
	.datad(\Regfile|ReadData2[18]~299_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~300_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~300 .lut_mask = 16'hFF20;
defparam \Regfile|ReadData2[18]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N17
dffeas \Regfile|regs[6][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][18] .is_wysiwyg = "true";
defparam \Regfile|regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N16
fiftyfivenm_lcell_comb \Regfile|regs[7][18]~feeder (
// Equation(s):
// \Regfile|regs[7][18]~feeder_combout  = \mux_valor_write_data|saida[18]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[18]~14_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[7][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[7][18]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[7][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N17
dffeas \Regfile|regs[7][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[7][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][18] .is_wysiwyg = "true";
defparam \Regfile|regs[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N23
dffeas \Regfile|regs[5][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][18] .is_wysiwyg = "true";
defparam \Regfile|regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
fiftyfivenm_lcell_comb \Regfile|regs[4][18]~feeder (
// Equation(s):
// \Regfile|regs[4][18]~feeder_combout  = \mux_valor_write_data|saida[18]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[18]~14_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[4][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[4][18]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[4][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N25
dffeas \Regfile|regs[4][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[4][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][18] .is_wysiwyg = "true";
defparam \Regfile|regs[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~297 (
// Equation(s):
// \Regfile|ReadData2[18]~297_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[5][18]~q ) # ((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[4][18]~q  & !\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[5][18]~q ),
	.datab(\Regfile|regs[4][18]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~297_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~297 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData2[18]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~298 (
// Equation(s):
// \Regfile|ReadData2[18]~298_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[18]~297_combout  & ((\Regfile|regs[7][18]~q ))) # (!\Regfile|ReadData2[18]~297_combout  & (\Regfile|regs[6][18]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[18]~297_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[6][18]~q ),
	.datac(\Regfile|regs[7][18]~q ),
	.datad(\Regfile|ReadData2[18]~297_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~298_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~298 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[18]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~301 (
// Equation(s):
// \Regfile|ReadData2[18]~301_combout  = (\Imem|memoria_ROM~41_combout  & (\Imem|memoria_ROM~44_combout )) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[18]~298_combout ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|ReadData2[18]~300_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[18]~300_combout ),
	.datad(\Regfile|ReadData2[18]~298_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~301_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~301 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[18]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~304 (
// Equation(s):
// \Regfile|ReadData2[18]~304_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[18]~301_combout  & (\Regfile|ReadData2[18]~303_combout )) # (!\Regfile|ReadData2[18]~301_combout  & ((\Regfile|ReadData2[18]~296_combout ))))) # 
// (!\Imem|memoria_ROM~41_combout  & (((\Regfile|ReadData2[18]~301_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|ReadData2[18]~303_combout ),
	.datac(\Regfile|ReadData2[18]~296_combout ),
	.datad(\Regfile|ReadData2[18]~301_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~304_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~304 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[18]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[18]~315 (
// Equation(s):
// \Regfile|ReadData2[18]~315_combout  = (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[18]~314_combout ) # ((\Regfile|ReadData2[0]~20_combout  & \Regfile|ReadData2[18]~304_combout )))) # (!\Imem|memoria_ROM~49_combout  & 
// (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[18]~304_combout ))))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|ReadData2[0]~20_combout ),
	.datac(\Regfile|ReadData2[18]~314_combout ),
	.datad(\Regfile|ReadData2[18]~304_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[18]~315_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[18]~315 .lut_mask = 16'hECA0;
defparam \Regfile|ReadData2[18]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \D_mem|mem~882 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~882 .is_wysiwyg = "true";
defparam \D_mem|mem~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \D_mem|mem~1010 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1010 .is_wysiwyg = "true";
defparam \D_mem|mem~1010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
fiftyfivenm_lcell_comb \D_mem|mem~754feeder (
// Equation(s):
// \D_mem|mem~754feeder_combout  = \Regfile|ReadData2[18]~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[18]~315_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~754feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~754feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~754feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N1
dffeas \D_mem|mem~754 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~754feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~754 .is_wysiwyg = "true";
defparam \D_mem|mem~754 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \D_mem|mem~626 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~626 .is_wysiwyg = "true";
defparam \D_mem|mem~626 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
fiftyfivenm_lcell_comb \D_mem|mem~1391 (
// Equation(s):
// \D_mem|mem~1391_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~754_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~626_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~754_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~626_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1391_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1391 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
fiftyfivenm_lcell_comb \D_mem|mem~1392 (
// Equation(s):
// \D_mem|mem~1392_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1391_combout  & ((\D_mem|mem~1010_q ))) # (!\D_mem|mem~1391_combout  & (\D_mem|mem~882_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1391_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~882_q ),
	.datac(\D_mem|mem~1010_q ),
	.datad(\D_mem|mem~1391_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1392_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1392 .lut_mask = 16'hF588;
defparam \D_mem|mem~1392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
fiftyfivenm_lcell_comb \D_mem|mem~658feeder (
// Equation(s):
// \D_mem|mem~658feeder_combout  = \Regfile|ReadData2[18]~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[18]~315_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~658feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~658feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~658feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N1
dffeas \D_mem|mem~658 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~658feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~658 .is_wysiwyg = "true";
defparam \D_mem|mem~658 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N25
dffeas \D_mem|mem~914 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~914 .is_wysiwyg = "true";
defparam \D_mem|mem~914 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \D_mem|mem~786 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~786 .is_wysiwyg = "true";
defparam \D_mem|mem~786 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N27
dffeas \D_mem|mem~530 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~530 .is_wysiwyg = "true";
defparam \D_mem|mem~530 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
fiftyfivenm_lcell_comb \D_mem|mem~1388 (
// Equation(s):
// \D_mem|mem~1388_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~786_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~530_q )))))

	.dataa(\D_mem|mem~786_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~530_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1388_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1388 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
fiftyfivenm_lcell_comb \D_mem|mem~1389 (
// Equation(s):
// \D_mem|mem~1389_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1388_combout  & ((\D_mem|mem~914_q ))) # (!\D_mem|mem~1388_combout  & (\D_mem|mem~658_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1388_combout ))))

	.dataa(\D_mem|mem~658_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~914_q ),
	.datad(\D_mem|mem~1388_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1389_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1389 .lut_mask = 16'hF388;
defparam \D_mem|mem~1389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N27
dffeas \D_mem|mem~690 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~690 .is_wysiwyg = "true";
defparam \D_mem|mem~690 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N13
dffeas \D_mem|mem~562 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~562 .is_wysiwyg = "true";
defparam \D_mem|mem~562 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
fiftyfivenm_lcell_comb \D_mem|mem~1386 (
// Equation(s):
// \D_mem|mem~1386_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~690_q )) # (!\ula|Mux29~combout  & ((\D_mem|mem~562_q )))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~690_q ),
	.datac(\D_mem|mem~562_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1386_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1386 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N4
fiftyfivenm_lcell_comb \D_mem|mem~818feeder (
// Equation(s):
// \D_mem|mem~818feeder_combout  = \Regfile|ReadData2[18]~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[18]~315_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~818feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~818feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~818feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N5
dffeas \D_mem|mem~818 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~818feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~818 .is_wysiwyg = "true";
defparam \D_mem|mem~818 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N31
dffeas \D_mem|mem~946 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~946 .is_wysiwyg = "true";
defparam \D_mem|mem~946 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N30
fiftyfivenm_lcell_comb \D_mem|mem~1387 (
// Equation(s):
// \D_mem|mem~1387_combout  = (\D_mem|mem~1386_combout  & (((\D_mem|mem~946_q ) # (!\ula|Mux28~combout )))) # (!\D_mem|mem~1386_combout  & (\D_mem|mem~818_q  & ((\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~1386_combout ),
	.datab(\D_mem|mem~818_q ),
	.datac(\D_mem|mem~946_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1387_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1387 .lut_mask = 16'hE4AA;
defparam \D_mem|mem~1387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
fiftyfivenm_lcell_comb \D_mem|mem~1390 (
// Equation(s):
// \D_mem|mem~1390_combout  = (\ula|Mux30~12_combout  & (\ula|Mux31~10_combout )) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & ((\D_mem|mem~1387_combout ))) # (!\ula|Mux31~10_combout  & (\D_mem|mem~1389_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~1389_combout ),
	.datad(\D_mem|mem~1387_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1390_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1390 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \D_mem|mem~978 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~978 .is_wysiwyg = "true";
defparam \D_mem|mem~978 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N1
dffeas \D_mem|mem~722 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~722 .is_wysiwyg = "true";
defparam \D_mem|mem~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N3
dffeas \D_mem|mem~850 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~850 .is_wysiwyg = "true";
defparam \D_mem|mem~850 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N11
dffeas \D_mem|mem~594 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~594 .is_wysiwyg = "true";
defparam \D_mem|mem~594 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
fiftyfivenm_lcell_comb \D_mem|mem~1384 (
// Equation(s):
// \D_mem|mem~1384_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~850_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~594_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~850_q ),
	.datac(\D_mem|mem~594_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1384_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1384 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
fiftyfivenm_lcell_comb \D_mem|mem~1385 (
// Equation(s):
// \D_mem|mem~1385_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1384_combout  & (\D_mem|mem~978_q )) # (!\D_mem|mem~1384_combout  & ((\D_mem|mem~722_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1384_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~978_q ),
	.datac(\D_mem|mem~722_q ),
	.datad(\D_mem|mem~1384_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1385_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1385 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
fiftyfivenm_lcell_comb \D_mem|mem~1393 (
// Equation(s):
// \D_mem|mem~1393_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1390_combout  & (\D_mem|mem~1392_combout )) # (!\D_mem|mem~1390_combout  & ((\D_mem|mem~1385_combout ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1390_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~1392_combout ),
	.datac(\D_mem|mem~1390_combout ),
	.datad(\D_mem|mem~1385_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1393_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1393 .lut_mask = 16'hDAD0;
defparam \D_mem|mem~1393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
fiftyfivenm_lcell_comb \D_mem|mem~178feeder (
// Equation(s):
// \D_mem|mem~178feeder_combout  = \Regfile|ReadData2[18]~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[18]~315_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~178feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~178feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~178feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N5
dffeas \D_mem|mem~178 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~178 .is_wysiwyg = "true";
defparam \D_mem|mem~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N9
dffeas \D_mem|mem~242 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~242 .is_wysiwyg = "true";
defparam \D_mem|mem~242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
fiftyfivenm_lcell_comb \D_mem|mem~146feeder (
// Equation(s):
// \D_mem|mem~146feeder_combout  = \Regfile|ReadData2[18]~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[18]~315_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~146feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~146feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~146feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \D_mem|mem~146 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~146 .is_wysiwyg = "true";
defparam \D_mem|mem~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N0
fiftyfivenm_lcell_comb \D_mem|mem~210feeder (
// Equation(s):
// \D_mem|mem~210feeder_combout  = \Regfile|ReadData2[18]~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[18]~315_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~210feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~210feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~210feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N1
dffeas \D_mem|mem~210 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~210 .is_wysiwyg = "true";
defparam \D_mem|mem~210 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
fiftyfivenm_lcell_comb \D_mem|mem~1396 (
// Equation(s):
// \D_mem|mem~1396_combout  = (\ula|Mux30~12_combout  & (((\D_mem|mem~210_q ) # (\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (\D_mem|mem~146_q  & ((!\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~146_q ),
	.datab(\D_mem|mem~210_q ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1396_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1396 .lut_mask = 16'hF0CA;
defparam \D_mem|mem~1396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
fiftyfivenm_lcell_comb \D_mem|mem~1397 (
// Equation(s):
// \D_mem|mem~1397_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1396_combout  & ((\D_mem|mem~242_q ))) # (!\D_mem|mem~1396_combout  & (\D_mem|mem~178_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1396_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~178_q ),
	.datac(\D_mem|mem~242_q ),
	.datad(\D_mem|mem~1396_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1397_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1397 .lut_mask = 16'hF588;
defparam \D_mem|mem~1397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
fiftyfivenm_lcell_comb \D_mem|mem~114feeder (
// Equation(s):
// \D_mem|mem~114feeder_combout  = \Regfile|ReadData2[18]~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[18]~315_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~114feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~114feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~114feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \D_mem|mem~114 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~114 .is_wysiwyg = "true";
defparam \D_mem|mem~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
fiftyfivenm_lcell_comb \D_mem|mem~82feeder (
// Equation(s):
// \D_mem|mem~82feeder_combout  = \Regfile|ReadData2[18]~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[18]~315_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~82feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \D_mem|mem~82 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~82 .is_wysiwyg = "true";
defparam \D_mem|mem~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
fiftyfivenm_lcell_comb \D_mem|mem~50feeder (
// Equation(s):
// \D_mem|mem~50feeder_combout  = \Regfile|ReadData2[18]~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[18]~315_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~50feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \D_mem|mem~50 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~50 .is_wysiwyg = "true";
defparam \D_mem|mem~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \D_mem|mem~18 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~18 .is_wysiwyg = "true";
defparam \D_mem|mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
fiftyfivenm_lcell_comb \D_mem|mem~1398 (
// Equation(s):
// \D_mem|mem~1398_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~50_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~18_q  & !\ula|Mux30~12_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~50_q ),
	.datac(\D_mem|mem~18_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1398_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1398 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
fiftyfivenm_lcell_comb \D_mem|mem~1399 (
// Equation(s):
// \D_mem|mem~1399_combout  = (\D_mem|mem~1398_combout  & ((\D_mem|mem~114_q ) # ((!\ula|Mux30~12_combout )))) # (!\D_mem|mem~1398_combout  & (((\D_mem|mem~82_q  & \ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~114_q ),
	.datab(\D_mem|mem~82_q ),
	.datac(\D_mem|mem~1398_combout ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1399_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1399 .lut_mask = 16'hACF0;
defparam \D_mem|mem~1399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N16
fiftyfivenm_lcell_comb \D_mem|mem~1400 (
// Equation(s):
// \D_mem|mem~1400_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~1397_combout )) # (!\ula|Mux29~combout  & ((\D_mem|mem~1399_combout )))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~1397_combout ),
	.datac(\ula|Mux29~combout ),
	.datad(\D_mem|mem~1399_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1400_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1400 .lut_mask = 16'hE5E0;
defparam \D_mem|mem~1400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \D_mem|mem~498 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[18]~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~498 .is_wysiwyg = "true";
defparam \D_mem|mem~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N15
dffeas \D_mem|mem~434 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~434 .is_wysiwyg = "true";
defparam \D_mem|mem~434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
fiftyfivenm_lcell_comb \D_mem|mem~466feeder (
// Equation(s):
// \D_mem|mem~466feeder_combout  = \Regfile|ReadData2[18]~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[18]~315_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~466feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~466feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~466feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \D_mem|mem~466 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~466feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~466 .is_wysiwyg = "true";
defparam \D_mem|mem~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N3
dffeas \D_mem|mem~402 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~402 .is_wysiwyg = "true";
defparam \D_mem|mem~402 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
fiftyfivenm_lcell_comb \D_mem|mem~1401 (
// Equation(s):
// \D_mem|mem~1401_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~466_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~402_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~466_q ),
	.datac(\D_mem|mem~402_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1401_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1401 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
fiftyfivenm_lcell_comb \D_mem|mem~1402 (
// Equation(s):
// \D_mem|mem~1402_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1401_combout  & (\D_mem|mem~498_q )) # (!\D_mem|mem~1401_combout  & ((\D_mem|mem~434_q ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1401_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~498_q ),
	.datac(\D_mem|mem~434_q ),
	.datad(\D_mem|mem~1401_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1402_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1402 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N11
dffeas \D_mem|mem~370 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~370 .is_wysiwyg = "true";
defparam \D_mem|mem~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y21_N17
dffeas \D_mem|mem~338 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~338 .is_wysiwyg = "true";
defparam \D_mem|mem~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \D_mem|mem~274 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[18]~315_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~274 .is_wysiwyg = "true";
defparam \D_mem|mem~274 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
fiftyfivenm_lcell_comb \D_mem|mem~306feeder (
// Equation(s):
// \D_mem|mem~306feeder_combout  = \Regfile|ReadData2[18]~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[18]~315_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~306feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~306feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~306feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \D_mem|mem~306 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~306feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~306 .is_wysiwyg = "true";
defparam \D_mem|mem~306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
fiftyfivenm_lcell_comb \D_mem|mem~1394 (
// Equation(s):
// \D_mem|mem~1394_combout  = (\ula|Mux30~12_combout  & (\ula|Mux31~10_combout )) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & ((\D_mem|mem~306_q ))) # (!\ula|Mux31~10_combout  & (\D_mem|mem~274_q ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~274_q ),
	.datad(\D_mem|mem~306_q ),
	.cin(gnd),
	.combout(\D_mem|mem~1394_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1394 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N16
fiftyfivenm_lcell_comb \D_mem|mem~1395 (
// Equation(s):
// \D_mem|mem~1395_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1394_combout  & (\D_mem|mem~370_q )) # (!\D_mem|mem~1394_combout  & ((\D_mem|mem~338_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1394_combout ))))

	.dataa(\D_mem|mem~370_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~338_q ),
	.datad(\D_mem|mem~1394_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1395_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1395 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N10
fiftyfivenm_lcell_comb \D_mem|mem~1403 (
// Equation(s):
// \D_mem|mem~1403_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1400_combout  & (\D_mem|mem~1402_combout )) # (!\D_mem|mem~1400_combout  & ((\D_mem|mem~1395_combout ))))) # (!\ula|Mux28~combout  & (\D_mem|mem~1400_combout ))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~1400_combout ),
	.datac(\D_mem|mem~1402_combout ),
	.datad(\D_mem|mem~1395_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1403_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1403 .lut_mask = 16'hE6C4;
defparam \D_mem|mem~1403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N14
fiftyfivenm_lcell_comb \D_mem|ReadData~18 (
// Equation(s):
// \D_mem|ReadData~18_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & (\D_mem|mem~1393_combout )) # (!\ula|Mux27~16_combout  & ((\D_mem|mem~1403_combout )))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1393_combout ),
	.datad(\D_mem|mem~1403_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~18_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~18 .lut_mask = 16'hA280;
defparam \D_mem|ReadData~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N15
dffeas \D_mem|ReadData[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [18]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[18] .is_wysiwyg = "true";
defparam \D_mem|ReadData[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~14 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~14_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[18]~315_combout )))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(gnd),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[18]~315_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~14 .lut_mask = 16'hAFA0;
defparam \mux_in_2_ALU|saida[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N7
dffeas \D_mem|mem~945 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~945 .is_wysiwyg = "true";
defparam \D_mem|mem~945 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N25
dffeas \D_mem|mem~689 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~689 .is_wysiwyg = "true";
defparam \D_mem|mem~689 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N6
fiftyfivenm_lcell_comb \D_mem|mem~817feeder (
// Equation(s):
// \D_mem|mem~817feeder_combout  = \Regfile|ReadData2[17]~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[17]~336_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~817feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~817feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~817feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N7
dffeas \D_mem|mem~817 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~817feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~817 .is_wysiwyg = "true";
defparam \D_mem|mem~817 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N5
dffeas \D_mem|mem~561 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~561 .is_wysiwyg = "true";
defparam \D_mem|mem~561 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N4
fiftyfivenm_lcell_comb \D_mem|mem~1364 (
// Equation(s):
// \D_mem|mem~1364_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~817_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~561_q )))))

	.dataa(\D_mem|mem~817_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~561_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1364_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1364 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
fiftyfivenm_lcell_comb \D_mem|mem~1365 (
// Equation(s):
// \D_mem|mem~1365_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1364_combout  & (\D_mem|mem~945_q )) # (!\D_mem|mem~1364_combout  & ((\D_mem|mem~689_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1364_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~945_q ),
	.datac(\D_mem|mem~689_q ),
	.datad(\D_mem|mem~1364_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1365_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1365 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \D_mem|mem~753 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~753 .is_wysiwyg = "true";
defparam \D_mem|mem~753 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N3
dffeas \D_mem|mem~1009 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1009 .is_wysiwyg = "true";
defparam \D_mem|mem~1009 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \D_mem|mem~881 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~881 .is_wysiwyg = "true";
defparam \D_mem|mem~881 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \D_mem|mem~625 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~625 .is_wysiwyg = "true";
defparam \D_mem|mem~625 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
fiftyfivenm_lcell_comb \D_mem|mem~1371 (
// Equation(s):
// \D_mem|mem~1371_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~881_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~625_q )))))

	.dataa(\D_mem|mem~881_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~625_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1371_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1371 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
fiftyfivenm_lcell_comb \D_mem|mem~1372 (
// Equation(s):
// \D_mem|mem~1372_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1371_combout  & ((\D_mem|mem~1009_q ))) # (!\D_mem|mem~1371_combout  & (\D_mem|mem~753_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1371_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~753_q ),
	.datac(\D_mem|mem~1009_q ),
	.datad(\D_mem|mem~1371_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1372_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1372 .lut_mask = 16'hF588;
defparam \D_mem|mem~1372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N7
dffeas \D_mem|mem~849 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~849 .is_wysiwyg = "true";
defparam \D_mem|mem~849 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N13
dffeas \D_mem|mem~977 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~977 .is_wysiwyg = "true";
defparam \D_mem|mem~977 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N25
dffeas \D_mem|mem~721 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~721 .is_wysiwyg = "true";
defparam \D_mem|mem~721 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N23
dffeas \D_mem|mem~593 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~593 .is_wysiwyg = "true";
defparam \D_mem|mem~593 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
fiftyfivenm_lcell_comb \D_mem|mem~1366 (
// Equation(s):
// \D_mem|mem~1366_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~721_q )) # (!\ula|Mux29~combout  & ((\D_mem|mem~593_q )))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~721_q ),
	.datac(\D_mem|mem~593_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1366_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1366 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
fiftyfivenm_lcell_comb \D_mem|mem~1367 (
// Equation(s):
// \D_mem|mem~1367_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1366_combout  & ((\D_mem|mem~977_q ))) # (!\D_mem|mem~1366_combout  & (\D_mem|mem~849_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1366_combout ))))

	.dataa(\D_mem|mem~849_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~977_q ),
	.datad(\D_mem|mem~1366_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1367_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1367 .lut_mask = 16'hF388;
defparam \D_mem|mem~1367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N3
dffeas \D_mem|mem~785 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~785 .is_wysiwyg = "true";
defparam \D_mem|mem~785 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \D_mem|mem~913 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~913 .is_wysiwyg = "true";
defparam \D_mem|mem~913 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \D_mem|mem~657 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~657 .is_wysiwyg = "true";
defparam \D_mem|mem~657 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N11
dffeas \D_mem|mem~529 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~529 .is_wysiwyg = "true";
defparam \D_mem|mem~529 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
fiftyfivenm_lcell_comb \D_mem|mem~1368 (
// Equation(s):
// \D_mem|mem~1368_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~657_q )) # (!\ula|Mux29~combout  & ((\D_mem|mem~529_q )))))

	.dataa(\D_mem|mem~657_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~529_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1368_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1368 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
fiftyfivenm_lcell_comb \D_mem|mem~1369 (
// Equation(s):
// \D_mem|mem~1369_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1368_combout  & ((\D_mem|mem~913_q ))) # (!\D_mem|mem~1368_combout  & (\D_mem|mem~785_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1368_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~785_q ),
	.datac(\D_mem|mem~913_q ),
	.datad(\D_mem|mem~1368_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1369_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1369 .lut_mask = 16'hF588;
defparam \D_mem|mem~1369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
fiftyfivenm_lcell_comb \D_mem|mem~1370 (
// Equation(s):
// \D_mem|mem~1370_combout  = (\ula|Mux31~10_combout  & (\ula|Mux30~12_combout )) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~1367_combout )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~1369_combout )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1367_combout ),
	.datad(\D_mem|mem~1369_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1370_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1370 .lut_mask = 16'hD9C8;
defparam \D_mem|mem~1370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
fiftyfivenm_lcell_comb \D_mem|mem~1373 (
// Equation(s):
// \D_mem|mem~1373_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1370_combout  & ((\D_mem|mem~1372_combout ))) # (!\D_mem|mem~1370_combout  & (\D_mem|mem~1365_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1370_combout ))))

	.dataa(\D_mem|mem~1365_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~1372_combout ),
	.datad(\D_mem|mem~1370_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1373_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1373 .lut_mask = 16'hF388;
defparam \D_mem|mem~1373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \D_mem|mem~497 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~497 .is_wysiwyg = "true";
defparam \D_mem|mem~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N1
dffeas \D_mem|mem~465 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~465 .is_wysiwyg = "true";
defparam \D_mem|mem~465 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
fiftyfivenm_lcell_comb \D_mem|mem~433feeder (
// Equation(s):
// \D_mem|mem~433feeder_combout  = \Regfile|ReadData2[17]~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[17]~336_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~433feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~433feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~433feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N21
dffeas \D_mem|mem~433 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~433feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~433 .is_wysiwyg = "true";
defparam \D_mem|mem~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N13
dffeas \D_mem|mem~401 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~401 .is_wysiwyg = "true";
defparam \D_mem|mem~401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
fiftyfivenm_lcell_comb \D_mem|mem~1381 (
// Equation(s):
// \D_mem|mem~1381_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~433_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~401_q  & !\ula|Mux30~12_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~433_q ),
	.datac(\D_mem|mem~401_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1381_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1381 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
fiftyfivenm_lcell_comb \D_mem|mem~1382 (
// Equation(s):
// \D_mem|mem~1382_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1381_combout  & (\D_mem|mem~497_q )) # (!\D_mem|mem~1381_combout  & ((\D_mem|mem~465_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1381_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~497_q ),
	.datac(\D_mem|mem~465_q ),
	.datad(\D_mem|mem~1381_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1382_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1382 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
fiftyfivenm_lcell_comb \D_mem|mem~241feeder (
// Equation(s):
// \D_mem|mem~241feeder_combout  = \Regfile|ReadData2[17]~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[17]~336_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~241feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~241feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~241feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N17
dffeas \D_mem|mem~241 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~241 .is_wysiwyg = "true";
defparam \D_mem|mem~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N7
dffeas \D_mem|mem~209 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~209 .is_wysiwyg = "true";
defparam \D_mem|mem~209 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
fiftyfivenm_lcell_comb \D_mem|mem~177feeder (
// Equation(s):
// \D_mem|mem~177feeder_combout  = \Regfile|ReadData2[17]~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[17]~336_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~177feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~177feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~177feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N15
dffeas \D_mem|mem~177 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~177 .is_wysiwyg = "true";
defparam \D_mem|mem~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \D_mem|mem~145 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~145 .is_wysiwyg = "true";
defparam \D_mem|mem~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
fiftyfivenm_lcell_comb \D_mem|mem~1374 (
// Equation(s):
// \D_mem|mem~1374_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~177_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~145_q )))))

	.dataa(\D_mem|mem~177_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~145_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1374_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1374 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N6
fiftyfivenm_lcell_comb \D_mem|mem~1375 (
// Equation(s):
// \D_mem|mem~1375_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1374_combout  & (\D_mem|mem~241_q )) # (!\D_mem|mem~1374_combout  & ((\D_mem|mem~209_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1374_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~241_q ),
	.datac(\D_mem|mem~209_q ),
	.datad(\D_mem|mem~1374_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1375_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1375 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \D_mem|mem~113 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~113 .is_wysiwyg = "true";
defparam \D_mem|mem~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
fiftyfivenm_lcell_comb \D_mem|mem~49feeder (
// Equation(s):
// \D_mem|mem~49feeder_combout  = \Regfile|ReadData2[17]~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[17]~336_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~49feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \D_mem|mem~49 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~49 .is_wysiwyg = "true";
defparam \D_mem|mem~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \D_mem|mem~81 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~81 .is_wysiwyg = "true";
defparam \D_mem|mem~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \D_mem|mem~17 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~17 .is_wysiwyg = "true";
defparam \D_mem|mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
fiftyfivenm_lcell_comb \D_mem|mem~1378 (
// Equation(s):
// \D_mem|mem~1378_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~81_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~17_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~81_q ),
	.datac(\D_mem|mem~17_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1378_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1378 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
fiftyfivenm_lcell_comb \D_mem|mem~1379 (
// Equation(s):
// \D_mem|mem~1379_combout  = (\D_mem|mem~1378_combout  & ((\D_mem|mem~113_q ) # ((!\ula|Mux31~10_combout )))) # (!\D_mem|mem~1378_combout  & (((\D_mem|mem~49_q  & \ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~113_q ),
	.datab(\D_mem|mem~49_q ),
	.datac(\D_mem|mem~1378_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1379_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1379 .lut_mask = 16'hACF0;
defparam \D_mem|mem~1379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
fiftyfivenm_lcell_comb \D_mem|mem~305feeder (
// Equation(s):
// \D_mem|mem~305feeder_combout  = \Regfile|ReadData2[17]~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[17]~336_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~305feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~305feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~305feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \D_mem|mem~305 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~305 .is_wysiwyg = "true";
defparam \D_mem|mem~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \D_mem|mem~369 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~369 .is_wysiwyg = "true";
defparam \D_mem|mem~369 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
fiftyfivenm_lcell_comb \D_mem|mem~337feeder (
// Equation(s):
// \D_mem|mem~337feeder_combout  = \Regfile|ReadData2[17]~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[17]~336_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~337feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~337feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~337feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \D_mem|mem~337 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~337feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~337 .is_wysiwyg = "true";
defparam \D_mem|mem~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N27
dffeas \D_mem|mem~273 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[17]~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~273 .is_wysiwyg = "true";
defparam \D_mem|mem~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
fiftyfivenm_lcell_comb \D_mem|mem~1376 (
// Equation(s):
// \D_mem|mem~1376_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~337_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~273_q )))))

	.dataa(\D_mem|mem~337_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~273_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1376_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1376 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
fiftyfivenm_lcell_comb \D_mem|mem~1377 (
// Equation(s):
// \D_mem|mem~1377_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1376_combout  & ((\D_mem|mem~369_q ))) # (!\D_mem|mem~1376_combout  & (\D_mem|mem~305_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1376_combout ))))

	.dataa(\D_mem|mem~305_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~369_q ),
	.datad(\D_mem|mem~1376_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1377_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1377 .lut_mask = 16'hF388;
defparam \D_mem|mem~1377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
fiftyfivenm_lcell_comb \D_mem|mem~1380 (
// Equation(s):
// \D_mem|mem~1380_combout  = (\ula|Mux28~combout  & ((\ula|Mux29~combout ) # ((\D_mem|mem~1377_combout )))) # (!\ula|Mux28~combout  & (!\ula|Mux29~combout  & (\D_mem|mem~1379_combout )))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~1379_combout ),
	.datad(\D_mem|mem~1377_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1380_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1380 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
fiftyfivenm_lcell_comb \D_mem|mem~1383 (
// Equation(s):
// \D_mem|mem~1383_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1380_combout  & (\D_mem|mem~1382_combout )) # (!\D_mem|mem~1380_combout  & ((\D_mem|mem~1375_combout ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1380_combout ))))

	.dataa(\D_mem|mem~1382_combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~1375_combout ),
	.datad(\D_mem|mem~1380_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1383_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1383 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
fiftyfivenm_lcell_comb \D_mem|ReadData~17 (
// Equation(s):
// \D_mem|ReadData~17_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & (\D_mem|mem~1373_combout )) # (!\ula|Mux27~16_combout  & ((\D_mem|mem~1383_combout )))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1373_combout ),
	.datad(\D_mem|mem~1383_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~17_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~17 .lut_mask = 16'hA280;
defparam \D_mem|ReadData~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \D_mem|ReadData[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [17]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[17] .is_wysiwyg = "true";
defparam \D_mem|ReadData[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N27
dffeas \Regfile|regs[14][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][17] .is_wysiwyg = "true";
defparam \Regfile|regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N3
dffeas \Regfile|regs[15][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][17] .is_wysiwyg = "true";
defparam \Regfile|regs[15][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
fiftyfivenm_lcell_comb \Regfile|regs[13][17]~feeder (
// Equation(s):
// \Regfile|regs[13][17]~feeder_combout  = \mux_valor_write_data|saida[17]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~15_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[13][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[13][17]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[13][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N5
dffeas \Regfile|regs[13][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[13][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][17] .is_wysiwyg = "true";
defparam \Regfile|regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N13
dffeas \Regfile|regs[12][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][17] .is_wysiwyg = "true";
defparam \Regfile|regs[12][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~332 (
// Equation(s):
// \Regfile|ReadData1[17]~332_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[13][17]~q ) # ((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[12][17]~q  & !\Imem|memoria_ROM~15_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[13][17]~q ),
	.datac(\Regfile|regs[12][17]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~332_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~332 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[17]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~333 (
// Equation(s):
// \Regfile|ReadData1[17]~333_combout  = (\Regfile|ReadData1[17]~332_combout  & (((\Regfile|regs[15][17]~q ) # (!\Imem|memoria_ROM~15_combout )))) # (!\Regfile|ReadData1[17]~332_combout  & (\Regfile|regs[14][17]~q  & ((\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[14][17]~q ),
	.datab(\Regfile|regs[15][17]~q ),
	.datac(\Regfile|ReadData1[17]~332_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~333_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~333 .lut_mask = 16'hCAF0;
defparam \Regfile|ReadData1[17]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N3
dffeas \Regfile|regs[7][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][17] .is_wysiwyg = "true";
defparam \Regfile|regs[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N25
dffeas \Regfile|regs[6][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][17] .is_wysiwyg = "true";
defparam \Regfile|regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N11
dffeas \Regfile|regs[5][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][17] .is_wysiwyg = "true";
defparam \Regfile|regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N13
dffeas \Regfile|regs[4][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][17] .is_wysiwyg = "true";
defparam \Regfile|regs[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~325 (
// Equation(s):
// \Regfile|ReadData1[17]~325_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[5][17]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[4][17]~q )))))

	.dataa(\Regfile|regs[5][17]~q ),
	.datab(\Regfile|regs[4][17]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~325_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~325 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData1[17]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~326 (
// Equation(s):
// \Regfile|ReadData1[17]~326_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[17]~325_combout  & (\Regfile|regs[7][17]~q )) # (!\Regfile|ReadData1[17]~325_combout  & ((\Regfile|regs[6][17]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[17]~325_combout ))))

	.dataa(\Regfile|regs[7][17]~q ),
	.datab(\Regfile|regs[6][17]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[17]~325_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~326_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~326 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[17]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N1
dffeas \Regfile|regs[11][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][17] .is_wysiwyg = "true";
defparam \Regfile|regs[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N5
dffeas \Regfile|regs[9][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][17] .is_wysiwyg = "true";
defparam \Regfile|regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N19
dffeas \Regfile|regs[8][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][17] .is_wysiwyg = "true";
defparam \Regfile|regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N3
dffeas \Regfile|regs[10][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][17] .is_wysiwyg = "true";
defparam \Regfile|regs[10][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~327 (
// Equation(s):
// \Regfile|ReadData1[17]~327_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[10][17]~q ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[8][17]~q  & ((!\Imem|memoria_ROM~13_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[8][17]~q ),
	.datac(\Regfile|regs[10][17]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~327_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~327 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[17]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~328 (
// Equation(s):
// \Regfile|ReadData1[17]~328_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[17]~327_combout  & (\Regfile|regs[11][17]~q )) # (!\Regfile|ReadData1[17]~327_combout  & ((\Regfile|regs[9][17]~q ))))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[17]~327_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[11][17]~q ),
	.datac(\Regfile|regs[9][17]~q ),
	.datad(\Regfile|ReadData1[17]~327_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~328_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~328 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[17]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N23
dffeas \Regfile|regs[2][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][17] .is_wysiwyg = "true";
defparam \Regfile|regs[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N4
fiftyfivenm_lcell_comb \Regfile|regs[1][17]~feeder (
// Equation(s):
// \Regfile|regs[1][17]~feeder_combout  = \mux_valor_write_data|saida[17]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~15_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[1][17]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N5
dffeas \Regfile|regs[1][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][17] .is_wysiwyg = "true";
defparam \Regfile|regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N25
dffeas \Regfile|regs[3][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][17] .is_wysiwyg = "true";
defparam \Regfile|regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~329 (
// Equation(s):
// \Regfile|ReadData1[17]~329_combout  = (\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][17]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][17]~q ))))

	.dataa(\Regfile|regs[1][17]~q ),
	.datab(\Regfile|regs[3][17]~q ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~329_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~329 .lut_mask = 16'hC0A0;
defparam \Regfile|ReadData1[17]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~330 (
// Equation(s):
// \Regfile|ReadData1[17]~330_combout  = (\Regfile|ReadData1[17]~329_combout ) # ((!\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout  & \Regfile|regs[2][17]~q )))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[2][17]~q ),
	.datad(\Regfile|ReadData1[17]~329_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~330_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~330 .lut_mask = 16'hFF40;
defparam \Regfile|ReadData1[17]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~331 (
// Equation(s):
// \Regfile|ReadData1[17]~331_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|ReadData1[17]~328_combout )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|ReadData1[17]~330_combout )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[17]~328_combout ),
	.datad(\Regfile|ReadData1[17]~330_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~331_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~331 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData1[17]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~334 (
// Equation(s):
// \Regfile|ReadData1[17]~334_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[17]~331_combout  & (\Regfile|ReadData1[17]~333_combout )) # (!\Regfile|ReadData1[17]~331_combout  & ((\Regfile|ReadData1[17]~326_combout ))))) # 
// (!\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[17]~331_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|ReadData1[17]~333_combout ),
	.datac(\Regfile|ReadData1[17]~326_combout ),
	.datad(\Regfile|ReadData1[17]~331_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~334_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~334 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[17]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N23
dffeas \Regfile|regs[31][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][17] .is_wysiwyg = "true";
defparam \Regfile|regs[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N5
dffeas \Regfile|regs[23][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][17] .is_wysiwyg = "true";
defparam \Regfile|regs[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N9
dffeas \Regfile|regs[19][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][17] .is_wysiwyg = "true";
defparam \Regfile|regs[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N27
dffeas \Regfile|regs[27][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][17] .is_wysiwyg = "true";
defparam \Regfile|regs[27][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~322 (
// Equation(s):
// \Regfile|ReadData1[17]~322_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[27][17]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[19][17]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[19][17]~q ),
	.datac(\Regfile|regs[27][17]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~322_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~322 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[17]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~323 (
// Equation(s):
// \Regfile|ReadData1[17]~323_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[17]~322_combout  & (\Regfile|regs[31][17]~q )) # (!\Regfile|ReadData1[17]~322_combout  & ((\Regfile|regs[23][17]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[17]~322_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[31][17]~q ),
	.datac(\Regfile|regs[23][17]~q ),
	.datad(\Regfile|ReadData1[17]~322_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~323_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~323 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[17]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N7
dffeas \Regfile|regs[29][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][17] .is_wysiwyg = "true";
defparam \Regfile|regs[29][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N4
fiftyfivenm_lcell_comb \Regfile|regs[21][17]~feeder (
// Equation(s):
// \Regfile|regs[21][17]~feeder_combout  = \mux_valor_write_data|saida[17]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~15_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[21][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[21][17]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[21][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N5
dffeas \Regfile|regs[21][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[21][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][17] .is_wysiwyg = "true";
defparam \Regfile|regs[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N1
dffeas \Regfile|regs[17][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][17] .is_wysiwyg = "true";
defparam \Regfile|regs[17][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N14
fiftyfivenm_lcell_comb \Regfile|regs[25][17]~feeder (
// Equation(s):
// \Regfile|regs[25][17]~feeder_combout  = \mux_valor_write_data|saida[17]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~15_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[25][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[25][17]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[25][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N15
dffeas \Regfile|regs[25][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[25][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][17] .is_wysiwyg = "true";
defparam \Regfile|regs[25][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~315 (
// Equation(s):
// \Regfile|ReadData1[17]~315_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[25][17]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[17][17]~q ))))

	.dataa(\Regfile|regs[17][17]~q ),
	.datab(\Regfile|regs[25][17]~q ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~315_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~315 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData1[17]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~316 (
// Equation(s):
// \Regfile|ReadData1[17]~316_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[17]~315_combout  & (\Regfile|regs[29][17]~q )) # (!\Regfile|ReadData1[17]~315_combout  & ((\Regfile|regs[21][17]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[17]~315_combout ))))

	.dataa(\Regfile|regs[29][17]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[21][17]~q ),
	.datad(\Regfile|ReadData1[17]~315_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~316_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~316 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[17]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N20
fiftyfivenm_lcell_comb \Regfile|regs[28][17]~feeder (
// Equation(s):
// \Regfile|regs[28][17]~feeder_combout  = \mux_valor_write_data|saida[17]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~15_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[28][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[28][17]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[28][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N21
dffeas \Regfile|regs[28][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[28][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][17] .is_wysiwyg = "true";
defparam \Regfile|regs[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N21
dffeas \Regfile|regs[24][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][17] .is_wysiwyg = "true";
defparam \Regfile|regs[24][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N30
fiftyfivenm_lcell_comb \Regfile|regs[16][17]~feeder (
// Equation(s):
// \Regfile|regs[16][17]~feeder_combout  = \mux_valor_write_data|saida[17]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~15_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[16][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[16][17]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[16][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N31
dffeas \Regfile|regs[16][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[16][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][17] .is_wysiwyg = "true";
defparam \Regfile|regs[16][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N7
dffeas \Regfile|regs[20][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][17] .is_wysiwyg = "true";
defparam \Regfile|regs[20][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~319 (
// Equation(s):
// \Regfile|ReadData1[17]~319_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[20][17]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[16][17]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[16][17]~q ),
	.datac(\Regfile|regs[20][17]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~319_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~319 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[17]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~320 (
// Equation(s):
// \Regfile|ReadData1[17]~320_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[17]~319_combout  & (\Regfile|regs[28][17]~q )) # (!\Regfile|ReadData1[17]~319_combout  & ((\Regfile|regs[24][17]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[17]~319_combout ))))

	.dataa(\Regfile|regs[28][17]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[24][17]~q ),
	.datad(\Regfile|ReadData1[17]~319_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~320_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~320 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[17]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N11
dffeas \Regfile|regs[30][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][17] .is_wysiwyg = "true";
defparam \Regfile|regs[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N17
dffeas \Regfile|regs[18][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][17] .is_wysiwyg = "true";
defparam \Regfile|regs[18][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N17
dffeas \Regfile|regs[22][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][17] .is_wysiwyg = "true";
defparam \Regfile|regs[22][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~317 (
// Equation(s):
// \Regfile|ReadData1[17]~317_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[22][17]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[18][17]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[18][17]~q ),
	.datab(\Regfile|regs[22][17]~q ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~317_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~317 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData1[17]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~318 (
// Equation(s):
// \Regfile|ReadData1[17]~318_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[17]~317_combout  & (\Regfile|regs[30][17]~q )) # (!\Regfile|ReadData1[17]~317_combout  & ((\Regfile|regs[26][17]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[17]~317_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[30][17]~q ),
	.datac(\Regfile|regs[26][17]~q ),
	.datad(\Regfile|ReadData1[17]~317_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~318_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~318 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[17]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~321 (
// Equation(s):
// \Regfile|ReadData1[17]~321_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[17]~318_combout ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|ReadData1[17]~320_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[17]~320_combout ),
	.datad(\Regfile|ReadData1[17]~318_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~321_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~321 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[17]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~324 (
// Equation(s):
// \Regfile|ReadData1[17]~324_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[17]~321_combout  & (\Regfile|ReadData1[17]~323_combout )) # (!\Regfile|ReadData1[17]~321_combout  & ((\Regfile|ReadData1[17]~316_combout ))))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[17]~321_combout ))))

	.dataa(\Regfile|ReadData1[17]~323_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[17]~316_combout ),
	.datad(\Regfile|ReadData1[17]~321_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~324_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~324 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[17]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~335 (
// Equation(s):
// \Regfile|ReadData1[17]~335_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[17]~324_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[17]~334_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[17]~334_combout ),
	.datad(\Regfile|ReadData1[17]~324_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~335_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~335 .lut_mask = 16'h5410;
defparam \Regfile|ReadData1[17]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N21
dffeas \Regfile|regs[27][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][16] .is_wysiwyg = "true";
defparam \Regfile|regs[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N27
dffeas \Regfile|regs[31][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][16] .is_wysiwyg = "true";
defparam \Regfile|regs[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N23
dffeas \Regfile|regs[23][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][16] .is_wysiwyg = "true";
defparam \Regfile|regs[23][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N29
dffeas \Regfile|regs[19][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][16] .is_wysiwyg = "true";
defparam \Regfile|regs[19][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~354 (
// Equation(s):
// \Regfile|ReadData2[16]~354_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & (\Regfile|regs[23][16]~q )) # (!\Imem|memoria_ROM~44_combout  & 
// ((\Regfile|regs[19][16]~q )))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[23][16]~q ),
	.datac(\Regfile|regs[19][16]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~354_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~354 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[16]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~355 (
// Equation(s):
// \Regfile|ReadData2[16]~355_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[16]~354_combout  & ((\Regfile|regs[31][16]~q ))) # (!\Regfile|ReadData2[16]~354_combout  & (\Regfile|regs[27][16]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[16]~354_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[27][16]~q ),
	.datac(\Regfile|regs[31][16]~q ),
	.datad(\Regfile|ReadData2[16]~354_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~355_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~355 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[16]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N13
dffeas \Regfile|regs[22][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][16] .is_wysiwyg = "true";
defparam \Regfile|regs[22][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N7
dffeas \Regfile|regs[30][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][16] .is_wysiwyg = "true";
defparam \Regfile|regs[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N11
dffeas \Regfile|regs[26][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][16] .is_wysiwyg = "true";
defparam \Regfile|regs[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N13
dffeas \Regfile|regs[18][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][16] .is_wysiwyg = "true";
defparam \Regfile|regs[18][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~349 (
// Equation(s):
// \Regfile|ReadData2[16]~349_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[26][16]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[18][16]~q )))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[26][16]~q ),
	.datac(\Regfile|regs[18][16]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~349_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~349 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[16]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~350 (
// Equation(s):
// \Regfile|ReadData2[16]~350_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[16]~349_combout  & ((\Regfile|regs[30][16]~q ))) # (!\Regfile|ReadData2[16]~349_combout  & (\Regfile|regs[22][16]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[16]~349_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[22][16]~q ),
	.datac(\Regfile|regs[30][16]~q ),
	.datad(\Regfile|ReadData2[16]~349_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~350_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~350 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[16]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N9
dffeas \Regfile|regs[20][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][16] .is_wysiwyg = "true";
defparam \Regfile|regs[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N17
dffeas \Regfile|regs[28][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][16] .is_wysiwyg = "true";
defparam \Regfile|regs[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N19
dffeas \Regfile|regs[24][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][16] .is_wysiwyg = "true";
defparam \Regfile|regs[24][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N19
dffeas \Regfile|regs[16][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][16] .is_wysiwyg = "true";
defparam \Regfile|regs[16][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~351 (
// Equation(s):
// \Regfile|ReadData2[16]~351_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[24][16]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[16][16]~q )))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[24][16]~q ),
	.datac(\Regfile|regs[16][16]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~351_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~351 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[16]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~352 (
// Equation(s):
// \Regfile|ReadData2[16]~352_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[16]~351_combout  & ((\Regfile|regs[28][16]~q ))) # (!\Regfile|ReadData2[16]~351_combout  & (\Regfile|regs[20][16]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[16]~351_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[20][16]~q ),
	.datac(\Regfile|regs[28][16]~q ),
	.datad(\Regfile|ReadData2[16]~351_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~352_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~352 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[16]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~353 (
// Equation(s):
// \Regfile|ReadData2[16]~353_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[16]~350_combout ) # ((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & (((!\Imem|memoria_ROM~31_combout  & \Regfile|ReadData2[16]~352_combout 
// ))))

	.dataa(\Regfile|ReadData2[16]~350_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[16]~352_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~353_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~353 .lut_mask = 16'hCBC8;
defparam \Regfile|ReadData2[16]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N20
fiftyfivenm_lcell_comb \Regfile|regs[25][16]~feeder (
// Equation(s):
// \Regfile|regs[25][16]~feeder_combout  = \mux_valor_write_data|saida[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[16]~16_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[25][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[25][16]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[25][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N21
dffeas \Regfile|regs[25][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[25][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][16] .is_wysiwyg = "true";
defparam \Regfile|regs[25][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N27
dffeas \Regfile|regs[29][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][16] .is_wysiwyg = "true";
defparam \Regfile|regs[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N25
dffeas \Regfile|regs[17][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][16] .is_wysiwyg = "true";
defparam \Regfile|regs[17][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N2
fiftyfivenm_lcell_comb \Regfile|regs[21][16]~feeder (
// Equation(s):
// \Regfile|regs[21][16]~feeder_combout  = \mux_valor_write_data|saida[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[16]~16_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[21][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[21][16]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[21][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N3
dffeas \Regfile|regs[21][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[21][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][16] .is_wysiwyg = "true";
defparam \Regfile|regs[21][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~347 (
// Equation(s):
// \Regfile|ReadData2[16]~347_combout  = (\Imem|memoria_ROM~41_combout  & (\Imem|memoria_ROM~44_combout )) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[21][16]~q ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|regs[17][16]~q ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[17][16]~q ),
	.datad(\Regfile|regs[21][16]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~347_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~347 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[16]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~348 (
// Equation(s):
// \Regfile|ReadData2[16]~348_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[16]~347_combout  & ((\Regfile|regs[29][16]~q ))) # (!\Regfile|ReadData2[16]~347_combout  & (\Regfile|regs[25][16]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[16]~347_combout ))))

	.dataa(\Regfile|regs[25][16]~q ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[29][16]~q ),
	.datad(\Regfile|ReadData2[16]~347_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~348_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~348 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[16]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~356 (
// Equation(s):
// \Regfile|ReadData2[16]~356_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[16]~353_combout  & (\Regfile|ReadData2[16]~355_combout )) # (!\Regfile|ReadData2[16]~353_combout  & ((\Regfile|ReadData2[16]~348_combout ))))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[16]~353_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|ReadData2[16]~355_combout ),
	.datac(\Regfile|ReadData2[16]~353_combout ),
	.datad(\Regfile|ReadData2[16]~348_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~356_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~356 .lut_mask = 16'hDAD0;
defparam \Regfile|ReadData2[16]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N21
dffeas \Regfile|regs[13][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][16] .is_wysiwyg = "true";
defparam \Regfile|regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N14
fiftyfivenm_lcell_comb \Regfile|regs[12][16]~feeder (
// Equation(s):
// \Regfile|regs[12][16]~feeder_combout  = \mux_valor_write_data|saida[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[16]~16_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[12][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[12][16]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[12][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N15
dffeas \Regfile|regs[12][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[12][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][16] .is_wysiwyg = "true";
defparam \Regfile|regs[12][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~344 (
// Equation(s):
// \Regfile|ReadData2[16]~344_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & (\Regfile|regs[13][16]~q )) # (!\Imem|memoria_ROM~31_combout  & 
// ((\Regfile|regs[12][16]~q )))))

	.dataa(\Regfile|regs[13][16]~q ),
	.datab(\Regfile|regs[12][16]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~344_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~344 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData2[16]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N29
dffeas \Regfile|regs[15][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][16] .is_wysiwyg = "true";
defparam \Regfile|regs[15][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~345 (
// Equation(s):
// \Regfile|ReadData2[16]~345_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[16]~344_combout  & ((\Regfile|regs[15][16]~q ))) # (!\Regfile|ReadData2[16]~344_combout  & (\Regfile|regs[14][16]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[16]~344_combout ))))

	.dataa(\Regfile|regs[14][16]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|ReadData2[16]~344_combout ),
	.datad(\Regfile|regs[15][16]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~345_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~345 .lut_mask = 16'hF838;
defparam \Regfile|ReadData2[16]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N19
dffeas \Regfile|regs[9][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][16] .is_wysiwyg = "true";
defparam \Regfile|regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N5
dffeas \Regfile|regs[11][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][16] .is_wysiwyg = "true";
defparam \Regfile|regs[11][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N1
dffeas \Regfile|regs[10][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][16] .is_wysiwyg = "true";
defparam \Regfile|regs[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N3
dffeas \Regfile|regs[8][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][16] .is_wysiwyg = "true";
defparam \Regfile|regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~337 (
// Equation(s):
// \Regfile|ReadData2[16]~337_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[10][16]~q ) # ((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & (((\Regfile|regs[8][16]~q  & !\Imem|memoria_ROM~31_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[10][16]~q ),
	.datac(\Regfile|regs[8][16]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~337_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~337 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[16]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~338 (
// Equation(s):
// \Regfile|ReadData2[16]~338_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[16]~337_combout  & ((\Regfile|regs[11][16]~q ))) # (!\Regfile|ReadData2[16]~337_combout  & (\Regfile|regs[9][16]~q )))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[16]~337_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[9][16]~q ),
	.datac(\Regfile|regs[11][16]~q ),
	.datad(\Regfile|ReadData2[16]~337_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~338_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~338 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[16]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N8
fiftyfivenm_lcell_comb \Regfile|regs[3][16]~feeder (
// Equation(s):
// \Regfile|regs[3][16]~feeder_combout  = \mux_valor_write_data|saida[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[16]~16_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[3][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[3][16]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[3][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N9
dffeas \Regfile|regs[3][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[3][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][16] .is_wysiwyg = "true";
defparam \Regfile|regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N31
dffeas \Regfile|regs[1][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][16] .is_wysiwyg = "true";
defparam \Regfile|regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~341 (
// Equation(s):
// \Regfile|ReadData2[16]~341_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][16]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][16]~q )))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[3][16]~q ),
	.datac(\Regfile|regs[1][16]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~341_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~341 .lut_mask = 16'hD800;
defparam \Regfile|ReadData2[16]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N13
dffeas \Regfile|regs[2][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][16] .is_wysiwyg = "true";
defparam \Regfile|regs[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~342 (
// Equation(s):
// \Regfile|ReadData2[16]~342_combout  = (\Regfile|ReadData2[16]~341_combout ) # ((!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[2][16]~q  & \Imem|memoria_ROM~35_combout )))

	.dataa(\Regfile|ReadData2[16]~341_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[2][16]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~342_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~342 .lut_mask = 16'hBAAA;
defparam \Regfile|ReadData2[16]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N29
dffeas \Regfile|regs[6][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][16] .is_wysiwyg = "true";
defparam \Regfile|regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N23
dffeas \Regfile|regs[7][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][16] .is_wysiwyg = "true";
defparam \Regfile|regs[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N19
dffeas \Regfile|regs[5][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][16] .is_wysiwyg = "true";
defparam \Regfile|regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N21
dffeas \Regfile|regs[4][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][16] .is_wysiwyg = "true";
defparam \Regfile|regs[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~339 (
// Equation(s):
// \Regfile|ReadData2[16]~339_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & (\Regfile|regs[5][16]~q )) # (!\Imem|memoria_ROM~31_combout  & 
// ((\Regfile|regs[4][16]~q )))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[5][16]~q ),
	.datac(\Regfile|regs[4][16]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~339_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~339 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[16]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~340 (
// Equation(s):
// \Regfile|ReadData2[16]~340_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[16]~339_combout  & ((\Regfile|regs[7][16]~q ))) # (!\Regfile|ReadData2[16]~339_combout  & (\Regfile|regs[6][16]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[16]~339_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[6][16]~q ),
	.datac(\Regfile|regs[7][16]~q ),
	.datad(\Regfile|ReadData2[16]~339_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~340_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~340 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[16]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~343 (
// Equation(s):
// \Regfile|ReadData2[16]~343_combout  = (\Imem|memoria_ROM~41_combout  & (\Imem|memoria_ROM~44_combout )) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[16]~340_combout ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|ReadData2[16]~342_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[16]~342_combout ),
	.datad(\Regfile|ReadData2[16]~340_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~343_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~343 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[16]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~346 (
// Equation(s):
// \Regfile|ReadData2[16]~346_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[16]~343_combout  & (\Regfile|ReadData2[16]~345_combout )) # (!\Regfile|ReadData2[16]~343_combout  & ((\Regfile|ReadData2[16]~338_combout ))))) # 
// (!\Imem|memoria_ROM~41_combout  & (((\Regfile|ReadData2[16]~343_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|ReadData2[16]~345_combout ),
	.datac(\Regfile|ReadData2[16]~338_combout ),
	.datad(\Regfile|ReadData2[16]~343_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~346_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~346 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[16]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[16]~357 (
// Equation(s):
// \Regfile|ReadData2[16]~357_combout  = (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[16]~356_combout ) # ((\Regfile|ReadData2[0]~20_combout  & \Regfile|ReadData2[16]~346_combout )))) # (!\Imem|memoria_ROM~49_combout  & 
// (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[16]~346_combout ))))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|ReadData2[0]~20_combout ),
	.datac(\Regfile|ReadData2[16]~356_combout ),
	.datad(\Regfile|ReadData2[16]~346_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[16]~357_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[16]~357 .lut_mask = 16'hECA0;
defparam \Regfile|ReadData2[16]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N24
fiftyfivenm_lcell_comb \D_mem|mem~816feeder (
// Equation(s):
// \D_mem|mem~816feeder_combout  = \Regfile|ReadData2[16]~357_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[16]~357_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~816feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~816feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~816feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N25
dffeas \D_mem|mem~816 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~816feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~816 .is_wysiwyg = "true";
defparam \D_mem|mem~816 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N23
dffeas \D_mem|mem~944 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~944 .is_wysiwyg = "true";
defparam \D_mem|mem~944 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \D_mem|mem~688 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~688 .is_wysiwyg = "true";
defparam \D_mem|mem~688 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \D_mem|mem~560 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~560 .is_wysiwyg = "true";
defparam \D_mem|mem~560 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
fiftyfivenm_lcell_comb \D_mem|mem~1346 (
// Equation(s):
// \D_mem|mem~1346_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~688_q )) # (!\ula|Mux29~combout  & ((\D_mem|mem~560_q )))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~688_q ),
	.datac(\D_mem|mem~560_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1346_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1346 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
fiftyfivenm_lcell_comb \D_mem|mem~1347 (
// Equation(s):
// \D_mem|mem~1347_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1346_combout  & ((\D_mem|mem~944_q ))) # (!\D_mem|mem~1346_combout  & (\D_mem|mem~816_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1346_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~816_q ),
	.datac(\D_mem|mem~944_q ),
	.datad(\D_mem|mem~1346_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1347_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1347 .lut_mask = 16'hF588;
defparam \D_mem|mem~1347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \D_mem|mem~656 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~656 .is_wysiwyg = "true";
defparam \D_mem|mem~656 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N23
dffeas \D_mem|mem~912 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~912 .is_wysiwyg = "true";
defparam \D_mem|mem~912 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
fiftyfivenm_lcell_comb \D_mem|mem~784feeder (
// Equation(s):
// \D_mem|mem~784feeder_combout  = \Regfile|ReadData2[16]~357_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[16]~357_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~784feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~784feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~784feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \D_mem|mem~784 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~784feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~784 .is_wysiwyg = "true";
defparam \D_mem|mem~784 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \D_mem|mem~528 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~528 .is_wysiwyg = "true";
defparam \D_mem|mem~528 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
fiftyfivenm_lcell_comb \D_mem|mem~1348 (
// Equation(s):
// \D_mem|mem~1348_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~784_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~528_q )))))

	.dataa(\D_mem|mem~784_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~528_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1348_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1348 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
fiftyfivenm_lcell_comb \D_mem|mem~1349 (
// Equation(s):
// \D_mem|mem~1349_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1348_combout  & ((\D_mem|mem~912_q ))) # (!\D_mem|mem~1348_combout  & (\D_mem|mem~656_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1348_combout ))))

	.dataa(\D_mem|mem~656_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~912_q ),
	.datad(\D_mem|mem~1348_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1349_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1349 .lut_mask = 16'hF388;
defparam \D_mem|mem~1349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
fiftyfivenm_lcell_comb \D_mem|mem~1350 (
// Equation(s):
// \D_mem|mem~1350_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~1347_combout )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~1349_combout )))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~1347_combout ),
	.datac(\ula|Mux31~10_combout ),
	.datad(\D_mem|mem~1349_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1350_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1350 .lut_mask = 16'hE5E0;
defparam \D_mem|mem~1350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
fiftyfivenm_lcell_comb \D_mem|mem~976feeder (
// Equation(s):
// \D_mem|mem~976feeder_combout  = \Regfile|ReadData2[16]~357_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[16]~357_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~976feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~976feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~976feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N1
dffeas \D_mem|mem~976 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~976feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~976 .is_wysiwyg = "true";
defparam \D_mem|mem~976 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
fiftyfivenm_lcell_comb \D_mem|mem~848feeder (
// Equation(s):
// \D_mem|mem~848feeder_combout  = \Regfile|ReadData2[16]~357_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[16]~357_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~848feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~848feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~848feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \D_mem|mem~848 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~848feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~848 .is_wysiwyg = "true";
defparam \D_mem|mem~848 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N19
dffeas \D_mem|mem~592 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~592 .is_wysiwyg = "true";
defparam \D_mem|mem~592 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
fiftyfivenm_lcell_comb \D_mem|mem~1344 (
// Equation(s):
// \D_mem|mem~1344_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~848_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~592_q )))))

	.dataa(\D_mem|mem~848_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~592_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1344_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1344 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N21
dffeas \D_mem|mem~720 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~720 .is_wysiwyg = "true";
defparam \D_mem|mem~720 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
fiftyfivenm_lcell_comb \D_mem|mem~1345 (
// Equation(s):
// \D_mem|mem~1345_combout  = (\D_mem|mem~1344_combout  & ((\D_mem|mem~976_q ) # ((!\ula|Mux29~combout )))) # (!\D_mem|mem~1344_combout  & (((\D_mem|mem~720_q  & \ula|Mux29~combout ))))

	.dataa(\D_mem|mem~976_q ),
	.datab(\D_mem|mem~1344_combout ),
	.datac(\D_mem|mem~720_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1345_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1345 .lut_mask = 16'hB8CC;
defparam \D_mem|mem~1345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \D_mem|mem~880 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~880 .is_wysiwyg = "true";
defparam \D_mem|mem~880 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \D_mem|mem~1008 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1008 .is_wysiwyg = "true";
defparam \D_mem|mem~1008 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \D_mem|mem~752 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~752 .is_wysiwyg = "true";
defparam \D_mem|mem~752 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N23
dffeas \D_mem|mem~624 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~624 .is_wysiwyg = "true";
defparam \D_mem|mem~624 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
fiftyfivenm_lcell_comb \D_mem|mem~1351 (
// Equation(s):
// \D_mem|mem~1351_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~752_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~624_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~752_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~624_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1351_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1351 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
fiftyfivenm_lcell_comb \D_mem|mem~1352 (
// Equation(s):
// \D_mem|mem~1352_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1351_combout  & ((\D_mem|mem~1008_q ))) # (!\D_mem|mem~1351_combout  & (\D_mem|mem~880_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1351_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~880_q ),
	.datac(\D_mem|mem~1008_q ),
	.datad(\D_mem|mem~1351_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1352_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1352 .lut_mask = 16'hF588;
defparam \D_mem|mem~1352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
fiftyfivenm_lcell_comb \D_mem|mem~1353 (
// Equation(s):
// \D_mem|mem~1353_combout  = (\D_mem|mem~1350_combout  & (((\D_mem|mem~1352_combout ) # (!\ula|Mux30~12_combout )))) # (!\D_mem|mem~1350_combout  & (\D_mem|mem~1345_combout  & (\ula|Mux30~12_combout )))

	.dataa(\D_mem|mem~1350_combout ),
	.datab(\D_mem|mem~1345_combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\D_mem|mem~1352_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1353_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1353 .lut_mask = 16'hEA4A;
defparam \D_mem|mem~1353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N15
dffeas \D_mem|mem~496 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~496 .is_wysiwyg = "true";
defparam \D_mem|mem~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N1
dffeas \D_mem|mem~432 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~432 .is_wysiwyg = "true";
defparam \D_mem|mem~432 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N2
fiftyfivenm_lcell_comb \D_mem|mem~464feeder (
// Equation(s):
// \D_mem|mem~464feeder_combout  = \Regfile|ReadData2[16]~357_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[16]~357_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~464feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~464feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~464feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N3
dffeas \D_mem|mem~464 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~464feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~464 .is_wysiwyg = "true";
defparam \D_mem|mem~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N7
dffeas \D_mem|mem~400 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~400 .is_wysiwyg = "true";
defparam \D_mem|mem~400 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
fiftyfivenm_lcell_comb \D_mem|mem~1361 (
// Equation(s):
// \D_mem|mem~1361_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~464_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~400_q )))))

	.dataa(\D_mem|mem~464_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~400_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1361_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1361 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
fiftyfivenm_lcell_comb \D_mem|mem~1362 (
// Equation(s):
// \D_mem|mem~1362_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1361_combout  & (\D_mem|mem~496_q )) # (!\D_mem|mem~1361_combout  & ((\D_mem|mem~432_q ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1361_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~496_q ),
	.datac(\D_mem|mem~432_q ),
	.datad(\D_mem|mem~1361_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1362_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1362 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N6
fiftyfivenm_lcell_comb \D_mem|mem~368feeder (
// Equation(s):
// \D_mem|mem~368feeder_combout  = \Regfile|ReadData2[16]~357_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[16]~357_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~368feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~368feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~368feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N7
dffeas \D_mem|mem~368 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~368feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~368 .is_wysiwyg = "true";
defparam \D_mem|mem~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N15
dffeas \D_mem|mem~336 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~336 .is_wysiwyg = "true";
defparam \D_mem|mem~336 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
fiftyfivenm_lcell_comb \D_mem|mem~304feeder (
// Equation(s):
// \D_mem|mem~304feeder_combout  = \Regfile|ReadData2[16]~357_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[16]~357_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~304feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~304feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~304feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \D_mem|mem~304 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~304feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~304 .is_wysiwyg = "true";
defparam \D_mem|mem~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N21
dffeas \D_mem|mem~272 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~272 .is_wysiwyg = "true";
defparam \D_mem|mem~272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N20
fiftyfivenm_lcell_comb \D_mem|mem~1354 (
// Equation(s):
// \D_mem|mem~1354_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~304_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~272_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~304_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~272_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1354_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1354 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N14
fiftyfivenm_lcell_comb \D_mem|mem~1355 (
// Equation(s):
// \D_mem|mem~1355_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1354_combout  & (\D_mem|mem~368_q )) # (!\D_mem|mem~1354_combout  & ((\D_mem|mem~336_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1354_combout ))))

	.dataa(\D_mem|mem~368_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~336_q ),
	.datad(\D_mem|mem~1354_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1355_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1355 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
fiftyfivenm_lcell_comb \D_mem|mem~80feeder (
// Equation(s):
// \D_mem|mem~80feeder_combout  = \Regfile|ReadData2[16]~357_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[16]~357_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~80feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~80feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~80feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \D_mem|mem~80 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~80 .is_wysiwyg = "true";
defparam \D_mem|mem~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \D_mem|mem~112 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~112 .is_wysiwyg = "true";
defparam \D_mem|mem~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \D_mem|mem~48 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~48 .is_wysiwyg = "true";
defparam \D_mem|mem~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \D_mem|mem~16 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~16 .is_wysiwyg = "true";
defparam \D_mem|mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
fiftyfivenm_lcell_comb \D_mem|mem~1358 (
// Equation(s):
// \D_mem|mem~1358_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~48_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~16_q  & !\ula|Mux30~12_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~48_q ),
	.datac(\D_mem|mem~16_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1358_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1358 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
fiftyfivenm_lcell_comb \D_mem|mem~1359 (
// Equation(s):
// \D_mem|mem~1359_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1358_combout  & ((\D_mem|mem~112_q ))) # (!\D_mem|mem~1358_combout  & (\D_mem|mem~80_q )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1358_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~80_q ),
	.datac(\D_mem|mem~112_q ),
	.datad(\D_mem|mem~1358_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1359_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1359 .lut_mask = 16'hF588;
defparam \D_mem|mem~1359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N0
fiftyfivenm_lcell_comb \D_mem|mem~176feeder (
// Equation(s):
// \D_mem|mem~176feeder_combout  = \Regfile|ReadData2[16]~357_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[16]~357_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~176feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~176feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~176feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N1
dffeas \D_mem|mem~176 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~176 .is_wysiwyg = "true";
defparam \D_mem|mem~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N13
dffeas \D_mem|mem~240 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~240 .is_wysiwyg = "true";
defparam \D_mem|mem~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N13
dffeas \D_mem|mem~208 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~208 .is_wysiwyg = "true";
defparam \D_mem|mem~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N5
dffeas \D_mem|mem~144 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[16]~357_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~144 .is_wysiwyg = "true";
defparam \D_mem|mem~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
fiftyfivenm_lcell_comb \D_mem|mem~1356 (
// Equation(s):
// \D_mem|mem~1356_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~208_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~144_q  & !\ula|Mux31~10_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~208_q ),
	.datac(\D_mem|mem~144_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1356_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1356 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
fiftyfivenm_lcell_comb \D_mem|mem~1357 (
// Equation(s):
// \D_mem|mem~1357_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1356_combout  & ((\D_mem|mem~240_q ))) # (!\D_mem|mem~1356_combout  & (\D_mem|mem~176_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1356_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~176_q ),
	.datac(\D_mem|mem~240_q ),
	.datad(\D_mem|mem~1356_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1357_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1357 .lut_mask = 16'hF588;
defparam \D_mem|mem~1357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
fiftyfivenm_lcell_comb \D_mem|mem~1360 (
// Equation(s):
// \D_mem|mem~1360_combout  = (\ula|Mux28~combout  & (\ula|Mux29~combout )) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & ((\D_mem|mem~1357_combout ))) # (!\ula|Mux29~combout  & (\D_mem|mem~1359_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~1359_combout ),
	.datad(\D_mem|mem~1357_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1360_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1360 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
fiftyfivenm_lcell_comb \D_mem|mem~1363 (
// Equation(s):
// \D_mem|mem~1363_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1360_combout  & (\D_mem|mem~1362_combout )) # (!\D_mem|mem~1360_combout  & ((\D_mem|mem~1355_combout ))))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1360_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~1362_combout ),
	.datac(\D_mem|mem~1355_combout ),
	.datad(\D_mem|mem~1360_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1363_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1363 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
fiftyfivenm_lcell_comb \D_mem|ReadData~16 (
// Equation(s):
// \D_mem|ReadData~16_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & (\D_mem|mem~1353_combout )) # (!\ula|Mux27~16_combout  & ((\D_mem|mem~1363_combout )))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1353_combout ),
	.datad(\D_mem|mem~1363_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~16_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~16 .lut_mask = 16'hA280;
defparam \D_mem|ReadData~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N29
dffeas \D_mem|ReadData[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [16]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[16] .is_wysiwyg = "true";
defparam \D_mem|ReadData[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~16 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~16_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[16]~357_combout )))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(gnd),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[16]~357_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~16 .lut_mask = 16'hAFA0;
defparam \mux_in_2_ALU|saida[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
fiftyfivenm_lcell_comb \ula|Mux15~2 (
// Equation(s):
// \ula|Mux15~2_combout  = (\ULA_ctrl|Mux1~11_combout  & (!\Regfile|ReadData1[16]~356_combout  & !\mux_in_2_ALU|saida[16]~16_combout ))

	.dataa(gnd),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(\Regfile|ReadData1[16]~356_combout ),
	.datad(\mux_in_2_ALU|saida[16]~16_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~2 .lut_mask = 16'h000C;
defparam \ula|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
fiftyfivenm_lcell_comb \D_mem|mem~239feeder (
// Equation(s):
// \D_mem|mem~239feeder_combout  = \Regfile|ReadData2[15]~378_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[15]~378_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~239feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~239feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~239feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \D_mem|mem~239 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~239 .is_wysiwyg = "true";
defparam \D_mem|mem~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N17
dffeas \D_mem|mem~207 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~207 .is_wysiwyg = "true";
defparam \D_mem|mem~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N19
dffeas \D_mem|mem~175 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~175 .is_wysiwyg = "true";
defparam \D_mem|mem~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N11
dffeas \D_mem|mem~143 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~143 .is_wysiwyg = "true";
defparam \D_mem|mem~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
fiftyfivenm_lcell_comb \D_mem|mem~1334 (
// Equation(s):
// \D_mem|mem~1334_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~175_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~143_q )))))

	.dataa(\D_mem|mem~175_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~143_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1334_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1334 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
fiftyfivenm_lcell_comb \D_mem|mem~1335 (
// Equation(s):
// \D_mem|mem~1335_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1334_combout  & (\D_mem|mem~239_q )) # (!\D_mem|mem~1334_combout  & ((\D_mem|mem~207_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1334_combout ))))

	.dataa(\D_mem|mem~239_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~207_q ),
	.datad(\D_mem|mem~1334_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1335_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1335 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \D_mem|mem~495 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[15]~378_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~495 .is_wysiwyg = "true";
defparam \D_mem|mem~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N9
dffeas \D_mem|mem~463 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~463 .is_wysiwyg = "true";
defparam \D_mem|mem~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N23
dffeas \D_mem|mem~431 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~431 .is_wysiwyg = "true";
defparam \D_mem|mem~431 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N19
dffeas \D_mem|mem~399 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~399 .is_wysiwyg = "true";
defparam \D_mem|mem~399 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
fiftyfivenm_lcell_comb \D_mem|mem~1341 (
// Equation(s):
// \D_mem|mem~1341_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~431_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~399_q )))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~431_q ),
	.datac(\D_mem|mem~399_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1341_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1341 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
fiftyfivenm_lcell_comb \D_mem|mem~1342 (
// Equation(s):
// \D_mem|mem~1342_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1341_combout  & (\D_mem|mem~495_q )) # (!\D_mem|mem~1341_combout  & ((\D_mem|mem~463_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1341_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~495_q ),
	.datac(\D_mem|mem~463_q ),
	.datad(\D_mem|mem~1341_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1342_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1342 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N29
dffeas \D_mem|mem~111 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~111 .is_wysiwyg = "true";
defparam \D_mem|mem~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \D_mem|mem~47 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~47 .is_wysiwyg = "true";
defparam \D_mem|mem~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
fiftyfivenm_lcell_comb \D_mem|mem~79feeder (
// Equation(s):
// \D_mem|mem~79feeder_combout  = \Regfile|ReadData2[15]~378_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[15]~378_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~79feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~79feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~79feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \D_mem|mem~79 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~79 .is_wysiwyg = "true";
defparam \D_mem|mem~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \D_mem|mem~15 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~15 .is_wysiwyg = "true";
defparam \D_mem|mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
fiftyfivenm_lcell_comb \D_mem|mem~1338 (
// Equation(s):
// \D_mem|mem~1338_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~79_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~15_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~79_q ),
	.datac(\D_mem|mem~15_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1338_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1338 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
fiftyfivenm_lcell_comb \D_mem|mem~1339 (
// Equation(s):
// \D_mem|mem~1339_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1338_combout  & (\D_mem|mem~111_q )) # (!\D_mem|mem~1338_combout  & ((\D_mem|mem~47_q ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1338_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~111_q ),
	.datac(\D_mem|mem~47_q ),
	.datad(\D_mem|mem~1338_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1339_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1339 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
fiftyfivenm_lcell_comb \D_mem|mem~335feeder (
// Equation(s):
// \D_mem|mem~335feeder_combout  = \Regfile|ReadData2[15]~378_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[15]~378_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~335feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~335feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~335feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \D_mem|mem~335 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~335feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~335 .is_wysiwyg = "true";
defparam \D_mem|mem~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N5
dffeas \D_mem|mem~271 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~271 .is_wysiwyg = "true";
defparam \D_mem|mem~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
fiftyfivenm_lcell_comb \D_mem|mem~1336 (
// Equation(s):
// \D_mem|mem~1336_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~335_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~271_q  & !\ula|Mux31~10_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~335_q ),
	.datac(\D_mem|mem~271_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1336_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1336 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
fiftyfivenm_lcell_comb \D_mem|mem~303feeder (
// Equation(s):
// \D_mem|mem~303feeder_combout  = \Regfile|ReadData2[15]~378_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[15]~378_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~303feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~303feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~303feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \D_mem|mem~303 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~303feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~303 .is_wysiwyg = "true";
defparam \D_mem|mem~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \D_mem|mem~367 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~367 .is_wysiwyg = "true";
defparam \D_mem|mem~367 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
fiftyfivenm_lcell_comb \D_mem|mem~1337 (
// Equation(s):
// \D_mem|mem~1337_combout  = (\D_mem|mem~1336_combout  & (((\D_mem|mem~367_q ) # (!\ula|Mux31~10_combout )))) # (!\D_mem|mem~1336_combout  & (\D_mem|mem~303_q  & ((\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~1336_combout ),
	.datab(\D_mem|mem~303_q ),
	.datac(\D_mem|mem~367_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1337_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1337 .lut_mask = 16'hE4AA;
defparam \D_mem|mem~1337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
fiftyfivenm_lcell_comb \D_mem|mem~1340 (
// Equation(s):
// \D_mem|mem~1340_combout  = (\ula|Mux29~combout  & (\ula|Mux28~combout )) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & ((\D_mem|mem~1337_combout ))) # (!\ula|Mux28~combout  & (\D_mem|mem~1339_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1339_combout ),
	.datad(\D_mem|mem~1337_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1340_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1340 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
fiftyfivenm_lcell_comb \D_mem|mem~1343 (
// Equation(s):
// \D_mem|mem~1343_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1340_combout  & ((\D_mem|mem~1342_combout ))) # (!\D_mem|mem~1340_combout  & (\D_mem|mem~1335_combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1340_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~1335_combout ),
	.datac(\D_mem|mem~1342_combout ),
	.datad(\D_mem|mem~1340_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1343_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1343 .lut_mask = 16'hF588;
defparam \D_mem|mem~1343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \D_mem|mem~751 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~751 .is_wysiwyg = "true";
defparam \D_mem|mem~751 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \D_mem|mem~1007 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1007 .is_wysiwyg = "true";
defparam \D_mem|mem~1007 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \D_mem|mem~879 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~879 .is_wysiwyg = "true";
defparam \D_mem|mem~879 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \D_mem|mem~623 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~623 .is_wysiwyg = "true";
defparam \D_mem|mem~623 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
fiftyfivenm_lcell_comb \D_mem|mem~1331 (
// Equation(s):
// \D_mem|mem~1331_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~879_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~623_q )))))

	.dataa(\D_mem|mem~879_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~623_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1331_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1331 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
fiftyfivenm_lcell_comb \D_mem|mem~1332 (
// Equation(s):
// \D_mem|mem~1332_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1331_combout  & ((\D_mem|mem~1007_q ))) # (!\D_mem|mem~1331_combout  & (\D_mem|mem~751_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1331_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~751_q ),
	.datac(\D_mem|mem~1007_q ),
	.datad(\D_mem|mem~1331_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1332_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1332 .lut_mask = 16'hF588;
defparam \D_mem|mem~1332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N1
dffeas \D_mem|mem~943 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~943 .is_wysiwyg = "true";
defparam \D_mem|mem~943 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \D_mem|mem~687 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~687 .is_wysiwyg = "true";
defparam \D_mem|mem~687 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N11
dffeas \D_mem|mem~815 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~815 .is_wysiwyg = "true";
defparam \D_mem|mem~815 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \D_mem|mem~559 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~559 .is_wysiwyg = "true";
defparam \D_mem|mem~559 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
fiftyfivenm_lcell_comb \D_mem|mem~1324 (
// Equation(s):
// \D_mem|mem~1324_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~815_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~559_q  & !\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~815_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~559_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1324_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1324 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
fiftyfivenm_lcell_comb \D_mem|mem~1325 (
// Equation(s):
// \D_mem|mem~1325_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1324_combout  & (\D_mem|mem~943_q )) # (!\D_mem|mem~1324_combout  & ((\D_mem|mem~687_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1324_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~943_q ),
	.datac(\D_mem|mem~687_q ),
	.datad(\D_mem|mem~1324_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1325_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1325 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \D_mem|mem~783 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~783 .is_wysiwyg = "true";
defparam \D_mem|mem~783 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N7
dffeas \D_mem|mem~911 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~911 .is_wysiwyg = "true";
defparam \D_mem|mem~911 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \D_mem|mem~655 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~655 .is_wysiwyg = "true";
defparam \D_mem|mem~655 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \D_mem|mem~527 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~527 .is_wysiwyg = "true";
defparam \D_mem|mem~527 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
fiftyfivenm_lcell_comb \D_mem|mem~1328 (
// Equation(s):
// \D_mem|mem~1328_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~655_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~527_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~655_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~527_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1328_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1328 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
fiftyfivenm_lcell_comb \D_mem|mem~1329 (
// Equation(s):
// \D_mem|mem~1329_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1328_combout  & ((\D_mem|mem~911_q ))) # (!\D_mem|mem~1328_combout  & (\D_mem|mem~783_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1328_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~783_q ),
	.datac(\D_mem|mem~911_q ),
	.datad(\D_mem|mem~1328_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1329_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1329 .lut_mask = 16'hF588;
defparam \D_mem|mem~1329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \D_mem|mem~847 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~847 .is_wysiwyg = "true";
defparam \D_mem|mem~847 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \D_mem|mem~975 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~975 .is_wysiwyg = "true";
defparam \D_mem|mem~975 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N9
dffeas \D_mem|mem~719 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~719 .is_wysiwyg = "true";
defparam \D_mem|mem~719 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N7
dffeas \D_mem|mem~591 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[15]~378_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~591 .is_wysiwyg = "true";
defparam \D_mem|mem~591 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
fiftyfivenm_lcell_comb \D_mem|mem~1326 (
// Equation(s):
// \D_mem|mem~1326_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~719_q )) # (!\ula|Mux29~combout  & ((\D_mem|mem~591_q )))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~719_q ),
	.datac(\D_mem|mem~591_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1326_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1326 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
fiftyfivenm_lcell_comb \D_mem|mem~1327 (
// Equation(s):
// \D_mem|mem~1327_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1326_combout  & ((\D_mem|mem~975_q ))) # (!\D_mem|mem~1326_combout  & (\D_mem|mem~847_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1326_combout ))))

	.dataa(\D_mem|mem~847_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~975_q ),
	.datad(\D_mem|mem~1326_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1327_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1327 .lut_mask = 16'hF388;
defparam \D_mem|mem~1327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
fiftyfivenm_lcell_comb \D_mem|mem~1330 (
// Equation(s):
// \D_mem|mem~1330_combout  = (\ula|Mux31~10_combout  & (\ula|Mux30~12_combout )) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & ((\D_mem|mem~1327_combout ))) # (!\ula|Mux30~12_combout  & (\D_mem|mem~1329_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1329_combout ),
	.datad(\D_mem|mem~1327_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1330_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1330 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
fiftyfivenm_lcell_comb \D_mem|mem~1333 (
// Equation(s):
// \D_mem|mem~1333_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1330_combout  & (\D_mem|mem~1332_combout )) # (!\D_mem|mem~1330_combout  & ((\D_mem|mem~1325_combout ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1330_combout ))))

	.dataa(\D_mem|mem~1332_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~1325_combout ),
	.datad(\D_mem|mem~1330_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1333_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1333 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
fiftyfivenm_lcell_comb \D_mem|ReadData~15 (
// Equation(s):
// \D_mem|ReadData~15_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1333_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1343_combout ))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1343_combout ),
	.datad(\D_mem|mem~1333_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~15_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~15 .lut_mask = 16'hA820;
defparam \D_mem|ReadData~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N21
dffeas \D_mem|ReadData[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [15]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[15] .is_wysiwyg = "true";
defparam \D_mem|ReadData[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N17
dffeas \Regfile|regs[17][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][15] .is_wysiwyg = "true";
defparam \Regfile|regs[17][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N21
dffeas \Regfile|regs[25][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][15] .is_wysiwyg = "true";
defparam \Regfile|regs[25][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~357 (
// Equation(s):
// \Regfile|ReadData1[15]~357_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[25][15]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[17][15]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[17][15]~q ),
	.datac(\Regfile|regs[25][15]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~357_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~357 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[15]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N27
dffeas \Regfile|regs[21][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][15] .is_wysiwyg = "true";
defparam \Regfile|regs[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N3
dffeas \Regfile|regs[29][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][15] .is_wysiwyg = "true";
defparam \Regfile|regs[29][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~358 (
// Equation(s):
// \Regfile|ReadData1[15]~358_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[15]~357_combout  & ((\Regfile|regs[29][15]~q ))) # (!\Regfile|ReadData1[15]~357_combout  & (\Regfile|regs[21][15]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (\Regfile|ReadData1[15]~357_combout ))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|ReadData1[15]~357_combout ),
	.datac(\Regfile|regs[21][15]~q ),
	.datad(\Regfile|regs[29][15]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~358_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~358 .lut_mask = 16'hEC64;
defparam \Regfile|ReadData1[15]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N19
dffeas \Regfile|regs[31][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][15] .is_wysiwyg = "true";
defparam \Regfile|regs[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N13
dffeas \Regfile|regs[23][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][15] .is_wysiwyg = "true";
defparam \Regfile|regs[23][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N17
dffeas \Regfile|regs[19][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][15] .is_wysiwyg = "true";
defparam \Regfile|regs[19][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N3
dffeas \Regfile|regs[27][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][15] .is_wysiwyg = "true";
defparam \Regfile|regs[27][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~364 (
// Equation(s):
// \Regfile|ReadData1[15]~364_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[27][15]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[19][15]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[19][15]~q ),
	.datac(\Regfile|regs[27][15]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~364_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~364 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[15]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~365 (
// Equation(s):
// \Regfile|ReadData1[15]~365_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[15]~364_combout  & (\Regfile|regs[31][15]~q )) # (!\Regfile|ReadData1[15]~364_combout  & ((\Regfile|regs[23][15]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[15]~364_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[31][15]~q ),
	.datac(\Regfile|regs[23][15]~q ),
	.datad(\Regfile|ReadData1[15]~364_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~365_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~365 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[15]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N15
dffeas \Regfile|regs[28][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][15] .is_wysiwyg = "true";
defparam \Regfile|regs[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N3
dffeas \Regfile|regs[24][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][15] .is_wysiwyg = "true";
defparam \Regfile|regs[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N5
dffeas \Regfile|regs[16][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][15] .is_wysiwyg = "true";
defparam \Regfile|regs[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N29
dffeas \Regfile|regs[20][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][15] .is_wysiwyg = "true";
defparam \Regfile|regs[20][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~361 (
// Equation(s):
// \Regfile|ReadData1[15]~361_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[20][15]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[16][15]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[16][15]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[20][15]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~361_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~361 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData1[15]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~362 (
// Equation(s):
// \Regfile|ReadData1[15]~362_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[15]~361_combout  & (\Regfile|regs[28][15]~q )) # (!\Regfile|ReadData1[15]~361_combout  & ((\Regfile|regs[24][15]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[15]~361_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[28][15]~q ),
	.datac(\Regfile|regs[24][15]~q ),
	.datad(\Regfile|ReadData1[15]~361_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~362_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~362 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[15]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N15
dffeas \Regfile|regs[30][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][15] .is_wysiwyg = "true";
defparam \Regfile|regs[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N21
dffeas \Regfile|regs[26][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][15] .is_wysiwyg = "true";
defparam \Regfile|regs[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N29
dffeas \Regfile|regs[18][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][15] .is_wysiwyg = "true";
defparam \Regfile|regs[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N3
dffeas \Regfile|regs[22][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][15] .is_wysiwyg = "true";
defparam \Regfile|regs[22][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~359 (
// Equation(s):
// \Regfile|ReadData1[15]~359_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[22][15]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[18][15]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[18][15]~q ),
	.datac(\Regfile|regs[22][15]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~359_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~359 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[15]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~360 (
// Equation(s):
// \Regfile|ReadData1[15]~360_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[15]~359_combout  & (\Regfile|regs[30][15]~q )) # (!\Regfile|ReadData1[15]~359_combout  & ((\Regfile|regs[26][15]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[15]~359_combout ))))

	.dataa(\Regfile|regs[30][15]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[26][15]~q ),
	.datad(\Regfile|ReadData1[15]~359_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~360_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~360 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[15]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~363 (
// Equation(s):
// \Regfile|ReadData1[15]~363_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[15]~360_combout ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|ReadData1[15]~362_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[15]~362_combout ),
	.datad(\Regfile|ReadData1[15]~360_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~363_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~363 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[15]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~366 (
// Equation(s):
// \Regfile|ReadData1[15]~366_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[15]~363_combout  & ((\Regfile|ReadData1[15]~365_combout ))) # (!\Regfile|ReadData1[15]~363_combout  & (\Regfile|ReadData1[15]~358_combout )))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[15]~363_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[15]~358_combout ),
	.datac(\Regfile|ReadData1[15]~365_combout ),
	.datad(\Regfile|ReadData1[15]~363_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~366_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~366 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[15]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N16
fiftyfivenm_lcell_comb \Regfile|regs[14][15]~feeder (
// Equation(s):
// \Regfile|regs[14][15]~feeder_combout  = \mux_valor_write_data|saida[15]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[15]~17_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[14][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[14][15]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[14][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N17
dffeas \Regfile|regs[14][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[14][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][15] .is_wysiwyg = "true";
defparam \Regfile|regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
fiftyfivenm_lcell_comb \Regfile|regs[13][15]~feeder (
// Equation(s):
// \Regfile|regs[13][15]~feeder_combout  = \mux_valor_write_data|saida[15]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[15]~17_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[13][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[13][15]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[13][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N7
dffeas \Regfile|regs[13][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][15] .is_wysiwyg = "true";
defparam \Regfile|regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N26
fiftyfivenm_lcell_comb \Regfile|regs[12][15]~feeder (
// Equation(s):
// \Regfile|regs[12][15]~feeder_combout  = \mux_valor_write_data|saida[15]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[15]~17_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[12][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[12][15]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[12][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N27
dffeas \Regfile|regs[12][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[12][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][15] .is_wysiwyg = "true";
defparam \Regfile|regs[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~374 (
// Equation(s):
// \Regfile|ReadData1[15]~374_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[13][15]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[12][15]~q )))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[13][15]~q ),
	.datac(\Regfile|regs[12][15]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~374_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~374 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[15]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~375 (
// Equation(s):
// \Regfile|ReadData1[15]~375_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[15]~374_combout  & ((\Regfile|regs[15][15]~q ))) # (!\Regfile|ReadData1[15]~374_combout  & (\Regfile|regs[14][15]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[15]~374_combout ))))

	.dataa(\Regfile|regs[14][15]~q ),
	.datab(\Regfile|regs[15][15]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[15]~374_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~375_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~375 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[15]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N25
dffeas \Regfile|regs[4][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][15] .is_wysiwyg = "true";
defparam \Regfile|regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N23
dffeas \Regfile|regs[5][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][15] .is_wysiwyg = "true";
defparam \Regfile|regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~367 (
// Equation(s):
// \Regfile|ReadData1[15]~367_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][15]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[4][15]~q ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[4][15]~q ),
	.datac(\Regfile|regs[5][15]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~367_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~367 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[15]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N9
dffeas \Regfile|regs[6][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][15] .is_wysiwyg = "true";
defparam \Regfile|regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N27
dffeas \Regfile|regs[7][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][15] .is_wysiwyg = "true";
defparam \Regfile|regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~368 (
// Equation(s):
// \Regfile|ReadData1[15]~368_combout  = (\Regfile|ReadData1[15]~367_combout  & (((\Regfile|regs[7][15]~q )) # (!\Imem|memoria_ROM~15_combout ))) # (!\Regfile|ReadData1[15]~367_combout  & (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[6][15]~q )))

	.dataa(\Regfile|ReadData1[15]~367_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[6][15]~q ),
	.datad(\Regfile|regs[7][15]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~368_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~368 .lut_mask = 16'hEA62;
defparam \Regfile|ReadData1[15]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \Regfile|regs[2][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][15] .is_wysiwyg = "true";
defparam \Regfile|regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N22
fiftyfivenm_lcell_comb \Regfile|regs[1][15]~feeder (
// Equation(s):
// \Regfile|regs[1][15]~feeder_combout  = \mux_valor_write_data|saida[15]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[15]~17_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[1][15]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N23
dffeas \Regfile|regs[1][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][15] .is_wysiwyg = "true";
defparam \Regfile|regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N28
fiftyfivenm_lcell_comb \Regfile|regs[3][15]~feeder (
// Equation(s):
// \Regfile|regs[3][15]~feeder_combout  = \mux_valor_write_data|saida[15]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[15]~17_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[3][15]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N29
dffeas \Regfile|regs[3][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][15] .is_wysiwyg = "true";
defparam \Regfile|regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~371 (
// Equation(s):
// \Regfile|ReadData1[15]~371_combout  = (\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][15]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][15]~q ))))

	.dataa(\Regfile|regs[1][15]~q ),
	.datab(\Regfile|regs[3][15]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~371_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~371 .lut_mask = 16'hCA00;
defparam \Regfile|ReadData1[15]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~372 (
// Equation(s):
// \Regfile|ReadData1[15]~372_combout  = (\Regfile|ReadData1[15]~371_combout ) # ((\Regfile|regs[2][15]~q  & (\Imem|memoria_ROM~15_combout  & !\Imem|memoria_ROM~13_combout )))

	.dataa(\Regfile|regs[2][15]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Regfile|ReadData1[15]~371_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~372_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~372 .lut_mask = 16'hFF08;
defparam \Regfile|ReadData1[15]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N13
dffeas \Regfile|regs[11][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][15] .is_wysiwyg = "true";
defparam \Regfile|regs[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N27
dffeas \Regfile|regs[9][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][15] .is_wysiwyg = "true";
defparam \Regfile|regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N7
dffeas \Regfile|regs[8][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][15] .is_wysiwyg = "true";
defparam \Regfile|regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N25
dffeas \Regfile|regs[10][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][15] .is_wysiwyg = "true";
defparam \Regfile|regs[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~369 (
// Equation(s):
// \Regfile|ReadData1[15]~369_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[10][15]~q ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[8][15]~q  & ((!\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[8][15]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[10][15]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~369_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~369 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData1[15]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~370 (
// Equation(s):
// \Regfile|ReadData1[15]~370_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[15]~369_combout  & (\Regfile|regs[11][15]~q )) # (!\Regfile|ReadData1[15]~369_combout  & ((\Regfile|regs[9][15]~q ))))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[15]~369_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[11][15]~q ),
	.datac(\Regfile|regs[9][15]~q ),
	.datad(\Regfile|ReadData1[15]~369_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~370_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~370 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[15]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~373 (
// Equation(s):
// \Regfile|ReadData1[15]~373_combout  = (\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout ) # ((\Regfile|ReadData1[15]~370_combout )))) # (!\Imem|memoria_ROM~9_combout  & (!\Imem|memoria_ROM~4_combout  & (\Regfile|ReadData1[15]~372_combout )))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|ReadData1[15]~372_combout ),
	.datad(\Regfile|ReadData1[15]~370_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~373_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~373 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[15]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~376 (
// Equation(s):
// \Regfile|ReadData1[15]~376_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[15]~373_combout  & (\Regfile|ReadData1[15]~375_combout )) # (!\Regfile|ReadData1[15]~373_combout  & ((\Regfile|ReadData1[15]~368_combout ))))) # 
// (!\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[15]~373_combout ))))

	.dataa(\Regfile|ReadData1[15]~375_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|ReadData1[15]~368_combout ),
	.datad(\Regfile|ReadData1[15]~373_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~376_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~376 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[15]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~377 (
// Equation(s):
// \Regfile|ReadData1[15]~377_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[15]~366_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[15]~376_combout )))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|ReadData1[15]~366_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\Regfile|ReadData1[15]~376_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~377_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~377 .lut_mask = 16'h0D08;
defparam \Regfile|ReadData1[15]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
fiftyfivenm_lcell_comb \D_mem|mem~462feeder (
// Equation(s):
// \D_mem|mem~462feeder_combout  = \Regfile|ReadData2[14]~399_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[14]~399_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~462feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~462feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~462feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \D_mem|mem~462 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~462feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~462 .is_wysiwyg = "true";
defparam \D_mem|mem~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N25
dffeas \D_mem|mem~398 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~398 .is_wysiwyg = "true";
defparam \D_mem|mem~398 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
fiftyfivenm_lcell_comb \D_mem|mem~1321 (
// Equation(s):
// \D_mem|mem~1321_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~462_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~398_q )))))

	.dataa(\D_mem|mem~462_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~398_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1321_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1321 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N1
dffeas \D_mem|mem~494 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[14]~399_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~494 .is_wysiwyg = "true";
defparam \D_mem|mem~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \D_mem|mem~430 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~430 .is_wysiwyg = "true";
defparam \D_mem|mem~430 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
fiftyfivenm_lcell_comb \D_mem|mem~1322 (
// Equation(s):
// \D_mem|mem~1322_combout  = (\D_mem|mem~1321_combout  & ((\D_mem|mem~494_q ) # ((!\ula|Mux31~10_combout )))) # (!\D_mem|mem~1321_combout  & (((\D_mem|mem~430_q  & \ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~1321_combout ),
	.datab(\D_mem|mem~494_q ),
	.datac(\D_mem|mem~430_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1322_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1322 .lut_mask = 16'hD8AA;
defparam \D_mem|mem~1322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N0
fiftyfivenm_lcell_comb \D_mem|mem~366feeder (
// Equation(s):
// \D_mem|mem~366feeder_combout  = \Regfile|ReadData2[14]~399_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[14]~399_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~366feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~366feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~366feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N1
dffeas \D_mem|mem~366 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~366feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~366 .is_wysiwyg = "true";
defparam \D_mem|mem~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N27
dffeas \D_mem|mem~334 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~334 .is_wysiwyg = "true";
defparam \D_mem|mem~334 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
fiftyfivenm_lcell_comb \D_mem|mem~302feeder (
// Equation(s):
// \D_mem|mem~302feeder_combout  = \Regfile|ReadData2[14]~399_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[14]~399_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~302feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~302feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~302feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N15
dffeas \D_mem|mem~302 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~302feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~302 .is_wysiwyg = "true";
defparam \D_mem|mem~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N29
dffeas \D_mem|mem~270 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~270 .is_wysiwyg = "true";
defparam \D_mem|mem~270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N28
fiftyfivenm_lcell_comb \D_mem|mem~1314 (
// Equation(s):
// \D_mem|mem~1314_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~302_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~270_q )))))

	.dataa(\D_mem|mem~302_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~270_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1314_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1314 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N26
fiftyfivenm_lcell_comb \D_mem|mem~1315 (
// Equation(s):
// \D_mem|mem~1315_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1314_combout  & (\D_mem|mem~366_q )) # (!\D_mem|mem~1314_combout  & ((\D_mem|mem~334_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1314_combout ))))

	.dataa(\D_mem|mem~366_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~334_q ),
	.datad(\D_mem|mem~1314_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1315_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1315 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
fiftyfivenm_lcell_comb \D_mem|mem~78feeder (
// Equation(s):
// \D_mem|mem~78feeder_combout  = \Regfile|ReadData2[14]~399_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[14]~399_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~78feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N7
dffeas \D_mem|mem~78 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~78 .is_wysiwyg = "true";
defparam \D_mem|mem~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \D_mem|mem~110 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~110 .is_wysiwyg = "true";
defparam \D_mem|mem~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
fiftyfivenm_lcell_comb \D_mem|mem~46feeder (
// Equation(s):
// \D_mem|mem~46feeder_combout  = \Regfile|ReadData2[14]~399_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[14]~399_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~46feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \D_mem|mem~46 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~46 .is_wysiwyg = "true";
defparam \D_mem|mem~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \D_mem|mem~14 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~14 .is_wysiwyg = "true";
defparam \D_mem|mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
fiftyfivenm_lcell_comb \D_mem|mem~1318 (
// Equation(s):
// \D_mem|mem~1318_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~46_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~14_q  & !\ula|Mux30~12_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~46_q ),
	.datac(\D_mem|mem~14_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1318_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1318 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
fiftyfivenm_lcell_comb \D_mem|mem~1319 (
// Equation(s):
// \D_mem|mem~1319_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1318_combout  & ((\D_mem|mem~110_q ))) # (!\D_mem|mem~1318_combout  & (\D_mem|mem~78_q )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1318_combout ))))

	.dataa(\D_mem|mem~78_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~110_q ),
	.datad(\D_mem|mem~1318_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1319_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1319 .lut_mask = 16'hF388;
defparam \D_mem|mem~1319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N21
dffeas \D_mem|mem~174 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~174 .is_wysiwyg = "true";
defparam \D_mem|mem~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \D_mem|mem~238 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~238 .is_wysiwyg = "true";
defparam \D_mem|mem~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N23
dffeas \D_mem|mem~206 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~206 .is_wysiwyg = "true";
defparam \D_mem|mem~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N25
dffeas \D_mem|mem~142 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~142 .is_wysiwyg = "true";
defparam \D_mem|mem~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
fiftyfivenm_lcell_comb \D_mem|mem~1316 (
// Equation(s):
// \D_mem|mem~1316_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~206_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~142_q  & !\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~206_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~142_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1316_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1316 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
fiftyfivenm_lcell_comb \D_mem|mem~1317 (
// Equation(s):
// \D_mem|mem~1317_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1316_combout  & ((\D_mem|mem~238_q ))) # (!\D_mem|mem~1316_combout  & (\D_mem|mem~174_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1316_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~174_q ),
	.datac(\D_mem|mem~238_q ),
	.datad(\D_mem|mem~1316_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1317_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1317 .lut_mask = 16'hF588;
defparam \D_mem|mem~1317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
fiftyfivenm_lcell_comb \D_mem|mem~1320 (
// Equation(s):
// \D_mem|mem~1320_combout  = (\ula|Mux29~combout  & ((\ula|Mux28~combout ) # ((\D_mem|mem~1317_combout )))) # (!\ula|Mux29~combout  & (!\ula|Mux28~combout  & (\D_mem|mem~1319_combout )))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1319_combout ),
	.datad(\D_mem|mem~1317_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1320_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1320 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
fiftyfivenm_lcell_comb \D_mem|mem~1323 (
// Equation(s):
// \D_mem|mem~1323_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1320_combout  & (\D_mem|mem~1322_combout )) # (!\D_mem|mem~1320_combout  & ((\D_mem|mem~1315_combout ))))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1320_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~1322_combout ),
	.datac(\D_mem|mem~1315_combout ),
	.datad(\D_mem|mem~1320_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1323_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1323 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N20
fiftyfivenm_lcell_comb \D_mem|mem~974feeder (
// Equation(s):
// \D_mem|mem~974feeder_combout  = \Regfile|ReadData2[14]~399_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[14]~399_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~974feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~974feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~974feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N21
dffeas \D_mem|mem~974 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~974feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~974 .is_wysiwyg = "true";
defparam \D_mem|mem~974 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
fiftyfivenm_lcell_comb \D_mem|mem~846feeder (
// Equation(s):
// \D_mem|mem~846feeder_combout  = \Regfile|ReadData2[14]~399_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[14]~399_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~846feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~846feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~846feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N15
dffeas \D_mem|mem~846 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~846feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~846 .is_wysiwyg = "true";
defparam \D_mem|mem~846 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N3
dffeas \D_mem|mem~590 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~590 .is_wysiwyg = "true";
defparam \D_mem|mem~590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N2
fiftyfivenm_lcell_comb \D_mem|mem~1304 (
// Equation(s):
// \D_mem|mem~1304_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~846_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~590_q )))))

	.dataa(\D_mem|mem~846_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~590_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1304_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1304 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N17
dffeas \D_mem|mem~718 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~718 .is_wysiwyg = "true";
defparam \D_mem|mem~718 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
fiftyfivenm_lcell_comb \D_mem|mem~1305 (
// Equation(s):
// \D_mem|mem~1305_combout  = (\D_mem|mem~1304_combout  & ((\D_mem|mem~974_q ) # ((!\ula|Mux29~combout )))) # (!\D_mem|mem~1304_combout  & (((\D_mem|mem~718_q  & \ula|Mux29~combout ))))

	.dataa(\D_mem|mem~974_q ),
	.datab(\D_mem|mem~1304_combout ),
	.datac(\D_mem|mem~718_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1305_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1305 .lut_mask = 16'hB8CC;
defparam \D_mem|mem~1305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \D_mem|mem~878 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~878 .is_wysiwyg = "true";
defparam \D_mem|mem~878 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \D_mem|mem~1006 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1006 .is_wysiwyg = "true";
defparam \D_mem|mem~1006 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \D_mem|mem~750 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~750 .is_wysiwyg = "true";
defparam \D_mem|mem~750 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \D_mem|mem~622 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~622 .is_wysiwyg = "true";
defparam \D_mem|mem~622 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
fiftyfivenm_lcell_comb \D_mem|mem~1311 (
// Equation(s):
// \D_mem|mem~1311_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~750_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~622_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~750_q ),
	.datac(\D_mem|mem~622_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1311_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1311 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
fiftyfivenm_lcell_comb \D_mem|mem~1312 (
// Equation(s):
// \D_mem|mem~1312_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1311_combout  & ((\D_mem|mem~1006_q ))) # (!\D_mem|mem~1311_combout  & (\D_mem|mem~878_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1311_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~878_q ),
	.datac(\D_mem|mem~1006_q ),
	.datad(\D_mem|mem~1311_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1312_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1312 .lut_mask = 16'hF588;
defparam \D_mem|mem~1312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
fiftyfivenm_lcell_comb \D_mem|mem~654feeder (
// Equation(s):
// \D_mem|mem~654feeder_combout  = \Regfile|ReadData2[14]~399_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[14]~399_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~654feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~654feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~654feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N23
dffeas \D_mem|mem~654 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~654feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~654 .is_wysiwyg = "true";
defparam \D_mem|mem~654 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \D_mem|mem~910 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~910 .is_wysiwyg = "true";
defparam \D_mem|mem~910 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \D_mem|mem~782 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~782 .is_wysiwyg = "true";
defparam \D_mem|mem~782 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \D_mem|mem~526 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~526 .is_wysiwyg = "true";
defparam \D_mem|mem~526 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
fiftyfivenm_lcell_comb \D_mem|mem~1308 (
// Equation(s):
// \D_mem|mem~1308_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~782_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~526_q )))))

	.dataa(\D_mem|mem~782_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~526_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1308_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1308 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
fiftyfivenm_lcell_comb \D_mem|mem~1309 (
// Equation(s):
// \D_mem|mem~1309_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1308_combout  & ((\D_mem|mem~910_q ))) # (!\D_mem|mem~1308_combout  & (\D_mem|mem~654_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1308_combout ))))

	.dataa(\D_mem|mem~654_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~910_q ),
	.datad(\D_mem|mem~1308_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1309_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1309 .lut_mask = 16'hF388;
defparam \D_mem|mem~1309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N17
dffeas \D_mem|mem~814 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~814 .is_wysiwyg = "true";
defparam \D_mem|mem~814 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N9
dffeas \D_mem|mem~942 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~942 .is_wysiwyg = "true";
defparam \D_mem|mem~942 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \D_mem|mem~686 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~686 .is_wysiwyg = "true";
defparam \D_mem|mem~686 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \D_mem|mem~558 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[14]~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~558 .is_wysiwyg = "true";
defparam \D_mem|mem~558 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
fiftyfivenm_lcell_comb \D_mem|mem~1306 (
// Equation(s):
// \D_mem|mem~1306_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~686_q )) # (!\ula|Mux29~combout  & ((\D_mem|mem~558_q )))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~686_q ),
	.datac(\D_mem|mem~558_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1306_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1306 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N8
fiftyfivenm_lcell_comb \D_mem|mem~1307 (
// Equation(s):
// \D_mem|mem~1307_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1306_combout  & ((\D_mem|mem~942_q ))) # (!\D_mem|mem~1306_combout  & (\D_mem|mem~814_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1306_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~814_q ),
	.datac(\D_mem|mem~942_q ),
	.datad(\D_mem|mem~1306_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1307_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1307 .lut_mask = 16'hF588;
defparam \D_mem|mem~1307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
fiftyfivenm_lcell_comb \D_mem|mem~1310 (
// Equation(s):
// \D_mem|mem~1310_combout  = (\ula|Mux30~12_combout  & (\ula|Mux31~10_combout )) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & ((\D_mem|mem~1307_combout ))) # (!\ula|Mux31~10_combout  & (\D_mem|mem~1309_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~1309_combout ),
	.datad(\D_mem|mem~1307_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1310_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1310 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
fiftyfivenm_lcell_comb \D_mem|mem~1313 (
// Equation(s):
// \D_mem|mem~1313_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1310_combout  & ((\D_mem|mem~1312_combout ))) # (!\D_mem|mem~1310_combout  & (\D_mem|mem~1305_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1310_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~1305_combout ),
	.datac(\D_mem|mem~1312_combout ),
	.datad(\D_mem|mem~1310_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1313_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1313 .lut_mask = 16'hF588;
defparam \D_mem|mem~1313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
fiftyfivenm_lcell_comb \D_mem|ReadData~14 (
// Equation(s):
// \D_mem|ReadData~14_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1313_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1323_combout ))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1323_combout ),
	.datad(\D_mem|mem~1313_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~14_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~14 .lut_mask = 16'hA820;
defparam \D_mem|ReadData~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \D_mem|ReadData[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[14] .is_wysiwyg = "true";
defparam \D_mem|ReadData[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N21
dffeas \Regfile|regs[19][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][14] .is_wysiwyg = "true";
defparam \Regfile|regs[19][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N31
dffeas \Regfile|regs[23][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][14] .is_wysiwyg = "true";
defparam \Regfile|regs[23][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~385 (
// Equation(s):
// \Regfile|ReadData1[14]~385_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[23][14]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[19][14]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[19][14]~q ),
	.datac(\Regfile|regs[23][14]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~385_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~385 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[14]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N15
dffeas \Regfile|regs[31][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][14] .is_wysiwyg = "true";
defparam \Regfile|regs[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N9
dffeas \Regfile|regs[27][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][14] .is_wysiwyg = "true";
defparam \Regfile|regs[27][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~386 (
// Equation(s):
// \Regfile|ReadData1[14]~386_combout  = (\Regfile|ReadData1[14]~385_combout  & ((\Regfile|regs[31][14]~q ) # ((!\Imem|memoria_ROM~9_combout )))) # (!\Regfile|ReadData1[14]~385_combout  & (((\Regfile|regs[27][14]~q  & \Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|ReadData1[14]~385_combout ),
	.datab(\Regfile|regs[31][14]~q ),
	.datac(\Regfile|regs[27][14]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~386_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~386 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData1[14]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N3
dffeas \Regfile|regs[28][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][14] .is_wysiwyg = "true";
defparam \Regfile|regs[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N15
dffeas \Regfile|regs[24][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][14] .is_wysiwyg = "true";
defparam \Regfile|regs[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N25
dffeas \Regfile|regs[16][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][14] .is_wysiwyg = "true";
defparam \Regfile|regs[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~382 (
// Equation(s):
// \Regfile|ReadData1[14]~382_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[24][14]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[16][14]~q )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[24][14]~q ),
	.datad(\Regfile|regs[16][14]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~382_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~382 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData1[14]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~383 (
// Equation(s):
// \Regfile|ReadData1[14]~383_combout  = (\Regfile|ReadData1[14]~382_combout  & ((\Regfile|regs[28][14]~q ) # ((!\Imem|memoria_ROM~4_combout )))) # (!\Regfile|ReadData1[14]~382_combout  & (((\Regfile|regs[20][14]~q  & \Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|regs[28][14]~q ),
	.datab(\Regfile|ReadData1[14]~382_combout ),
	.datac(\Regfile|regs[20][14]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~383_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~383 .lut_mask = 16'hB8CC;
defparam \Regfile|ReadData1[14]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N21
dffeas \Regfile|regs[18][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][14] .is_wysiwyg = "true";
defparam \Regfile|regs[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N23
dffeas \Regfile|regs[26][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][14] .is_wysiwyg = "true";
defparam \Regfile|regs[26][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~380 (
// Equation(s):
// \Regfile|ReadData1[14]~380_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[26][14]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[18][14]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[18][14]~q ),
	.datac(\Regfile|regs[26][14]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~380_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~380 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[14]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N31
dffeas \Regfile|regs[30][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][14] .is_wysiwyg = "true";
defparam \Regfile|regs[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N29
dffeas \Regfile|regs[22][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][14] .is_wysiwyg = "true";
defparam \Regfile|regs[22][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~381 (
// Equation(s):
// \Regfile|ReadData1[14]~381_combout  = (\Regfile|ReadData1[14]~380_combout  & ((\Regfile|regs[30][14]~q ) # ((!\Imem|memoria_ROM~4_combout )))) # (!\Regfile|ReadData1[14]~380_combout  & (((\Regfile|regs[22][14]~q  & \Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|ReadData1[14]~380_combout ),
	.datab(\Regfile|regs[30][14]~q ),
	.datac(\Regfile|regs[22][14]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~381_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~381 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData1[14]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~384 (
// Equation(s):
// \Regfile|ReadData1[14]~384_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|ReadData1[14]~381_combout ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|ReadData1[14]~383_combout  & ((!\Imem|memoria_ROM~13_combout 
// ))))

	.dataa(\Regfile|ReadData1[14]~383_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[14]~381_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~384_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~384 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData1[14]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N19
dffeas \Regfile|regs[29][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][14] .is_wysiwyg = "true";
defparam \Regfile|regs[29][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N12
fiftyfivenm_lcell_comb \Regfile|regs[25][14]~feeder (
// Equation(s):
// \Regfile|regs[25][14]~feeder_combout  = \mux_valor_write_data|saida[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[14]~18_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[25][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[25][14]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[25][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N13
dffeas \Regfile|regs[25][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[25][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][14] .is_wysiwyg = "true";
defparam \Regfile|regs[25][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N6
fiftyfivenm_lcell_comb \Regfile|regs[21][14]~feeder (
// Equation(s):
// \Regfile|regs[21][14]~feeder_combout  = \mux_valor_write_data|saida[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[14]~18_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[21][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[21][14]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[21][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N7
dffeas \Regfile|regs[21][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[21][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][14] .is_wysiwyg = "true";
defparam \Regfile|regs[21][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N5
dffeas \Regfile|regs[17][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][14] .is_wysiwyg = "true";
defparam \Regfile|regs[17][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~378 (
// Equation(s):
// \Regfile|ReadData1[14]~378_combout  = (\Imem|memoria_ROM~9_combout  & (((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & (\Regfile|regs[21][14]~q )) # (!\Imem|memoria_ROM~4_combout  & 
// ((\Regfile|regs[17][14]~q )))))

	.dataa(\Regfile|regs[21][14]~q ),
	.datab(\Regfile|regs[17][14]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~378_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~378 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData1[14]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~379 (
// Equation(s):
// \Regfile|ReadData1[14]~379_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[14]~378_combout  & (\Regfile|regs[29][14]~q )) # (!\Regfile|ReadData1[14]~378_combout  & ((\Regfile|regs[25][14]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[14]~378_combout ))))

	.dataa(\Regfile|regs[29][14]~q ),
	.datab(\Regfile|regs[25][14]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|ReadData1[14]~378_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~379_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~379 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[14]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~387 (
// Equation(s):
// \Regfile|ReadData1[14]~387_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[14]~384_combout  & (\Regfile|ReadData1[14]~386_combout )) # (!\Regfile|ReadData1[14]~384_combout  & ((\Regfile|ReadData1[14]~379_combout ))))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[14]~384_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[14]~386_combout ),
	.datac(\Regfile|ReadData1[14]~384_combout ),
	.datad(\Regfile|ReadData1[14]~379_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~387_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~387 .lut_mask = 16'hDAD0;
defparam \Regfile|ReadData1[14]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N25
dffeas \Regfile|regs[11][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][14] .is_wysiwyg = "true";
defparam \Regfile|regs[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N25
dffeas \Regfile|regs[9][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][14] .is_wysiwyg = "true";
defparam \Regfile|regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N23
dffeas \Regfile|regs[8][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][14] .is_wysiwyg = "true";
defparam \Regfile|regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N19
dffeas \Regfile|regs[10][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][14] .is_wysiwyg = "true";
defparam \Regfile|regs[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~388 (
// Equation(s):
// \Regfile|ReadData1[14]~388_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[10][14]~q ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[8][14]~q  & ((!\Imem|memoria_ROM~13_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[8][14]~q ),
	.datac(\Regfile|regs[10][14]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~388_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~388 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[14]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~389 (
// Equation(s):
// \Regfile|ReadData1[14]~389_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[14]~388_combout  & (\Regfile|regs[11][14]~q )) # (!\Regfile|ReadData1[14]~388_combout  & ((\Regfile|regs[9][14]~q ))))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[14]~388_combout ))))

	.dataa(\Regfile|regs[11][14]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[9][14]~q ),
	.datad(\Regfile|ReadData1[14]~388_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~389_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~389 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[14]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
fiftyfivenm_lcell_comb \Regfile|regs[15][14]~feeder (
// Equation(s):
// \Regfile|regs[15][14]~feeder_combout  = \mux_valor_write_data|saida[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[14]~18_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[15][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[15][14]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[15][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N7
dffeas \Regfile|regs[15][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[15][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][14] .is_wysiwyg = "true";
defparam \Regfile|regs[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N11
dffeas \Regfile|regs[14][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][14] .is_wysiwyg = "true";
defparam \Regfile|regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N29
dffeas \Regfile|regs[12][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][14] .is_wysiwyg = "true";
defparam \Regfile|regs[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N16
fiftyfivenm_lcell_comb \Regfile|regs[13][14]~feeder (
// Equation(s):
// \Regfile|regs[13][14]~feeder_combout  = \mux_valor_write_data|saida[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[14]~18_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[13][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[13][14]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[13][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y5_N17
dffeas \Regfile|regs[13][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][14] .is_wysiwyg = "true";
defparam \Regfile|regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~395 (
// Equation(s):
// \Regfile|ReadData1[14]~395_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[13][14]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[12][14]~q ))))

	.dataa(\Regfile|regs[12][14]~q ),
	.datab(\Regfile|regs[13][14]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~395_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~395 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData1[14]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~396 (
// Equation(s):
// \Regfile|ReadData1[14]~396_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[14]~395_combout  & (\Regfile|regs[15][14]~q )) # (!\Regfile|ReadData1[14]~395_combout  & ((\Regfile|regs[14][14]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[14]~395_combout ))))

	.dataa(\Regfile|regs[15][14]~q ),
	.datab(\Regfile|regs[14][14]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[14]~395_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~396_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~396 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[14]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N21
dffeas \Regfile|regs[2][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][14] .is_wysiwyg = "true";
defparam \Regfile|regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N11
dffeas \Regfile|regs[1][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][14] .is_wysiwyg = "true";
defparam \Regfile|regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N5
dffeas \Regfile|regs[3][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][14] .is_wysiwyg = "true";
defparam \Regfile|regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~392 (
// Equation(s):
// \Regfile|ReadData1[14]~392_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][14]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][14]~q ))

	.dataa(\Regfile|regs[1][14]~q ),
	.datab(gnd),
	.datac(\Regfile|regs[3][14]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~392_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~392 .lut_mask = 16'hF0AA;
defparam \Regfile|ReadData1[14]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~393 (
// Equation(s):
// \Regfile|ReadData1[14]~393_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[14]~392_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[2][14]~q  & ((\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[2][14]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[14]~392_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~393_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~393 .lut_mask = 16'hE2C0;
defparam \Regfile|ReadData1[14]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N12
fiftyfivenm_lcell_comb \Regfile|regs[6][14]~feeder (
// Equation(s):
// \Regfile|regs[6][14]~feeder_combout  = \mux_valor_write_data|saida[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[14]~18_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[6][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[6][14]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[6][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y3_N13
dffeas \Regfile|regs[6][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][14] .is_wysiwyg = "true";
defparam \Regfile|regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y9_N27
dffeas \Regfile|regs[7][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][14] .is_wysiwyg = "true";
defparam \Regfile|regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N6
fiftyfivenm_lcell_comb \Regfile|regs[5][14]~feeder (
// Equation(s):
// \Regfile|regs[5][14]~feeder_combout  = \mux_valor_write_data|saida[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[14]~18_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[5][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[5][14]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[5][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y3_N7
dffeas \Regfile|regs[5][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][14] .is_wysiwyg = "true";
defparam \Regfile|regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y9_N13
dffeas \Regfile|regs[4][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][14] .is_wysiwyg = "true";
defparam \Regfile|regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~390 (
// Equation(s):
// \Regfile|ReadData1[14]~390_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[5][14]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[4][14]~q )))))

	.dataa(\Regfile|regs[5][14]~q ),
	.datab(\Regfile|regs[4][14]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~390_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~390 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData1[14]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~391 (
// Equation(s):
// \Regfile|ReadData1[14]~391_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[14]~390_combout  & ((\Regfile|regs[7][14]~q ))) # (!\Regfile|ReadData1[14]~390_combout  & (\Regfile|regs[6][14]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[14]~390_combout ))))

	.dataa(\Regfile|regs[6][14]~q ),
	.datab(\Regfile|regs[7][14]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[14]~390_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~391_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~391 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[14]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~394 (
// Equation(s):
// \Regfile|ReadData1[14]~394_combout  = (\Imem|memoria_ROM~9_combout  & (((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[14]~391_combout ))) # (!\Imem|memoria_ROM~4_combout  & 
// (\Regfile|ReadData1[14]~393_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|ReadData1[14]~393_combout ),
	.datac(\Regfile|ReadData1[14]~391_combout ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~394_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~394 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[14]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~397 (
// Equation(s):
// \Regfile|ReadData1[14]~397_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[14]~394_combout  & ((\Regfile|ReadData1[14]~396_combout ))) # (!\Regfile|ReadData1[14]~394_combout  & (\Regfile|ReadData1[14]~389_combout )))) # 
// (!\Imem|memoria_ROM~9_combout  & (((\Regfile|ReadData1[14]~394_combout ))))

	.dataa(\Regfile|ReadData1[14]~389_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[14]~396_combout ),
	.datad(\Regfile|ReadData1[14]~394_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~397_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~397 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[14]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~398 (
// Equation(s):
// \Regfile|ReadData1[14]~398_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[14]~387_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[14]~397_combout )))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[14]~387_combout ),
	.datad(\Regfile|ReadData1[14]~397_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~398_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~398 .lut_mask = 16'h5140;
defparam \Regfile|ReadData1[14]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N29
dffeas \Regfile|regs[23][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][13] .is_wysiwyg = "true";
defparam \Regfile|regs[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N31
dffeas \Regfile|regs[31][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][13] .is_wysiwyg = "true";
defparam \Regfile|regs[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N7
dffeas \Regfile|regs[27][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][13] .is_wysiwyg = "true";
defparam \Regfile|regs[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N1
dffeas \Regfile|regs[19][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][13] .is_wysiwyg = "true";
defparam \Regfile|regs[19][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~417 (
// Equation(s):
// \Regfile|ReadData2[13]~417_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[27][13]~q ) # ((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & (((\Regfile|regs[19][13]~q  & !\Imem|memoria_ROM~44_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[27][13]~q ),
	.datac(\Regfile|regs[19][13]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~417_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~417 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[13]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~418 (
// Equation(s):
// \Regfile|ReadData2[13]~418_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[13]~417_combout  & ((\Regfile|regs[31][13]~q ))) # (!\Regfile|ReadData2[13]~417_combout  & (\Regfile|regs[23][13]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[13]~417_combout ))))

	.dataa(\Regfile|regs[23][13]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[31][13]~q ),
	.datad(\Regfile|ReadData2[13]~417_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~418_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~418 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[13]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N15
dffeas \Regfile|regs[26][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][13] .is_wysiwyg = "true";
defparam \Regfile|regs[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N21
dffeas \Regfile|regs[22][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][13] .is_wysiwyg = "true";
defparam \Regfile|regs[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N9
dffeas \Regfile|regs[18][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][13] .is_wysiwyg = "true";
defparam \Regfile|regs[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~412 (
// Equation(s):
// \Regfile|ReadData2[13]~412_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[22][13]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[18][13]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[22][13]~q ),
	.datac(\Regfile|regs[18][13]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~412_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~412 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[13]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N19
dffeas \Regfile|regs[30][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][13] .is_wysiwyg = "true";
defparam \Regfile|regs[30][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~413 (
// Equation(s):
// \Regfile|ReadData2[13]~413_combout  = (\Regfile|ReadData2[13]~412_combout  & (((\Regfile|regs[30][13]~q ) # (!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[13]~412_combout  & (\Regfile|regs[26][13]~q  & ((\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[26][13]~q ),
	.datab(\Regfile|ReadData2[13]~412_combout ),
	.datac(\Regfile|regs[30][13]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~413_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~413 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData2[13]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N13
dffeas \Regfile|regs[24][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][13] .is_wysiwyg = "true";
defparam \Regfile|regs[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N31
dffeas \Regfile|regs[28][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][13] .is_wysiwyg = "true";
defparam \Regfile|regs[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N3
dffeas \Regfile|regs[20][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][13] .is_wysiwyg = "true";
defparam \Regfile|regs[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N13
dffeas \Regfile|regs[16][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][13] .is_wysiwyg = "true";
defparam \Regfile|regs[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~414 (
// Equation(s):
// \Regfile|ReadData2[13]~414_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[20][13]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[16][13]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[20][13]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[16][13]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~414_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~414 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData2[13]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~415 (
// Equation(s):
// \Regfile|ReadData2[13]~415_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[13]~414_combout  & ((\Regfile|regs[28][13]~q ))) # (!\Regfile|ReadData2[13]~414_combout  & (\Regfile|regs[24][13]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[13]~414_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[24][13]~q ),
	.datac(\Regfile|regs[28][13]~q ),
	.datad(\Regfile|ReadData2[13]~414_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~415_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~415 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[13]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~416 (
// Equation(s):
// \Regfile|ReadData2[13]~416_combout  = (\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout ) # ((\Regfile|ReadData2[13]~413_combout )))) # (!\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[13]~415_combout 
// ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[13]~413_combout ),
	.datad(\Regfile|ReadData2[13]~415_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~416_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~416 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData2[13]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N16
fiftyfivenm_lcell_comb \Regfile|regs[21][13]~feeder (
// Equation(s):
// \Regfile|regs[21][13]~feeder_combout  = \mux_valor_write_data|saida[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[13]~19_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[21][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[21][13]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[21][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N17
dffeas \Regfile|regs[21][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[21][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][13] .is_wysiwyg = "true";
defparam \Regfile|regs[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N23
dffeas \Regfile|regs[29][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][13] .is_wysiwyg = "true";
defparam \Regfile|regs[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N21
dffeas \Regfile|regs[17][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][13] .is_wysiwyg = "true";
defparam \Regfile|regs[17][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N11
dffeas \Regfile|regs[25][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][13] .is_wysiwyg = "true";
defparam \Regfile|regs[25][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~410 (
// Equation(s):
// \Regfile|ReadData2[13]~410_combout  = (\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout ) # ((\Regfile|regs[25][13]~q )))) # (!\Imem|memoria_ROM~41_combout  & (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[17][13]~q )))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[17][13]~q ),
	.datad(\Regfile|regs[25][13]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~410_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~410 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[13]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~411 (
// Equation(s):
// \Regfile|ReadData2[13]~411_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[13]~410_combout  & ((\Regfile|regs[29][13]~q ))) # (!\Regfile|ReadData2[13]~410_combout  & (\Regfile|regs[21][13]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[13]~410_combout ))))

	.dataa(\Regfile|regs[21][13]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[29][13]~q ),
	.datad(\Regfile|ReadData2[13]~410_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~411_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~411 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[13]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~419 (
// Equation(s):
// \Regfile|ReadData2[13]~419_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[13]~416_combout  & (\Regfile|ReadData2[13]~418_combout )) # (!\Regfile|ReadData2[13]~416_combout  & ((\Regfile|ReadData2[13]~411_combout ))))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[13]~416_combout ))))

	.dataa(\Regfile|ReadData2[13]~418_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[13]~416_combout ),
	.datad(\Regfile|ReadData2[13]~411_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~419_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~419 .lut_mask = 16'hBCB0;
defparam \Regfile|ReadData2[13]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N7
dffeas \Regfile|regs[7][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][13] .is_wysiwyg = "true";
defparam \Regfile|regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N25
dffeas \Regfile|regs[6][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][13] .is_wysiwyg = "true";
defparam \Regfile|regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N27
dffeas \Regfile|regs[5][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][13] .is_wysiwyg = "true";
defparam \Regfile|regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y9_N9
dffeas \Regfile|regs[4][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][13] .is_wysiwyg = "true";
defparam \Regfile|regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~400 (
// Equation(s):
// \Regfile|ReadData2[13]~400_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[5][13]~q ) # ((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[4][13]~q  & !\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[5][13]~q ),
	.datab(\Regfile|regs[4][13]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~400_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~400 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData2[13]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~401 (
// Equation(s):
// \Regfile|ReadData2[13]~401_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[13]~400_combout  & (\Regfile|regs[7][13]~q )) # (!\Regfile|ReadData2[13]~400_combout  & ((\Regfile|regs[6][13]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[13]~400_combout ))))

	.dataa(\Regfile|regs[7][13]~q ),
	.datab(\Regfile|regs[6][13]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|ReadData2[13]~400_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~401_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~401 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[13]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
fiftyfivenm_lcell_comb \Regfile|regs[15][13]~feeder (
// Equation(s):
// \Regfile|regs[15][13]~feeder_combout  = \mux_valor_write_data|saida[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[13]~19_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[15][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[15][13]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[15][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N17
dffeas \Regfile|regs[15][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[15][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][13] .is_wysiwyg = "true";
defparam \Regfile|regs[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N15
dffeas \Regfile|regs[14][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][13] .is_wysiwyg = "true";
defparam \Regfile|regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N17
dffeas \Regfile|regs[12][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][13] .is_wysiwyg = "true";
defparam \Regfile|regs[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N4
fiftyfivenm_lcell_comb \Regfile|regs[13][13]~feeder (
// Equation(s):
// \Regfile|regs[13][13]~feeder_combout  = \mux_valor_write_data|saida[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[13]~19_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[13][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[13][13]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[13][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N5
dffeas \Regfile|regs[13][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[13][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][13] .is_wysiwyg = "true";
defparam \Regfile|regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~407 (
// Equation(s):
// \Regfile|ReadData2[13]~407_combout  = (\Imem|memoria_ROM~35_combout  & (\Imem|memoria_ROM~31_combout )) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][13]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[12][13]~q ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[12][13]~q ),
	.datad(\Regfile|regs[13][13]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~407_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~407 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[13]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~408 (
// Equation(s):
// \Regfile|ReadData2[13]~408_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[13]~407_combout  & (\Regfile|regs[15][13]~q )) # (!\Regfile|ReadData2[13]~407_combout  & ((\Regfile|regs[14][13]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[13]~407_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[15][13]~q ),
	.datac(\Regfile|regs[14][13]~q ),
	.datad(\Regfile|ReadData2[13]~407_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~408_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~408 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[13]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N13
dffeas \Regfile|regs[9][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][13] .is_wysiwyg = "true";
defparam \Regfile|regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N17
dffeas \Regfile|regs[11][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][13] .is_wysiwyg = "true";
defparam \Regfile|regs[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N11
dffeas \Regfile|regs[10][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][13] .is_wysiwyg = "true";
defparam \Regfile|regs[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N11
dffeas \Regfile|regs[8][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][13] .is_wysiwyg = "true";
defparam \Regfile|regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~402 (
// Equation(s):
// \Regfile|ReadData2[13]~402_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[10][13]~q ) # ((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & (((\Regfile|regs[8][13]~q  & !\Imem|memoria_ROM~31_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[10][13]~q ),
	.datac(\Regfile|regs[8][13]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~402_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~402 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[13]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~403 (
// Equation(s):
// \Regfile|ReadData2[13]~403_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[13]~402_combout  & ((\Regfile|regs[11][13]~q ))) # (!\Regfile|ReadData2[13]~402_combout  & (\Regfile|regs[9][13]~q )))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[13]~402_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[9][13]~q ),
	.datac(\Regfile|regs[11][13]~q ),
	.datad(\Regfile|ReadData2[13]~402_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~403_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~403 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[13]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N11
dffeas \Regfile|regs[1][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][13] .is_wysiwyg = "true";
defparam \Regfile|regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N25
dffeas \Regfile|regs[3][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][13] .is_wysiwyg = "true";
defparam \Regfile|regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~404 (
// Equation(s):
// \Regfile|ReadData2[13]~404_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[3][13]~q ))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[1][13]~q ))))

	.dataa(\Regfile|regs[1][13]~q ),
	.datab(\Regfile|regs[3][13]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~404_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~404 .lut_mask = 16'hC0A0;
defparam \Regfile|ReadData2[13]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~405 (
// Equation(s):
// \Regfile|ReadData2[13]~405_combout  = (\Regfile|ReadData2[13]~404_combout ) # ((\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & \Regfile|regs[2][13]~q )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[2][13]~q ),
	.datad(\Regfile|ReadData2[13]~404_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~405_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~405 .lut_mask = 16'hFF20;
defparam \Regfile|ReadData2[13]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~406 (
// Equation(s):
// \Regfile|ReadData2[13]~406_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|ReadData2[13]~403_combout )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|ReadData2[13]~405_combout )))))

	.dataa(\Regfile|ReadData2[13]~403_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Regfile|ReadData2[13]~405_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~406_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~406 .lut_mask = 16'hE3E0;
defparam \Regfile|ReadData2[13]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~409 (
// Equation(s):
// \Regfile|ReadData2[13]~409_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[13]~406_combout  & ((\Regfile|ReadData2[13]~408_combout ))) # (!\Regfile|ReadData2[13]~406_combout  & (\Regfile|ReadData2[13]~401_combout )))) # 
// (!\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[13]~406_combout ))))

	.dataa(\Regfile|ReadData2[13]~401_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[13]~408_combout ),
	.datad(\Regfile|ReadData2[13]~406_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~409_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~409 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[13]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[13]~420 (
// Equation(s):
// \Regfile|ReadData2[13]~420_combout  = (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[13]~409_combout ) # ((\Regfile|ReadData2[13]~419_combout  & \Imem|memoria_ROM~49_combout )))) # (!\Regfile|ReadData2[0]~20_combout  & 
// (\Regfile|ReadData2[13]~419_combout  & (\Imem|memoria_ROM~49_combout )))

	.dataa(\Regfile|ReadData2[0]~20_combout ),
	.datab(\Regfile|ReadData2[13]~419_combout ),
	.datac(\Imem|memoria_ROM~49_combout ),
	.datad(\Regfile|ReadData2[13]~409_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[13]~420_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[13]~420 .lut_mask = 16'hEAC0;
defparam \Regfile|ReadData2[13]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \D_mem|mem~237 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~237 .is_wysiwyg = "true";
defparam \D_mem|mem~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N15
dffeas \D_mem|mem~205 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~205 .is_wysiwyg = "true";
defparam \D_mem|mem~205 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N18
fiftyfivenm_lcell_comb \D_mem|mem~173feeder (
// Equation(s):
// \D_mem|mem~173feeder_combout  = \Regfile|ReadData2[13]~420_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[13]~420_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~173feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~173feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~173feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N19
dffeas \D_mem|mem~173 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~173 .is_wysiwyg = "true";
defparam \D_mem|mem~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \D_mem|mem~141 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~141 .is_wysiwyg = "true";
defparam \D_mem|mem~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
fiftyfivenm_lcell_comb \D_mem|mem~1294 (
// Equation(s):
// \D_mem|mem~1294_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~173_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~141_q )))))

	.dataa(\D_mem|mem~173_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~141_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1294_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1294 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N14
fiftyfivenm_lcell_comb \D_mem|mem~1295 (
// Equation(s):
// \D_mem|mem~1295_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1294_combout  & (\D_mem|mem~237_q )) # (!\D_mem|mem~1294_combout  & ((\D_mem|mem~205_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1294_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~237_q ),
	.datac(\D_mem|mem~205_q ),
	.datad(\D_mem|mem~1294_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1295_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1295 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N15
dffeas \D_mem|mem~493 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[13]~420_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~493 .is_wysiwyg = "true";
defparam \D_mem|mem~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N29
dffeas \D_mem|mem~461 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~461 .is_wysiwyg = "true";
defparam \D_mem|mem~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N11
dffeas \D_mem|mem~429 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~429 .is_wysiwyg = "true";
defparam \D_mem|mem~429 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N3
dffeas \D_mem|mem~397 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~397 .is_wysiwyg = "true";
defparam \D_mem|mem~397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N2
fiftyfivenm_lcell_comb \D_mem|mem~1301 (
// Equation(s):
// \D_mem|mem~1301_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~429_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~397_q )))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~429_q ),
	.datac(\D_mem|mem~397_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1301_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1301 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N28
fiftyfivenm_lcell_comb \D_mem|mem~1302 (
// Equation(s):
// \D_mem|mem~1302_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1301_combout  & (\D_mem|mem~493_q )) # (!\D_mem|mem~1301_combout  & ((\D_mem|mem~461_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1301_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~493_q ),
	.datac(\D_mem|mem~461_q ),
	.datad(\D_mem|mem~1301_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1302_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1302 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
fiftyfivenm_lcell_comb \D_mem|mem~45feeder (
// Equation(s):
// \D_mem|mem~45feeder_combout  = \Regfile|ReadData2[13]~420_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[13]~420_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~45feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \D_mem|mem~45 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~45 .is_wysiwyg = "true";
defparam \D_mem|mem~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \D_mem|mem~109 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~109 .is_wysiwyg = "true";
defparam \D_mem|mem~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
fiftyfivenm_lcell_comb \D_mem|mem~13feeder (
// Equation(s):
// \D_mem|mem~13feeder_combout  = \Regfile|ReadData2[13]~420_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[13]~420_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~13feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \D_mem|mem~13 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~13 .is_wysiwyg = "true";
defparam \D_mem|mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
fiftyfivenm_lcell_comb \D_mem|mem~77feeder (
// Equation(s):
// \D_mem|mem~77feeder_combout  = \Regfile|ReadData2[13]~420_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[13]~420_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~77feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~77feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~77feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \D_mem|mem~77 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~77 .is_wysiwyg = "true";
defparam \D_mem|mem~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
fiftyfivenm_lcell_comb \D_mem|mem~1298 (
// Equation(s):
// \D_mem|mem~1298_combout  = (\ula|Mux30~12_combout  & (((\D_mem|mem~77_q ) # (\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (\D_mem|mem~13_q  & ((!\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~13_q ),
	.datab(\D_mem|mem~77_q ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1298_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1298 .lut_mask = 16'hF0CA;
defparam \D_mem|mem~1298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
fiftyfivenm_lcell_comb \D_mem|mem~1299 (
// Equation(s):
// \D_mem|mem~1299_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1298_combout  & ((\D_mem|mem~109_q ))) # (!\D_mem|mem~1298_combout  & (\D_mem|mem~45_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1298_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~45_q ),
	.datac(\D_mem|mem~109_q ),
	.datad(\D_mem|mem~1298_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1299_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1299 .lut_mask = 16'hF588;
defparam \D_mem|mem~1299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \D_mem|mem~301 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~301 .is_wysiwyg = "true";
defparam \D_mem|mem~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \D_mem|mem~365 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~365 .is_wysiwyg = "true";
defparam \D_mem|mem~365 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
fiftyfivenm_lcell_comb \D_mem|mem~333feeder (
// Equation(s):
// \D_mem|mem~333feeder_combout  = \Regfile|ReadData2[13]~420_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[13]~420_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~333feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~333feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~333feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N5
dffeas \D_mem|mem~333 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~333feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~333 .is_wysiwyg = "true";
defparam \D_mem|mem~333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
fiftyfivenm_lcell_comb \D_mem|mem~269feeder (
// Equation(s):
// \D_mem|mem~269feeder_combout  = \Regfile|ReadData2[13]~420_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[13]~420_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~269feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~269feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~269feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N31
dffeas \D_mem|mem~269 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~269feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~269 .is_wysiwyg = "true";
defparam \D_mem|mem~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
fiftyfivenm_lcell_comb \D_mem|mem~1296 (
// Equation(s):
// \D_mem|mem~1296_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~333_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~269_q )))))

	.dataa(\D_mem|mem~333_q ),
	.datab(\D_mem|mem~269_q ),
	.datac(\ula|Mux31~10_combout ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1296_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1296 .lut_mask = 16'hFA0C;
defparam \D_mem|mem~1296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
fiftyfivenm_lcell_comb \D_mem|mem~1297 (
// Equation(s):
// \D_mem|mem~1297_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1296_combout  & ((\D_mem|mem~365_q ))) # (!\D_mem|mem~1296_combout  & (\D_mem|mem~301_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1296_combout ))))

	.dataa(\D_mem|mem~301_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~365_q ),
	.datad(\D_mem|mem~1296_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1297_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1297 .lut_mask = 16'hF388;
defparam \D_mem|mem~1297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
fiftyfivenm_lcell_comb \D_mem|mem~1300 (
// Equation(s):
// \D_mem|mem~1300_combout  = (\ula|Mux29~combout  & (\ula|Mux28~combout )) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & ((\D_mem|mem~1297_combout ))) # (!\ula|Mux28~combout  & (\D_mem|mem~1299_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1299_combout ),
	.datad(\D_mem|mem~1297_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1300_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1300 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
fiftyfivenm_lcell_comb \D_mem|mem~1303 (
// Equation(s):
// \D_mem|mem~1303_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1300_combout  & ((\D_mem|mem~1302_combout ))) # (!\D_mem|mem~1300_combout  & (\D_mem|mem~1295_combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1300_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~1295_combout ),
	.datac(\D_mem|mem~1302_combout ),
	.datad(\D_mem|mem~1300_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1303_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1303 .lut_mask = 16'hF588;
defparam \D_mem|mem~1303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
fiftyfivenm_lcell_comb \D_mem|mem~941feeder (
// Equation(s):
// \D_mem|mem~941feeder_combout  = \Regfile|ReadData2[13]~420_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[13]~420_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~941feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~941feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~941feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N31
dffeas \D_mem|mem~941 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~941feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~941 .is_wysiwyg = "true";
defparam \D_mem|mem~941 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N0
fiftyfivenm_lcell_comb \D_mem|mem~685feeder (
// Equation(s):
// \D_mem|mem~685feeder_combout  = \Regfile|ReadData2[13]~420_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[13]~420_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~685feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~685feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~685feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N1
dffeas \D_mem|mem~685 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~685feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~685 .is_wysiwyg = "true";
defparam \D_mem|mem~685 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \D_mem|mem~557 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~557 .is_wysiwyg = "true";
defparam \D_mem|mem~557 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
fiftyfivenm_lcell_comb \D_mem|mem~813feeder (
// Equation(s):
// \D_mem|mem~813feeder_combout  = \Regfile|ReadData2[13]~420_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[13]~420_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~813feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~813feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~813feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \D_mem|mem~813 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~813feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~813 .is_wysiwyg = "true";
defparam \D_mem|mem~813 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
fiftyfivenm_lcell_comb \D_mem|mem~1284 (
// Equation(s):
// \D_mem|mem~1284_combout  = (\ula|Mux28~combout  & ((\ula|Mux29~combout ) # ((\D_mem|mem~813_q )))) # (!\ula|Mux28~combout  & (!\ula|Mux29~combout  & (\D_mem|mem~557_q )))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~557_q ),
	.datad(\D_mem|mem~813_q ),
	.cin(gnd),
	.combout(\D_mem|mem~1284_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1284 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
fiftyfivenm_lcell_comb \D_mem|mem~1285 (
// Equation(s):
// \D_mem|mem~1285_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1284_combout  & (\D_mem|mem~941_q )) # (!\D_mem|mem~1284_combout  & ((\D_mem|mem~685_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1284_combout ))))

	.dataa(\D_mem|mem~941_q ),
	.datab(\D_mem|mem~685_q ),
	.datac(\ula|Mux29~combout ),
	.datad(\D_mem|mem~1284_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1285_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1285 .lut_mask = 16'hAFC0;
defparam \D_mem|mem~1285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N23
dffeas \D_mem|mem~845 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~845 .is_wysiwyg = "true";
defparam \D_mem|mem~845 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N21
dffeas \D_mem|mem~973 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~973 .is_wysiwyg = "true";
defparam \D_mem|mem~973 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N13
dffeas \D_mem|mem~717 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~717 .is_wysiwyg = "true";
defparam \D_mem|mem~717 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N31
dffeas \D_mem|mem~589 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~589 .is_wysiwyg = "true";
defparam \D_mem|mem~589 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
fiftyfivenm_lcell_comb \D_mem|mem~1286 (
// Equation(s):
// \D_mem|mem~1286_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~717_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~589_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~717_q ),
	.datac(\D_mem|mem~589_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1286_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1286 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
fiftyfivenm_lcell_comb \D_mem|mem~1287 (
// Equation(s):
// \D_mem|mem~1287_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1286_combout  & ((\D_mem|mem~973_q ))) # (!\D_mem|mem~1286_combout  & (\D_mem|mem~845_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1286_combout ))))

	.dataa(\D_mem|mem~845_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~973_q ),
	.datad(\D_mem|mem~1286_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1287_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1287 .lut_mask = 16'hF388;
defparam \D_mem|mem~1287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \D_mem|mem~653 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~653 .is_wysiwyg = "true";
defparam \D_mem|mem~653 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \D_mem|mem~525 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~525 .is_wysiwyg = "true";
defparam \D_mem|mem~525 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
fiftyfivenm_lcell_comb \D_mem|mem~1288 (
// Equation(s):
// \D_mem|mem~1288_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~653_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~525_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~653_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~525_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1288_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1288 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
fiftyfivenm_lcell_comb \D_mem|mem~781feeder (
// Equation(s):
// \D_mem|mem~781feeder_combout  = \Regfile|ReadData2[13]~420_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[13]~420_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~781feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~781feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~781feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \D_mem|mem~781 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~781feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~781 .is_wysiwyg = "true";
defparam \D_mem|mem~781 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \D_mem|mem~909 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~909 .is_wysiwyg = "true";
defparam \D_mem|mem~909 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
fiftyfivenm_lcell_comb \D_mem|mem~1289 (
// Equation(s):
// \D_mem|mem~1289_combout  = (\D_mem|mem~1288_combout  & (((\D_mem|mem~909_q ) # (!\ula|Mux28~combout )))) # (!\D_mem|mem~1288_combout  & (\D_mem|mem~781_q  & ((\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~1288_combout ),
	.datab(\D_mem|mem~781_q ),
	.datac(\D_mem|mem~909_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1289_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1289 .lut_mask = 16'hE4AA;
defparam \D_mem|mem~1289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
fiftyfivenm_lcell_comb \D_mem|mem~1290 (
// Equation(s):
// \D_mem|mem~1290_combout  = (\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout ) # ((\D_mem|mem~1287_combout )))) # (!\ula|Mux30~12_combout  & (!\ula|Mux31~10_combout  & ((\D_mem|mem~1289_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~1287_combout ),
	.datad(\D_mem|mem~1289_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1290_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1290 .lut_mask = 16'hB9A8;
defparam \D_mem|mem~1290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \D_mem|mem~749 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~749 .is_wysiwyg = "true";
defparam \D_mem|mem~749 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \D_mem|mem~1005 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1005 .is_wysiwyg = "true";
defparam \D_mem|mem~1005 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
fiftyfivenm_lcell_comb \D_mem|mem~877feeder (
// Equation(s):
// \D_mem|mem~877feeder_combout  = \Regfile|ReadData2[13]~420_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[13]~420_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~877feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~877feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~877feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \D_mem|mem~877 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~877feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~877 .is_wysiwyg = "true";
defparam \D_mem|mem~877 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N9
dffeas \D_mem|mem~621 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[13]~420_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~621 .is_wysiwyg = "true";
defparam \D_mem|mem~621 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
fiftyfivenm_lcell_comb \D_mem|mem~1291 (
// Equation(s):
// \D_mem|mem~1291_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~877_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~621_q )))))

	.dataa(\D_mem|mem~877_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~621_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1291_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1291 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
fiftyfivenm_lcell_comb \D_mem|mem~1292 (
// Equation(s):
// \D_mem|mem~1292_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1291_combout  & ((\D_mem|mem~1005_q ))) # (!\D_mem|mem~1291_combout  & (\D_mem|mem~749_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1291_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~749_q ),
	.datac(\D_mem|mem~1005_q ),
	.datad(\D_mem|mem~1291_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1292_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1292 .lut_mask = 16'hF588;
defparam \D_mem|mem~1292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
fiftyfivenm_lcell_comb \D_mem|mem~1293 (
// Equation(s):
// \D_mem|mem~1293_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1290_combout  & ((\D_mem|mem~1292_combout ))) # (!\D_mem|mem~1290_combout  & (\D_mem|mem~1285_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1290_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~1285_combout ),
	.datac(\D_mem|mem~1290_combout ),
	.datad(\D_mem|mem~1292_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1293_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1293 .lut_mask = 16'hF858;
defparam \D_mem|mem~1293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
fiftyfivenm_lcell_comb \D_mem|ReadData~13 (
// Equation(s):
// \D_mem|ReadData~13_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1293_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1303_combout ))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1303_combout ),
	.datad(\D_mem|mem~1293_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~13_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~13 .lut_mask = 16'hA820;
defparam \D_mem|ReadData~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \D_mem|ReadData[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[13] .is_wysiwyg = "true";
defparam \D_mem|ReadData[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~19 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~19_combout  = (\uc|WideOr0~2_combout  & ((\Imem|memoria_ROM~110_combout ))) # (!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[13]~420_combout ))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData2[13]~420_combout ),
	.datad(\Imem|memoria_ROM~110_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~19 .lut_mask = 16'hFA50;
defparam \mux_in_2_ALU|saida[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N26
fiftyfivenm_lcell_comb \Regfile|regs[11][12]~feeder (
// Equation(s):
// \Regfile|regs[11][12]~feeder_combout  = \mux_valor_write_data|saida[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[12]~20_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[11][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[11][12]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[11][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y2_N27
dffeas \Regfile|regs[11][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[11][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][12] .is_wysiwyg = "true";
defparam \Regfile|regs[11][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N28
fiftyfivenm_lcell_comb \Regfile|regs[9][12]~feeder (
// Equation(s):
// \Regfile|regs[9][12]~feeder_combout  = \mux_valor_write_data|saida[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[12]~20_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[9][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[9][12]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[9][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y2_N29
dffeas \Regfile|regs[9][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][12] .is_wysiwyg = "true";
defparam \Regfile|regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N1
dffeas \Regfile|regs[10][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][12] .is_wysiwyg = "true";
defparam \Regfile|regs[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N31
dffeas \Regfile|regs[8][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][12] .is_wysiwyg = "true";
defparam \Regfile|regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~421 (
// Equation(s):
// \Regfile|ReadData2[12]~421_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[10][12]~q )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|regs[8][12]~q )))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[10][12]~q ),
	.datac(\Regfile|regs[8][12]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~421_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~421 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[12]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~422 (
// Equation(s):
// \Regfile|ReadData2[12]~422_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[12]~421_combout  & (\Regfile|regs[11][12]~q )) # (!\Regfile|ReadData2[12]~421_combout  & ((\Regfile|regs[9][12]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[12]~421_combout ))))

	.dataa(\Regfile|regs[11][12]~q ),
	.datab(\Regfile|regs[9][12]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[12]~421_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~422_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~422 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[12]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N15
dffeas \Regfile|regs[15][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][12] .is_wysiwyg = "true";
defparam \Regfile|regs[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N23
dffeas \Regfile|regs[14][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][12] .is_wysiwyg = "true";
defparam \Regfile|regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N5
dffeas \Regfile|regs[13][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][12] .is_wysiwyg = "true";
defparam \Regfile|regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N25
dffeas \Regfile|regs[12][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][12] .is_wysiwyg = "true";
defparam \Regfile|regs[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~428 (
// Equation(s):
// \Regfile|ReadData2[12]~428_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & (\Regfile|regs[13][12]~q )) # (!\Imem|memoria_ROM~31_combout  & 
// ((\Regfile|regs[12][12]~q )))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[13][12]~q ),
	.datac(\Regfile|regs[12][12]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~428_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~428 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[12]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~429 (
// Equation(s):
// \Regfile|ReadData2[12]~429_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[12]~428_combout  & (\Regfile|regs[15][12]~q )) # (!\Regfile|ReadData2[12]~428_combout  & ((\Regfile|regs[14][12]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[12]~428_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[15][12]~q ),
	.datac(\Regfile|regs[14][12]~q ),
	.datad(\Regfile|ReadData2[12]~428_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~429_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~429 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[12]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N18
fiftyfivenm_lcell_comb \Regfile|regs[7][12]~feeder (
// Equation(s):
// \Regfile|regs[7][12]~feeder_combout  = \mux_valor_write_data|saida[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[12]~20_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[7][12]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N19
dffeas \Regfile|regs[7][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][12] .is_wysiwyg = "true";
defparam \Regfile|regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N1
dffeas \Regfile|regs[6][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][12] .is_wysiwyg = "true";
defparam \Regfile|regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N31
dffeas \Regfile|regs[5][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][12] .is_wysiwyg = "true";
defparam \Regfile|regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N24
fiftyfivenm_lcell_comb \Regfile|regs[4][12]~feeder (
// Equation(s):
// \Regfile|regs[4][12]~feeder_combout  = \mux_valor_write_data|saida[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[12]~20_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[4][12]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N25
dffeas \Regfile|regs[4][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][12] .is_wysiwyg = "true";
defparam \Regfile|regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~423 (
// Equation(s):
// \Regfile|ReadData2[12]~423_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[5][12]~q ) # ((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[4][12]~q  & !\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[5][12]~q ),
	.datab(\Regfile|regs[4][12]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~423_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~423 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData2[12]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~424 (
// Equation(s):
// \Regfile|ReadData2[12]~424_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[12]~423_combout  & (\Regfile|regs[7][12]~q )) # (!\Regfile|ReadData2[12]~423_combout  & ((\Regfile|regs[6][12]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[12]~423_combout ))))

	.dataa(\Regfile|regs[7][12]~q ),
	.datab(\Regfile|regs[6][12]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|ReadData2[12]~423_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~424_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~424 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[12]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N21
dffeas \Regfile|regs[2][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][12] .is_wysiwyg = "true";
defparam \Regfile|regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N17
dffeas \Regfile|regs[3][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][12] .is_wysiwyg = "true";
defparam \Regfile|regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N15
dffeas \Regfile|regs[1][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][12] .is_wysiwyg = "true";
defparam \Regfile|regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~425 (
// Equation(s):
// \Regfile|ReadData2[12]~425_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][12]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][12]~q )))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[3][12]~q ),
	.datac(\Regfile|regs[1][12]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~425_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~425 .lut_mask = 16'h88A0;
defparam \Regfile|ReadData2[12]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~426 (
// Equation(s):
// \Regfile|ReadData2[12]~426_combout  = (\Regfile|ReadData2[12]~425_combout ) # ((!\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout  & \Regfile|regs[2][12]~q )))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[2][12]~q ),
	.datad(\Regfile|ReadData2[12]~425_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~426_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~426 .lut_mask = 16'hFF40;
defparam \Regfile|ReadData2[12]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~427 (
// Equation(s):
// \Regfile|ReadData2[12]~427_combout  = (\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout ) # ((\Regfile|ReadData2[12]~424_combout )))) # (!\Imem|memoria_ROM~44_combout  & (!\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[12]~426_combout 
// ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|ReadData2[12]~424_combout ),
	.datad(\Regfile|ReadData2[12]~426_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~427_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~427 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData2[12]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~430 (
// Equation(s):
// \Regfile|ReadData2[12]~430_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[12]~427_combout  & ((\Regfile|ReadData2[12]~429_combout ))) # (!\Regfile|ReadData2[12]~427_combout  & (\Regfile|ReadData2[12]~422_combout )))) # 
// (!\Imem|memoria_ROM~41_combout  & (((\Regfile|ReadData2[12]~427_combout ))))

	.dataa(\Regfile|ReadData2[12]~422_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|ReadData2[12]~429_combout ),
	.datad(\Regfile|ReadData2[12]~427_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~430_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~430 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[12]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N1
dffeas \Regfile|regs[27][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][12] .is_wysiwyg = "true";
defparam \Regfile|regs[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N19
dffeas \Regfile|regs[23][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][12] .is_wysiwyg = "true";
defparam \Regfile|regs[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N5
dffeas \Regfile|regs[19][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][12] .is_wysiwyg = "true";
defparam \Regfile|regs[19][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~438 (
// Equation(s):
// \Regfile|ReadData2[12]~438_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & (\Regfile|regs[23][12]~q )) # (!\Imem|memoria_ROM~44_combout  & 
// ((\Regfile|regs[19][12]~q )))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[23][12]~q ),
	.datac(\Regfile|regs[19][12]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~438_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~438 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[12]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~439 (
// Equation(s):
// \Regfile|ReadData2[12]~439_combout  = (\Regfile|ReadData2[12]~438_combout  & (((\Regfile|regs[31][12]~q ) # (!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[12]~438_combout  & (\Regfile|regs[27][12]~q  & ((\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[27][12]~q ),
	.datab(\Regfile|ReadData2[12]~438_combout ),
	.datac(\Regfile|regs[31][12]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~439_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~439 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData2[12]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N7
dffeas \Regfile|regs[22][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][12] .is_wysiwyg = "true";
defparam \Regfile|regs[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N3
dffeas \Regfile|regs[30][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][12] .is_wysiwyg = "true";
defparam \Regfile|regs[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N25
dffeas \Regfile|regs[26][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][12] .is_wysiwyg = "true";
defparam \Regfile|regs[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N1
dffeas \Regfile|regs[18][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][12] .is_wysiwyg = "true";
defparam \Regfile|regs[18][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~433 (
// Equation(s):
// \Regfile|ReadData2[12]~433_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[26][12]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[18][12]~q )))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[26][12]~q ),
	.datac(\Regfile|regs[18][12]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~433_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~433 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[12]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~434 (
// Equation(s):
// \Regfile|ReadData2[12]~434_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[12]~433_combout  & ((\Regfile|regs[30][12]~q ))) # (!\Regfile|ReadData2[12]~433_combout  & (\Regfile|regs[22][12]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[12]~433_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[22][12]~q ),
	.datac(\Regfile|regs[30][12]~q ),
	.datad(\Regfile|ReadData2[12]~433_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~434_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~434 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[12]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N21
dffeas \Regfile|regs[20][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][12] .is_wysiwyg = "true";
defparam \Regfile|regs[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N7
dffeas \Regfile|regs[28][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][12] .is_wysiwyg = "true";
defparam \Regfile|regs[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N23
dffeas \Regfile|regs[24][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][12] .is_wysiwyg = "true";
defparam \Regfile|regs[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N21
dffeas \Regfile|regs[16][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][12] .is_wysiwyg = "true";
defparam \Regfile|regs[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~435 (
// Equation(s):
// \Regfile|ReadData2[12]~435_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[24][12]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[16][12]~q )))))

	.dataa(\Regfile|regs[24][12]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[16][12]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~435_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~435 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData2[12]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~436 (
// Equation(s):
// \Regfile|ReadData2[12]~436_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[12]~435_combout  & ((\Regfile|regs[28][12]~q ))) # (!\Regfile|ReadData2[12]~435_combout  & (\Regfile|regs[20][12]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[12]~435_combout ))))

	.dataa(\Regfile|regs[20][12]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[28][12]~q ),
	.datad(\Regfile|ReadData2[12]~435_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~436_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~436 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[12]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~437 (
// Equation(s):
// \Regfile|ReadData2[12]~437_combout  = (\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout )) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|ReadData2[12]~434_combout )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|ReadData2[12]~436_combout )))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|ReadData2[12]~434_combout ),
	.datad(\Regfile|ReadData2[12]~436_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~437_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~437 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData2[12]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N29
dffeas \Regfile|regs[25][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][12] .is_wysiwyg = "true";
defparam \Regfile|regs[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N31
dffeas \Regfile|regs[29][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][12] .is_wysiwyg = "true";
defparam \Regfile|regs[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N13
dffeas \Regfile|regs[17][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][12] .is_wysiwyg = "true";
defparam \Regfile|regs[17][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N31
dffeas \Regfile|regs[21][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][12] .is_wysiwyg = "true";
defparam \Regfile|regs[21][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~431 (
// Equation(s):
// \Regfile|ReadData2[12]~431_combout  = (\Imem|memoria_ROM~41_combout  & (\Imem|memoria_ROM~44_combout )) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[21][12]~q ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|regs[17][12]~q ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[17][12]~q ),
	.datad(\Regfile|regs[21][12]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~431_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~431 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[12]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~432 (
// Equation(s):
// \Regfile|ReadData2[12]~432_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[12]~431_combout  & ((\Regfile|regs[29][12]~q ))) # (!\Regfile|ReadData2[12]~431_combout  & (\Regfile|regs[25][12]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[12]~431_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[25][12]~q ),
	.datac(\Regfile|regs[29][12]~q ),
	.datad(\Regfile|ReadData2[12]~431_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~432_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~432 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[12]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~440 (
// Equation(s):
// \Regfile|ReadData2[12]~440_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[12]~437_combout  & (\Regfile|ReadData2[12]~439_combout )) # (!\Regfile|ReadData2[12]~437_combout  & ((\Regfile|ReadData2[12]~432_combout ))))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[12]~437_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|ReadData2[12]~439_combout ),
	.datac(\Regfile|ReadData2[12]~437_combout ),
	.datad(\Regfile|ReadData2[12]~432_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~440_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~440 .lut_mask = 16'hDAD0;
defparam \Regfile|ReadData2[12]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[12]~441 (
// Equation(s):
// \Regfile|ReadData2[12]~441_combout  = (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[12]~430_combout ) # ((\Imem|memoria_ROM~49_combout  & \Regfile|ReadData2[12]~440_combout )))) # (!\Regfile|ReadData2[0]~20_combout  & 
// (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[12]~440_combout ))))

	.dataa(\Regfile|ReadData2[0]~20_combout ),
	.datab(\Imem|memoria_ROM~49_combout ),
	.datac(\Regfile|ReadData2[12]~430_combout ),
	.datad(\Regfile|ReadData2[12]~440_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[12]~441_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[12]~441 .lut_mask = 16'hECA0;
defparam \Regfile|ReadData2[12]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
fiftyfivenm_lcell_comb \D_mem|mem~844feeder (
// Equation(s):
// \D_mem|mem~844feeder_combout  = \Regfile|ReadData2[12]~441_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[12]~441_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~844feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~844feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~844feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \D_mem|mem~844 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~844feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~844 .is_wysiwyg = "true";
defparam \D_mem|mem~844 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \D_mem|mem~588 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~588 .is_wysiwyg = "true";
defparam \D_mem|mem~588 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
fiftyfivenm_lcell_comb \D_mem|mem~1264 (
// Equation(s):
// \D_mem|mem~1264_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~844_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~588_q )))))

	.dataa(\D_mem|mem~844_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~588_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1264_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1264 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
fiftyfivenm_lcell_comb \D_mem|mem~972feeder (
// Equation(s):
// \D_mem|mem~972feeder_combout  = \Regfile|ReadData2[12]~441_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[12]~441_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~972feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~972feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~972feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N5
dffeas \D_mem|mem~972 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~972feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~972 .is_wysiwyg = "true";
defparam \D_mem|mem~972 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N27
dffeas \D_mem|mem~716 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~716 .is_wysiwyg = "true";
defparam \D_mem|mem~716 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
fiftyfivenm_lcell_comb \D_mem|mem~1265 (
// Equation(s):
// \D_mem|mem~1265_combout  = (\D_mem|mem~1264_combout  & ((\D_mem|mem~972_q ) # ((!\ula|Mux29~combout )))) # (!\D_mem|mem~1264_combout  & (((\D_mem|mem~716_q  & \ula|Mux29~combout ))))

	.dataa(\D_mem|mem~1264_combout ),
	.datab(\D_mem|mem~972_q ),
	.datac(\D_mem|mem~716_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1265_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1265 .lut_mask = 16'hD8AA;
defparam \D_mem|mem~1265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \D_mem|mem~876 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~876 .is_wysiwyg = "true";
defparam \D_mem|mem~876 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \D_mem|mem~1004 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1004 .is_wysiwyg = "true";
defparam \D_mem|mem~1004 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \D_mem|mem~620 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~620 .is_wysiwyg = "true";
defparam \D_mem|mem~620 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \D_mem|mem~748 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~748 .is_wysiwyg = "true";
defparam \D_mem|mem~748 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
fiftyfivenm_lcell_comb \D_mem|mem~1271 (
// Equation(s):
// \D_mem|mem~1271_combout  = (\ula|Mux28~combout  & (\ula|Mux29~combout )) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & ((\D_mem|mem~748_q ))) # (!\ula|Mux29~combout  & (\D_mem|mem~620_q ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~620_q ),
	.datad(\D_mem|mem~748_q ),
	.cin(gnd),
	.combout(\D_mem|mem~1271_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1271 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
fiftyfivenm_lcell_comb \D_mem|mem~1272 (
// Equation(s):
// \D_mem|mem~1272_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1271_combout  & ((\D_mem|mem~1004_q ))) # (!\D_mem|mem~1271_combout  & (\D_mem|mem~876_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1271_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~876_q ),
	.datac(\D_mem|mem~1004_q ),
	.datad(\D_mem|mem~1271_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1272_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1272 .lut_mask = 16'hF588;
defparam \D_mem|mem~1272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \D_mem|mem~652 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~652 .is_wysiwyg = "true";
defparam \D_mem|mem~652 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas \D_mem|mem~908 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~908 .is_wysiwyg = "true";
defparam \D_mem|mem~908 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
fiftyfivenm_lcell_comb \D_mem|mem~780feeder (
// Equation(s):
// \D_mem|mem~780feeder_combout  = \Regfile|ReadData2[12]~441_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[12]~441_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~780feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~780feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~780feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \D_mem|mem~780 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~780feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~780 .is_wysiwyg = "true";
defparam \D_mem|mem~780 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N27
dffeas \D_mem|mem~524 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~524 .is_wysiwyg = "true";
defparam \D_mem|mem~524 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
fiftyfivenm_lcell_comb \D_mem|mem~1268 (
// Equation(s):
// \D_mem|mem~1268_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~780_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~524_q )))))

	.dataa(\D_mem|mem~780_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~524_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1268_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1268 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
fiftyfivenm_lcell_comb \D_mem|mem~1269 (
// Equation(s):
// \D_mem|mem~1269_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1268_combout  & ((\D_mem|mem~908_q ))) # (!\D_mem|mem~1268_combout  & (\D_mem|mem~652_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1268_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~652_q ),
	.datac(\D_mem|mem~908_q ),
	.datad(\D_mem|mem~1268_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1269_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1269 .lut_mask = 16'hF588;
defparam \D_mem|mem~1269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \D_mem|mem~812 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~812 .is_wysiwyg = "true";
defparam \D_mem|mem~812 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \D_mem|mem~940 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~940 .is_wysiwyg = "true";
defparam \D_mem|mem~940 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
fiftyfivenm_lcell_comb \D_mem|mem~684feeder (
// Equation(s):
// \D_mem|mem~684feeder_combout  = \Regfile|ReadData2[12]~441_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[12]~441_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~684feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~684feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~684feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N21
dffeas \D_mem|mem~684 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~684feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~684 .is_wysiwyg = "true";
defparam \D_mem|mem~684 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N21
dffeas \D_mem|mem~556 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~556 .is_wysiwyg = "true";
defparam \D_mem|mem~556 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
fiftyfivenm_lcell_comb \D_mem|mem~1266 (
// Equation(s):
// \D_mem|mem~1266_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~684_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~556_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~684_q ),
	.datac(\D_mem|mem~556_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1266_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1266 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
fiftyfivenm_lcell_comb \D_mem|mem~1267 (
// Equation(s):
// \D_mem|mem~1267_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1266_combout  & ((\D_mem|mem~940_q ))) # (!\D_mem|mem~1266_combout  & (\D_mem|mem~812_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1266_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~812_q ),
	.datac(\D_mem|mem~940_q ),
	.datad(\D_mem|mem~1266_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1267_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1267 .lut_mask = 16'hF588;
defparam \D_mem|mem~1267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
fiftyfivenm_lcell_comb \D_mem|mem~1270 (
// Equation(s):
// \D_mem|mem~1270_combout  = (\ula|Mux30~12_combout  & (\ula|Mux31~10_combout )) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & ((\D_mem|mem~1267_combout ))) # (!\ula|Mux31~10_combout  & (\D_mem|mem~1269_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~1269_combout ),
	.datad(\D_mem|mem~1267_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1270_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1270 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
fiftyfivenm_lcell_comb \D_mem|mem~1273 (
// Equation(s):
// \D_mem|mem~1273_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1270_combout  & ((\D_mem|mem~1272_combout ))) # (!\D_mem|mem~1270_combout  & (\D_mem|mem~1265_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1270_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~1265_combout ),
	.datac(\D_mem|mem~1272_combout ),
	.datad(\D_mem|mem~1270_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1273_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1273 .lut_mask = 16'hF588;
defparam \D_mem|mem~1273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N19
dffeas \D_mem|mem~492 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[12]~441_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~492 .is_wysiwyg = "true";
defparam \D_mem|mem~492 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N7
dffeas \D_mem|mem~428 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~428 .is_wysiwyg = "true";
defparam \D_mem|mem~428 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
fiftyfivenm_lcell_comb \D_mem|mem~460feeder (
// Equation(s):
// \D_mem|mem~460feeder_combout  = \Regfile|ReadData2[12]~441_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[12]~441_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~460feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~460feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~460feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \D_mem|mem~460 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~460feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~460 .is_wysiwyg = "true";
defparam \D_mem|mem~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N17
dffeas \D_mem|mem~396 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~396 .is_wysiwyg = "true";
defparam \D_mem|mem~396 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
fiftyfivenm_lcell_comb \D_mem|mem~1281 (
// Equation(s):
// \D_mem|mem~1281_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~460_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~396_q )))))

	.dataa(\D_mem|mem~460_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~396_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1281_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1281 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
fiftyfivenm_lcell_comb \D_mem|mem~1282 (
// Equation(s):
// \D_mem|mem~1282_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1281_combout  & (\D_mem|mem~492_q )) # (!\D_mem|mem~1281_combout  & ((\D_mem|mem~428_q ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1281_combout ))))

	.dataa(\D_mem|mem~492_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~428_q ),
	.datad(\D_mem|mem~1281_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1282_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1282 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N23
dffeas \D_mem|mem~364 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~364 .is_wysiwyg = "true";
defparam \D_mem|mem~364 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y21_N21
dffeas \D_mem|mem~332 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~332 .is_wysiwyg = "true";
defparam \D_mem|mem~332 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
fiftyfivenm_lcell_comb \D_mem|mem~300feeder (
// Equation(s):
// \D_mem|mem~300feeder_combout  = \Regfile|ReadData2[12]~441_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[12]~441_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~300feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~300feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~300feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N25
dffeas \D_mem|mem~300 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~300 .is_wysiwyg = "true";
defparam \D_mem|mem~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N25
dffeas \D_mem|mem~268 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~268 .is_wysiwyg = "true";
defparam \D_mem|mem~268 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
fiftyfivenm_lcell_comb \D_mem|mem~1274 (
// Equation(s):
// \D_mem|mem~1274_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~300_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~268_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~300_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~268_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1274_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1274 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N20
fiftyfivenm_lcell_comb \D_mem|mem~1275 (
// Equation(s):
// \D_mem|mem~1275_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1274_combout  & (\D_mem|mem~364_q )) # (!\D_mem|mem~1274_combout  & ((\D_mem|mem~332_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1274_combout ))))

	.dataa(\D_mem|mem~364_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~332_q ),
	.datad(\D_mem|mem~1274_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1275_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1275 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N13
dffeas \D_mem|mem~172 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~172 .is_wysiwyg = "true";
defparam \D_mem|mem~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N27
dffeas \D_mem|mem~236 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~236 .is_wysiwyg = "true";
defparam \D_mem|mem~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N11
dffeas \D_mem|mem~204 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~204 .is_wysiwyg = "true";
defparam \D_mem|mem~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N9
dffeas \D_mem|mem~140 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~140 .is_wysiwyg = "true";
defparam \D_mem|mem~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
fiftyfivenm_lcell_comb \D_mem|mem~1276 (
// Equation(s):
// \D_mem|mem~1276_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~204_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~140_q  & !\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~204_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~140_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1276_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1276 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
fiftyfivenm_lcell_comb \D_mem|mem~1277 (
// Equation(s):
// \D_mem|mem~1277_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1276_combout  & ((\D_mem|mem~236_q ))) # (!\D_mem|mem~1276_combout  & (\D_mem|mem~172_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1276_combout ))))

	.dataa(\D_mem|mem~172_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~236_q ),
	.datad(\D_mem|mem~1276_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1277_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1277 .lut_mask = 16'hF388;
defparam \D_mem|mem~1277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
fiftyfivenm_lcell_comb \D_mem|mem~76feeder (
// Equation(s):
// \D_mem|mem~76feeder_combout  = \Regfile|ReadData2[12]~441_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[12]~441_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~76feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~76feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~76feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \D_mem|mem~76 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~76 .is_wysiwyg = "true";
defparam \D_mem|mem~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \D_mem|mem~108 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~108 .is_wysiwyg = "true";
defparam \D_mem|mem~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
fiftyfivenm_lcell_comb \D_mem|mem~44feeder (
// Equation(s):
// \D_mem|mem~44feeder_combout  = \Regfile|ReadData2[12]~441_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[12]~441_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~44feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \D_mem|mem~44 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~44 .is_wysiwyg = "true";
defparam \D_mem|mem~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \D_mem|mem~12 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[12]~441_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~12 .is_wysiwyg = "true";
defparam \D_mem|mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
fiftyfivenm_lcell_comb \D_mem|mem~1278 (
// Equation(s):
// \D_mem|mem~1278_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~44_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~12_q  & !\ula|Mux30~12_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~44_q ),
	.datac(\D_mem|mem~12_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1278_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1278 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
fiftyfivenm_lcell_comb \D_mem|mem~1279 (
// Equation(s):
// \D_mem|mem~1279_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1278_combout  & ((\D_mem|mem~108_q ))) # (!\D_mem|mem~1278_combout  & (\D_mem|mem~76_q )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1278_combout ))))

	.dataa(\D_mem|mem~76_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~108_q ),
	.datad(\D_mem|mem~1278_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1279_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1279 .lut_mask = 16'hF388;
defparam \D_mem|mem~1279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
fiftyfivenm_lcell_comb \D_mem|mem~1280 (
// Equation(s):
// \D_mem|mem~1280_combout  = (\ula|Mux29~combout  & ((\ula|Mux28~combout ) # ((\D_mem|mem~1277_combout )))) # (!\ula|Mux29~combout  & (!\ula|Mux28~combout  & ((\D_mem|mem~1279_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1277_combout ),
	.datad(\D_mem|mem~1279_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1280_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1280 .lut_mask = 16'hB9A8;
defparam \D_mem|mem~1280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
fiftyfivenm_lcell_comb \D_mem|mem~1283 (
// Equation(s):
// \D_mem|mem~1283_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1280_combout  & (\D_mem|mem~1282_combout )) # (!\D_mem|mem~1280_combout  & ((\D_mem|mem~1275_combout ))))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1280_combout ))))

	.dataa(\D_mem|mem~1282_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1275_combout ),
	.datad(\D_mem|mem~1280_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1283_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1283 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
fiftyfivenm_lcell_comb \D_mem|ReadData~12 (
// Equation(s):
// \D_mem|ReadData~12_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & (\D_mem|mem~1273_combout )) # (!\ula|Mux27~16_combout  & ((\D_mem|mem~1283_combout )))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1273_combout ),
	.datad(\D_mem|mem~1283_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~12_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~12 .lut_mask = 16'hA280;
defparam \D_mem|ReadData~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N1
dffeas \D_mem|ReadData[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[12] .is_wysiwyg = "true";
defparam \D_mem|ReadData[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~20 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~20_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~113_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[12]~441_combout )))

	.dataa(gnd),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Imem|memoria_ROM~113_combout ),
	.datad(\Regfile|ReadData2[12]~441_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~20 .lut_mask = 16'hF3C0;
defparam \mux_in_2_ALU|saida[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N5
dffeas \Regfile|regs[21][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][11] .is_wysiwyg = "true";
defparam \Regfile|regs[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N7
dffeas \Regfile|regs[25][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][11] .is_wysiwyg = "true";
defparam \Regfile|regs[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N13
dffeas \Regfile|regs[17][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][11] .is_wysiwyg = "true";
defparam \Regfile|regs[17][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~452 (
// Equation(s):
// \Regfile|ReadData2[11]~452_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[25][11]~q ) # ((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & (((\Regfile|regs[17][11]~q  & !\Imem|memoria_ROM~44_combout ))))

	.dataa(\Regfile|regs[25][11]~q ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[17][11]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~452_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~452 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData2[11]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~453 (
// Equation(s):
// \Regfile|ReadData2[11]~453_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[11]~452_combout  & ((\Regfile|regs[29][11]~q ))) # (!\Regfile|ReadData2[11]~452_combout  & (\Regfile|regs[21][11]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[11]~452_combout ))))

	.dataa(\Regfile|regs[21][11]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[29][11]~q ),
	.datad(\Regfile|ReadData2[11]~452_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~453_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~453 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[11]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N4
fiftyfivenm_lcell_comb \Regfile|regs[23][11]~feeder (
// Equation(s):
// \Regfile|regs[23][11]~feeder_combout  = \mux_valor_write_data|saida[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~21_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[23][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[23][11]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[23][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N5
dffeas \Regfile|regs[23][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[23][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][11] .is_wysiwyg = "true";
defparam \Regfile|regs[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N1
dffeas \Regfile|regs[31][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][11] .is_wysiwyg = "true";
defparam \Regfile|regs[31][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N2
fiftyfivenm_lcell_comb \Regfile|regs[27][11]~feeder (
// Equation(s):
// \Regfile|regs[27][11]~feeder_combout  = \mux_valor_write_data|saida[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~21_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[27][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[27][11]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[27][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N3
dffeas \Regfile|regs[27][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[27][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][11] .is_wysiwyg = "true";
defparam \Regfile|regs[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N23
dffeas \Regfile|regs[19][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][11] .is_wysiwyg = "true";
defparam \Regfile|regs[19][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~459 (
// Equation(s):
// \Regfile|ReadData2[11]~459_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[27][11]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[19][11]~q )))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[27][11]~q ),
	.datac(\Regfile|regs[19][11]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~459_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~459 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[11]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~460 (
// Equation(s):
// \Regfile|ReadData2[11]~460_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[11]~459_combout  & ((\Regfile|regs[31][11]~q ))) # (!\Regfile|ReadData2[11]~459_combout  & (\Regfile|regs[23][11]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[11]~459_combout ))))

	.dataa(\Regfile|regs[23][11]~q ),
	.datab(\Regfile|regs[31][11]~q ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Regfile|ReadData2[11]~459_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~460_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~460 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData2[11]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N23
dffeas \Regfile|regs[24][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][11] .is_wysiwyg = "true";
defparam \Regfile|regs[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N13
dffeas \Regfile|regs[20][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][11] .is_wysiwyg = "true";
defparam \Regfile|regs[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N9
dffeas \Regfile|regs[16][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][11] .is_wysiwyg = "true";
defparam \Regfile|regs[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~456 (
// Equation(s):
// \Regfile|ReadData2[11]~456_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[20][11]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[16][11]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[20][11]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[16][11]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~456_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~456 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData2[11]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N11
dffeas \Regfile|regs[28][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][11] .is_wysiwyg = "true";
defparam \Regfile|regs[28][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~457 (
// Equation(s):
// \Regfile|ReadData2[11]~457_combout  = (\Regfile|ReadData2[11]~456_combout  & (((\Regfile|regs[28][11]~q ) # (!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[11]~456_combout  & (\Regfile|regs[24][11]~q  & ((\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[24][11]~q ),
	.datab(\Regfile|ReadData2[11]~456_combout ),
	.datac(\Regfile|regs[28][11]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~457_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~457 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData2[11]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N23
dffeas \Regfile|regs[26][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][11] .is_wysiwyg = "true";
defparam \Regfile|regs[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N29
dffeas \Regfile|regs[22][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][11] .is_wysiwyg = "true";
defparam \Regfile|regs[22][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N9
dffeas \Regfile|regs[18][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][11] .is_wysiwyg = "true";
defparam \Regfile|regs[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~454 (
// Equation(s):
// \Regfile|ReadData2[11]~454_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[22][11]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[18][11]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[22][11]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[18][11]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~454_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~454 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData2[11]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N27
dffeas \Regfile|regs[30][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][11] .is_wysiwyg = "true";
defparam \Regfile|regs[30][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~455 (
// Equation(s):
// \Regfile|ReadData2[11]~455_combout  = (\Regfile|ReadData2[11]~454_combout  & (((\Regfile|regs[30][11]~q ) # (!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[11]~454_combout  & (\Regfile|regs[26][11]~q  & ((\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[26][11]~q ),
	.datab(\Regfile|ReadData2[11]~454_combout ),
	.datac(\Regfile|regs[30][11]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~455_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~455 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData2[11]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~458 (
// Equation(s):
// \Regfile|ReadData2[11]~458_combout  = (\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout )) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[11]~455_combout ))) # (!\Imem|memoria_ROM~35_combout  & 
// (\Regfile|ReadData2[11]~457_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|ReadData2[11]~457_combout ),
	.datad(\Regfile|ReadData2[11]~455_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~458_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~458 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[11]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~461 (
// Equation(s):
// \Regfile|ReadData2[11]~461_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[11]~458_combout  & ((\Regfile|ReadData2[11]~460_combout ))) # (!\Regfile|ReadData2[11]~458_combout  & (\Regfile|ReadData2[11]~453_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[11]~458_combout ))))

	.dataa(\Regfile|ReadData2[11]~453_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[11]~460_combout ),
	.datad(\Regfile|ReadData2[11]~458_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~461_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~461 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[11]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N31
dffeas \Regfile|regs[6][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][11] .is_wysiwyg = "true";
defparam \Regfile|regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N11
dffeas \Regfile|regs[7][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][11] .is_wysiwyg = "true";
defparam \Regfile|regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
fiftyfivenm_lcell_comb \Regfile|regs[5][11]~feeder (
// Equation(s):
// \Regfile|regs[5][11]~feeder_combout  = \mux_valor_write_data|saida[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~21_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[5][11]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N15
dffeas \Regfile|regs[5][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][11] .is_wysiwyg = "true";
defparam \Regfile|regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N1
dffeas \Regfile|regs[4][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][11] .is_wysiwyg = "true";
defparam \Regfile|regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~442 (
// Equation(s):
// \Regfile|ReadData2[11]~442_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & (\Regfile|regs[5][11]~q )) # (!\Imem|memoria_ROM~31_combout  & 
// ((\Regfile|regs[4][11]~q )))))

	.dataa(\Regfile|regs[5][11]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[4][11]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~442_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~442 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData2[11]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~443 (
// Equation(s):
// \Regfile|ReadData2[11]~443_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[11]~442_combout  & ((\Regfile|regs[7][11]~q ))) # (!\Regfile|ReadData2[11]~442_combout  & (\Regfile|regs[6][11]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[11]~442_combout ))))

	.dataa(\Regfile|regs[6][11]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[7][11]~q ),
	.datad(\Regfile|ReadData2[11]~442_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~443_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~443 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[11]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N15
dffeas \Regfile|regs[15][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][11] .is_wysiwyg = "true";
defparam \Regfile|regs[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N1
dffeas \Regfile|regs[14][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][11] .is_wysiwyg = "true";
defparam \Regfile|regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N6
fiftyfivenm_lcell_comb \Regfile|regs[12][11]~feeder (
// Equation(s):
// \Regfile|regs[12][11]~feeder_combout  = \mux_valor_write_data|saida[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~21_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[12][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[12][11]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[12][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y5_N7
dffeas \Regfile|regs[12][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[12][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][11] .is_wysiwyg = "true";
defparam \Regfile|regs[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N8
fiftyfivenm_lcell_comb \Regfile|regs[13][11]~feeder (
// Equation(s):
// \Regfile|regs[13][11]~feeder_combout  = \mux_valor_write_data|saida[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~21_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[13][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[13][11]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[13][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N9
dffeas \Regfile|regs[13][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][11] .is_wysiwyg = "true";
defparam \Regfile|regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~449 (
// Equation(s):
// \Regfile|ReadData2[11]~449_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][11]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[12][11]~q ))))

	.dataa(\Regfile|regs[12][11]~q ),
	.datab(\Regfile|regs[13][11]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~449_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~449 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData2[11]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~450 (
// Equation(s):
// \Regfile|ReadData2[11]~450_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[11]~449_combout  & (\Regfile|regs[15][11]~q )) # (!\Regfile|ReadData2[11]~449_combout  & ((\Regfile|regs[14][11]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[11]~449_combout ))))

	.dataa(\Regfile|regs[15][11]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[14][11]~q ),
	.datad(\Regfile|ReadData2[11]~449_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~450_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~450 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[11]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \Regfile|regs[2][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][11] .is_wysiwyg = "true";
defparam \Regfile|regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N13
dffeas \Regfile|regs[3][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][11] .is_wysiwyg = "true";
defparam \Regfile|regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N3
dffeas \Regfile|regs[1][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][11] .is_wysiwyg = "true";
defparam \Regfile|regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~446 (
// Equation(s):
// \Regfile|ReadData2[11]~446_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][11]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][11]~q )))))

	.dataa(\Regfile|regs[3][11]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[1][11]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~446_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~446 .lut_mask = 16'h88C0;
defparam \Regfile|ReadData2[11]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~447 (
// Equation(s):
// \Regfile|ReadData2[11]~447_combout  = (\Regfile|ReadData2[11]~446_combout ) # ((\Regfile|regs[2][11]~q  & (!\Imem|memoria_ROM~31_combout  & \Imem|memoria_ROM~35_combout )))

	.dataa(\Regfile|regs[2][11]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|ReadData2[11]~446_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~447_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~447 .lut_mask = 16'hFF20;
defparam \Regfile|ReadData2[11]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N22
fiftyfivenm_lcell_comb \Regfile|regs[11][11]~feeder (
// Equation(s):
// \Regfile|regs[11][11]~feeder_combout  = \mux_valor_write_data|saida[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~21_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[11][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[11][11]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[11][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N23
dffeas \Regfile|regs[11][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[11][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][11] .is_wysiwyg = "true";
defparam \Regfile|regs[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N1
dffeas \Regfile|regs[9][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][11] .is_wysiwyg = "true";
defparam \Regfile|regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N8
fiftyfivenm_lcell_comb \Regfile|regs[8][11]~feeder (
// Equation(s):
// \Regfile|regs[8][11]~feeder_combout  = \mux_valor_write_data|saida[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~21_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[8][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[8][11]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[8][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N9
dffeas \Regfile|regs[8][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][11] .is_wysiwyg = "true";
defparam \Regfile|regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N22
fiftyfivenm_lcell_comb \Regfile|regs[10][11]~feeder (
// Equation(s):
// \Regfile|regs[10][11]~feeder_combout  = \mux_valor_write_data|saida[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~21_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[10][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[10][11]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[10][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N23
dffeas \Regfile|regs[10][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[10][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][11] .is_wysiwyg = "true";
defparam \Regfile|regs[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~444 (
// Equation(s):
// \Regfile|ReadData2[11]~444_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[10][11]~q ))) # (!\Imem|memoria_ROM~35_combout  & 
// (\Regfile|regs[8][11]~q ))))

	.dataa(\Regfile|regs[8][11]~q ),
	.datab(\Regfile|regs[10][11]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~444_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~444 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData2[11]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~445 (
// Equation(s):
// \Regfile|ReadData2[11]~445_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[11]~444_combout  & (\Regfile|regs[11][11]~q )) # (!\Regfile|ReadData2[11]~444_combout  & ((\Regfile|regs[9][11]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[11]~444_combout ))))

	.dataa(\Regfile|regs[11][11]~q ),
	.datab(\Regfile|regs[9][11]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[11]~444_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~445_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~445 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[11]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~448 (
// Equation(s):
// \Regfile|ReadData2[11]~448_combout  = (\Imem|memoria_ROM~44_combout  & (\Imem|memoria_ROM~41_combout )) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[11]~445_combout ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|ReadData2[11]~447_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|ReadData2[11]~447_combout ),
	.datad(\Regfile|ReadData2[11]~445_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~448_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~448 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[11]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~451 (
// Equation(s):
// \Regfile|ReadData2[11]~451_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[11]~448_combout  & ((\Regfile|ReadData2[11]~450_combout ))) # (!\Regfile|ReadData2[11]~448_combout  & (\Regfile|ReadData2[11]~443_combout )))) # 
// (!\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[11]~448_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|ReadData2[11]~443_combout ),
	.datac(\Regfile|ReadData2[11]~450_combout ),
	.datad(\Regfile|ReadData2[11]~448_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~451_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~451 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[11]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[11]~462 (
// Equation(s):
// \Regfile|ReadData2[11]~462_combout  = (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[11]~461_combout ) # ((\Regfile|ReadData2[0]~20_combout  & \Regfile|ReadData2[11]~451_combout )))) # (!\Imem|memoria_ROM~49_combout  & 
// (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[11]~451_combout ))))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|ReadData2[0]~20_combout ),
	.datac(\Regfile|ReadData2[11]~461_combout ),
	.datad(\Regfile|ReadData2[11]~451_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[11]~462_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[11]~462 .lut_mask = 16'hECA0;
defparam \Regfile|ReadData2[11]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N2
fiftyfivenm_lcell_comb \D_mem|mem~939feeder (
// Equation(s):
// \D_mem|mem~939feeder_combout  = \Regfile|ReadData2[11]~462_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[11]~462_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~939feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~939feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~939feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N3
dffeas \D_mem|mem~939 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~939feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~939 .is_wysiwyg = "true";
defparam \D_mem|mem~939 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \D_mem|mem~683 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~683 .is_wysiwyg = "true";
defparam \D_mem|mem~683 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
fiftyfivenm_lcell_comb \D_mem|mem~811feeder (
// Equation(s):
// \D_mem|mem~811feeder_combout  = \Regfile|ReadData2[11]~462_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[11]~462_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~811feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~811feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~811feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N23
dffeas \D_mem|mem~811 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~811feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~811 .is_wysiwyg = "true";
defparam \D_mem|mem~811 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \D_mem|mem~555 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~555 .is_wysiwyg = "true";
defparam \D_mem|mem~555 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
fiftyfivenm_lcell_comb \D_mem|mem~1244 (
// Equation(s):
// \D_mem|mem~1244_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~811_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~555_q  & !\ula|Mux29~combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~811_q ),
	.datac(\D_mem|mem~555_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1244_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1244 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
fiftyfivenm_lcell_comb \D_mem|mem~1245 (
// Equation(s):
// \D_mem|mem~1245_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1244_combout  & (\D_mem|mem~939_q )) # (!\D_mem|mem~1244_combout  & ((\D_mem|mem~683_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1244_combout ))))

	.dataa(\D_mem|mem~939_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~683_q ),
	.datad(\D_mem|mem~1244_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1245_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1245 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
fiftyfivenm_lcell_comb \D_mem|mem~747feeder (
// Equation(s):
// \D_mem|mem~747feeder_combout  = \Regfile|ReadData2[11]~462_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[11]~462_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~747feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~747feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~747feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N23
dffeas \D_mem|mem~747 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~747feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~747 .is_wysiwyg = "true";
defparam \D_mem|mem~747 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \D_mem|mem~1003 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1003 .is_wysiwyg = "true";
defparam \D_mem|mem~1003 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \D_mem|mem~619 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~619 .is_wysiwyg = "true";
defparam \D_mem|mem~619 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
fiftyfivenm_lcell_comb \D_mem|mem~875feeder (
// Equation(s):
// \D_mem|mem~875feeder_combout  = \Regfile|ReadData2[11]~462_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[11]~462_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~875feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~875feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~875feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \D_mem|mem~875 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~875feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~875 .is_wysiwyg = "true";
defparam \D_mem|mem~875 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
fiftyfivenm_lcell_comb \D_mem|mem~1251 (
// Equation(s):
// \D_mem|mem~1251_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & ((\D_mem|mem~875_q ))) # (!\ula|Mux28~combout  & (\D_mem|mem~619_q ))))

	.dataa(\D_mem|mem~619_q ),
	.datab(\D_mem|mem~875_q ),
	.datac(\ula|Mux29~combout ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1251_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1251 .lut_mask = 16'hFC0A;
defparam \D_mem|mem~1251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
fiftyfivenm_lcell_comb \D_mem|mem~1252 (
// Equation(s):
// \D_mem|mem~1252_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1251_combout  & ((\D_mem|mem~1003_q ))) # (!\D_mem|mem~1251_combout  & (\D_mem|mem~747_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1251_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~747_q ),
	.datac(\D_mem|mem~1003_q ),
	.datad(\D_mem|mem~1251_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1252_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1252 .lut_mask = 16'hF588;
defparam \D_mem|mem~1252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N17
dffeas \D_mem|mem~779 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~779 .is_wysiwyg = "true";
defparam \D_mem|mem~779 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N21
dffeas \D_mem|mem~907 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~907 .is_wysiwyg = "true";
defparam \D_mem|mem~907 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \D_mem|mem~651 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~651 .is_wysiwyg = "true";
defparam \D_mem|mem~651 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \D_mem|mem~523 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~523 .is_wysiwyg = "true";
defparam \D_mem|mem~523 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
fiftyfivenm_lcell_comb \D_mem|mem~1248 (
// Equation(s):
// \D_mem|mem~1248_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~651_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~523_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~651_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~523_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1248_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1248 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
fiftyfivenm_lcell_comb \D_mem|mem~1249 (
// Equation(s):
// \D_mem|mem~1249_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1248_combout  & ((\D_mem|mem~907_q ))) # (!\D_mem|mem~1248_combout  & (\D_mem|mem~779_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1248_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~779_q ),
	.datac(\D_mem|mem~907_q ),
	.datad(\D_mem|mem~1248_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1249_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1249 .lut_mask = 16'hF588;
defparam \D_mem|mem~1249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
fiftyfivenm_lcell_comb \D_mem|mem~843feeder (
// Equation(s):
// \D_mem|mem~843feeder_combout  = \Regfile|ReadData2[11]~462_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[11]~462_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~843feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~843feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~843feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N1
dffeas \D_mem|mem~843 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~843feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~843 .is_wysiwyg = "true";
defparam \D_mem|mem~843 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N11
dffeas \D_mem|mem~971 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~971 .is_wysiwyg = "true";
defparam \D_mem|mem~971 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N21
dffeas \D_mem|mem~715 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~715 .is_wysiwyg = "true";
defparam \D_mem|mem~715 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N29
dffeas \D_mem|mem~587 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~587 .is_wysiwyg = "true";
defparam \D_mem|mem~587 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N28
fiftyfivenm_lcell_comb \D_mem|mem~1246 (
// Equation(s):
// \D_mem|mem~1246_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~715_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~587_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~715_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~587_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1246_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1246 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N10
fiftyfivenm_lcell_comb \D_mem|mem~1247 (
// Equation(s):
// \D_mem|mem~1247_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1246_combout  & ((\D_mem|mem~971_q ))) # (!\D_mem|mem~1246_combout  & (\D_mem|mem~843_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1246_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~843_q ),
	.datac(\D_mem|mem~971_q ),
	.datad(\D_mem|mem~1246_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1247_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1247 .lut_mask = 16'hF588;
defparam \D_mem|mem~1247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
fiftyfivenm_lcell_comb \D_mem|mem~1250 (
// Equation(s):
// \D_mem|mem~1250_combout  = (\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout ) # ((\D_mem|mem~1247_combout )))) # (!\ula|Mux30~12_combout  & (!\ula|Mux31~10_combout  & (\D_mem|mem~1249_combout )))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~1249_combout ),
	.datad(\D_mem|mem~1247_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1250_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1250 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
fiftyfivenm_lcell_comb \D_mem|mem~1253 (
// Equation(s):
// \D_mem|mem~1253_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1250_combout  & ((\D_mem|mem~1252_combout ))) # (!\D_mem|mem~1250_combout  & (\D_mem|mem~1245_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1250_combout ))))

	.dataa(\D_mem|mem~1245_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~1252_combout ),
	.datad(\D_mem|mem~1250_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1253_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1253 .lut_mask = 16'hF388;
defparam \D_mem|mem~1253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
fiftyfivenm_lcell_comb \D_mem|mem~235feeder (
// Equation(s):
// \D_mem|mem~235feeder_combout  = \Regfile|ReadData2[11]~462_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[11]~462_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~235feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~235feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~235feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \D_mem|mem~235 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~235 .is_wysiwyg = "true";
defparam \D_mem|mem~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N15
dffeas \D_mem|mem~203 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~203 .is_wysiwyg = "true";
defparam \D_mem|mem~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N8
fiftyfivenm_lcell_comb \D_mem|mem~171feeder (
// Equation(s):
// \D_mem|mem~171feeder_combout  = \Regfile|ReadData2[11]~462_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[11]~462_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~171feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~171feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~171feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N9
dffeas \D_mem|mem~171 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~171 .is_wysiwyg = "true";
defparam \D_mem|mem~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N17
dffeas \D_mem|mem~139 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~139 .is_wysiwyg = "true";
defparam \D_mem|mem~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
fiftyfivenm_lcell_comb \D_mem|mem~1254 (
// Equation(s):
// \D_mem|mem~1254_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~171_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~139_q )))))

	.dataa(\D_mem|mem~171_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~139_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1254_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1254 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
fiftyfivenm_lcell_comb \D_mem|mem~1255 (
// Equation(s):
// \D_mem|mem~1255_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1254_combout  & (\D_mem|mem~235_q )) # (!\D_mem|mem~1254_combout  & ((\D_mem|mem~203_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1254_combout ))))

	.dataa(\D_mem|mem~235_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~203_q ),
	.datad(\D_mem|mem~1254_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1255_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1255 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \D_mem|mem~491 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[11]~462_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~491 .is_wysiwyg = "true";
defparam \D_mem|mem~491 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
fiftyfivenm_lcell_comb \D_mem|mem~427feeder (
// Equation(s):
// \D_mem|mem~427feeder_combout  = \Regfile|ReadData2[11]~462_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[11]~462_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~427feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~427feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~427feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N31
dffeas \D_mem|mem~427 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~427feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~427 .is_wysiwyg = "true";
defparam \D_mem|mem~427 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N1
dffeas \D_mem|mem~395 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~395 .is_wysiwyg = "true";
defparam \D_mem|mem~395 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N0
fiftyfivenm_lcell_comb \D_mem|mem~1261 (
// Equation(s):
// \D_mem|mem~1261_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~427_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~395_q )))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~427_q ),
	.datac(\D_mem|mem~395_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1261_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1261 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N3
dffeas \D_mem|mem~459 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~459 .is_wysiwyg = "true";
defparam \D_mem|mem~459 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N2
fiftyfivenm_lcell_comb \D_mem|mem~1262 (
// Equation(s):
// \D_mem|mem~1262_combout  = (\D_mem|mem~1261_combout  & ((\D_mem|mem~491_q ) # ((!\ula|Mux30~12_combout )))) # (!\D_mem|mem~1261_combout  & (((\D_mem|mem~459_q  & \ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~491_q ),
	.datab(\D_mem|mem~1261_combout ),
	.datac(\D_mem|mem~459_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1262_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1262 .lut_mask = 16'hB8CC;
defparam \D_mem|mem~1262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \D_mem|mem~43 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~43 .is_wysiwyg = "true";
defparam \D_mem|mem~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \D_mem|mem~107 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~107 .is_wysiwyg = "true";
defparam \D_mem|mem~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \D_mem|mem~75 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~75 .is_wysiwyg = "true";
defparam \D_mem|mem~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \D_mem|mem~11 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~11 .is_wysiwyg = "true";
defparam \D_mem|mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
fiftyfivenm_lcell_comb \D_mem|mem~1258 (
// Equation(s):
// \D_mem|mem~1258_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~75_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~11_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~75_q ),
	.datac(\D_mem|mem~11_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1258_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1258 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
fiftyfivenm_lcell_comb \D_mem|mem~1259 (
// Equation(s):
// \D_mem|mem~1259_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1258_combout  & ((\D_mem|mem~107_q ))) # (!\D_mem|mem~1258_combout  & (\D_mem|mem~43_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1258_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~43_q ),
	.datac(\D_mem|mem~107_q ),
	.datad(\D_mem|mem~1258_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1259_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1259 .lut_mask = 16'hF588;
defparam \D_mem|mem~1259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
fiftyfivenm_lcell_comb \D_mem|mem~299feeder (
// Equation(s):
// \D_mem|mem~299feeder_combout  = \Regfile|ReadData2[11]~462_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[11]~462_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~299feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~299feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~299feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N11
dffeas \D_mem|mem~299 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~299 .is_wysiwyg = "true";
defparam \D_mem|mem~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \D_mem|mem~363 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~363 .is_wysiwyg = "true";
defparam \D_mem|mem~363 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \D_mem|mem~331 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~331 .is_wysiwyg = "true";
defparam \D_mem|mem~331 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N27
dffeas \D_mem|mem~267 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[11]~462_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~267 .is_wysiwyg = "true";
defparam \D_mem|mem~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
fiftyfivenm_lcell_comb \D_mem|mem~1256 (
// Equation(s):
// \D_mem|mem~1256_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~331_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~267_q  & !\ula|Mux31~10_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~331_q ),
	.datac(\D_mem|mem~267_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1256_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1256 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
fiftyfivenm_lcell_comb \D_mem|mem~1257 (
// Equation(s):
// \D_mem|mem~1257_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1256_combout  & ((\D_mem|mem~363_q ))) # (!\D_mem|mem~1256_combout  & (\D_mem|mem~299_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1256_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~299_q ),
	.datac(\D_mem|mem~363_q ),
	.datad(\D_mem|mem~1256_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1257_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1257 .lut_mask = 16'hF588;
defparam \D_mem|mem~1257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
fiftyfivenm_lcell_comb \D_mem|mem~1260 (
// Equation(s):
// \D_mem|mem~1260_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout ) # (\D_mem|mem~1257_combout )))) # (!\ula|Mux28~combout  & (\D_mem|mem~1259_combout  & (!\ula|Mux29~combout )))

	.dataa(\D_mem|mem~1259_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\ula|Mux29~combout ),
	.datad(\D_mem|mem~1257_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1260_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1260 .lut_mask = 16'hCEC2;
defparam \D_mem|mem~1260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
fiftyfivenm_lcell_comb \D_mem|mem~1263 (
// Equation(s):
// \D_mem|mem~1263_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1260_combout  & ((\D_mem|mem~1262_combout ))) # (!\D_mem|mem~1260_combout  & (\D_mem|mem~1255_combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1260_combout ))))

	.dataa(\D_mem|mem~1255_combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~1262_combout ),
	.datad(\D_mem|mem~1260_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1263_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1263 .lut_mask = 16'hF388;
defparam \D_mem|mem~1263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
fiftyfivenm_lcell_comb \D_mem|ReadData~11 (
// Equation(s):
// \D_mem|ReadData~11_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & (\D_mem|mem~1253_combout )) # (!\ula|Mux27~16_combout  & ((\D_mem|mem~1263_combout )))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1253_combout ),
	.datad(\D_mem|mem~1263_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~11_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~11 .lut_mask = 16'hA280;
defparam \D_mem|ReadData~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N3
dffeas \D_mem|ReadData[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[11] .is_wysiwyg = "true";
defparam \D_mem|ReadData[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~21 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~21_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~119_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[11]~462_combout )))

	.dataa(\Imem|memoria_ROM~119_combout ),
	.datab(gnd),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[11]~462_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~21 .lut_mask = 16'hAFA0;
defparam \mux_in_2_ALU|saida[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N28
fiftyfivenm_lcell_comb \Imem|memoria_ROM~121 (
// Equation(s):
// \Imem|memoria_ROM~121_combout  = (\pc|PC [2] & (\pc|PC [3] $ (((\pc|PC [5]) # (!\pc|PC [4]))))) # (!\pc|PC [2] & (!\pc|PC [4] & (\pc|PC [5] & \pc|PC [3])))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~121_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~121 .lut_mask = 16'h24D0;
defparam \Imem|memoria_ROM~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N2
fiftyfivenm_lcell_comb \Imem|memoria_ROM~120 (
// Equation(s):
// \Imem|memoria_ROM~120_combout  = \pc|PC [4] $ (((\pc|PC [3]) # ((\pc|PC [5] & \pc|PC [2]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~120_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~120 .lut_mask = 16'h556A;
defparam \Imem|memoria_ROM~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N26
fiftyfivenm_lcell_comb \Imem|memoria_ROM~122 (
// Equation(s):
// \Imem|memoria_ROM~122_combout  = (\pc|PC [6] & ((\pc|PC [7] & ((\Imem|memoria_ROM~120_combout ))) # (!\pc|PC [7] & (\Imem|memoria_ROM~121_combout ))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(\Imem|memoria_ROM~121_combout ),
	.datad(\Imem|memoria_ROM~120_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~122_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~122 .lut_mask = 16'hC840;
defparam \Imem|memoria_ROM~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N2
fiftyfivenm_lcell_comb \D_mem|mem~170feeder (
// Equation(s):
// \D_mem|mem~170feeder_combout  = \Regfile|ReadData2[10]~483_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[10]~483_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~170feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N3
dffeas \D_mem|mem~170 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~170 .is_wysiwyg = "true";
defparam \D_mem|mem~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \D_mem|mem~234 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~234 .is_wysiwyg = "true";
defparam \D_mem|mem~234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N24
fiftyfivenm_lcell_comb \D_mem|mem~202feeder (
// Equation(s):
// \D_mem|mem~202feeder_combout  = \Regfile|ReadData2[10]~483_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[10]~483_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~202feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~202feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~202feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N25
dffeas \D_mem|mem~202 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~202 .is_wysiwyg = "true";
defparam \D_mem|mem~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N29
dffeas \D_mem|mem~138 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~138 .is_wysiwyg = "true";
defparam \D_mem|mem~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
fiftyfivenm_lcell_comb \D_mem|mem~1236 (
// Equation(s):
// \D_mem|mem~1236_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~202_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~138_q )))))

	.dataa(\D_mem|mem~202_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~138_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1236_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1236 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
fiftyfivenm_lcell_comb \D_mem|mem~1237 (
// Equation(s):
// \D_mem|mem~1237_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1236_combout  & ((\D_mem|mem~234_q ))) # (!\D_mem|mem~1236_combout  & (\D_mem|mem~170_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1236_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~170_q ),
	.datac(\D_mem|mem~234_q ),
	.datad(\D_mem|mem~1236_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1237_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1237 .lut_mask = 16'hF588;
defparam \D_mem|mem~1237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \D_mem|mem~74 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~74 .is_wysiwyg = "true";
defparam \D_mem|mem~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N11
dffeas \D_mem|mem~106 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~106 .is_wysiwyg = "true";
defparam \D_mem|mem~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \D_mem|mem~42 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~42 .is_wysiwyg = "true";
defparam \D_mem|mem~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \D_mem|mem~10 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~10 .is_wysiwyg = "true";
defparam \D_mem|mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
fiftyfivenm_lcell_comb \D_mem|mem~1238 (
// Equation(s):
// \D_mem|mem~1238_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~42_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~10_q  & !\ula|Mux30~12_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~42_q ),
	.datac(\D_mem|mem~10_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1238_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1238 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
fiftyfivenm_lcell_comb \D_mem|mem~1239 (
// Equation(s):
// \D_mem|mem~1239_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1238_combout  & ((\D_mem|mem~106_q ))) # (!\D_mem|mem~1238_combout  & (\D_mem|mem~74_q )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1238_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~74_q ),
	.datac(\D_mem|mem~106_q ),
	.datad(\D_mem|mem~1238_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1239_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1239 .lut_mask = 16'hF588;
defparam \D_mem|mem~1239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
fiftyfivenm_lcell_comb \D_mem|mem~1240 (
// Equation(s):
// \D_mem|mem~1240_combout  = (\ula|Mux29~combout  & ((\ula|Mux28~combout ) # ((\D_mem|mem~1237_combout )))) # (!\ula|Mux29~combout  & (!\ula|Mux28~combout  & ((\D_mem|mem~1239_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1237_combout ),
	.datad(\D_mem|mem~1239_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1240_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1240 .lut_mask = 16'hB9A8;
defparam \D_mem|mem~1240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N21
dffeas \D_mem|mem~298 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~298 .is_wysiwyg = "true";
defparam \D_mem|mem~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N23
dffeas \D_mem|mem~266 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~266 .is_wysiwyg = "true";
defparam \D_mem|mem~266 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
fiftyfivenm_lcell_comb \D_mem|mem~1234 (
// Equation(s):
// \D_mem|mem~1234_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~298_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~266_q )))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~298_q ),
	.datac(\D_mem|mem~266_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1234_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1234 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N5
dffeas \D_mem|mem~362 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~362 .is_wysiwyg = "true";
defparam \D_mem|mem~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N1
dffeas \D_mem|mem~330 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~330 .is_wysiwyg = "true";
defparam \D_mem|mem~330 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
fiftyfivenm_lcell_comb \D_mem|mem~1235 (
// Equation(s):
// \D_mem|mem~1235_combout  = (\D_mem|mem~1234_combout  & ((\D_mem|mem~362_q ) # ((!\ula|Mux30~12_combout )))) # (!\D_mem|mem~1234_combout  & (((\D_mem|mem~330_q  & \ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~1234_combout ),
	.datab(\D_mem|mem~362_q ),
	.datac(\D_mem|mem~330_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1235_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1235 .lut_mask = 16'hD8AA;
defparam \D_mem|mem~1235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \D_mem|mem~490 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[10]~483_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~490 .is_wysiwyg = "true";
defparam \D_mem|mem~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N13
dffeas \D_mem|mem~426 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~426 .is_wysiwyg = "true";
defparam \D_mem|mem~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \D_mem|mem~458 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~458 .is_wysiwyg = "true";
defparam \D_mem|mem~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N25
dffeas \D_mem|mem~394 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~394 .is_wysiwyg = "true";
defparam \D_mem|mem~394 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
fiftyfivenm_lcell_comb \D_mem|mem~1241 (
// Equation(s):
// \D_mem|mem~1241_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~458_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~394_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~458_q ),
	.datac(\D_mem|mem~394_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1241_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1241 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N12
fiftyfivenm_lcell_comb \D_mem|mem~1242 (
// Equation(s):
// \D_mem|mem~1242_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1241_combout  & (\D_mem|mem~490_q )) # (!\D_mem|mem~1241_combout  & ((\D_mem|mem~426_q ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1241_combout ))))

	.dataa(\D_mem|mem~490_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~426_q ),
	.datad(\D_mem|mem~1241_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1242_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1242 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
fiftyfivenm_lcell_comb \D_mem|mem~1243 (
// Equation(s):
// \D_mem|mem~1243_combout  = (\D_mem|mem~1240_combout  & (((\D_mem|mem~1242_combout )) # (!\ula|Mux28~combout ))) # (!\D_mem|mem~1240_combout  & (\ula|Mux28~combout  & (\D_mem|mem~1235_combout )))

	.dataa(\D_mem|mem~1240_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1235_combout ),
	.datad(\D_mem|mem~1242_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1243_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1243 .lut_mask = 16'hEA62;
defparam \D_mem|mem~1243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N19
dffeas \D_mem|mem~842 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~842 .is_wysiwyg = "true";
defparam \D_mem|mem~842 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N31
dffeas \D_mem|mem~586 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~586 .is_wysiwyg = "true";
defparam \D_mem|mem~586 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
fiftyfivenm_lcell_comb \D_mem|mem~1224 (
// Equation(s):
// \D_mem|mem~1224_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~842_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~586_q  & !\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~842_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~586_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1224_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1224 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N7
dffeas \D_mem|mem~970 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~970 .is_wysiwyg = "true";
defparam \D_mem|mem~970 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N29
dffeas \D_mem|mem~714 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~714 .is_wysiwyg = "true";
defparam \D_mem|mem~714 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
fiftyfivenm_lcell_comb \D_mem|mem~1225 (
// Equation(s):
// \D_mem|mem~1225_combout  = (\D_mem|mem~1224_combout  & ((\D_mem|mem~970_q ) # ((!\ula|Mux29~combout )))) # (!\D_mem|mem~1224_combout  & (((\D_mem|mem~714_q  & \ula|Mux29~combout ))))

	.dataa(\D_mem|mem~1224_combout ),
	.datab(\D_mem|mem~970_q ),
	.datac(\D_mem|mem~714_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1225_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1225 .lut_mask = 16'hD8AA;
defparam \D_mem|mem~1225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
fiftyfivenm_lcell_comb \D_mem|mem~874feeder (
// Equation(s):
// \D_mem|mem~874feeder_combout  = \Regfile|ReadData2[10]~483_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[10]~483_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~874feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~874feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~874feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \D_mem|mem~874 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~874feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~874 .is_wysiwyg = "true";
defparam \D_mem|mem~874 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \D_mem|mem~1002 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1002 .is_wysiwyg = "true";
defparam \D_mem|mem~1002 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
fiftyfivenm_lcell_comb \D_mem|mem~746feeder (
// Equation(s):
// \D_mem|mem~746feeder_combout  = \Regfile|ReadData2[10]~483_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[10]~483_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~746feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~746feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~746feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N5
dffeas \D_mem|mem~746 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~746feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~746 .is_wysiwyg = "true";
defparam \D_mem|mem~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \D_mem|mem~618 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~618 .is_wysiwyg = "true";
defparam \D_mem|mem~618 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
fiftyfivenm_lcell_comb \D_mem|mem~1231 (
// Equation(s):
// \D_mem|mem~1231_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~746_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~618_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~746_q ),
	.datac(\D_mem|mem~618_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1231_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1231 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
fiftyfivenm_lcell_comb \D_mem|mem~1232 (
// Equation(s):
// \D_mem|mem~1232_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1231_combout  & ((\D_mem|mem~1002_q ))) # (!\D_mem|mem~1231_combout  & (\D_mem|mem~874_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1231_combout ))))

	.dataa(\D_mem|mem~874_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1002_q ),
	.datad(\D_mem|mem~1231_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1232_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1232 .lut_mask = 16'hF388;
defparam \D_mem|mem~1232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N16
fiftyfivenm_lcell_comb \D_mem|mem~650feeder (
// Equation(s):
// \D_mem|mem~650feeder_combout  = \Regfile|ReadData2[10]~483_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[10]~483_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~650feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~650feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~650feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N17
dffeas \D_mem|mem~650 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~650feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~650 .is_wysiwyg = "true";
defparam \D_mem|mem~650 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N7
dffeas \D_mem|mem~906 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~906 .is_wysiwyg = "true";
defparam \D_mem|mem~906 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N19
dffeas \D_mem|mem~778 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~778 .is_wysiwyg = "true";
defparam \D_mem|mem~778 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N13
dffeas \D_mem|mem~522 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~522 .is_wysiwyg = "true";
defparam \D_mem|mem~522 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
fiftyfivenm_lcell_comb \D_mem|mem~1228 (
// Equation(s):
// \D_mem|mem~1228_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~778_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~522_q  & !\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~778_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~522_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1228_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1228 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
fiftyfivenm_lcell_comb \D_mem|mem~1229 (
// Equation(s):
// \D_mem|mem~1229_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1228_combout  & ((\D_mem|mem~906_q ))) # (!\D_mem|mem~1228_combout  & (\D_mem|mem~650_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1228_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~650_q ),
	.datac(\D_mem|mem~906_q ),
	.datad(\D_mem|mem~1228_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1229_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1229 .lut_mask = 16'hF588;
defparam \D_mem|mem~1229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N13
dffeas \D_mem|mem~810 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~810 .is_wysiwyg = "true";
defparam \D_mem|mem~810 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N29
dffeas \D_mem|mem~938 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~938 .is_wysiwyg = "true";
defparam \D_mem|mem~938 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
fiftyfivenm_lcell_comb \D_mem|mem~682feeder (
// Equation(s):
// \D_mem|mem~682feeder_combout  = \Regfile|ReadData2[10]~483_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[10]~483_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~682feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~682feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~682feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \D_mem|mem~682 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~682feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~682 .is_wysiwyg = "true";
defparam \D_mem|mem~682 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \D_mem|mem~554 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[10]~483_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~554 .is_wysiwyg = "true";
defparam \D_mem|mem~554 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
fiftyfivenm_lcell_comb \D_mem|mem~1226 (
// Equation(s):
// \D_mem|mem~1226_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~682_q )) # (!\ula|Mux29~combout  & ((\D_mem|mem~554_q )))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~682_q ),
	.datac(\D_mem|mem~554_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1226_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1226 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
fiftyfivenm_lcell_comb \D_mem|mem~1227 (
// Equation(s):
// \D_mem|mem~1227_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1226_combout  & ((\D_mem|mem~938_q ))) # (!\D_mem|mem~1226_combout  & (\D_mem|mem~810_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1226_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~810_q ),
	.datac(\D_mem|mem~938_q ),
	.datad(\D_mem|mem~1226_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1227_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1227 .lut_mask = 16'hF588;
defparam \D_mem|mem~1227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
fiftyfivenm_lcell_comb \D_mem|mem~1230 (
// Equation(s):
// \D_mem|mem~1230_combout  = (\ula|Mux30~12_combout  & (\ula|Mux31~10_combout )) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & ((\D_mem|mem~1227_combout ))) # (!\ula|Mux31~10_combout  & (\D_mem|mem~1229_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~1229_combout ),
	.datad(\D_mem|mem~1227_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1230_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1230 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
fiftyfivenm_lcell_comb \D_mem|mem~1233 (
// Equation(s):
// \D_mem|mem~1233_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1230_combout  & ((\D_mem|mem~1232_combout ))) # (!\D_mem|mem~1230_combout  & (\D_mem|mem~1225_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1230_combout ))))

	.dataa(\D_mem|mem~1225_combout ),
	.datab(\D_mem|mem~1232_combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\D_mem|mem~1230_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1233_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1233 .lut_mask = 16'hCFA0;
defparam \D_mem|mem~1233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
fiftyfivenm_lcell_comb \D_mem|ReadData~10 (
// Equation(s):
// \D_mem|ReadData~10_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1233_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1243_combout ))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1243_combout ),
	.datad(\D_mem|mem~1233_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~10_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~10 .lut_mask = 16'hA820;
defparam \D_mem|ReadData~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N21
dffeas \D_mem|ReadData[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[10] .is_wysiwyg = "true";
defparam \D_mem|ReadData[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N21
dffeas \Regfile|regs[25][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][10] .is_wysiwyg = "true";
defparam \Regfile|regs[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N21
dffeas \Regfile|regs[17][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][10] .is_wysiwyg = "true";
defparam \Regfile|regs[17][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N3
dffeas \Regfile|regs[21][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][10] .is_wysiwyg = "true";
defparam \Regfile|regs[21][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~462 (
// Equation(s):
// \Regfile|ReadData1[10]~462_combout  = (\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout ) # ((\Regfile|regs[21][10]~q )))) # (!\Imem|memoria_ROM~4_combout  & (!\Imem|memoria_ROM~9_combout  & (\Regfile|regs[17][10]~q )))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[17][10]~q ),
	.datad(\Regfile|regs[21][10]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~462_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~462 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[10]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~463 (
// Equation(s):
// \Regfile|ReadData1[10]~463_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[10]~462_combout  & ((\Regfile|regs[29][10]~q ))) # (!\Regfile|ReadData1[10]~462_combout  & (\Regfile|regs[25][10]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[10]~462_combout ))))

	.dataa(\Regfile|regs[25][10]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[29][10]~q ),
	.datad(\Regfile|ReadData1[10]~462_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~463_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~463 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[10]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N16
fiftyfivenm_lcell_comb \Regfile|regs[31][10]~feeder (
// Equation(s):
// \Regfile|regs[31][10]~feeder_combout  = \mux_valor_write_data|saida[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[10]~22_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[31][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[31][10]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[31][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N17
dffeas \Regfile|regs[31][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[31][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][10] .is_wysiwyg = "true";
defparam \Regfile|regs[31][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N30
fiftyfivenm_lcell_comb \Regfile|regs[27][10]~feeder (
// Equation(s):
// \Regfile|regs[27][10]~feeder_combout  = \mux_valor_write_data|saida[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[10]~22_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[27][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[27][10]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[27][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N31
dffeas \Regfile|regs[27][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[27][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][10] .is_wysiwyg = "true";
defparam \Regfile|regs[27][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N20
fiftyfivenm_lcell_comb \Regfile|regs[23][10]~feeder (
// Equation(s):
// \Regfile|regs[23][10]~feeder_combout  = \mux_valor_write_data|saida[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[10]~22_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[23][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[23][10]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[23][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N21
dffeas \Regfile|regs[23][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[23][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][10] .is_wysiwyg = "true";
defparam \Regfile|regs[23][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N4
fiftyfivenm_lcell_comb \Regfile|regs[19][10]~feeder (
// Equation(s):
// \Regfile|regs[19][10]~feeder_combout  = \mux_valor_write_data|saida[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[10]~22_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[19][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[19][10]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[19][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N5
dffeas \Regfile|regs[19][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[19][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][10] .is_wysiwyg = "true";
defparam \Regfile|regs[19][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~469 (
// Equation(s):
// \Regfile|ReadData1[10]~469_combout  = (\Imem|memoria_ROM~9_combout  & (((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & (\Regfile|regs[23][10]~q )) # (!\Imem|memoria_ROM~4_combout  & 
// ((\Regfile|regs[19][10]~q )))))

	.dataa(\Regfile|regs[23][10]~q ),
	.datab(\Regfile|regs[19][10]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~469_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~469 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData1[10]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~470 (
// Equation(s):
// \Regfile|ReadData1[10]~470_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[10]~469_combout  & (\Regfile|regs[31][10]~q )) # (!\Regfile|ReadData1[10]~469_combout  & ((\Regfile|regs[27][10]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[10]~469_combout ))))

	.dataa(\Regfile|regs[31][10]~q ),
	.datab(\Regfile|regs[27][10]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|ReadData1[10]~469_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~470_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~470 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[10]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N29
dffeas \Regfile|regs[20][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][10] .is_wysiwyg = "true";
defparam \Regfile|regs[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N27
dffeas \Regfile|regs[28][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][10] .is_wysiwyg = "true";
defparam \Regfile|regs[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N7
dffeas \Regfile|regs[24][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][10] .is_wysiwyg = "true";
defparam \Regfile|regs[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N1
dffeas \Regfile|regs[16][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][10] .is_wysiwyg = "true";
defparam \Regfile|regs[16][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~466 (
// Equation(s):
// \Regfile|ReadData1[10]~466_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[24][10]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[16][10]~q )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[24][10]~q ),
	.datac(\Regfile|regs[16][10]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~466_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~466 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[10]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~467 (
// Equation(s):
// \Regfile|ReadData1[10]~467_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[10]~466_combout  & ((\Regfile|regs[28][10]~q ))) # (!\Regfile|ReadData1[10]~466_combout  & (\Regfile|regs[20][10]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[10]~466_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[20][10]~q ),
	.datac(\Regfile|regs[28][10]~q ),
	.datad(\Regfile|ReadData1[10]~466_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~467_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~467 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[10]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N21
dffeas \Regfile|regs[26][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][10] .is_wysiwyg = "true";
defparam \Regfile|regs[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \Regfile|regs[18][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][10] .is_wysiwyg = "true";
defparam \Regfile|regs[18][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~464 (
// Equation(s):
// \Regfile|ReadData1[10]~464_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[26][10]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[18][10]~q )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[26][10]~q ),
	.datac(\Regfile|regs[18][10]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~464_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~464 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[10]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N31
dffeas \Regfile|regs[22][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][10] .is_wysiwyg = "true";
defparam \Regfile|regs[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \Regfile|regs[30][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][10] .is_wysiwyg = "true";
defparam \Regfile|regs[30][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~465 (
// Equation(s):
// \Regfile|ReadData1[10]~465_combout  = (\Regfile|ReadData1[10]~464_combout  & (((\Regfile|regs[30][10]~q ) # (!\Imem|memoria_ROM~4_combout )))) # (!\Regfile|ReadData1[10]~464_combout  & (\Regfile|regs[22][10]~q  & ((\Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|ReadData1[10]~464_combout ),
	.datab(\Regfile|regs[22][10]~q ),
	.datac(\Regfile|regs[30][10]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~465_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~465 .lut_mask = 16'hE4AA;
defparam \Regfile|ReadData1[10]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~468 (
// Equation(s):
// \Regfile|ReadData1[10]~468_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[10]~465_combout ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|ReadData1[10]~467_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[10]~467_combout ),
	.datad(\Regfile|ReadData1[10]~465_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~468_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~468 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[10]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~471 (
// Equation(s):
// \Regfile|ReadData1[10]~471_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[10]~468_combout  & ((\Regfile|ReadData1[10]~470_combout ))) # (!\Regfile|ReadData1[10]~468_combout  & (\Regfile|ReadData1[10]~463_combout )))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[10]~468_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[10]~463_combout ),
	.datac(\Regfile|ReadData1[10]~470_combout ),
	.datad(\Regfile|ReadData1[10]~468_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~471_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~471 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[10]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N13
dffeas \Regfile|regs[9][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][10] .is_wysiwyg = "true";
defparam \Regfile|regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N8
fiftyfivenm_lcell_comb \Regfile|regs[11][10]~feeder (
// Equation(s):
// \Regfile|regs[11][10]~feeder_combout  = \mux_valor_write_data|saida[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[10]~22_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[11][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[11][10]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[11][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y2_N9
dffeas \Regfile|regs[11][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[11][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][10] .is_wysiwyg = "true";
defparam \Regfile|regs[11][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N30
fiftyfivenm_lcell_comb \Regfile|regs[8][10]~feeder (
// Equation(s):
// \Regfile|regs[8][10]~feeder_combout  = \mux_valor_write_data|saida[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[10]~22_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[8][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[8][10]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[8][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y2_N31
dffeas \Regfile|regs[8][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][10] .is_wysiwyg = "true";
defparam \Regfile|regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N20
fiftyfivenm_lcell_comb \Regfile|regs[10][10]~feeder (
// Equation(s):
// \Regfile|regs[10][10]~feeder_combout  = \mux_valor_write_data|saida[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[10]~22_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[10][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[10][10]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[10][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y2_N21
dffeas \Regfile|regs[10][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][10] .is_wysiwyg = "true";
defparam \Regfile|regs[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~472 (
// Equation(s):
// \Regfile|ReadData1[10]~472_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[10][10]~q ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[8][10]~q  & ((!\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[8][10]~q ),
	.datab(\Regfile|regs[10][10]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~472_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~472 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData1[10]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~473 (
// Equation(s):
// \Regfile|ReadData1[10]~473_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[10]~472_combout  & ((\Regfile|regs[11][10]~q ))) # (!\Regfile|ReadData1[10]~472_combout  & (\Regfile|regs[9][10]~q )))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[10]~472_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[9][10]~q ),
	.datac(\Regfile|regs[11][10]~q ),
	.datad(\Regfile|ReadData1[10]~472_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~473_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~473 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[10]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \Regfile|regs[6][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][10] .is_wysiwyg = "true";
defparam \Regfile|regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N3
dffeas \Regfile|regs[7][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][10] .is_wysiwyg = "true";
defparam \Regfile|regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N22
fiftyfivenm_lcell_comb \Regfile|regs[5][10]~feeder (
// Equation(s):
// \Regfile|regs[5][10]~feeder_combout  = \mux_valor_write_data|saida[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[10]~22_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[5][10]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N23
dffeas \Regfile|regs[5][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][10] .is_wysiwyg = "true";
defparam \Regfile|regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N12
fiftyfivenm_lcell_comb \Regfile|regs[4][10]~feeder (
// Equation(s):
// \Regfile|regs[4][10]~feeder_combout  = \mux_valor_write_data|saida[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[10]~22_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[4][10]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N13
dffeas \Regfile|regs[4][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][10] .is_wysiwyg = "true";
defparam \Regfile|regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~474 (
// Equation(s):
// \Regfile|ReadData1[10]~474_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[5][10]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[4][10]~q )))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[5][10]~q ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Regfile|regs[4][10]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~474_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~474 .lut_mask = 16'hE5E0;
defparam \Regfile|ReadData1[10]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~475 (
// Equation(s):
// \Regfile|ReadData1[10]~475_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[10]~474_combout  & ((\Regfile|regs[7][10]~q ))) # (!\Regfile|ReadData1[10]~474_combout  & (\Regfile|regs[6][10]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[10]~474_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[6][10]~q ),
	.datac(\Regfile|regs[7][10]~q ),
	.datad(\Regfile|ReadData1[10]~474_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~475_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~475 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[10]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y2_N9
dffeas \Regfile|regs[3][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][10] .is_wysiwyg = "true";
defparam \Regfile|regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N23
dffeas \Regfile|regs[1][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][10] .is_wysiwyg = "true";
defparam \Regfile|regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~476 (
// Equation(s):
// \Regfile|ReadData1[10]~476_combout  = (\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & (\Regfile|regs[3][10]~q )) # (!\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[1][10]~q )))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[3][10]~q ),
	.datac(\Regfile|regs[1][10]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~476_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~476 .lut_mask = 16'h88A0;
defparam \Regfile|ReadData1[10]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N17
dffeas \Regfile|regs[2][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][10] .is_wysiwyg = "true";
defparam \Regfile|regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~477 (
// Equation(s):
// \Regfile|ReadData1[10]~477_combout  = (\Regfile|ReadData1[10]~476_combout ) # ((\Imem|memoria_ROM~15_combout  & (\Regfile|regs[2][10]~q  & !\Imem|memoria_ROM~13_combout )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|ReadData1[10]~476_combout ),
	.datac(\Regfile|regs[2][10]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~477_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~477 .lut_mask = 16'hCCEC;
defparam \Regfile|ReadData1[10]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~478 (
// Equation(s):
// \Regfile|ReadData1[10]~478_combout  = (\Imem|memoria_ROM~9_combout  & (((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & (\Regfile|ReadData1[10]~475_combout )) # (!\Imem|memoria_ROM~4_combout  & 
// ((\Regfile|ReadData1[10]~477_combout )))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|ReadData1[10]~475_combout ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Regfile|ReadData1[10]~477_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~478_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~478 .lut_mask = 16'hE5E0;
defparam \Regfile|ReadData1[10]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N3
dffeas \Regfile|regs[15][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][10] .is_wysiwyg = "true";
defparam \Regfile|regs[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N5
dffeas \Regfile|regs[14][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][10] .is_wysiwyg = "true";
defparam \Regfile|regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N15
dffeas \Regfile|regs[13][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][10] .is_wysiwyg = "true";
defparam \Regfile|regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N7
dffeas \Regfile|regs[12][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][10] .is_wysiwyg = "true";
defparam \Regfile|regs[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~479 (
// Equation(s):
// \Regfile|ReadData1[10]~479_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[13][10]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[12][10]~q )))))

	.dataa(\Regfile|regs[13][10]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[12][10]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~479_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~479 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData1[10]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~480 (
// Equation(s):
// \Regfile|ReadData1[10]~480_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[10]~479_combout  & (\Regfile|regs[15][10]~q )) # (!\Regfile|ReadData1[10]~479_combout  & ((\Regfile|regs[14][10]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[10]~479_combout ))))

	.dataa(\Regfile|regs[15][10]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[14][10]~q ),
	.datad(\Regfile|ReadData1[10]~479_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~480_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~480 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[10]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~481 (
// Equation(s):
// \Regfile|ReadData1[10]~481_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[10]~478_combout  & ((\Regfile|ReadData1[10]~480_combout ))) # (!\Regfile|ReadData1[10]~478_combout  & (\Regfile|ReadData1[10]~473_combout )))) # 
// (!\Imem|memoria_ROM~9_combout  & (((\Regfile|ReadData1[10]~478_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|ReadData1[10]~473_combout ),
	.datac(\Regfile|ReadData1[10]~478_combout ),
	.datad(\Regfile|ReadData1[10]~480_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~481_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~481 .lut_mask = 16'hF858;
defparam \Regfile|ReadData1[10]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~482 (
// Equation(s):
// \Regfile|ReadData1[10]~482_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[10]~471_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[10]~481_combout )))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[10]~471_combout ),
	.datad(\Regfile|ReadData1[10]~481_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~482_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~482 .lut_mask = 16'h3120;
defparam \Regfile|ReadData1[10]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N31
dffeas \Regfile|regs[14][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][9] .is_wysiwyg = "true";
defparam \Regfile|regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
fiftyfivenm_lcell_comb \Regfile|regs[13][9]~feeder (
// Equation(s):
// \Regfile|regs[13][9]~feeder_combout  = \mux_valor_write_data|saida[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~23_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[13][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[13][9]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[13][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N31
dffeas \Regfile|regs[13][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][9] .is_wysiwyg = "true";
defparam \Regfile|regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N15
dffeas \Regfile|regs[12][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][9] .is_wysiwyg = "true";
defparam \Regfile|regs[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~491 (
// Equation(s):
// \Regfile|ReadData2[9]~491_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][9]~q ) # ((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[12][9]~q  & !\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[13][9]~q ),
	.datab(\Regfile|regs[12][9]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~491_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~491 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData2[9]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N9
dffeas \Regfile|regs[15][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][9] .is_wysiwyg = "true";
defparam \Regfile|regs[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~492 (
// Equation(s):
// \Regfile|ReadData2[9]~492_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[9]~491_combout  & ((\Regfile|regs[15][9]~q ))) # (!\Regfile|ReadData2[9]~491_combout  & (\Regfile|regs[14][9]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[9]~491_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[14][9]~q ),
	.datac(\Regfile|ReadData2[9]~491_combout ),
	.datad(\Regfile|regs[15][9]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~492_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~492 .lut_mask = 16'hF858;
defparam \Regfile|ReadData2[9]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N9
dffeas \Regfile|regs[7][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][9] .is_wysiwyg = "true";
defparam \Regfile|regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N8
fiftyfivenm_lcell_comb \Regfile|regs[6][9]~feeder (
// Equation(s):
// \Regfile|regs[6][9]~feeder_combout  = \mux_valor_write_data|saida[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~23_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[6][9]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N9
dffeas \Regfile|regs[6][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][9] .is_wysiwyg = "true";
defparam \Regfile|regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N6
fiftyfivenm_lcell_comb \Regfile|regs[5][9]~feeder (
// Equation(s):
// \Regfile|regs[5][9]~feeder_combout  = \mux_valor_write_data|saida[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~23_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[5][9]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N7
dffeas \Regfile|regs[5][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][9] .is_wysiwyg = "true";
defparam \Regfile|regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N4
fiftyfivenm_lcell_comb \Regfile|regs[4][9]~feeder (
// Equation(s):
// \Regfile|regs[4][9]~feeder_combout  = \mux_valor_write_data|saida[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~23_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[4][9]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N5
dffeas \Regfile|regs[4][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][9] .is_wysiwyg = "true";
defparam \Regfile|regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~484 (
// Equation(s):
// \Regfile|ReadData2[9]~484_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[5][9]~q ) # ((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[4][9]~q  & !\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[5][9]~q ),
	.datab(\Regfile|regs[4][9]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~484_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~484 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData2[9]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~485 (
// Equation(s):
// \Regfile|ReadData2[9]~485_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[9]~484_combout  & (\Regfile|regs[7][9]~q )) # (!\Regfile|ReadData2[9]~484_combout  & ((\Regfile|regs[6][9]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[9]~484_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[7][9]~q ),
	.datac(\Regfile|regs[6][9]~q ),
	.datad(\Regfile|ReadData2[9]~484_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~485_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~485 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[9]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N4
fiftyfivenm_lcell_comb \Regfile|regs[11][9]~feeder (
// Equation(s):
// \Regfile|regs[11][9]~feeder_combout  = \mux_valor_write_data|saida[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~23_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[11][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[11][9]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[11][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N5
dffeas \Regfile|regs[11][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[11][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][9] .is_wysiwyg = "true";
defparam \Regfile|regs[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \Regfile|regs[9][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][9] .is_wysiwyg = "true";
defparam \Regfile|regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N24
fiftyfivenm_lcell_comb \Regfile|regs[8][9]~feeder (
// Equation(s):
// \Regfile|regs[8][9]~feeder_combout  = \mux_valor_write_data|saida[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~23_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[8][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[8][9]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[8][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N25
dffeas \Regfile|regs[8][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][9] .is_wysiwyg = "true";
defparam \Regfile|regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
fiftyfivenm_lcell_comb \Regfile|regs[10][9]~feeder (
// Equation(s):
// \Regfile|regs[10][9]~feeder_combout  = \mux_valor_write_data|saida[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~23_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[10][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[10][9]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[10][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N17
dffeas \Regfile|regs[10][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[10][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][9] .is_wysiwyg = "true";
defparam \Regfile|regs[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~486 (
// Equation(s):
// \Regfile|ReadData2[9]~486_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[10][9]~q ))) # (!\Imem|memoria_ROM~35_combout  & 
// (\Regfile|regs[8][9]~q ))))

	.dataa(\Regfile|regs[8][9]~q ),
	.datab(\Regfile|regs[10][9]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~486_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~486 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData2[9]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~487 (
// Equation(s):
// \Regfile|ReadData2[9]~487_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[9]~486_combout  & (\Regfile|regs[11][9]~q )) # (!\Regfile|ReadData2[9]~486_combout  & ((\Regfile|regs[9][9]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[9]~486_combout ))))

	.dataa(\Regfile|regs[11][9]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[9][9]~q ),
	.datad(\Regfile|ReadData2[9]~486_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~487_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~487 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[9]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N7
dffeas \Regfile|regs[2][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][9] .is_wysiwyg = "true";
defparam \Regfile|regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N9
dffeas \Regfile|regs[1][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][9] .is_wysiwyg = "true";
defparam \Regfile|regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
fiftyfivenm_lcell_comb \Regfile|regs[3][9]~feeder (
// Equation(s):
// \Regfile|regs[3][9]~feeder_combout  = \mux_valor_write_data|saida[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~23_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[3][9]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \Regfile|regs[3][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][9] .is_wysiwyg = "true";
defparam \Regfile|regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~488 (
// Equation(s):
// \Regfile|ReadData2[9]~488_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[3][9]~q ))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[1][9]~q ))))

	.dataa(\Regfile|regs[1][9]~q ),
	.datab(\Regfile|regs[3][9]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~488_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~488 .lut_mask = 16'hCA00;
defparam \Regfile|ReadData2[9]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~489 (
// Equation(s):
// \Regfile|ReadData2[9]~489_combout  = (\Regfile|ReadData2[9]~488_combout ) # ((\Regfile|regs[2][9]~q  & (!\Imem|memoria_ROM~31_combout  & \Imem|memoria_ROM~35_combout )))

	.dataa(\Regfile|regs[2][9]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[9]~488_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~489_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~489 .lut_mask = 16'hF2F0;
defparam \Regfile|ReadData2[9]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~490 (
// Equation(s):
// \Regfile|ReadData2[9]~490_combout  = (\Imem|memoria_ROM~44_combout  & (\Imem|memoria_ROM~41_combout )) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|ReadData2[9]~487_combout )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|ReadData2[9]~489_combout )))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|ReadData2[9]~487_combout ),
	.datad(\Regfile|ReadData2[9]~489_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~490_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~490 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData2[9]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~493 (
// Equation(s):
// \Regfile|ReadData2[9]~493_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[9]~490_combout  & (\Regfile|ReadData2[9]~492_combout )) # (!\Regfile|ReadData2[9]~490_combout  & ((\Regfile|ReadData2[9]~485_combout ))))) # 
// (!\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[9]~490_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|ReadData2[9]~492_combout ),
	.datac(\Regfile|ReadData2[9]~485_combout ),
	.datad(\Regfile|ReadData2[9]~490_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~493_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~493 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[9]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N12
fiftyfivenm_lcell_comb \Regfile|regs[23][9]~feeder (
// Equation(s):
// \Regfile|regs[23][9]~feeder_combout  = \mux_valor_write_data|saida[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~23_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[23][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[23][9]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[23][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N13
dffeas \Regfile|regs[23][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[23][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][9] .is_wysiwyg = "true";
defparam \Regfile|regs[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \Regfile|regs[31][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][9] .is_wysiwyg = "true";
defparam \Regfile|regs[31][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
fiftyfivenm_lcell_comb \Regfile|regs[27][9]~feeder (
// Equation(s):
// \Regfile|regs[27][9]~feeder_combout  = \mux_valor_write_data|saida[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~23_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[27][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[27][9]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[27][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N7
dffeas \Regfile|regs[27][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[27][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][9] .is_wysiwyg = "true";
defparam \Regfile|regs[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \Regfile|regs[19][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][9] .is_wysiwyg = "true";
defparam \Regfile|regs[19][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~501 (
// Equation(s):
// \Regfile|ReadData2[9]~501_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[27][9]~q ) # ((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & (((\Regfile|regs[19][9]~q  & !\Imem|memoria_ROM~44_combout ))))

	.dataa(\Regfile|regs[27][9]~q ),
	.datab(\Regfile|regs[19][9]~q ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~501_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~501 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData2[9]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~502 (
// Equation(s):
// \Regfile|ReadData2[9]~502_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[9]~501_combout  & ((\Regfile|regs[31][9]~q ))) # (!\Regfile|ReadData2[9]~501_combout  & (\Regfile|regs[23][9]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[9]~501_combout ))))

	.dataa(\Regfile|regs[23][9]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[31][9]~q ),
	.datad(\Regfile|ReadData2[9]~501_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~502_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~502 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[9]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N31
dffeas \Regfile|regs[29][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][9] .is_wysiwyg = "true";
defparam \Regfile|regs[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \Regfile|regs[25][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][9] .is_wysiwyg = "true";
defparam \Regfile|regs[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N21
dffeas \Regfile|regs[17][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][9] .is_wysiwyg = "true";
defparam \Regfile|regs[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~494 (
// Equation(s):
// \Regfile|ReadData2[9]~494_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[25][9]~q ) # ((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & (((\Regfile|regs[17][9]~q  & !\Imem|memoria_ROM~44_combout ))))

	.dataa(\Regfile|regs[25][9]~q ),
	.datab(\Regfile|regs[17][9]~q ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~494_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~494 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData2[9]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~495 (
// Equation(s):
// \Regfile|ReadData2[9]~495_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[9]~494_combout  & (\Regfile|regs[29][9]~q )) # (!\Regfile|ReadData2[9]~494_combout  & ((\Regfile|regs[21][9]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[9]~494_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[29][9]~q ),
	.datac(\Regfile|regs[21][9]~q ),
	.datad(\Regfile|ReadData2[9]~494_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~495_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~495 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[9]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N22
fiftyfivenm_lcell_comb \Regfile|regs[18][9]~feeder (
// Equation(s):
// \Regfile|regs[18][9]~feeder_combout  = \mux_valor_write_data|saida[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~23_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[18][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[18][9]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[18][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N23
dffeas \Regfile|regs[18][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[18][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][9] .is_wysiwyg = "true";
defparam \Regfile|regs[18][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N23
dffeas \Regfile|regs[22][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][9] .is_wysiwyg = "true";
defparam \Regfile|regs[22][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~496 (
// Equation(s):
// \Regfile|ReadData2[9]~496_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[22][9]~q ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|regs[18][9]~q ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[18][9]~q ),
	.datac(\Regfile|regs[22][9]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~496_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~496 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[9]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N2
fiftyfivenm_lcell_comb \Regfile|regs[30][9]~feeder (
// Equation(s):
// \Regfile|regs[30][9]~feeder_combout  = \mux_valor_write_data|saida[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~23_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[30][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[30][9]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[30][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N3
dffeas \Regfile|regs[30][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[30][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][9] .is_wysiwyg = "true";
defparam \Regfile|regs[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \Regfile|regs[26][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][9] .is_wysiwyg = "true";
defparam \Regfile|regs[26][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~497 (
// Equation(s):
// \Regfile|ReadData2[9]~497_combout  = (\Regfile|ReadData2[9]~496_combout  & ((\Regfile|regs[30][9]~q ) # ((!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[9]~496_combout  & (((\Regfile|regs[26][9]~q  & \Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|ReadData2[9]~496_combout ),
	.datab(\Regfile|regs[30][9]~q ),
	.datac(\Regfile|regs[26][9]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~497_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~497 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[9]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N13
dffeas \Regfile|regs[28][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][9] .is_wysiwyg = "true";
defparam \Regfile|regs[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N25
dffeas \Regfile|regs[24][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][9] .is_wysiwyg = "true";
defparam \Regfile|regs[24][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N19
dffeas \Regfile|regs[16][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][9] .is_wysiwyg = "true";
defparam \Regfile|regs[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N11
dffeas \Regfile|regs[20][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][9] .is_wysiwyg = "true";
defparam \Regfile|regs[20][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~498 (
// Equation(s):
// \Regfile|ReadData2[9]~498_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[20][9]~q ) # (\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[16][9]~q  & ((!\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[16][9]~q ),
	.datac(\Regfile|regs[20][9]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~498_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~498 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[9]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~499 (
// Equation(s):
// \Regfile|ReadData2[9]~499_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[9]~498_combout  & (\Regfile|regs[28][9]~q )) # (!\Regfile|ReadData2[9]~498_combout  & ((\Regfile|regs[24][9]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[9]~498_combout ))))

	.dataa(\Regfile|regs[28][9]~q ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[24][9]~q ),
	.datad(\Regfile|ReadData2[9]~498_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~499_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~499 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[9]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~500 (
// Equation(s):
// \Regfile|ReadData2[9]~500_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[9]~497_combout ) # ((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & (((!\Imem|memoria_ROM~31_combout  & \Regfile|ReadData2[9]~499_combout 
// ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|ReadData2[9]~497_combout ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[9]~499_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~500_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~500 .lut_mask = 16'hADA8;
defparam \Regfile|ReadData2[9]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~503 (
// Equation(s):
// \Regfile|ReadData2[9]~503_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[9]~500_combout  & (\Regfile|ReadData2[9]~502_combout )) # (!\Regfile|ReadData2[9]~500_combout  & ((\Regfile|ReadData2[9]~495_combout ))))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[9]~500_combout ))))

	.dataa(\Regfile|ReadData2[9]~502_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[9]~495_combout ),
	.datad(\Regfile|ReadData2[9]~500_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~503_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~503 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[9]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[9]~504 (
// Equation(s):
// \Regfile|ReadData2[9]~504_combout  = (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[9]~493_combout ) # ((\Imem|memoria_ROM~49_combout  & \Regfile|ReadData2[9]~503_combout )))) # (!\Regfile|ReadData2[0]~20_combout  & 
// (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[9]~503_combout ))))

	.dataa(\Regfile|ReadData2[0]~20_combout ),
	.datab(\Imem|memoria_ROM~49_combout ),
	.datac(\Regfile|ReadData2[9]~493_combout ),
	.datad(\Regfile|ReadData2[9]~503_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[9]~504_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[9]~504 .lut_mask = 16'hECA0;
defparam \Regfile|ReadData2[9]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N3
dffeas \D_mem|mem~489 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[9]~504_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~489 .is_wysiwyg = "true";
defparam \D_mem|mem~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N5
dffeas \D_mem|mem~457 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~457 .is_wysiwyg = "true";
defparam \D_mem|mem~457 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
fiftyfivenm_lcell_comb \D_mem|mem~425feeder (
// Equation(s):
// \D_mem|mem~425feeder_combout  = \Regfile|ReadData2[9]~504_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[9]~504_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~425feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~425feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~425feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N25
dffeas \D_mem|mem~425 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~425feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~425 .is_wysiwyg = "true";
defparam \D_mem|mem~425 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N15
dffeas \D_mem|mem~393 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~393 .is_wysiwyg = "true";
defparam \D_mem|mem~393 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
fiftyfivenm_lcell_comb \D_mem|mem~1221 (
// Equation(s):
// \D_mem|mem~1221_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~425_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~393_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~425_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~393_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1221_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1221 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N4
fiftyfivenm_lcell_comb \D_mem|mem~1222 (
// Equation(s):
// \D_mem|mem~1222_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1221_combout  & (\D_mem|mem~489_q )) # (!\D_mem|mem~1221_combout  & ((\D_mem|mem~457_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1221_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~489_q ),
	.datac(\D_mem|mem~457_q ),
	.datad(\D_mem|mem~1221_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1222_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1222 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \D_mem|mem~233 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~233 .is_wysiwyg = "true";
defparam \D_mem|mem~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N19
dffeas \D_mem|mem~201 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~201 .is_wysiwyg = "true";
defparam \D_mem|mem~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N14
fiftyfivenm_lcell_comb \D_mem|mem~169feeder (
// Equation(s):
// \D_mem|mem~169feeder_combout  = \Regfile|ReadData2[9]~504_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[9]~504_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~169feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~169feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~169feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N15
dffeas \D_mem|mem~169 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~169 .is_wysiwyg = "true";
defparam \D_mem|mem~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N21
dffeas \D_mem|mem~137 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~137 .is_wysiwyg = "true";
defparam \D_mem|mem~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
fiftyfivenm_lcell_comb \D_mem|mem~1214 (
// Equation(s):
// \D_mem|mem~1214_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~169_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~137_q )))))

	.dataa(\D_mem|mem~169_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~137_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1214_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1214 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
fiftyfivenm_lcell_comb \D_mem|mem~1215 (
// Equation(s):
// \D_mem|mem~1215_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1214_combout  & (\D_mem|mem~233_q )) # (!\D_mem|mem~1214_combout  & ((\D_mem|mem~201_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1214_combout ))))

	.dataa(\D_mem|mem~233_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~201_q ),
	.datad(\D_mem|mem~1214_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1215_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1215 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
fiftyfivenm_lcell_comb \D_mem|mem~41feeder (
// Equation(s):
// \D_mem|mem~41feeder_combout  = \Regfile|ReadData2[9]~504_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[9]~504_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~41feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \D_mem|mem~41 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~41 .is_wysiwyg = "true";
defparam \D_mem|mem~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \D_mem|mem~105 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~105 .is_wysiwyg = "true";
defparam \D_mem|mem~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \D_mem|mem~73 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~73 .is_wysiwyg = "true";
defparam \D_mem|mem~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \D_mem|mem~9 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~9 .is_wysiwyg = "true";
defparam \D_mem|mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
fiftyfivenm_lcell_comb \D_mem|mem~1218 (
// Equation(s):
// \D_mem|mem~1218_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~73_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~9_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~73_q ),
	.datac(\D_mem|mem~9_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1218_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1218 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
fiftyfivenm_lcell_comb \D_mem|mem~1219 (
// Equation(s):
// \D_mem|mem~1219_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1218_combout  & ((\D_mem|mem~105_q ))) # (!\D_mem|mem~1218_combout  & (\D_mem|mem~41_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1218_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~41_q ),
	.datac(\D_mem|mem~105_q ),
	.datad(\D_mem|mem~1218_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1219_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1219 .lut_mask = 16'hF588;
defparam \D_mem|mem~1219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N17
dffeas \D_mem|mem~297 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~297 .is_wysiwyg = "true";
defparam \D_mem|mem~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N23
dffeas \D_mem|mem~361 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~361 .is_wysiwyg = "true";
defparam \D_mem|mem~361 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
fiftyfivenm_lcell_comb \D_mem|mem~329feeder (
// Equation(s):
// \D_mem|mem~329feeder_combout  = \Regfile|ReadData2[9]~504_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[9]~504_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~329feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~329feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~329feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \D_mem|mem~329 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~329feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~329 .is_wysiwyg = "true";
defparam \D_mem|mem~329 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N11
dffeas \D_mem|mem~265 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~265 .is_wysiwyg = "true";
defparam \D_mem|mem~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
fiftyfivenm_lcell_comb \D_mem|mem~1216 (
// Equation(s):
// \D_mem|mem~1216_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~329_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~265_q  & !\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~329_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~265_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1216_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1216 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
fiftyfivenm_lcell_comb \D_mem|mem~1217 (
// Equation(s):
// \D_mem|mem~1217_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1216_combout  & ((\D_mem|mem~361_q ))) # (!\D_mem|mem~1216_combout  & (\D_mem|mem~297_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1216_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~297_q ),
	.datac(\D_mem|mem~361_q ),
	.datad(\D_mem|mem~1216_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1217_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1217 .lut_mask = 16'hF588;
defparam \D_mem|mem~1217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
fiftyfivenm_lcell_comb \D_mem|mem~1220 (
// Equation(s):
// \D_mem|mem~1220_combout  = (\ula|Mux28~combout  & ((\ula|Mux29~combout ) # ((\D_mem|mem~1217_combout )))) # (!\ula|Mux28~combout  & (!\ula|Mux29~combout  & (\D_mem|mem~1219_combout )))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~1219_combout ),
	.datad(\D_mem|mem~1217_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1220_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1220 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
fiftyfivenm_lcell_comb \D_mem|mem~1223 (
// Equation(s):
// \D_mem|mem~1223_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1220_combout  & (\D_mem|mem~1222_combout )) # (!\D_mem|mem~1220_combout  & ((\D_mem|mem~1215_combout ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1220_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~1222_combout ),
	.datac(\D_mem|mem~1215_combout ),
	.datad(\D_mem|mem~1220_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1223_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1223 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
fiftyfivenm_lcell_comb \D_mem|mem~937feeder (
// Equation(s):
// \D_mem|mem~937feeder_combout  = \Regfile|ReadData2[9]~504_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[9]~504_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~937feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~937feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~937feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N11
dffeas \D_mem|mem~937 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~937feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~937 .is_wysiwyg = "true";
defparam \D_mem|mem~937 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \D_mem|mem~681 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~681 .is_wysiwyg = "true";
defparam \D_mem|mem~681 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \D_mem|mem~553 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~553 .is_wysiwyg = "true";
defparam \D_mem|mem~553 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \D_mem|mem~809 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~809 .is_wysiwyg = "true";
defparam \D_mem|mem~809 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
fiftyfivenm_lcell_comb \D_mem|mem~1204 (
// Equation(s):
// \D_mem|mem~1204_combout  = (\ula|Mux28~combout  & ((\ula|Mux29~combout ) # ((\D_mem|mem~809_q )))) # (!\ula|Mux28~combout  & (!\ula|Mux29~combout  & (\D_mem|mem~553_q )))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~553_q ),
	.datad(\D_mem|mem~809_q ),
	.cin(gnd),
	.combout(\D_mem|mem~1204_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1204 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
fiftyfivenm_lcell_comb \D_mem|mem~1205 (
// Equation(s):
// \D_mem|mem~1205_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1204_combout  & (\D_mem|mem~937_q )) # (!\D_mem|mem~1204_combout  & ((\D_mem|mem~681_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1204_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~937_q ),
	.datac(\D_mem|mem~681_q ),
	.datad(\D_mem|mem~1204_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1205_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1205 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \D_mem|mem~777 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~777 .is_wysiwyg = "true";
defparam \D_mem|mem~777 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \D_mem|mem~905 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~905 .is_wysiwyg = "true";
defparam \D_mem|mem~905 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \D_mem|mem~649 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~649 .is_wysiwyg = "true";
defparam \D_mem|mem~649 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \D_mem|mem~521 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~521 .is_wysiwyg = "true";
defparam \D_mem|mem~521 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
fiftyfivenm_lcell_comb \D_mem|mem~1208 (
// Equation(s):
// \D_mem|mem~1208_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~649_q )) # (!\ula|Mux29~combout  & ((\D_mem|mem~521_q )))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~649_q ),
	.datac(\D_mem|mem~521_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1208_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1208 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
fiftyfivenm_lcell_comb \D_mem|mem~1209 (
// Equation(s):
// \D_mem|mem~1209_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1208_combout  & ((\D_mem|mem~905_q ))) # (!\D_mem|mem~1208_combout  & (\D_mem|mem~777_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1208_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~777_q ),
	.datac(\D_mem|mem~905_q ),
	.datad(\D_mem|mem~1208_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1209_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1209 .lut_mask = 16'hF588;
defparam \D_mem|mem~1209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
fiftyfivenm_lcell_comb \D_mem|mem~841feeder (
// Equation(s):
// \D_mem|mem~841feeder_combout  = \Regfile|ReadData2[9]~504_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[9]~504_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~841feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~841feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~841feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \D_mem|mem~841 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~841feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~841 .is_wysiwyg = "true";
defparam \D_mem|mem~841 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N1
dffeas \D_mem|mem~969 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~969 .is_wysiwyg = "true";
defparam \D_mem|mem~969 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N3
dffeas \D_mem|mem~713 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~713 .is_wysiwyg = "true";
defparam \D_mem|mem~713 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N19
dffeas \D_mem|mem~585 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~585 .is_wysiwyg = "true";
defparam \D_mem|mem~585 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
fiftyfivenm_lcell_comb \D_mem|mem~1206 (
// Equation(s):
// \D_mem|mem~1206_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~713_q )) # (!\ula|Mux29~combout  & ((\D_mem|mem~585_q )))))

	.dataa(\D_mem|mem~713_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~585_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1206_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1206 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
fiftyfivenm_lcell_comb \D_mem|mem~1207 (
// Equation(s):
// \D_mem|mem~1207_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1206_combout  & ((\D_mem|mem~969_q ))) # (!\D_mem|mem~1206_combout  & (\D_mem|mem~841_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1206_combout ))))

	.dataa(\D_mem|mem~841_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~969_q ),
	.datad(\D_mem|mem~1206_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1207_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1207 .lut_mask = 16'hF388;
defparam \D_mem|mem~1207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
fiftyfivenm_lcell_comb \D_mem|mem~1210 (
// Equation(s):
// \D_mem|mem~1210_combout  = (\ula|Mux30~12_combout  & (((\D_mem|mem~1207_combout ) # (\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (\D_mem|mem~1209_combout  & ((!\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~1209_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1207_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1210_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1210 .lut_mask = 16'hCCE2;
defparam \D_mem|mem~1210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
fiftyfivenm_lcell_comb \D_mem|mem~745feeder (
// Equation(s):
// \D_mem|mem~745feeder_combout  = \Regfile|ReadData2[9]~504_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[9]~504_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~745feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~745feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~745feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N21
dffeas \D_mem|mem~745 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~745feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~745 .is_wysiwyg = "true";
defparam \D_mem|mem~745 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \D_mem|mem~1001 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1001 .is_wysiwyg = "true";
defparam \D_mem|mem~1001 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \D_mem|mem~873 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~873 .is_wysiwyg = "true";
defparam \D_mem|mem~873 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \D_mem|mem~617 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[9]~504_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~617 .is_wysiwyg = "true";
defparam \D_mem|mem~617 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
fiftyfivenm_lcell_comb \D_mem|mem~1211 (
// Equation(s):
// \D_mem|mem~1211_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~873_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~617_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~873_q ),
	.datac(\D_mem|mem~617_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1211_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1211 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
fiftyfivenm_lcell_comb \D_mem|mem~1212 (
// Equation(s):
// \D_mem|mem~1212_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1211_combout  & ((\D_mem|mem~1001_q ))) # (!\D_mem|mem~1211_combout  & (\D_mem|mem~745_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1211_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~745_q ),
	.datac(\D_mem|mem~1001_q ),
	.datad(\D_mem|mem~1211_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1212_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1212 .lut_mask = 16'hF588;
defparam \D_mem|mem~1212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
fiftyfivenm_lcell_comb \D_mem|mem~1213 (
// Equation(s):
// \D_mem|mem~1213_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1210_combout  & ((\D_mem|mem~1212_combout ))) # (!\D_mem|mem~1210_combout  & (\D_mem|mem~1205_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1210_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~1205_combout ),
	.datac(\D_mem|mem~1210_combout ),
	.datad(\D_mem|mem~1212_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1213_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1213 .lut_mask = 16'hF858;
defparam \D_mem|mem~1213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
fiftyfivenm_lcell_comb \D_mem|ReadData~9 (
// Equation(s):
// \D_mem|ReadData~9_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1213_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1223_combout ))))

	.dataa(\ula|Mux27~16_combout ),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\D_mem|mem~1223_combout ),
	.datad(\D_mem|mem~1213_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~9_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~9 .lut_mask = 16'hC840;
defparam \D_mem|ReadData~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \D_mem|ReadData[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[9] .is_wysiwyg = "true";
defparam \D_mem|ReadData[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~23 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~23_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~122_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[9]~504_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~122_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[9]~504_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~23 .lut_mask = 16'hCFC0;
defparam \mux_in_2_ALU|saida[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N0
fiftyfivenm_lcell_comb \Regfile|regs[11][8]~feeder (
// Equation(s):
// \Regfile|regs[11][8]~feeder_combout  = \mux_valor_write_data|saida[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[8]~24_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[11][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[11][8]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[11][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N1
dffeas \Regfile|regs[11][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[11][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][8] .is_wysiwyg = "true";
defparam \Regfile|regs[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N9
dffeas \Regfile|regs[9][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][8] .is_wysiwyg = "true";
defparam \Regfile|regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N24
fiftyfivenm_lcell_comb \Regfile|regs[8][8]~feeder (
// Equation(s):
// \Regfile|regs[8][8]~feeder_combout  = \mux_valor_write_data|saida[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[8]~24_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[8][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[8][8]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[8][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y2_N25
dffeas \Regfile|regs[8][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][8] .is_wysiwyg = "true";
defparam \Regfile|regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N7
dffeas \Regfile|regs[10][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][8] .is_wysiwyg = "true";
defparam \Regfile|regs[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~505 (
// Equation(s):
// \Regfile|ReadData2[8]~505_combout  = (\Imem|memoria_ROM~35_combout  & (((\Regfile|regs[10][8]~q ) # (\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[8][8]~q  & ((!\Imem|memoria_ROM~31_combout ))))

	.dataa(\Regfile|regs[8][8]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[10][8]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~505_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~505 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[8]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~506 (
// Equation(s):
// \Regfile|ReadData2[8]~506_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[8]~505_combout  & (\Regfile|regs[11][8]~q )) # (!\Regfile|ReadData2[8]~505_combout  & ((\Regfile|regs[9][8]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[8]~505_combout ))))

	.dataa(\Regfile|regs[11][8]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[9][8]~q ),
	.datad(\Regfile|ReadData2[8]~505_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~506_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~506 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[8]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
fiftyfivenm_lcell_comb \Regfile|regs[15][8]~feeder (
// Equation(s):
// \Regfile|regs[15][8]~feeder_combout  = \mux_valor_write_data|saida[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[8]~24_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[15][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[15][8]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[15][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \Regfile|regs[15][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[15][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][8] .is_wysiwyg = "true";
defparam \Regfile|regs[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N23
dffeas \Regfile|regs[12][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][8] .is_wysiwyg = "true";
defparam \Regfile|regs[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N19
dffeas \Regfile|regs[13][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][8] .is_wysiwyg = "true";
defparam \Regfile|regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~512 (
// Equation(s):
// \Regfile|ReadData2[8]~512_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[13][8]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[12][8]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[12][8]~q ),
	.datac(\Regfile|regs[13][8]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~512_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~512 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[8]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~513 (
// Equation(s):
// \Regfile|ReadData2[8]~513_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[8]~512_combout  & (\Regfile|regs[15][8]~q )) # (!\Regfile|ReadData2[8]~512_combout  & ((\Regfile|regs[14][8]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[8]~512_combout ))))

	.dataa(\Regfile|regs[15][8]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[14][8]~q ),
	.datad(\Regfile|ReadData2[8]~512_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~513_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~513 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[8]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N11
dffeas \Regfile|regs[7][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][8] .is_wysiwyg = "true";
defparam \Regfile|regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \Regfile|regs[6][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][8] .is_wysiwyg = "true";
defparam \Regfile|regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N1
dffeas \Regfile|regs[4][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][8] .is_wysiwyg = "true";
defparam \Regfile|regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N13
dffeas \Regfile|regs[5][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][8] .is_wysiwyg = "true";
defparam \Regfile|regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~507 (
// Equation(s):
// \Regfile|ReadData2[8]~507_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[5][8]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[4][8]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[4][8]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[5][8]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~507_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~507 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[8]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~508 (
// Equation(s):
// \Regfile|ReadData2[8]~508_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[8]~507_combout  & (\Regfile|regs[7][8]~q )) # (!\Regfile|ReadData2[8]~507_combout  & ((\Regfile|regs[6][8]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[8]~507_combout ))))

	.dataa(\Regfile|regs[7][8]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[6][8]~q ),
	.datad(\Regfile|ReadData2[8]~507_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~508_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~508 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[8]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N5
dffeas \Regfile|regs[2][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][8] .is_wysiwyg = "true";
defparam \Regfile|regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N27
dffeas \Regfile|regs[1][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][8] .is_wysiwyg = "true";
defparam \Regfile|regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N29
dffeas \Regfile|regs[3][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][8] .is_wysiwyg = "true";
defparam \Regfile|regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~509 (
// Equation(s):
// \Regfile|ReadData2[8]~509_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[3][8]~q ))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[1][8]~q ))))

	.dataa(\Regfile|regs[1][8]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[3][8]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~509_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~509 .lut_mask = 16'hE200;
defparam \Regfile|ReadData2[8]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~510 (
// Equation(s):
// \Regfile|ReadData2[8]~510_combout  = (\Regfile|ReadData2[8]~509_combout ) # ((!\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout  & \Regfile|regs[2][8]~q )))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[2][8]~q ),
	.datad(\Regfile|ReadData2[8]~509_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~510_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~510 .lut_mask = 16'hFF40;
defparam \Regfile|ReadData2[8]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~511 (
// Equation(s):
// \Regfile|ReadData2[8]~511_combout  = (\Imem|memoria_ROM~41_combout  & (\Imem|memoria_ROM~44_combout )) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & (\Regfile|ReadData2[8]~508_combout )) # (!\Imem|memoria_ROM~44_combout  & 
// ((\Regfile|ReadData2[8]~510_combout )))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[8]~508_combout ),
	.datad(\Regfile|ReadData2[8]~510_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~511_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~511 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData2[8]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~514 (
// Equation(s):
// \Regfile|ReadData2[8]~514_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[8]~511_combout  & ((\Regfile|ReadData2[8]~513_combout ))) # (!\Regfile|ReadData2[8]~511_combout  & (\Regfile|ReadData2[8]~506_combout )))) # 
// (!\Imem|memoria_ROM~41_combout  & (((\Regfile|ReadData2[8]~511_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|ReadData2[8]~506_combout ),
	.datac(\Regfile|ReadData2[8]~513_combout ),
	.datad(\Regfile|ReadData2[8]~511_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~514_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~514 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[8]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \Regfile|regs[29][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][8] .is_wysiwyg = "true";
defparam \Regfile|regs[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \Regfile|regs[25][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][8] .is_wysiwyg = "true";
defparam \Regfile|regs[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N13
dffeas \Regfile|regs[17][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][8] .is_wysiwyg = "true";
defparam \Regfile|regs[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \Regfile|regs[21][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][8] .is_wysiwyg = "true";
defparam \Regfile|regs[21][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~515 (
// Equation(s):
// \Regfile|ReadData2[8]~515_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[21][8]~q ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|regs[17][8]~q ))))

	.dataa(\Regfile|regs[17][8]~q ),
	.datab(\Regfile|regs[21][8]~q ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~515_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~515 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData2[8]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~516 (
// Equation(s):
// \Regfile|ReadData2[8]~516_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[8]~515_combout  & (\Regfile|regs[29][8]~q )) # (!\Regfile|ReadData2[8]~515_combout  & ((\Regfile|regs[25][8]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[8]~515_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[29][8]~q ),
	.datac(\Regfile|regs[25][8]~q ),
	.datad(\Regfile|ReadData2[8]~515_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~516_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~516 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[8]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N27
dffeas \Regfile|regs[31][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][8] .is_wysiwyg = "true";
defparam \Regfile|regs[31][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
fiftyfivenm_lcell_comb \Regfile|regs[27][8]~feeder (
// Equation(s):
// \Regfile|regs[27][8]~feeder_combout  = \mux_valor_write_data|saida[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[8]~24_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[27][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[27][8]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[27][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N25
dffeas \Regfile|regs[27][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[27][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][8] .is_wysiwyg = "true";
defparam \Regfile|regs[27][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N10
fiftyfivenm_lcell_comb \Regfile|regs[23][8]~feeder (
// Equation(s):
// \Regfile|regs[23][8]~feeder_combout  = \mux_valor_write_data|saida[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[8]~24_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[23][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[23][8]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[23][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N11
dffeas \Regfile|regs[23][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[23][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][8] .is_wysiwyg = "true";
defparam \Regfile|regs[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N21
dffeas \Regfile|regs[19][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][8] .is_wysiwyg = "true";
defparam \Regfile|regs[19][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~522 (
// Equation(s):
// \Regfile|ReadData2[8]~522_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & (\Regfile|regs[23][8]~q )) # (!\Imem|memoria_ROM~44_combout  & 
// ((\Regfile|regs[19][8]~q )))))

	.dataa(\Regfile|regs[23][8]~q ),
	.datab(\Regfile|regs[19][8]~q ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~522_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~522 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData2[8]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~523 (
// Equation(s):
// \Regfile|ReadData2[8]~523_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[8]~522_combout  & (\Regfile|regs[31][8]~q )) # (!\Regfile|ReadData2[8]~522_combout  & ((\Regfile|regs[27][8]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[8]~522_combout ))))

	.dataa(\Regfile|regs[31][8]~q ),
	.datab(\Regfile|regs[27][8]~q ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Regfile|ReadData2[8]~522_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~523_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~523 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[8]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N29
dffeas \Regfile|regs[28][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][8] .is_wysiwyg = "true";
defparam \Regfile|regs[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N1
dffeas \Regfile|regs[20][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][8] .is_wysiwyg = "true";
defparam \Regfile|regs[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N7
dffeas \Regfile|regs[16][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][8] .is_wysiwyg = "true";
defparam \Regfile|regs[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N19
dffeas \Regfile|regs[24][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][8] .is_wysiwyg = "true";
defparam \Regfile|regs[24][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~519 (
// Equation(s):
// \Regfile|ReadData2[8]~519_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[24][8]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[16][8]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[16][8]~q ),
	.datac(\Regfile|regs[24][8]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~519_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~519 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[8]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~520 (
// Equation(s):
// \Regfile|ReadData2[8]~520_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[8]~519_combout  & (\Regfile|regs[28][8]~q )) # (!\Regfile|ReadData2[8]~519_combout  & ((\Regfile|regs[20][8]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[8]~519_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[28][8]~q ),
	.datac(\Regfile|regs[20][8]~q ),
	.datad(\Regfile|ReadData2[8]~519_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~520_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~520 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[8]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N31
dffeas \Regfile|regs[30][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][8] .is_wysiwyg = "true";
defparam \Regfile|regs[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N13
dffeas \Regfile|regs[22][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][8] .is_wysiwyg = "true";
defparam \Regfile|regs[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N19
dffeas \Regfile|regs[18][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][8] .is_wysiwyg = "true";
defparam \Regfile|regs[18][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \Regfile|regs[26][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][8] .is_wysiwyg = "true";
defparam \Regfile|regs[26][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~517 (
// Equation(s):
// \Regfile|ReadData2[8]~517_combout  = (\Imem|memoria_ROM~41_combout  & (((\Regfile|regs[26][8]~q ) # (\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & (\Regfile|regs[18][8]~q  & ((!\Imem|memoria_ROM~44_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[18][8]~q ),
	.datac(\Regfile|regs[26][8]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~517_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~517 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[8]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~518 (
// Equation(s):
// \Regfile|ReadData2[8]~518_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[8]~517_combout  & (\Regfile|regs[30][8]~q )) # (!\Regfile|ReadData2[8]~517_combout  & ((\Regfile|regs[22][8]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[8]~517_combout ))))

	.dataa(\Regfile|regs[30][8]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[22][8]~q ),
	.datad(\Regfile|ReadData2[8]~517_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~518_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~518 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[8]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~521 (
// Equation(s):
// \Regfile|ReadData2[8]~521_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout ) # (\Regfile|ReadData2[8]~518_combout )))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|ReadData2[8]~520_combout  & (!\Imem|memoria_ROM~31_combout )))

	.dataa(\Regfile|ReadData2[8]~520_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[8]~518_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~521_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~521 .lut_mask = 16'hCEC2;
defparam \Regfile|ReadData2[8]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~524 (
// Equation(s):
// \Regfile|ReadData2[8]~524_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[8]~521_combout  & ((\Regfile|ReadData2[8]~523_combout ))) # (!\Regfile|ReadData2[8]~521_combout  & (\Regfile|ReadData2[8]~516_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[8]~521_combout ))))

	.dataa(\Regfile|ReadData2[8]~516_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[8]~523_combout ),
	.datad(\Regfile|ReadData2[8]~521_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~524_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~524 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[8]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[8]~525 (
// Equation(s):
// \Regfile|ReadData2[8]~525_combout  = (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[8]~514_combout ) # ((\Imem|memoria_ROM~49_combout  & \Regfile|ReadData2[8]~524_combout )))) # (!\Regfile|ReadData2[0]~20_combout  & 
// (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[8]~524_combout ))))

	.dataa(\Regfile|ReadData2[0]~20_combout ),
	.datab(\Imem|memoria_ROM~49_combout ),
	.datac(\Regfile|ReadData2[8]~514_combout ),
	.datad(\Regfile|ReadData2[8]~524_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[8]~525_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[8]~525 .lut_mask = 16'hECA0;
defparam \Regfile|ReadData2[8]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \D_mem|mem~488 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[8]~525_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~488 .is_wysiwyg = "true";
defparam \D_mem|mem~488 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N5
dffeas \D_mem|mem~424 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~424 .is_wysiwyg = "true";
defparam \D_mem|mem~424 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \D_mem|mem~456 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~456 .is_wysiwyg = "true";
defparam \D_mem|mem~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N3
dffeas \D_mem|mem~392 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~392 .is_wysiwyg = "true";
defparam \D_mem|mem~392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
fiftyfivenm_lcell_comb \D_mem|mem~1201 (
// Equation(s):
// \D_mem|mem~1201_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~456_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~392_q )))))

	.dataa(\D_mem|mem~456_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~392_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1201_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1201 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
fiftyfivenm_lcell_comb \D_mem|mem~1202 (
// Equation(s):
// \D_mem|mem~1202_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1201_combout  & (\D_mem|mem~488_q )) # (!\D_mem|mem~1201_combout  & ((\D_mem|mem~424_q ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1201_combout ))))

	.dataa(\D_mem|mem~488_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~424_q ),
	.datad(\D_mem|mem~1201_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1202_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1202 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
fiftyfivenm_lcell_comb \D_mem|mem~168feeder (
// Equation(s):
// \D_mem|mem~168feeder_combout  = \Regfile|ReadData2[8]~525_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[8]~525_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~168feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~168feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~168feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N9
dffeas \D_mem|mem~168 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~168 .is_wysiwyg = "true";
defparam \D_mem|mem~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \D_mem|mem~232 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~232 .is_wysiwyg = "true";
defparam \D_mem|mem~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N31
dffeas \D_mem|mem~200 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~200 .is_wysiwyg = "true";
defparam \D_mem|mem~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N5
dffeas \D_mem|mem~136 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~136 .is_wysiwyg = "true";
defparam \D_mem|mem~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
fiftyfivenm_lcell_comb \D_mem|mem~1196 (
// Equation(s):
// \D_mem|mem~1196_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~200_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~136_q  & !\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~200_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~136_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1196_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1196 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
fiftyfivenm_lcell_comb \D_mem|mem~1197 (
// Equation(s):
// \D_mem|mem~1197_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1196_combout  & ((\D_mem|mem~232_q ))) # (!\D_mem|mem~1196_combout  & (\D_mem|mem~168_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1196_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~168_q ),
	.datac(\D_mem|mem~232_q ),
	.datad(\D_mem|mem~1196_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1197_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1197 .lut_mask = 16'hF588;
defparam \D_mem|mem~1197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
fiftyfivenm_lcell_comb \D_mem|mem~72feeder (
// Equation(s):
// \D_mem|mem~72feeder_combout  = \Regfile|ReadData2[8]~525_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[8]~525_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~72feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~72feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~72feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N7
dffeas \D_mem|mem~72 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~72 .is_wysiwyg = "true";
defparam \D_mem|mem~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \D_mem|mem~104 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~104 .is_wysiwyg = "true";
defparam \D_mem|mem~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
fiftyfivenm_lcell_comb \D_mem|mem~40feeder (
// Equation(s):
// \D_mem|mem~40feeder_combout  = \Regfile|ReadData2[8]~525_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[8]~525_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~40feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \D_mem|mem~40 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~40 .is_wysiwyg = "true";
defparam \D_mem|mem~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \D_mem|mem~8 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~8 .is_wysiwyg = "true";
defparam \D_mem|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
fiftyfivenm_lcell_comb \D_mem|mem~1198 (
// Equation(s):
// \D_mem|mem~1198_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~40_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~8_q  & !\ula|Mux30~12_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~40_q ),
	.datac(\D_mem|mem~8_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1198_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1198 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
fiftyfivenm_lcell_comb \D_mem|mem~1199 (
// Equation(s):
// \D_mem|mem~1199_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1198_combout  & ((\D_mem|mem~104_q ))) # (!\D_mem|mem~1198_combout  & (\D_mem|mem~72_q )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1198_combout ))))

	.dataa(\D_mem|mem~72_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~104_q ),
	.datad(\D_mem|mem~1198_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1199_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1199 .lut_mask = 16'hF388;
defparam \D_mem|mem~1199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
fiftyfivenm_lcell_comb \D_mem|mem~1200 (
// Equation(s):
// \D_mem|mem~1200_combout  = (\ula|Mux29~combout  & ((\ula|Mux28~combout ) # ((\D_mem|mem~1197_combout )))) # (!\ula|Mux29~combout  & (!\ula|Mux28~combout  & ((\D_mem|mem~1199_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1197_combout ),
	.datad(\D_mem|mem~1199_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1200_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1200 .lut_mask = 16'hB9A8;
defparam \D_mem|mem~1200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N14
fiftyfivenm_lcell_comb \D_mem|mem~360feeder (
// Equation(s):
// \D_mem|mem~360feeder_combout  = \Regfile|ReadData2[8]~525_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[8]~525_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~360feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~360feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~360feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N15
dffeas \D_mem|mem~360 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~360feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~360 .is_wysiwyg = "true";
defparam \D_mem|mem~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \D_mem|mem~328 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~328 .is_wysiwyg = "true";
defparam \D_mem|mem~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \D_mem|mem~264 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~264 .is_wysiwyg = "true";
defparam \D_mem|mem~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N31
dffeas \D_mem|mem~296 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~296 .is_wysiwyg = "true";
defparam \D_mem|mem~296 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
fiftyfivenm_lcell_comb \D_mem|mem~1194 (
// Equation(s):
// \D_mem|mem~1194_combout  = (\ula|Mux30~12_combout  & (\ula|Mux31~10_combout )) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & ((\D_mem|mem~296_q ))) # (!\ula|Mux31~10_combout  & (\D_mem|mem~264_q ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~264_q ),
	.datad(\D_mem|mem~296_q ),
	.cin(gnd),
	.combout(\D_mem|mem~1194_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1194 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
fiftyfivenm_lcell_comb \D_mem|mem~1195 (
// Equation(s):
// \D_mem|mem~1195_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1194_combout  & (\D_mem|mem~360_q )) # (!\D_mem|mem~1194_combout  & ((\D_mem|mem~328_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1194_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~360_q ),
	.datac(\D_mem|mem~328_q ),
	.datad(\D_mem|mem~1194_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1195_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1195 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
fiftyfivenm_lcell_comb \D_mem|mem~1203 (
// Equation(s):
// \D_mem|mem~1203_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1200_combout  & (\D_mem|mem~1202_combout )) # (!\D_mem|mem~1200_combout  & ((\D_mem|mem~1195_combout ))))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1200_combout ))))

	.dataa(\D_mem|mem~1202_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1200_combout ),
	.datad(\D_mem|mem~1195_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1203_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1203 .lut_mask = 16'hBCB0;
defparam \D_mem|mem~1203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
fiftyfivenm_lcell_comb \D_mem|mem~872feeder (
// Equation(s):
// \D_mem|mem~872feeder_combout  = \Regfile|ReadData2[8]~525_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[8]~525_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~872feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~872feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~872feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \D_mem|mem~872 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~872feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~872 .is_wysiwyg = "true";
defparam \D_mem|mem~872 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \D_mem|mem~1000 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1000 .is_wysiwyg = "true";
defparam \D_mem|mem~1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N29
dffeas \D_mem|mem~744 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~744 .is_wysiwyg = "true";
defparam \D_mem|mem~744 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N27
dffeas \D_mem|mem~616 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~616 .is_wysiwyg = "true";
defparam \D_mem|mem~616 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
fiftyfivenm_lcell_comb \D_mem|mem~1191 (
// Equation(s):
// \D_mem|mem~1191_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~744_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~616_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~744_q ),
	.datac(\D_mem|mem~616_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1191_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1191 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
fiftyfivenm_lcell_comb \D_mem|mem~1192 (
// Equation(s):
// \D_mem|mem~1192_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1191_combout  & ((\D_mem|mem~1000_q ))) # (!\D_mem|mem~1191_combout  & (\D_mem|mem~872_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1191_combout ))))

	.dataa(\D_mem|mem~872_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1000_q ),
	.datad(\D_mem|mem~1191_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1192_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1192 .lut_mask = 16'hF388;
defparam \D_mem|mem~1192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
fiftyfivenm_lcell_comb \D_mem|mem~808feeder (
// Equation(s):
// \D_mem|mem~808feeder_combout  = \Regfile|ReadData2[8]~525_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[8]~525_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~808feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~808feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~808feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \D_mem|mem~808 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~808feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~808 .is_wysiwyg = "true";
defparam \D_mem|mem~808 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
fiftyfivenm_lcell_comb \D_mem|mem~936feeder (
// Equation(s):
// \D_mem|mem~936feeder_combout  = \Regfile|ReadData2[8]~525_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[8]~525_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~936feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~936feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~936feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \D_mem|mem~936 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~936feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~936 .is_wysiwyg = "true";
defparam \D_mem|mem~936 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
fiftyfivenm_lcell_comb \D_mem|mem~680feeder (
// Equation(s):
// \D_mem|mem~680feeder_combout  = \Regfile|ReadData2[8]~525_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[8]~525_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~680feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~680feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~680feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \D_mem|mem~680 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~680feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~680 .is_wysiwyg = "true";
defparam \D_mem|mem~680 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \D_mem|mem~552 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~552 .is_wysiwyg = "true";
defparam \D_mem|mem~552 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
fiftyfivenm_lcell_comb \D_mem|mem~1186 (
// Equation(s):
// \D_mem|mem~1186_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~680_q )) # (!\ula|Mux29~combout  & ((\D_mem|mem~552_q )))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~680_q ),
	.datac(\D_mem|mem~552_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1186_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1186 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
fiftyfivenm_lcell_comb \D_mem|mem~1187 (
// Equation(s):
// \D_mem|mem~1187_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1186_combout  & ((\D_mem|mem~936_q ))) # (!\D_mem|mem~1186_combout  & (\D_mem|mem~808_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1186_combout ))))

	.dataa(\D_mem|mem~808_q ),
	.datab(\D_mem|mem~936_q ),
	.datac(\ula|Mux28~combout ),
	.datad(\D_mem|mem~1186_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1187_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1187 .lut_mask = 16'hCFA0;
defparam \D_mem|mem~1187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \D_mem|mem~776 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~776 .is_wysiwyg = "true";
defparam \D_mem|mem~776 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N17
dffeas \D_mem|mem~520 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~520 .is_wysiwyg = "true";
defparam \D_mem|mem~520 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
fiftyfivenm_lcell_comb \D_mem|mem~1188 (
// Equation(s):
// \D_mem|mem~1188_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~776_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~520_q  & !\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~776_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~520_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1188_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1188 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N19
dffeas \D_mem|mem~648 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~648 .is_wysiwyg = "true";
defparam \D_mem|mem~648 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \D_mem|mem~904 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~904 .is_wysiwyg = "true";
defparam \D_mem|mem~904 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
fiftyfivenm_lcell_comb \D_mem|mem~1189 (
// Equation(s):
// \D_mem|mem~1189_combout  = (\D_mem|mem~1188_combout  & (((\D_mem|mem~904_q ) # (!\ula|Mux29~combout )))) # (!\D_mem|mem~1188_combout  & (\D_mem|mem~648_q  & ((\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~1188_combout ),
	.datab(\D_mem|mem~648_q ),
	.datac(\D_mem|mem~904_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1189_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1189 .lut_mask = 16'hE4AA;
defparam \D_mem|mem~1189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
fiftyfivenm_lcell_comb \D_mem|mem~1190 (
// Equation(s):
// \D_mem|mem~1190_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~1187_combout )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~1189_combout )))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~1187_combout ),
	.datac(\D_mem|mem~1189_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1190_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1190 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
fiftyfivenm_lcell_comb \D_mem|mem~968feeder (
// Equation(s):
// \D_mem|mem~968feeder_combout  = \Regfile|ReadData2[8]~525_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[8]~525_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~968feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~968feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~968feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N25
dffeas \D_mem|mem~968 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~968feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~968 .is_wysiwyg = "true";
defparam \D_mem|mem~968 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N9
dffeas \D_mem|mem~712 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~712 .is_wysiwyg = "true";
defparam \D_mem|mem~712 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
fiftyfivenm_lcell_comb \D_mem|mem~840feeder (
// Equation(s):
// \D_mem|mem~840feeder_combout  = \Regfile|ReadData2[8]~525_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[8]~525_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~840feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~840feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~840feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N23
dffeas \D_mem|mem~840 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~840feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~840 .is_wysiwyg = "true";
defparam \D_mem|mem~840 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N13
dffeas \D_mem|mem~584 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[8]~525_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~584 .is_wysiwyg = "true";
defparam \D_mem|mem~584 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
fiftyfivenm_lcell_comb \D_mem|mem~1184 (
// Equation(s):
// \D_mem|mem~1184_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~840_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~584_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~840_q ),
	.datac(\D_mem|mem~584_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1184_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1184 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
fiftyfivenm_lcell_comb \D_mem|mem~1185 (
// Equation(s):
// \D_mem|mem~1185_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1184_combout  & (\D_mem|mem~968_q )) # (!\D_mem|mem~1184_combout  & ((\D_mem|mem~712_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1184_combout ))))

	.dataa(\D_mem|mem~968_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~712_q ),
	.datad(\D_mem|mem~1184_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1185_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1185 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N14
fiftyfivenm_lcell_comb \D_mem|mem~1193 (
// Equation(s):
// \D_mem|mem~1193_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1190_combout  & (\D_mem|mem~1192_combout )) # (!\D_mem|mem~1190_combout  & ((\D_mem|mem~1185_combout ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1190_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~1192_combout ),
	.datac(\D_mem|mem~1190_combout ),
	.datad(\D_mem|mem~1185_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1193_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1193 .lut_mask = 16'hDAD0;
defparam \D_mem|mem~1193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
fiftyfivenm_lcell_comb \D_mem|ReadData~8 (
// Equation(s):
// \D_mem|ReadData~8_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1193_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1203_combout ))))

	.dataa(\ula|Mux27~16_combout ),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\D_mem|mem~1203_combout ),
	.datad(\D_mem|mem~1193_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~8_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~8 .lut_mask = 16'hC840;
defparam \D_mem|ReadData~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \D_mem|ReadData[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[8] .is_wysiwyg = "true";
defparam \D_mem|ReadData[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
fiftyfivenm_lcell_comb \ula|result~7 (
// Equation(s):
// \ula|result~7_combout  = (\Regfile|ReadData1[8]~524_combout ) # ((\uc|WideOr0~2_combout  & ((\Imem|memoria_ROM~122_combout ))) # (!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[8]~525_combout )))

	.dataa(\Regfile|ReadData2[8]~525_combout ),
	.datab(\Regfile|ReadData1[8]~524_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Imem|memoria_ROM~122_combout ),
	.cin(gnd),
	.combout(\ula|result~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~7 .lut_mask = 16'hFECE;
defparam \ula|result~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~24 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~24_combout  = (\uc|WideOr0~2_combout  & ((\Imem|memoria_ROM~122_combout ))) # (!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[8]~525_combout ))

	.dataa(gnd),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Regfile|ReadData2[8]~525_combout ),
	.datad(\Imem|memoria_ROM~122_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~24 .lut_mask = 16'hFC30;
defparam \mux_in_2_ALU|saida[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
fiftyfivenm_lcell_comb \ula|Mux23~0 (
// Equation(s):
// \ula|Mux23~0_combout  = (\ula|Mux28~19_combout  & (\Regfile|ReadData1[8]~524_combout  $ (\mux_in_2_ALU|saida[8]~24_combout )))

	.dataa(\ula|Mux28~19_combout ),
	.datab(\Regfile|ReadData1[8]~524_combout ),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[8]~24_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~0 .lut_mask = 16'h2288;
defparam \ula|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
fiftyfivenm_lcell_comb \ula|Mux23~1 (
// Equation(s):
// \ula|Mux23~1_combout  = (\ULA_ctrl|Mux0~9_combout  & (((!\ULA_ctrl|Mux2~7_combout  & !\ULA_ctrl|Mux3~10_combout )) # (!\ULA_ctrl|Mux1~11_combout )))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(\ULA_ctrl|Mux3~10_combout ),
	.datad(\ULA_ctrl|Mux0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~1 .lut_mask = 16'h3700;
defparam \ula|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N8
fiftyfivenm_lcell_comb \Regfile|regs[23][7]~feeder (
// Equation(s):
// \Regfile|regs[23][7]~feeder_combout  = \mux_valor_write_data|saida[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[7]~25_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[23][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[23][7]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[23][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N9
dffeas \Regfile|regs[23][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[23][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][7] .is_wysiwyg = "true";
defparam \Regfile|regs[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N15
dffeas \Regfile|regs[31][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][7] .is_wysiwyg = "true";
defparam \Regfile|regs[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N25
dffeas \Regfile|regs[19][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][7] .is_wysiwyg = "true";
defparam \Regfile|regs[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N25
dffeas \Regfile|regs[27][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][7] .is_wysiwyg = "true";
defparam \Regfile|regs[27][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~543 (
// Equation(s):
// \Regfile|ReadData2[7]~543_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[27][7]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[19][7]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[19][7]~q ),
	.datac(\Regfile|regs[27][7]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~543_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~543 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[7]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~544 (
// Equation(s):
// \Regfile|ReadData2[7]~544_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[7]~543_combout  & ((\Regfile|regs[31][7]~q ))) # (!\Regfile|ReadData2[7]~543_combout  & (\Regfile|regs[23][7]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[7]~543_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[23][7]~q ),
	.datac(\Regfile|regs[31][7]~q ),
	.datad(\Regfile|ReadData2[7]~543_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~544_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~544 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[7]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N1
dffeas \Regfile|regs[21][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][7] .is_wysiwyg = "true";
defparam \Regfile|regs[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N15
dffeas \Regfile|regs[29][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][7] .is_wysiwyg = "true";
defparam \Regfile|regs[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N3
dffeas \Regfile|regs[25][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][7] .is_wysiwyg = "true";
defparam \Regfile|regs[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N29
dffeas \Regfile|regs[17][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][7] .is_wysiwyg = "true";
defparam \Regfile|regs[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~536 (
// Equation(s):
// \Regfile|ReadData2[7]~536_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[25][7]~q ) # ((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & (((\Regfile|regs[17][7]~q  & !\Imem|memoria_ROM~44_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[25][7]~q ),
	.datac(\Regfile|regs[17][7]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~536_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~536 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[7]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~537 (
// Equation(s):
// \Regfile|ReadData2[7]~537_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[7]~536_combout  & ((\Regfile|regs[29][7]~q ))) # (!\Regfile|ReadData2[7]~536_combout  & (\Regfile|regs[21][7]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[7]~536_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[21][7]~q ),
	.datac(\Regfile|regs[29][7]~q ),
	.datad(\Regfile|ReadData2[7]~536_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~537_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~537 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[7]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N19
dffeas \Regfile|regs[26][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][7] .is_wysiwyg = "true";
defparam \Regfile|regs[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N23
dffeas \Regfile|regs[30][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][7] .is_wysiwyg = "true";
defparam \Regfile|regs[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N5
dffeas \Regfile|regs[22][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][7] .is_wysiwyg = "true";
defparam \Regfile|regs[22][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N1
dffeas \Regfile|regs[18][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][7] .is_wysiwyg = "true";
defparam \Regfile|regs[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~538 (
// Equation(s):
// \Regfile|ReadData2[7]~538_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[22][7]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[18][7]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[22][7]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[18][7]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~538_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~538 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData2[7]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~539 (
// Equation(s):
// \Regfile|ReadData2[7]~539_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[7]~538_combout  & ((\Regfile|regs[30][7]~q ))) # (!\Regfile|ReadData2[7]~538_combout  & (\Regfile|regs[26][7]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[7]~538_combout ))))

	.dataa(\Regfile|regs[26][7]~q ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[30][7]~q ),
	.datad(\Regfile|ReadData2[7]~538_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~539_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~539 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[7]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N17
dffeas \Regfile|regs[24][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][7] .is_wysiwyg = "true";
defparam \Regfile|regs[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N27
dffeas \Regfile|regs[28][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][7] .is_wysiwyg = "true";
defparam \Regfile|regs[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N7
dffeas \Regfile|regs[20][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][7] .is_wysiwyg = "true";
defparam \Regfile|regs[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N17
dffeas \Regfile|regs[16][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][7] .is_wysiwyg = "true";
defparam \Regfile|regs[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~540 (
// Equation(s):
// \Regfile|ReadData2[7]~540_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[20][7]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[16][7]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[20][7]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[16][7]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~540_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~540 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData2[7]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~541 (
// Equation(s):
// \Regfile|ReadData2[7]~541_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[7]~540_combout  & ((\Regfile|regs[28][7]~q ))) # (!\Regfile|ReadData2[7]~540_combout  & (\Regfile|regs[24][7]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[7]~540_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[24][7]~q ),
	.datac(\Regfile|regs[28][7]~q ),
	.datad(\Regfile|ReadData2[7]~540_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~541_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~541 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[7]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~542 (
// Equation(s):
// \Regfile|ReadData2[7]~542_combout  = (\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout )) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|ReadData2[7]~539_combout )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|ReadData2[7]~541_combout )))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|ReadData2[7]~539_combout ),
	.datad(\Regfile|ReadData2[7]~541_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~542_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~542 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData2[7]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~545 (
// Equation(s):
// \Regfile|ReadData2[7]~545_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[7]~542_combout  & (\Regfile|ReadData2[7]~544_combout )) # (!\Regfile|ReadData2[7]~542_combout  & ((\Regfile|ReadData2[7]~537_combout ))))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[7]~542_combout ))))

	.dataa(\Regfile|ReadData2[7]~544_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[7]~537_combout ),
	.datad(\Regfile|ReadData2[7]~542_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~545_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~545 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[7]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N13
dffeas \Regfile|regs[14][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][7] .is_wysiwyg = "true";
defparam \Regfile|regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N11
dffeas \Regfile|regs[12][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][7] .is_wysiwyg = "true";
defparam \Regfile|regs[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
fiftyfivenm_lcell_comb \Regfile|regs[13][7]~feeder (
// Equation(s):
// \Regfile|regs[13][7]~feeder_combout  = \mux_valor_write_data|saida[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[7]~25_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[13][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[13][7]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[13][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N19
dffeas \Regfile|regs[13][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][7] .is_wysiwyg = "true";
defparam \Regfile|regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~533 (
// Equation(s):
// \Regfile|ReadData2[7]~533_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[13][7]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[12][7]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[12][7]~q ),
	.datab(\Regfile|regs[13][7]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~533_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~533 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData2[7]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~534 (
// Equation(s):
// \Regfile|ReadData2[7]~534_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[7]~533_combout  & (\Regfile|regs[15][7]~q )) # (!\Regfile|ReadData2[7]~533_combout  & ((\Regfile|regs[14][7]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[7]~533_combout ))))

	.dataa(\Regfile|regs[15][7]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[14][7]~q ),
	.datad(\Regfile|ReadData2[7]~533_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~534_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~534 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[7]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N0
fiftyfivenm_lcell_comb \Regfile|regs[6][7]~feeder (
// Equation(s):
// \Regfile|regs[6][7]~feeder_combout  = \mux_valor_write_data|saida[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[7]~25_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[6][7]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N1
dffeas \Regfile|regs[6][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][7] .is_wysiwyg = "true";
defparam \Regfile|regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N27
dffeas \Regfile|regs[7][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][7] .is_wysiwyg = "true";
defparam \Regfile|regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N31
dffeas \Regfile|regs[4][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][7] .is_wysiwyg = "true";
defparam \Regfile|regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N2
fiftyfivenm_lcell_comb \Regfile|regs[5][7]~feeder (
// Equation(s):
// \Regfile|regs[5][7]~feeder_combout  = \mux_valor_write_data|saida[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[7]~25_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[5][7]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N3
dffeas \Regfile|regs[5][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][7] .is_wysiwyg = "true";
defparam \Regfile|regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~526 (
// Equation(s):
// \Regfile|ReadData2[7]~526_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[5][7]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[4][7]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[4][7]~q ),
	.datab(\Regfile|regs[5][7]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~526_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~526 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData2[7]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~527 (
// Equation(s):
// \Regfile|ReadData2[7]~527_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[7]~526_combout  & ((\Regfile|regs[7][7]~q ))) # (!\Regfile|ReadData2[7]~526_combout  & (\Regfile|regs[6][7]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[7]~526_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[6][7]~q ),
	.datac(\Regfile|regs[7][7]~q ),
	.datad(\Regfile|ReadData2[7]~526_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~527_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~527 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[7]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
fiftyfivenm_lcell_comb \Regfile|regs[2][7]~feeder (
// Equation(s):
// \Regfile|regs[2][7]~feeder_combout  = \mux_valor_write_data|saida[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[7]~25_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[2][7]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \Regfile|regs[2][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][7] .is_wysiwyg = "true";
defparam \Regfile|regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N30
fiftyfivenm_lcell_comb \Regfile|regs[1][7]~feeder (
// Equation(s):
// \Regfile|regs[1][7]~feeder_combout  = \mux_valor_write_data|saida[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[7]~25_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[1][7]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N31
dffeas \Regfile|regs[1][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][7] .is_wysiwyg = "true";
defparam \Regfile|regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N8
fiftyfivenm_lcell_comb \Regfile|regs[3][7]~feeder (
// Equation(s):
// \Regfile|regs[3][7]~feeder_combout  = \mux_valor_write_data|saida[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[7]~25_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[3][7]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N9
dffeas \Regfile|regs[3][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][7] .is_wysiwyg = "true";
defparam \Regfile|regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~530 (
// Equation(s):
// \Regfile|ReadData2[7]~530_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[3][7]~q ))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[1][7]~q ))))

	.dataa(\Regfile|regs[1][7]~q ),
	.datab(\Regfile|regs[3][7]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~530_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~530 .lut_mask = 16'hC0A0;
defparam \Regfile|ReadData2[7]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~531 (
// Equation(s):
// \Regfile|ReadData2[7]~531_combout  = (\Regfile|ReadData2[7]~530_combout ) # ((!\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout  & \Regfile|regs[2][7]~q )))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[2][7]~q ),
	.datad(\Regfile|ReadData2[7]~530_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~531_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~531 .lut_mask = 16'hFF40;
defparam \Regfile|ReadData2[7]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N31
dffeas \Regfile|regs[11][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][7] .is_wysiwyg = "true";
defparam \Regfile|regs[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N17
dffeas \Regfile|regs[9][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][7] .is_wysiwyg = "true";
defparam \Regfile|regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N9
dffeas \Regfile|regs[10][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][7] .is_wysiwyg = "true";
defparam \Regfile|regs[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N19
dffeas \Regfile|regs[8][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][7] .is_wysiwyg = "true";
defparam \Regfile|regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~528 (
// Equation(s):
// \Regfile|ReadData2[7]~528_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[10][7]~q )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|regs[8][7]~q )))))

	.dataa(\Regfile|regs[10][7]~q ),
	.datab(\Regfile|regs[8][7]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~528_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~528 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData2[7]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~529 (
// Equation(s):
// \Regfile|ReadData2[7]~529_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[7]~528_combout  & (\Regfile|regs[11][7]~q )) # (!\Regfile|ReadData2[7]~528_combout  & ((\Regfile|regs[9][7]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[7]~528_combout ))))

	.dataa(\Regfile|regs[11][7]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[9][7]~q ),
	.datad(\Regfile|ReadData2[7]~528_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~529_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~529 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[7]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~532 (
// Equation(s):
// \Regfile|ReadData2[7]~532_combout  = (\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout ) # ((\Regfile|ReadData2[7]~529_combout )))) # (!\Imem|memoria_ROM~41_combout  & (!\Imem|memoria_ROM~44_combout  & (\Regfile|ReadData2[7]~531_combout )))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[7]~531_combout ),
	.datad(\Regfile|ReadData2[7]~529_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~532_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~532 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[7]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~535 (
// Equation(s):
// \Regfile|ReadData2[7]~535_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[7]~532_combout  & (\Regfile|ReadData2[7]~534_combout )) # (!\Regfile|ReadData2[7]~532_combout  & ((\Regfile|ReadData2[7]~527_combout ))))) # 
// (!\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[7]~532_combout ))))

	.dataa(\Regfile|ReadData2[7]~534_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[7]~527_combout ),
	.datad(\Regfile|ReadData2[7]~532_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~535_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~535 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[7]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[7]~546 (
// Equation(s):
// \Regfile|ReadData2[7]~546_combout  = (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[7]~545_combout ) # ((\Regfile|ReadData2[0]~20_combout  & \Regfile|ReadData2[7]~535_combout )))) # (!\Imem|memoria_ROM~49_combout  & 
// (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[7]~535_combout ))))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|ReadData2[0]~20_combout ),
	.datac(\Regfile|ReadData2[7]~545_combout ),
	.datad(\Regfile|ReadData2[7]~535_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[7]~546_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[7]~546 .lut_mask = 16'hECA0;
defparam \Regfile|ReadData2[7]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
fiftyfivenm_lcell_comb \D_mem|mem~743feeder (
// Equation(s):
// \D_mem|mem~743feeder_combout  = \Regfile|ReadData2[7]~546_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[7]~546_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~743feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~743feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~743feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N31
dffeas \D_mem|mem~743 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~743feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~743 .is_wysiwyg = "true";
defparam \D_mem|mem~743 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \D_mem|mem~999 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~999 .is_wysiwyg = "true";
defparam \D_mem|mem~999 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \D_mem|mem~871 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~871 .is_wysiwyg = "true";
defparam \D_mem|mem~871 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \D_mem|mem~615 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~615 .is_wysiwyg = "true";
defparam \D_mem|mem~615 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
fiftyfivenm_lcell_comb \D_mem|mem~1171 (
// Equation(s):
// \D_mem|mem~1171_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~871_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~615_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~871_q ),
	.datac(\D_mem|mem~615_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1171_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1171 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
fiftyfivenm_lcell_comb \D_mem|mem~1172 (
// Equation(s):
// \D_mem|mem~1172_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1171_combout  & ((\D_mem|mem~999_q ))) # (!\D_mem|mem~1171_combout  & (\D_mem|mem~743_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1171_combout ))))

	.dataa(\D_mem|mem~743_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~999_q ),
	.datad(\D_mem|mem~1171_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1172_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1172 .lut_mask = 16'hF388;
defparam \D_mem|mem~1172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
fiftyfivenm_lcell_comb \D_mem|mem~935feeder (
// Equation(s):
// \D_mem|mem~935feeder_combout  = \Regfile|ReadData2[7]~546_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[7]~546_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~935feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~935feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~935feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \D_mem|mem~935 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~935feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~935 .is_wysiwyg = "true";
defparam \D_mem|mem~935 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N19
dffeas \D_mem|mem~807 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~807 .is_wysiwyg = "true";
defparam \D_mem|mem~807 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N1
dffeas \D_mem|mem~551 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~551 .is_wysiwyg = "true";
defparam \D_mem|mem~551 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N0
fiftyfivenm_lcell_comb \D_mem|mem~1164 (
// Equation(s):
// \D_mem|mem~1164_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~807_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~551_q )))))

	.dataa(\D_mem|mem~807_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~551_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1164_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1164 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N31
dffeas \D_mem|mem~679 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~679 .is_wysiwyg = "true";
defparam \D_mem|mem~679 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
fiftyfivenm_lcell_comb \D_mem|mem~1165 (
// Equation(s):
// \D_mem|mem~1165_combout  = (\D_mem|mem~1164_combout  & ((\D_mem|mem~935_q ) # ((!\ula|Mux29~combout )))) # (!\D_mem|mem~1164_combout  & (((\D_mem|mem~679_q  & \ula|Mux29~combout ))))

	.dataa(\D_mem|mem~935_q ),
	.datab(\D_mem|mem~1164_combout ),
	.datac(\D_mem|mem~679_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1165_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1165 .lut_mask = 16'hB8CC;
defparam \D_mem|mem~1165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
fiftyfivenm_lcell_comb \D_mem|mem~839feeder (
// Equation(s):
// \D_mem|mem~839feeder_combout  = \Regfile|ReadData2[7]~546_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[7]~546_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~839feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~839feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~839feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N9
dffeas \D_mem|mem~839 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~839feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~839 .is_wysiwyg = "true";
defparam \D_mem|mem~839 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N27
dffeas \D_mem|mem~967 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~967 .is_wysiwyg = "true";
defparam \D_mem|mem~967 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N19
dffeas \D_mem|mem~711 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~711 .is_wysiwyg = "true";
defparam \D_mem|mem~711 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N21
dffeas \D_mem|mem~583 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~583 .is_wysiwyg = "true";
defparam \D_mem|mem~583 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
fiftyfivenm_lcell_comb \D_mem|mem~1166 (
// Equation(s):
// \D_mem|mem~1166_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~711_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~583_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~711_q ),
	.datac(\D_mem|mem~583_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1166_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1166 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
fiftyfivenm_lcell_comb \D_mem|mem~1167 (
// Equation(s):
// \D_mem|mem~1167_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1166_combout  & ((\D_mem|mem~967_q ))) # (!\D_mem|mem~1166_combout  & (\D_mem|mem~839_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1166_combout ))))

	.dataa(\D_mem|mem~839_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~967_q ),
	.datad(\D_mem|mem~1166_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1167_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1167 .lut_mask = 16'hF388;
defparam \D_mem|mem~1167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \D_mem|mem~903 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~903 .is_wysiwyg = "true";
defparam \D_mem|mem~903 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
fiftyfivenm_lcell_comb \D_mem|mem~775feeder (
// Equation(s):
// \D_mem|mem~775feeder_combout  = \Regfile|ReadData2[7]~546_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[7]~546_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~775feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~775feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~775feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N3
dffeas \D_mem|mem~775 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~775feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~775 .is_wysiwyg = "true";
defparam \D_mem|mem~775 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \D_mem|mem~519 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~519 .is_wysiwyg = "true";
defparam \D_mem|mem~519 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
fiftyfivenm_lcell_comb \D_mem|mem~647feeder (
// Equation(s):
// \D_mem|mem~647feeder_combout  = \Regfile|ReadData2[7]~546_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[7]~546_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~647feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~647feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~647feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N25
dffeas \D_mem|mem~647 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~647feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~647 .is_wysiwyg = "true";
defparam \D_mem|mem~647 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
fiftyfivenm_lcell_comb \D_mem|mem~1168 (
// Equation(s):
// \D_mem|mem~1168_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & ((\D_mem|mem~647_q ))) # (!\ula|Mux29~combout  & (\D_mem|mem~519_q ))))

	.dataa(\D_mem|mem~519_q ),
	.datab(\D_mem|mem~647_q ),
	.datac(\ula|Mux28~combout ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1168_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1168 .lut_mask = 16'hFC0A;
defparam \D_mem|mem~1168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
fiftyfivenm_lcell_comb \D_mem|mem~1169 (
// Equation(s):
// \D_mem|mem~1169_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1168_combout  & (\D_mem|mem~903_q )) # (!\D_mem|mem~1168_combout  & ((\D_mem|mem~775_q ))))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1168_combout ))))

	.dataa(\D_mem|mem~903_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~775_q ),
	.datad(\D_mem|mem~1168_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1169_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1169 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
fiftyfivenm_lcell_comb \D_mem|mem~1170 (
// Equation(s):
// \D_mem|mem~1170_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1167_combout ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1169_combout  & !\ula|Mux31~10_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~1167_combout ),
	.datac(\D_mem|mem~1169_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1170_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1170 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
fiftyfivenm_lcell_comb \D_mem|mem~1173 (
// Equation(s):
// \D_mem|mem~1173_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1170_combout  & (\D_mem|mem~1172_combout )) # (!\D_mem|mem~1170_combout  & ((\D_mem|mem~1165_combout ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1170_combout ))))

	.dataa(\D_mem|mem~1172_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~1165_combout ),
	.datad(\D_mem|mem~1170_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1173_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1173 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
fiftyfivenm_lcell_comb \D_mem|mem~487feeder (
// Equation(s):
// \D_mem|mem~487feeder_combout  = \Regfile|ReadData2[7]~546_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[7]~546_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~487feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~487feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~487feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \D_mem|mem~487 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~487feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~487 .is_wysiwyg = "true";
defparam \D_mem|mem~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N17
dffeas \D_mem|mem~455 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~455 .is_wysiwyg = "true";
defparam \D_mem|mem~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N11
dffeas \D_mem|mem~391 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~391 .is_wysiwyg = "true";
defparam \D_mem|mem~391 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N27
dffeas \D_mem|mem~423 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~423 .is_wysiwyg = "true";
defparam \D_mem|mem~423 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N10
fiftyfivenm_lcell_comb \D_mem|mem~1181 (
// Equation(s):
// \D_mem|mem~1181_combout  = (\ula|Mux30~12_combout  & (\ula|Mux31~10_combout )) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & ((\D_mem|mem~423_q ))) # (!\ula|Mux31~10_combout  & (\D_mem|mem~391_q ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~391_q ),
	.datad(\D_mem|mem~423_q ),
	.cin(gnd),
	.combout(\D_mem|mem~1181_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1181 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N16
fiftyfivenm_lcell_comb \D_mem|mem~1182 (
// Equation(s):
// \D_mem|mem~1182_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1181_combout  & (\D_mem|mem~487_q )) # (!\D_mem|mem~1181_combout  & ((\D_mem|mem~455_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1181_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~487_q ),
	.datac(\D_mem|mem~455_q ),
	.datad(\D_mem|mem~1181_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1182_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1182 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \D_mem|mem~231 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~231 .is_wysiwyg = "true";
defparam \D_mem|mem~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N13
dffeas \D_mem|mem~199 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~199 .is_wysiwyg = "true";
defparam \D_mem|mem~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N11
dffeas \D_mem|mem~167 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~167 .is_wysiwyg = "true";
defparam \D_mem|mem~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N21
dffeas \D_mem|mem~135 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~135 .is_wysiwyg = "true";
defparam \D_mem|mem~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N20
fiftyfivenm_lcell_comb \D_mem|mem~1174 (
// Equation(s):
// \D_mem|mem~1174_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~167_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~135_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~167_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~135_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1174_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1174 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
fiftyfivenm_lcell_comb \D_mem|mem~1175 (
// Equation(s):
// \D_mem|mem~1175_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1174_combout  & (\D_mem|mem~231_q )) # (!\D_mem|mem~1174_combout  & ((\D_mem|mem~199_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1174_combout ))))

	.dataa(\D_mem|mem~231_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~199_q ),
	.datad(\D_mem|mem~1174_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1175_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1175 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N1
dffeas \D_mem|mem~295 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~295 .is_wysiwyg = "true";
defparam \D_mem|mem~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \D_mem|mem~359 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~359 .is_wysiwyg = "true";
defparam \D_mem|mem~359 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
fiftyfivenm_lcell_comb \D_mem|mem~327feeder (
// Equation(s):
// \D_mem|mem~327feeder_combout  = \Regfile|ReadData2[7]~546_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[7]~546_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~327feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~327feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~327feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N27
dffeas \D_mem|mem~327 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~327feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~327 .is_wysiwyg = "true";
defparam \D_mem|mem~327 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \D_mem|mem~263 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~263 .is_wysiwyg = "true";
defparam \D_mem|mem~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
fiftyfivenm_lcell_comb \D_mem|mem~1176 (
// Equation(s):
// \D_mem|mem~1176_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~327_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~263_q  & !\ula|Mux31~10_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~327_q ),
	.datac(\D_mem|mem~263_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1176_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1176 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
fiftyfivenm_lcell_comb \D_mem|mem~1177 (
// Equation(s):
// \D_mem|mem~1177_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1176_combout  & ((\D_mem|mem~359_q ))) # (!\D_mem|mem~1176_combout  & (\D_mem|mem~295_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1176_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~295_q ),
	.datac(\D_mem|mem~359_q ),
	.datad(\D_mem|mem~1176_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1177_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1177 .lut_mask = 16'hF588;
defparam \D_mem|mem~1177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \D_mem|mem~39 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~39 .is_wysiwyg = "true";
defparam \D_mem|mem~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \D_mem|mem~103 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~103 .is_wysiwyg = "true";
defparam \D_mem|mem~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \D_mem|mem~71 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~71 .is_wysiwyg = "true";
defparam \D_mem|mem~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \D_mem|mem~7 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[7]~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~7 .is_wysiwyg = "true";
defparam \D_mem|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
fiftyfivenm_lcell_comb \D_mem|mem~1178 (
// Equation(s):
// \D_mem|mem~1178_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~71_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~7_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~71_q ),
	.datac(\D_mem|mem~7_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1178_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1178 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
fiftyfivenm_lcell_comb \D_mem|mem~1179 (
// Equation(s):
// \D_mem|mem~1179_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1178_combout  & ((\D_mem|mem~103_q ))) # (!\D_mem|mem~1178_combout  & (\D_mem|mem~39_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1178_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~39_q ),
	.datac(\D_mem|mem~103_q ),
	.datad(\D_mem|mem~1178_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1179_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1179 .lut_mask = 16'hF588;
defparam \D_mem|mem~1179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
fiftyfivenm_lcell_comb \D_mem|mem~1180 (
// Equation(s):
// \D_mem|mem~1180_combout  = (\ula|Mux29~combout  & (\ula|Mux28~combout )) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~1177_combout )) # (!\ula|Mux28~combout  & ((\D_mem|mem~1179_combout )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1177_combout ),
	.datad(\D_mem|mem~1179_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1180_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1180 .lut_mask = 16'hD9C8;
defparam \D_mem|mem~1180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
fiftyfivenm_lcell_comb \D_mem|mem~1183 (
// Equation(s):
// \D_mem|mem~1183_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1180_combout  & (\D_mem|mem~1182_combout )) # (!\D_mem|mem~1180_combout  & ((\D_mem|mem~1175_combout ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1180_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~1182_combout ),
	.datac(\D_mem|mem~1175_combout ),
	.datad(\D_mem|mem~1180_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1183_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1183 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
fiftyfivenm_lcell_comb \D_mem|ReadData~7 (
// Equation(s):
// \D_mem|ReadData~7_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & (\D_mem|mem~1173_combout )) # (!\ula|Mux27~16_combout  & ((\D_mem|mem~1183_combout )))))

	.dataa(\ula|Mux27~16_combout ),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\D_mem|mem~1173_combout ),
	.datad(\D_mem|mem~1183_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~7_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~7 .lut_mask = 16'hC480;
defparam \D_mem|ReadData~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \D_mem|ReadData[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[7] .is_wysiwyg = "true";
defparam \D_mem|ReadData[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N12
fiftyfivenm_lcell_comb \Imem|memoria_ROM~123 (
// Equation(s):
// \Imem|memoria_ROM~123_combout  = (\pc|PC [3] & (!\pc|PC [7] & ((\pc|PC [2]) # (!\pc|PC [5])))) # (!\pc|PC [3] & ((\pc|PC [5] & ((!\pc|PC [2]))) # (!\pc|PC [5] & (\pc|PC [7]))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~123_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~123 .lut_mask = 16'h2656;
defparam \Imem|memoria_ROM~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N18
fiftyfivenm_lcell_comb \Imem|memoria_ROM~124 (
// Equation(s):
// \Imem|memoria_ROM~124_combout  = (\pc|PC [6] & ((\pc|PC [4] & ((\Imem|memoria_ROM~118_combout ))) # (!\pc|PC [4] & (!\Imem|memoria_ROM~123_combout ))))

	.dataa(\Imem|memoria_ROM~123_combout ),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [6]),
	.datad(\Imem|memoria_ROM~118_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~124_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~124 .lut_mask = 16'hD010;
defparam \Imem|memoria_ROM~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~25 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~25_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~124_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[7]~546_combout )))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Imem|memoria_ROM~124_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData2[7]~546_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~25 .lut_mask = 16'hDD88;
defparam \mux_in_2_ALU|saida[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
fiftyfivenm_lcell_comb \ula|Add1~14 (
// Equation(s):
// \ula|Add1~14_combout  = (\Regfile|ReadData1[7]~545_combout  & ((\mux_in_2_ALU|saida[7]~25_combout  & (!\ula|Add1~13 )) # (!\mux_in_2_ALU|saida[7]~25_combout  & (\ula|Add1~13  & VCC)))) # (!\Regfile|ReadData1[7]~545_combout  & 
// ((\mux_in_2_ALU|saida[7]~25_combout  & ((\ula|Add1~13 ) # (GND))) # (!\mux_in_2_ALU|saida[7]~25_combout  & (!\ula|Add1~13 ))))
// \ula|Add1~15  = CARRY((\Regfile|ReadData1[7]~545_combout  & (\mux_in_2_ALU|saida[7]~25_combout  & !\ula|Add1~13 )) # (!\Regfile|ReadData1[7]~545_combout  & ((\mux_in_2_ALU|saida[7]~25_combout ) # (!\ula|Add1~13 ))))

	.dataa(\Regfile|ReadData1[7]~545_combout ),
	.datab(\mux_in_2_ALU|saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~13 ),
	.combout(\ula|Add1~14_combout ),
	.cout(\ula|Add1~15 ));
// synopsys translate_off
defparam \ula|Add1~14 .lut_mask = 16'h694D;
defparam \ula|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
fiftyfivenm_lcell_comb \ula|Mux27~10 (
// Equation(s):
// \ula|Mux27~10_combout  = (\ULA_ctrl|Mux0~9_combout ) # ((\ULA_ctrl|Mux1~11_combout  & (\ULA_ctrl|Mux3~10_combout  & \mux_in_2_ALU|saida[4]~28_combout )))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ULA_ctrl|Mux0~9_combout ),
	.datad(\mux_in_2_ALU|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~10 .lut_mask = 16'hF8F0;
defparam \ula|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
fiftyfivenm_lcell_comb \ula|Mux27~11 (
// Equation(s):
// \ula|Mux27~11_combout  = (\ULA_ctrl|Mux1~11_combout  & (\ULA_ctrl|Mux0~9_combout  & ((\ula|Mux28~19_combout ) # (!\ula|Mux27~10_combout )))) # (!\ULA_ctrl|Mux1~11_combout  & (((\ula|Mux28~19_combout ) # (!\ula|Mux27~10_combout ))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ULA_ctrl|Mux0~9_combout ),
	.datac(\ula|Mux28~19_combout ),
	.datad(\ula|Mux27~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~11 .lut_mask = 16'hD0DD;
defparam \ula|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
fiftyfivenm_lcell_comb \ula|result~6 (
// Equation(s):
// \ula|result~6_combout  = \Regfile|ReadData1[7]~545_combout  $ (((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~124_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[7]~546_combout )))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Imem|memoria_ROM~124_combout ),
	.datac(\Regfile|ReadData1[7]~545_combout ),
	.datad(\Regfile|ReadData2[7]~546_combout ),
	.cin(gnd),
	.combout(\ula|result~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~6 .lut_mask = 16'h2D78;
defparam \ula|result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft0~37 (
// Equation(s):
// \ula|ShiftLeft0~37_combout  = (\mux_in_2_ALU|saida[2]~30_combout  & (!\Regfile|Equal1~1_combout  & !\mux_in_2_ALU|saida[3]~29_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\mux_in_2_ALU|saida[3]~29_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~37 .lut_mask = 16'h000C;
defparam \ula|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[1]~675 (
// Equation(s):
// \Regfile|ReadData1[1]~675_combout  = (\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[1]~660_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[1]~670_combout ))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[1]~670_combout ),
	.datad(\Regfile|ReadData1[1]~660_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[1]~675_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[1]~675 .lut_mask = 16'hFA50;
defparam \Regfile|ReadData1[1]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
fiftyfivenm_lcell_comb \ula|ShiftLeft0~21 (
// Equation(s):
// \ula|ShiftLeft0~21_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[1]~675_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[3]~674_combout ))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[3]~674_combout ),
	.datad(\Regfile|ReadData1[1]~675_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~21 .lut_mask = 16'hFA50;
defparam \ula|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~0 (
// Equation(s):
// \Regfile|ReadData1[0]~0_combout  = (\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[29][0]~q ))) # (!\Imem|memoria_ROM~9_combout  & (\Regfile|regs[21][0]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[21][0]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[29][0]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~0 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~1 (
// Equation(s):
// \Regfile|ReadData1[0]~1_combout  = (\Imem|memoria_ROM~4_combout  & (\Regfile|ReadData1[0]~0_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[0]~0_combout  & (\Regfile|regs[25][0]~q )) # (!\Regfile|ReadData1[0]~0_combout  & 
// ((\Regfile|regs[17][0]~q )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|ReadData1[0]~0_combout ),
	.datac(\Regfile|regs[25][0]~q ),
	.datad(\Regfile|regs[17][0]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~1 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~7 (
// Equation(s):
// \Regfile|ReadData1[0]~7_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[31][0]~q ) # ((!\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & (((\Regfile|regs[23][0]~q  & \Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|regs[31][0]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[23][0]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~7 .lut_mask = 16'hB8CC;
defparam \Regfile|ReadData1[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~8 (
// Equation(s):
// \Regfile|ReadData1[0]~8_combout  = (\Regfile|ReadData1[0]~7_combout  & ((\Regfile|regs[27][0]~q ) # ((\Imem|memoria_ROM~4_combout )))) # (!\Regfile|ReadData1[0]~7_combout  & (((\Regfile|regs[19][0]~q  & !\Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|ReadData1[0]~7_combout ),
	.datab(\Regfile|regs[27][0]~q ),
	.datac(\Regfile|regs[19][0]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~8 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~4 (
// Equation(s):
// \Regfile|ReadData1[0]~4_combout  = (\Imem|memoria_ROM~9_combout  & (((\Regfile|regs[24][0]~q ) # (\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & (\Regfile|regs[16][0]~q  & ((!\Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|regs[16][0]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[24][0]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~4 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData1[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~5 (
// Equation(s):
// \Regfile|ReadData1[0]~5_combout  = (\Regfile|ReadData1[0]~4_combout  & ((\Regfile|regs[28][0]~q ) # ((!\Imem|memoria_ROM~4_combout )))) # (!\Regfile|ReadData1[0]~4_combout  & (((\Regfile|regs[20][0]~q  & \Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|ReadData1[0]~4_combout ),
	.datab(\Regfile|regs[28][0]~q ),
	.datac(\Regfile|regs[20][0]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~5 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData1[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~2 (
// Equation(s):
// \Regfile|ReadData1[0]~2_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[26][0]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[18][0]~q ))))

	.dataa(\Regfile|regs[18][0]~q ),
	.datab(\Regfile|regs[26][0]~q ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~2 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData1[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~3 (
// Equation(s):
// \Regfile|ReadData1[0]~3_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[0]~2_combout  & (\Regfile|regs[30][0]~q )) # (!\Regfile|ReadData1[0]~2_combout  & ((\Regfile|regs[22][0]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[0]~2_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[30][0]~q ),
	.datac(\Regfile|regs[22][0]~q ),
	.datad(\Regfile|ReadData1[0]~2_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~3 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~6 (
// Equation(s):
// \Regfile|ReadData1[0]~6_combout  = (\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout ) # ((\Regfile|ReadData1[0]~3_combout )))) # (!\Imem|memoria_ROM~15_combout  & (!\Imem|memoria_ROM~13_combout  & (\Regfile|ReadData1[0]~5_combout )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[0]~5_combout ),
	.datad(\Regfile|ReadData1[0]~3_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~6 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~9 (
// Equation(s):
// \Regfile|ReadData1[0]~9_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[0]~6_combout  & ((\Regfile|ReadData1[0]~8_combout ))) # (!\Regfile|ReadData1[0]~6_combout  & (\Regfile|ReadData1[0]~1_combout )))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[0]~6_combout ))))

	.dataa(\Regfile|ReadData1[0]~1_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[0]~8_combout ),
	.datad(\Regfile|ReadData1[0]~6_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~9 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~673 (
// Equation(s):
// \Regfile|ReadData1[0]~673_combout  = (\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[0]~9_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[0]~19_combout ))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[0]~19_combout ),
	.datad(\Regfile|ReadData1[0]~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~673_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~673 .lut_mask = 16'hFA50;
defparam \Regfile|ReadData1[0]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[2]~672 (
// Equation(s):
// \Regfile|ReadData1[2]~672_combout  = (\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[2]~639_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[2]~649_combout ))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[2]~649_combout ),
	.datad(\Regfile|ReadData1[2]~639_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[2]~672_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[2]~672 .lut_mask = 16'hFA50;
defparam \Regfile|ReadData1[2]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~20 (
// Equation(s):
// \ula|ShiftLeft0~20_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[0]~673_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[2]~672_combout )))))

	.dataa(\Regfile|ReadData1[0]~673_combout ),
	.datab(\Regfile|ReadData1[2]~672_combout ),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~20 .lut_mask = 16'hAC00;
defparam \ula|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~22 (
// Equation(s):
// \ula|ShiftLeft0~22_combout  = (\ula|ShiftLeft0~20_combout ) # ((\ula|ShiftLeft0~21_combout  & !\mux_in_2_ALU|saida[0]~0_combout ))

	.dataa(\ula|ShiftLeft0~21_combout ),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftLeft0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~22 .lut_mask = 16'hF2F2;
defparam \ula|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[4]~677 (
// Equation(s):
// \Regfile|ReadData1[4]~677_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[4]~597_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[4]~607_combout )))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|ReadData1[4]~597_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData1[4]~607_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[4]~677_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[4]~677 .lut_mask = 16'hDD88;
defparam \Regfile|ReadData1[4]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
fiftyfivenm_lcell_comb \ula|ShiftLeft0~32 (
// Equation(s):
// \ula|ShiftLeft0~32_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[4]~677_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[6]~676_combout )))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[4]~677_combout ),
	.datad(\Regfile|ReadData1[6]~676_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~32 .lut_mask = 16'hF5A0;
defparam \ula|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~529 (
// Equation(s):
// \Regfile|ReadData1[7]~529_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[20][7]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[16][7]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[16][7]~q ),
	.datac(\Regfile|regs[20][7]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~529_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~529 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[7]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~530 (
// Equation(s):
// \Regfile|ReadData1[7]~530_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[7]~529_combout  & (\Regfile|regs[28][7]~q )) # (!\Regfile|ReadData1[7]~529_combout  & ((\Regfile|regs[24][7]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[7]~529_combout ))))

	.dataa(\Regfile|regs[28][7]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[24][7]~q ),
	.datad(\Regfile|ReadData1[7]~529_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~530_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~530 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[7]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~527 (
// Equation(s):
// \Regfile|ReadData1[7]~527_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[22][7]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[18][7]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[18][7]~q ),
	.datac(\Regfile|regs[22][7]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~527_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~527 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[7]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~528 (
// Equation(s):
// \Regfile|ReadData1[7]~528_combout  = (\Regfile|ReadData1[7]~527_combout  & ((\Regfile|regs[30][7]~q ) # ((!\Imem|memoria_ROM~9_combout )))) # (!\Regfile|ReadData1[7]~527_combout  & (((\Regfile|regs[26][7]~q  & \Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[30][7]~q ),
	.datab(\Regfile|ReadData1[7]~527_combout ),
	.datac(\Regfile|regs[26][7]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~528_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~528 .lut_mask = 16'hB8CC;
defparam \Regfile|ReadData1[7]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~531 (
// Equation(s):
// \Regfile|ReadData1[7]~531_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[7]~528_combout ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|ReadData1[7]~530_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[7]~530_combout ),
	.datad(\Regfile|ReadData1[7]~528_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~531_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~531 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[7]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~525 (
// Equation(s):
// \Regfile|ReadData1[7]~525_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[25][7]~q )) # (!\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[17][7]~q 
// )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[25][7]~q ),
	.datad(\Regfile|regs[17][7]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~525_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~525 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData1[7]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~526 (
// Equation(s):
// \Regfile|ReadData1[7]~526_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[7]~525_combout  & (\Regfile|regs[29][7]~q )) # (!\Regfile|ReadData1[7]~525_combout  & ((\Regfile|regs[21][7]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[7]~525_combout ))))

	.dataa(\Regfile|regs[29][7]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[21][7]~q ),
	.datad(\Regfile|ReadData1[7]~525_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~526_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~526 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[7]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~532 (
// Equation(s):
// \Regfile|ReadData1[7]~532_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[27][7]~q ) # ((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & (((!\Imem|memoria_ROM~4_combout  & \Regfile|regs[19][7]~q ))))

	.dataa(\Regfile|regs[27][7]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Regfile|regs[19][7]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~532_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~532 .lut_mask = 16'hCBC8;
defparam \Regfile|ReadData1[7]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~533 (
// Equation(s):
// \Regfile|ReadData1[7]~533_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[7]~532_combout  & ((\Regfile|regs[31][7]~q ))) # (!\Regfile|ReadData1[7]~532_combout  & (\Regfile|regs[23][7]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[7]~532_combout ))))

	.dataa(\Regfile|regs[23][7]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[31][7]~q ),
	.datad(\Regfile|ReadData1[7]~532_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~533_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~533 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[7]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~534 (
// Equation(s):
// \Regfile|ReadData1[7]~534_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[7]~531_combout  & ((\Regfile|ReadData1[7]~533_combout ))) # (!\Regfile|ReadData1[7]~531_combout  & (\Regfile|ReadData1[7]~526_combout )))) # 
// (!\Imem|memoria_ROM~13_combout  & (\Regfile|ReadData1[7]~531_combout ))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[7]~531_combout ),
	.datac(\Regfile|ReadData1[7]~526_combout ),
	.datad(\Regfile|ReadData1[7]~533_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~534_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~534 .lut_mask = 16'hEC64;
defparam \Regfile|ReadData1[7]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~678 (
// Equation(s):
// \Regfile|ReadData1[7]~678_combout  = (\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[7]~534_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[7]~544_combout ))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[7]~544_combout ),
	.datad(\Regfile|ReadData1[7]~534_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~678_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~678 .lut_mask = 16'hFA50;
defparam \Regfile|ReadData1[7]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~35 (
// Equation(s):
// \ula|ShiftLeft0~35_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[5]~679_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[7]~678_combout ))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[7]~678_combout ),
	.datad(\Regfile|ReadData1[5]~679_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~35 .lut_mask = 16'hFA50;
defparam \ula|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft0~36 (
// Equation(s):
// \ula|ShiftLeft0~36_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~32_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~35_combout )))

	.dataa(gnd),
	.datab(\ula|ShiftLeft0~32_combout ),
	.datac(\ula|ShiftLeft0~35_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~36 .lut_mask = 16'hCCF0;
defparam \ula|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft0~38 (
// Equation(s):
// \ula|ShiftLeft0~38_combout  = (\ula|ShiftLeft0~37_combout  & ((\ula|ShiftLeft0~22_combout ) # ((\ula|ShiftRight0~75_combout  & \ula|ShiftLeft0~36_combout )))) # (!\ula|ShiftLeft0~37_combout  & (\ula|ShiftRight0~75_combout  & ((\ula|ShiftLeft0~36_combout 
// ))))

	.dataa(\ula|ShiftLeft0~37_combout ),
	.datab(\ula|ShiftRight0~75_combout ),
	.datac(\ula|ShiftLeft0~22_combout ),
	.datad(\ula|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~38 .lut_mask = 16'hECA0;
defparam \ula|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
fiftyfivenm_lcell_comb \ula|Mux28~5 (
// Equation(s):
// \ula|Mux28~5_combout  = (\ULA_ctrl|Mux2~7_combout  & ((!\mux_in_2_ALU|saida[4]~28_combout ) # (!\ULA_ctrl|Mux3~10_combout )))

	.dataa(gnd),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\ULA_ctrl|Mux3~10_combout ),
	.datad(\mux_in_2_ALU|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~5 .lut_mask = 16'h0CCC;
defparam \ula|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
fiftyfivenm_lcell_comb \ula|Mux24~2 (
// Equation(s):
// \ula|Mux24~2_combout  = (\ULA_ctrl|Mux2~7_combout  & (!\ULA_ctrl|Mux3~10_combout )) # (!\ULA_ctrl|Mux2~7_combout  & ((\ULA_ctrl|Mux3~10_combout  & ((\Regfile|ReadData1[7]~545_combout ) # (\mux_in_2_ALU|saida[7]~25_combout ))) # (!\ULA_ctrl|Mux3~10_combout 
//  & (\Regfile|ReadData1[7]~545_combout  & \mux_in_2_ALU|saida[7]~25_combout ))))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\Regfile|ReadData1[7]~545_combout ),
	.datad(\mux_in_2_ALU|saida[7]~25_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~2 .lut_mask = 16'h7662;
defparam \ula|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N0
fiftyfivenm_lcell_comb \ula|Add0~0 (
// Equation(s):
// \ula|Add0~0_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\Regfile|ReadData1[0]~20_combout  $ (VCC))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\Regfile|ReadData1[0]~20_combout  & VCC))
// \ula|Add0~1  = CARRY((\mux_in_2_ALU|saida[0]~0_combout  & \Regfile|ReadData1[0]~20_combout ))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(\Regfile|ReadData1[0]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ula|Add0~0_combout ),
	.cout(\ula|Add0~1 ));
// synopsys translate_off
defparam \ula|Add0~0 .lut_mask = 16'h6688;
defparam \ula|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N2
fiftyfivenm_lcell_comb \ula|Add0~2 (
// Equation(s):
// \ula|Add0~2_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[1]~671_combout  & (\ula|Add0~1  & VCC)) # (!\Regfile|ReadData1[1]~671_combout  & (!\ula|Add0~1 )))) # (!\mux_in_2_ALU|saida[1]~32_combout  & 
// ((\Regfile|ReadData1[1]~671_combout  & (!\ula|Add0~1 )) # (!\Regfile|ReadData1[1]~671_combout  & ((\ula|Add0~1 ) # (GND)))))
// \ula|Add0~3  = CARRY((\mux_in_2_ALU|saida[1]~32_combout  & (!\Regfile|ReadData1[1]~671_combout  & !\ula|Add0~1 )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((!\ula|Add0~1 ) # (!\Regfile|ReadData1[1]~671_combout ))))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(\Regfile|ReadData1[1]~671_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~1 ),
	.combout(\ula|Add0~2_combout ),
	.cout(\ula|Add0~3 ));
// synopsys translate_off
defparam \ula|Add0~2 .lut_mask = 16'h9617;
defparam \ula|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N4
fiftyfivenm_lcell_comb \ula|Add0~4 (
// Equation(s):
// \ula|Add0~4_combout  = ((\Regfile|ReadData1[2]~650_combout  $ (\mux_in_2_ALU|saida[2]~30_combout  $ (!\ula|Add0~3 )))) # (GND)
// \ula|Add0~5  = CARRY((\Regfile|ReadData1[2]~650_combout  & ((\mux_in_2_ALU|saida[2]~30_combout ) # (!\ula|Add0~3 ))) # (!\Regfile|ReadData1[2]~650_combout  & (\mux_in_2_ALU|saida[2]~30_combout  & !\ula|Add0~3 )))

	.dataa(\Regfile|ReadData1[2]~650_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~3 ),
	.combout(\ula|Add0~4_combout ),
	.cout(\ula|Add0~5 ));
// synopsys translate_off
defparam \ula|Add0~4 .lut_mask = 16'h698E;
defparam \ula|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N6
fiftyfivenm_lcell_comb \ula|Add0~6 (
// Equation(s):
// \ula|Add0~6_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & ((\Regfile|ReadData1[3]~629_combout  & (\ula|Add0~5  & VCC)) # (!\Regfile|ReadData1[3]~629_combout  & (!\ula|Add0~5 )))) # (!\mux_in_2_ALU|saida[3]~29_combout  & 
// ((\Regfile|ReadData1[3]~629_combout  & (!\ula|Add0~5 )) # (!\Regfile|ReadData1[3]~629_combout  & ((\ula|Add0~5 ) # (GND)))))
// \ula|Add0~7  = CARRY((\mux_in_2_ALU|saida[3]~29_combout  & (!\Regfile|ReadData1[3]~629_combout  & !\ula|Add0~5 )) # (!\mux_in_2_ALU|saida[3]~29_combout  & ((!\ula|Add0~5 ) # (!\Regfile|ReadData1[3]~629_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\Regfile|ReadData1[3]~629_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~5 ),
	.combout(\ula|Add0~6_combout ),
	.cout(\ula|Add0~7 ));
// synopsys translate_off
defparam \ula|Add0~6 .lut_mask = 16'h9617;
defparam \ula|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N8
fiftyfivenm_lcell_comb \ula|Add0~8 (
// Equation(s):
// \ula|Add0~8_combout  = ((\Regfile|ReadData1[4]~608_combout  $ (\mux_in_2_ALU|saida[4]~28_combout  $ (!\ula|Add0~7 )))) # (GND)
// \ula|Add0~9  = CARRY((\Regfile|ReadData1[4]~608_combout  & ((\mux_in_2_ALU|saida[4]~28_combout ) # (!\ula|Add0~7 ))) # (!\Regfile|ReadData1[4]~608_combout  & (\mux_in_2_ALU|saida[4]~28_combout  & !\ula|Add0~7 )))

	.dataa(\Regfile|ReadData1[4]~608_combout ),
	.datab(\mux_in_2_ALU|saida[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~7 ),
	.combout(\ula|Add0~8_combout ),
	.cout(\ula|Add0~9 ));
// synopsys translate_off
defparam \ula|Add0~8 .lut_mask = 16'h698E;
defparam \ula|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N10
fiftyfivenm_lcell_comb \ula|Add0~10 (
// Equation(s):
// \ula|Add0~10_combout  = (\Regfile|ReadData1[5]~587_combout  & ((\mux_in_2_ALU|saida[5]~27_combout  & (\ula|Add0~9  & VCC)) # (!\mux_in_2_ALU|saida[5]~27_combout  & (!\ula|Add0~9 )))) # (!\Regfile|ReadData1[5]~587_combout  & 
// ((\mux_in_2_ALU|saida[5]~27_combout  & (!\ula|Add0~9 )) # (!\mux_in_2_ALU|saida[5]~27_combout  & ((\ula|Add0~9 ) # (GND)))))
// \ula|Add0~11  = CARRY((\Regfile|ReadData1[5]~587_combout  & (!\mux_in_2_ALU|saida[5]~27_combout  & !\ula|Add0~9 )) # (!\Regfile|ReadData1[5]~587_combout  & ((!\ula|Add0~9 ) # (!\mux_in_2_ALU|saida[5]~27_combout ))))

	.dataa(\Regfile|ReadData1[5]~587_combout ),
	.datab(\mux_in_2_ALU|saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~9 ),
	.combout(\ula|Add0~10_combout ),
	.cout(\ula|Add0~11 ));
// synopsys translate_off
defparam \ula|Add0~10 .lut_mask = 16'h9617;
defparam \ula|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N12
fiftyfivenm_lcell_comb \ula|Add0~12 (
// Equation(s):
// \ula|Add0~12_combout  = ((\mux_in_2_ALU|saida[6]~26_combout  $ (\Regfile|ReadData1[6]~566_combout  $ (!\ula|Add0~11 )))) # (GND)
// \ula|Add0~13  = CARRY((\mux_in_2_ALU|saida[6]~26_combout  & ((\Regfile|ReadData1[6]~566_combout ) # (!\ula|Add0~11 ))) # (!\mux_in_2_ALU|saida[6]~26_combout  & (\Regfile|ReadData1[6]~566_combout  & !\ula|Add0~11 )))

	.dataa(\mux_in_2_ALU|saida[6]~26_combout ),
	.datab(\Regfile|ReadData1[6]~566_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~11 ),
	.combout(\ula|Add0~12_combout ),
	.cout(\ula|Add0~13 ));
// synopsys translate_off
defparam \ula|Add0~12 .lut_mask = 16'h698E;
defparam \ula|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N14
fiftyfivenm_lcell_comb \ula|Add0~14 (
// Equation(s):
// \ula|Add0~14_combout  = (\Regfile|ReadData1[7]~545_combout  & ((\mux_in_2_ALU|saida[7]~25_combout  & (\ula|Add0~13  & VCC)) # (!\mux_in_2_ALU|saida[7]~25_combout  & (!\ula|Add0~13 )))) # (!\Regfile|ReadData1[7]~545_combout  & 
// ((\mux_in_2_ALU|saida[7]~25_combout  & (!\ula|Add0~13 )) # (!\mux_in_2_ALU|saida[7]~25_combout  & ((\ula|Add0~13 ) # (GND)))))
// \ula|Add0~15  = CARRY((\Regfile|ReadData1[7]~545_combout  & (!\mux_in_2_ALU|saida[7]~25_combout  & !\ula|Add0~13 )) # (!\Regfile|ReadData1[7]~545_combout  & ((!\ula|Add0~13 ) # (!\mux_in_2_ALU|saida[7]~25_combout ))))

	.dataa(\Regfile|ReadData1[7]~545_combout ),
	.datab(\mux_in_2_ALU|saida[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~13 ),
	.combout(\ula|Add0~14_combout ),
	.cout(\ula|Add0~15 ));
// synopsys translate_off
defparam \ula|Add0~14 .lut_mask = 16'h9617;
defparam \ula|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
fiftyfivenm_lcell_comb \ula|Mux24~3 (
// Equation(s):
// \ula|Mux24~3_combout  = (\ula|Mux28~5_combout  & ((\ula|Mux24~2_combout  & ((\ula|Add0~14_combout ))) # (!\ula|Mux24~2_combout  & (\ula|ShiftLeft0~38_combout )))) # (!\ula|Mux28~5_combout  & (((\ula|Mux24~2_combout ))))

	.dataa(\ula|ShiftLeft0~38_combout ),
	.datab(\ula|Mux28~5_combout ),
	.datac(\ula|Mux24~2_combout ),
	.datad(\ula|Add0~14_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~3 .lut_mask = 16'hF838;
defparam \ula|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
fiftyfivenm_lcell_comb \ula|Mux24~4 (
// Equation(s):
// \ula|Mux24~4_combout  = (\ula|Mux27~11_combout  & ((\ula|Mux27~10_combout  & (\ula|result~6_combout )) # (!\ula|Mux27~10_combout  & ((\ula|Mux24~3_combout ))))) # (!\ula|Mux27~11_combout  & (!\ula|Mux27~10_combout ))

	.dataa(\ula|Mux27~11_combout ),
	.datab(\ula|Mux27~10_combout ),
	.datac(\ula|result~6_combout ),
	.datad(\ula|Mux24~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~4 .lut_mask = 16'hB391;
defparam \ula|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
fiftyfivenm_lcell_comb \ula|ShiftRight1~32 (
// Equation(s):
// \ula|ShiftRight1~32_combout  = (!\mux_in_2_ALU|saida[1]~32_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & ((\Regfile|ReadData1[28]~695_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\Regfile|ReadData1[27]~688_combout ))))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[27]~688_combout ),
	.datad(\Regfile|ReadData1[28]~695_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~32 .lut_mask = 16'h3210;
defparam \ula|ShiftRight1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
fiftyfivenm_lcell_comb \ula|ShiftRight1~33 (
// Equation(s):
// \ula|ShiftRight1~33_combout  = (\ula|ShiftRight1~32_combout ) # ((\ula|ShiftRight1~5_combout  & \mux_in_2_ALU|saida[1]~32_combout ))

	.dataa(\ula|ShiftRight1~5_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(gnd),
	.datad(\ula|ShiftRight1~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~33 .lut_mask = 16'hFF88;
defparam \ula|ShiftRight1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N7
dffeas \Regfile|regs[14][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][24] .is_wysiwyg = "true";
defparam \Regfile|regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
fiftyfivenm_lcell_comb \Regfile|regs[13][24]~feeder (
// Equation(s):
// \Regfile|regs[13][24]~feeder_combout  = \mux_valor_write_data|saida[24]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[24]~8_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[13][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[13][24]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[13][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N3
dffeas \Regfile|regs[13][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[13][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[13][24] .is_wysiwyg = "true";
defparam \Regfile|regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \Regfile|regs[12][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[12][24] .is_wysiwyg = "true";
defparam \Regfile|regs[12][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~186 (
// Equation(s):
// \Regfile|ReadData2[24]~186_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][24]~q ) # ((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[12][24]~q  & !\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[13][24]~q ),
	.datab(\Regfile|regs[12][24]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~186_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~186 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData2[24]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N15
dffeas \Regfile|regs[15][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][24] .is_wysiwyg = "true";
defparam \Regfile|regs[15][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~187 (
// Equation(s):
// \Regfile|ReadData2[24]~187_combout  = (\Regfile|ReadData2[24]~186_combout  & (((\Regfile|regs[15][24]~q ) # (!\Imem|memoria_ROM~35_combout )))) # (!\Regfile|ReadData2[24]~186_combout  & (\Regfile|regs[14][24]~q  & ((\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[14][24]~q ),
	.datab(\Regfile|ReadData2[24]~186_combout ),
	.datac(\Regfile|regs[15][24]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~187_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~187 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData2[24]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N13
dffeas \Regfile|regs[8][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[8][24] .is_wysiwyg = "true";
defparam \Regfile|regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N23
dffeas \Regfile|regs[10][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[10][24] .is_wysiwyg = "true";
defparam \Regfile|regs[10][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~179 (
// Equation(s):
// \Regfile|ReadData2[24]~179_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[10][24]~q ))) # (!\Imem|memoria_ROM~35_combout  & 
// (\Regfile|regs[8][24]~q ))))

	.dataa(\Regfile|regs[8][24]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[10][24]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~179_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~179 .lut_mask = 16'hFC22;
defparam \Regfile|ReadData2[24]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N13
dffeas \Regfile|regs[9][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[9][24] .is_wysiwyg = "true";
defparam \Regfile|regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N31
dffeas \Regfile|regs[11][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][24] .is_wysiwyg = "true";
defparam \Regfile|regs[11][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~180 (
// Equation(s):
// \Regfile|ReadData2[24]~180_combout  = (\Regfile|ReadData2[24]~179_combout  & (((\Regfile|regs[11][24]~q )) # (!\Imem|memoria_ROM~31_combout ))) # (!\Regfile|ReadData2[24]~179_combout  & (\Imem|memoria_ROM~31_combout  & (\Regfile|regs[9][24]~q )))

	.dataa(\Regfile|ReadData2[24]~179_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[9][24]~q ),
	.datad(\Regfile|regs[11][24]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~180_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~180 .lut_mask = 16'hEA62;
defparam \Regfile|ReadData2[24]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \Regfile|regs[4][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[4][24] .is_wysiwyg = "true";
defparam \Regfile|regs[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \Regfile|regs[5][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[5][24] .is_wysiwyg = "true";
defparam \Regfile|regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~181 (
// Equation(s):
// \Regfile|ReadData2[24]~181_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[5][24]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[4][24]~q ))))

	.dataa(\Regfile|regs[4][24]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[5][24]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~181_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~181 .lut_mask = 16'hFC22;
defparam \Regfile|ReadData2[24]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \Regfile|regs[7][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][24] .is_wysiwyg = "true";
defparam \Regfile|regs[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \Regfile|regs[6][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][24] .is_wysiwyg = "true";
defparam \Regfile|regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~182 (
// Equation(s):
// \Regfile|ReadData2[24]~182_combout  = (\Regfile|ReadData2[24]~181_combout  & ((\Regfile|regs[7][24]~q ) # ((!\Imem|memoria_ROM~35_combout )))) # (!\Regfile|ReadData2[24]~181_combout  & (((\Regfile|regs[6][24]~q  & \Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|ReadData2[24]~181_combout ),
	.datab(\Regfile|regs[7][24]~q ),
	.datac(\Regfile|regs[6][24]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~182_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~182 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[24]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N27
dffeas \Regfile|regs[3][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[3][24] .is_wysiwyg = "true";
defparam \Regfile|regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N1
dffeas \Regfile|regs[1][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[1][24] .is_wysiwyg = "true";
defparam \Regfile|regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~183 (
// Equation(s):
// \Regfile|ReadData2[24]~183_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][24]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][24]~q )))))

	.dataa(\Regfile|regs[3][24]~q ),
	.datab(\Regfile|regs[1][24]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~183_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~183 .lut_mask = 16'hA0C0;
defparam \Regfile|ReadData2[24]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N31
dffeas \Regfile|regs[2][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][24] .is_wysiwyg = "true";
defparam \Regfile|regs[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~184 (
// Equation(s):
// \Regfile|ReadData2[24]~184_combout  = (\Regfile|ReadData2[24]~183_combout ) # ((\Regfile|regs[2][24]~q  & (!\Imem|memoria_ROM~31_combout  & \Imem|memoria_ROM~35_combout )))

	.dataa(\Regfile|ReadData2[24]~183_combout ),
	.datab(\Regfile|regs[2][24]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~184_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~184 .lut_mask = 16'hAEAA;
defparam \Regfile|ReadData2[24]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~185 (
// Equation(s):
// \Regfile|ReadData2[24]~185_combout  = (\Imem|memoria_ROM~41_combout  & (\Imem|memoria_ROM~44_combout )) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & (\Regfile|ReadData2[24]~182_combout )) # (!\Imem|memoria_ROM~44_combout  & 
// ((\Regfile|ReadData2[24]~184_combout )))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[24]~182_combout ),
	.datad(\Regfile|ReadData2[24]~184_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~185_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~185 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData2[24]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~188 (
// Equation(s):
// \Regfile|ReadData2[24]~188_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[24]~185_combout  & (\Regfile|ReadData2[24]~187_combout )) # (!\Regfile|ReadData2[24]~185_combout  & ((\Regfile|ReadData2[24]~180_combout ))))) # 
// (!\Imem|memoria_ROM~41_combout  & (((\Regfile|ReadData2[24]~185_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|ReadData2[24]~187_combout ),
	.datac(\Regfile|ReadData2[24]~180_combout ),
	.datad(\Regfile|ReadData2[24]~185_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~188_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~188 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[24]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N31
dffeas \Regfile|regs[23][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][24] .is_wysiwyg = "true";
defparam \Regfile|regs[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N7
dffeas \Regfile|regs[19][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[19][24] .is_wysiwyg = "true";
defparam \Regfile|regs[19][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~176 (
// Equation(s):
// \Regfile|ReadData2[24]~176_combout  = (\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout ) # ((\Regfile|regs[23][24]~q )))) # (!\Imem|memoria_ROM~44_combout  & (!\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[19][24]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[23][24]~q ),
	.datad(\Regfile|regs[19][24]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~176_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~176 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData2[24]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N27
dffeas \Regfile|regs[31][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][24] .is_wysiwyg = "true";
defparam \Regfile|regs[31][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~177 (
// Equation(s):
// \Regfile|ReadData2[24]~177_combout  = (\Regfile|ReadData2[24]~176_combout  & ((\Regfile|regs[31][24]~q ) # ((!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[24]~176_combout  & (((\Regfile|regs[27][24]~q  & \Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|ReadData2[24]~176_combout ),
	.datab(\Regfile|regs[31][24]~q ),
	.datac(\Regfile|regs[27][24]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~177_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~177 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[24]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N25
dffeas \Regfile|regs[16][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[16][24] .is_wysiwyg = "true";
defparam \Regfile|regs[16][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N15
dffeas \Regfile|regs[24][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[24][24] .is_wysiwyg = "true";
defparam \Regfile|regs[24][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~173 (
// Equation(s):
// \Regfile|ReadData2[24]~173_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[24][24]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[16][24]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[16][24]~q ),
	.datac(\Regfile|regs[24][24]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~173_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~173 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[24]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N13
dffeas \Regfile|regs[20][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][24] .is_wysiwyg = "true";
defparam \Regfile|regs[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N3
dffeas \Regfile|regs[28][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[28][24] .is_wysiwyg = "true";
defparam \Regfile|regs[28][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~174 (
// Equation(s):
// \Regfile|ReadData2[24]~174_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[24]~173_combout  & ((\Regfile|regs[28][24]~q ))) # (!\Regfile|ReadData2[24]~173_combout  & (\Regfile|regs[20][24]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|ReadData2[24]~173_combout ))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|ReadData2[24]~173_combout ),
	.datac(\Regfile|regs[20][24]~q ),
	.datad(\Regfile|regs[28][24]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~174_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~174 .lut_mask = 16'hEC64;
defparam \Regfile|ReadData2[24]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N29
dffeas \Regfile|regs[30][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[30][24] .is_wysiwyg = "true";
defparam \Regfile|regs[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N1
dffeas \Regfile|regs[22][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][24] .is_wysiwyg = "true";
defparam \Regfile|regs[22][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \Regfile|regs[18][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[18][24] .is_wysiwyg = "true";
defparam \Regfile|regs[18][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N21
dffeas \Regfile|regs[26][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][24] .is_wysiwyg = "true";
defparam \Regfile|regs[26][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~171 (
// Equation(s):
// \Regfile|ReadData2[24]~171_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[26][24]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[18][24]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[18][24]~q ),
	.datac(\Regfile|regs[26][24]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~171_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~171 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[24]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~172 (
// Equation(s):
// \Regfile|ReadData2[24]~172_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[24]~171_combout  & (\Regfile|regs[30][24]~q )) # (!\Regfile|ReadData2[24]~171_combout  & ((\Regfile|regs[22][24]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[24]~171_combout ))))

	.dataa(\Regfile|regs[30][24]~q ),
	.datab(\Regfile|regs[22][24]~q ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Regfile|ReadData2[24]~171_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~172_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~172 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[24]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~175 (
// Equation(s):
// \Regfile|ReadData2[24]~175_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout ) # (\Regfile|ReadData2[24]~172_combout )))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|ReadData2[24]~174_combout  & (!\Imem|memoria_ROM~31_combout 
// )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|ReadData2[24]~174_combout ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[24]~172_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~175_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~175 .lut_mask = 16'hAEA4;
defparam \Regfile|ReadData2[24]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N13
dffeas \Regfile|regs[29][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][24] .is_wysiwyg = "true";
defparam \Regfile|regs[29][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \Regfile|regs[25][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][24] .is_wysiwyg = "true";
defparam \Regfile|regs[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \Regfile|regs[17][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[17][24] .is_wysiwyg = "true";
defparam \Regfile|regs[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \Regfile|regs[21][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][24] .is_wysiwyg = "true";
defparam \Regfile|regs[21][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~169 (
// Equation(s):
// \Regfile|ReadData2[24]~169_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[21][24]~q ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|regs[17][24]~q ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[17][24]~q ),
	.datac(\Regfile|regs[21][24]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~169_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~169 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[24]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~170 (
// Equation(s):
// \Regfile|ReadData2[24]~170_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[24]~169_combout  & (\Regfile|regs[29][24]~q )) # (!\Regfile|ReadData2[24]~169_combout  & ((\Regfile|regs[25][24]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[24]~169_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[29][24]~q ),
	.datac(\Regfile|regs[25][24]~q ),
	.datad(\Regfile|ReadData2[24]~169_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~170_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~170 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[24]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~178 (
// Equation(s):
// \Regfile|ReadData2[24]~178_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[24]~175_combout  & (\Regfile|ReadData2[24]~177_combout )) # (!\Regfile|ReadData2[24]~175_combout  & ((\Regfile|ReadData2[24]~170_combout ))))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[24]~175_combout ))))

	.dataa(\Regfile|ReadData2[24]~177_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[24]~175_combout ),
	.datad(\Regfile|ReadData2[24]~170_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~178_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~178 .lut_mask = 16'hBCB0;
defparam \Regfile|ReadData2[24]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[24]~189 (
// Equation(s):
// \Regfile|ReadData2[24]~189_combout  = (!\Regfile|Equal2~1_combout  & ((\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[24]~178_combout ))) # (!\Imem|memoria_ROM~49_combout  & (\Regfile|ReadData2[24]~188_combout ))))

	.dataa(\Regfile|Equal2~1_combout ),
	.datab(\Imem|memoria_ROM~49_combout ),
	.datac(\Regfile|ReadData2[24]~188_combout ),
	.datad(\Regfile|ReadData2[24]~178_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[24]~189_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[24]~189 .lut_mask = 16'h5410;
defparam \Regfile|ReadData2[24]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \D_mem|mem~376 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~376 .is_wysiwyg = "true";
defparam \D_mem|mem~376 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \D_mem|mem~344 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~344 .is_wysiwyg = "true";
defparam \D_mem|mem~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \D_mem|mem~312 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~312 .is_wysiwyg = "true";
defparam \D_mem|mem~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N7
dffeas \D_mem|mem~280 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~280 .is_wysiwyg = "true";
defparam \D_mem|mem~280 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
fiftyfivenm_lcell_comb \D_mem|mem~1514 (
// Equation(s):
// \D_mem|mem~1514_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~312_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~280_q )))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~312_q ),
	.datac(\D_mem|mem~280_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1514_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1514 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
fiftyfivenm_lcell_comb \D_mem|mem~1515 (
// Equation(s):
// \D_mem|mem~1515_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1514_combout  & (\D_mem|mem~376_q )) # (!\D_mem|mem~1514_combout  & ((\D_mem|mem~344_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1514_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~376_q ),
	.datac(\D_mem|mem~344_q ),
	.datad(\D_mem|mem~1514_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1515_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1515 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N3
dffeas \D_mem|mem~440 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~440 .is_wysiwyg = "true";
defparam \D_mem|mem~440 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \D_mem|mem~504 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~504 .is_wysiwyg = "true";
defparam \D_mem|mem~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \D_mem|mem~472 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~472 .is_wysiwyg = "true";
defparam \D_mem|mem~472 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N9
dffeas \D_mem|mem~408 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~408 .is_wysiwyg = "true";
defparam \D_mem|mem~408 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
fiftyfivenm_lcell_comb \D_mem|mem~1521 (
// Equation(s):
// \D_mem|mem~1521_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~472_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~408_q )))))

	.dataa(\D_mem|mem~472_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~408_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1521_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1521 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
fiftyfivenm_lcell_comb \D_mem|mem~1522 (
// Equation(s):
// \D_mem|mem~1522_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1521_combout  & ((\D_mem|mem~504_q ))) # (!\D_mem|mem~1521_combout  & (\D_mem|mem~440_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1521_combout ))))

	.dataa(\D_mem|mem~440_q ),
	.datab(\D_mem|mem~504_q ),
	.datac(\ula|Mux31~10_combout ),
	.datad(\D_mem|mem~1521_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1522_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1522 .lut_mask = 16'hCFA0;
defparam \D_mem|mem~1522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
fiftyfivenm_lcell_comb \D_mem|mem~184feeder (
// Equation(s):
// \D_mem|mem~184feeder_combout  = \Regfile|ReadData2[24]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[24]~189_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~184feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~184feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~184feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N25
dffeas \D_mem|mem~184 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~184 .is_wysiwyg = "true";
defparam \D_mem|mem~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N17
dffeas \D_mem|mem~216 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~216 .is_wysiwyg = "true";
defparam \D_mem|mem~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \D_mem|mem~152 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~152 .is_wysiwyg = "true";
defparam \D_mem|mem~152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
fiftyfivenm_lcell_comb \D_mem|mem~1516 (
// Equation(s):
// \D_mem|mem~1516_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~216_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~152_q  & !\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~216_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~152_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1516_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1516 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \D_mem|mem~248 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~248 .is_wysiwyg = "true";
defparam \D_mem|mem~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
fiftyfivenm_lcell_comb \D_mem|mem~1517 (
// Equation(s):
// \D_mem|mem~1517_combout  = (\D_mem|mem~1516_combout  & (((\D_mem|mem~248_q ) # (!\ula|Mux31~10_combout )))) # (!\D_mem|mem~1516_combout  & (\D_mem|mem~184_q  & ((\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~184_q ),
	.datab(\D_mem|mem~1516_combout ),
	.datac(\D_mem|mem~248_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1517_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1517 .lut_mask = 16'hE2CC;
defparam \D_mem|mem~1517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
fiftyfivenm_lcell_comb \D_mem|mem~88feeder (
// Equation(s):
// \D_mem|mem~88feeder_combout  = \Regfile|ReadData2[24]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[24]~189_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~88feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \D_mem|mem~88 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~88 .is_wysiwyg = "true";
defparam \D_mem|mem~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N7
dffeas \D_mem|mem~120 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~120 .is_wysiwyg = "true";
defparam \D_mem|mem~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \D_mem|mem~56 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~56 .is_wysiwyg = "true";
defparam \D_mem|mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \D_mem|mem~24 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~24 .is_wysiwyg = "true";
defparam \D_mem|mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
fiftyfivenm_lcell_comb \D_mem|mem~1518 (
// Equation(s):
// \D_mem|mem~1518_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~56_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~24_q  & !\ula|Mux30~12_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~56_q ),
	.datac(\D_mem|mem~24_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1518_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1518 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
fiftyfivenm_lcell_comb \D_mem|mem~1519 (
// Equation(s):
// \D_mem|mem~1519_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1518_combout  & ((\D_mem|mem~120_q ))) # (!\D_mem|mem~1518_combout  & (\D_mem|mem~88_q )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1518_combout ))))

	.dataa(\D_mem|mem~88_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~120_q ),
	.datad(\D_mem|mem~1518_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1519_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1519 .lut_mask = 16'hF388;
defparam \D_mem|mem~1519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
fiftyfivenm_lcell_comb \D_mem|mem~1520 (
// Equation(s):
// \D_mem|mem~1520_combout  = (\ula|Mux29~combout  & ((\ula|Mux28~combout ) # ((\D_mem|mem~1517_combout )))) # (!\ula|Mux29~combout  & (!\ula|Mux28~combout  & ((\D_mem|mem~1519_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1517_combout ),
	.datad(\D_mem|mem~1519_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1520_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1520 .lut_mask = 16'hB9A8;
defparam \D_mem|mem~1520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
fiftyfivenm_lcell_comb \D_mem|mem~1523 (
// Equation(s):
// \D_mem|mem~1523_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1520_combout  & ((\D_mem|mem~1522_combout ))) # (!\D_mem|mem~1520_combout  & (\D_mem|mem~1515_combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1520_combout ))))

	.dataa(\D_mem|mem~1515_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1522_combout ),
	.datad(\D_mem|mem~1520_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1523_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1523 .lut_mask = 16'hF388;
defparam \D_mem|mem~1523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
fiftyfivenm_lcell_comb \D_mem|mem~856feeder (
// Equation(s):
// \D_mem|mem~856feeder_combout  = \Regfile|ReadData2[24]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[24]~189_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~856feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~856feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~856feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N9
dffeas \D_mem|mem~856 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~856feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~856 .is_wysiwyg = "true";
defparam \D_mem|mem~856 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N27
dffeas \D_mem|mem~600 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~600 .is_wysiwyg = "true";
defparam \D_mem|mem~600 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N26
fiftyfivenm_lcell_comb \D_mem|mem~1504 (
// Equation(s):
// \D_mem|mem~1504_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~856_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~600_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~856_q ),
	.datac(\D_mem|mem~600_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1504_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1504 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N21
dffeas \D_mem|mem~984 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~984 .is_wysiwyg = "true";
defparam \D_mem|mem~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N31
dffeas \D_mem|mem~728 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~728 .is_wysiwyg = "true";
defparam \D_mem|mem~728 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
fiftyfivenm_lcell_comb \D_mem|mem~1505 (
// Equation(s):
// \D_mem|mem~1505_combout  = (\D_mem|mem~1504_combout  & ((\D_mem|mem~984_q ) # ((!\ula|Mux29~combout )))) # (!\D_mem|mem~1504_combout  & (((\D_mem|mem~728_q  & \ula|Mux29~combout ))))

	.dataa(\D_mem|mem~1504_combout ),
	.datab(\D_mem|mem~984_q ),
	.datac(\D_mem|mem~728_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1505_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1505 .lut_mask = 16'hD8AA;
defparam \D_mem|mem~1505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N3
dffeas \D_mem|mem~824 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~824 .is_wysiwyg = "true";
defparam \D_mem|mem~824 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N21
dffeas \D_mem|mem~952 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~952 .is_wysiwyg = "true";
defparam \D_mem|mem~952 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N24
fiftyfivenm_lcell_comb \D_mem|mem~696feeder (
// Equation(s):
// \D_mem|mem~696feeder_combout  = \Regfile|ReadData2[24]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[24]~189_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~696feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~696feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~696feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N25
dffeas \D_mem|mem~696 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~696feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~696 .is_wysiwyg = "true";
defparam \D_mem|mem~696 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N21
dffeas \D_mem|mem~568 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~568 .is_wysiwyg = "true";
defparam \D_mem|mem~568 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
fiftyfivenm_lcell_comb \D_mem|mem~1506 (
// Equation(s):
// \D_mem|mem~1506_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~696_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~568_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~696_q ),
	.datac(\D_mem|mem~568_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1506_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1506 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
fiftyfivenm_lcell_comb \D_mem|mem~1507 (
// Equation(s):
// \D_mem|mem~1507_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1506_combout  & ((\D_mem|mem~952_q ))) # (!\D_mem|mem~1506_combout  & (\D_mem|mem~824_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1506_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~824_q ),
	.datac(\D_mem|mem~952_q ),
	.datad(\D_mem|mem~1506_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1507_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1507 .lut_mask = 16'hF588;
defparam \D_mem|mem~1507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \D_mem|mem~664 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~664 .is_wysiwyg = "true";
defparam \D_mem|mem~664 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N1
dffeas \D_mem|mem~920 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~920 .is_wysiwyg = "true";
defparam \D_mem|mem~920 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
fiftyfivenm_lcell_comb \D_mem|mem~792feeder (
// Equation(s):
// \D_mem|mem~792feeder_combout  = \Regfile|ReadData2[24]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[24]~189_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~792feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~792feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~792feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N31
dffeas \D_mem|mem~792 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~792feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~792 .is_wysiwyg = "true";
defparam \D_mem|mem~792 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \D_mem|mem~536 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~536 .is_wysiwyg = "true";
defparam \D_mem|mem~536 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
fiftyfivenm_lcell_comb \D_mem|mem~1508 (
// Equation(s):
// \D_mem|mem~1508_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~792_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~536_q )))))

	.dataa(\D_mem|mem~792_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~536_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1508_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1508 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
fiftyfivenm_lcell_comb \D_mem|mem~1509 (
// Equation(s):
// \D_mem|mem~1509_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1508_combout  & ((\D_mem|mem~920_q ))) # (!\D_mem|mem~1508_combout  & (\D_mem|mem~664_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1508_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~664_q ),
	.datac(\D_mem|mem~920_q ),
	.datad(\D_mem|mem~1508_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1509_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1509 .lut_mask = 16'hF588;
defparam \D_mem|mem~1509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N22
fiftyfivenm_lcell_comb \D_mem|mem~1510 (
// Equation(s):
// \D_mem|mem~1510_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~1507_combout )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~1509_combout )))))

	.dataa(\D_mem|mem~1507_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\ula|Mux31~10_combout ),
	.datad(\D_mem|mem~1509_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1510_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1510 .lut_mask = 16'hE3E0;
defparam \D_mem|mem~1510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N27
dffeas \D_mem|mem~888 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~888 .is_wysiwyg = "true";
defparam \D_mem|mem~888 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \D_mem|mem~1016 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1016 .is_wysiwyg = "true";
defparam \D_mem|mem~1016 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \D_mem|mem~760 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~760 .is_wysiwyg = "true";
defparam \D_mem|mem~760 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \D_mem|mem~632 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[24]~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~632 .is_wysiwyg = "true";
defparam \D_mem|mem~632 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
fiftyfivenm_lcell_comb \D_mem|mem~1511 (
// Equation(s):
// \D_mem|mem~1511_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~760_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~632_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~760_q ),
	.datac(\D_mem|mem~632_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1511_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1511 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
fiftyfivenm_lcell_comb \D_mem|mem~1512 (
// Equation(s):
// \D_mem|mem~1512_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1511_combout  & ((\D_mem|mem~1016_q ))) # (!\D_mem|mem~1511_combout  & (\D_mem|mem~888_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1511_combout ))))

	.dataa(\D_mem|mem~888_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1016_q ),
	.datad(\D_mem|mem~1511_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1512_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1512 .lut_mask = 16'hF388;
defparam \D_mem|mem~1512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N16
fiftyfivenm_lcell_comb \D_mem|mem~1513 (
// Equation(s):
// \D_mem|mem~1513_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1510_combout  & ((\D_mem|mem~1512_combout ))) # (!\D_mem|mem~1510_combout  & (\D_mem|mem~1505_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1510_combout ))))

	.dataa(\D_mem|mem~1505_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1510_combout ),
	.datad(\D_mem|mem~1512_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1513_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1513 .lut_mask = 16'hF838;
defparam \D_mem|mem~1513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
fiftyfivenm_lcell_comb \D_mem|ReadData~24 (
// Equation(s):
// \D_mem|ReadData~24_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1513_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1523_combout ))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1523_combout ),
	.datad(\D_mem|mem~1513_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~24_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~24 .lut_mask = 16'hA820;
defparam \D_mem|ReadData~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \D_mem|ReadData[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [24]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[24] .is_wysiwyg = "true";
defparam \D_mem|ReadData[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~185 (
// Equation(s):
// \Regfile|ReadData1[24]~185_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[13][24]~q ) # ((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[12][24]~q  & !\Imem|memoria_ROM~15_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[13][24]~q ),
	.datac(\Regfile|regs[12][24]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~185_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~185 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[24]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~186 (
// Equation(s):
// \Regfile|ReadData1[24]~186_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[24]~185_combout  & (\Regfile|regs[15][24]~q )) # (!\Regfile|ReadData1[24]~185_combout  & ((\Regfile|regs[14][24]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[24]~185_combout ))))

	.dataa(\Regfile|regs[15][24]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[14][24]~q ),
	.datad(\Regfile|ReadData1[24]~185_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~186_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~186 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[24]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~182 (
// Equation(s):
// \Regfile|ReadData1[24]~182_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][24]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][24]~q ))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[1][24]~q ),
	.datad(\Regfile|regs[3][24]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~182_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~182 .lut_mask = 16'hFC30;
defparam \Regfile|ReadData1[24]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~183 (
// Equation(s):
// \Regfile|ReadData1[24]~183_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[24]~182_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[2][24]~q )))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[2][24]~q ),
	.datad(\Regfile|ReadData1[24]~182_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~183_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~183 .lut_mask = 16'hEA40;
defparam \Regfile|ReadData1[24]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~180 (
// Equation(s):
// \Regfile|ReadData1[24]~180_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[5][24]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[4][24]~q )))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[5][24]~q ),
	.datac(\Regfile|regs[4][24]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~180_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~180 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[24]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~181 (
// Equation(s):
// \Regfile|ReadData1[24]~181_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[24]~180_combout  & ((\Regfile|regs[7][24]~q ))) # (!\Regfile|ReadData1[24]~180_combout  & (\Regfile|regs[6][24]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[24]~180_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[6][24]~q ),
	.datac(\Regfile|regs[7][24]~q ),
	.datad(\Regfile|ReadData1[24]~180_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~181_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~181 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[24]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~184 (
// Equation(s):
// \Regfile|ReadData1[24]~184_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout ) # (\Regfile|ReadData1[24]~181_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|ReadData1[24]~183_combout  & (!\Imem|memoria_ROM~9_combout )))

	.dataa(\Regfile|ReadData1[24]~183_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|ReadData1[24]~181_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~184_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~184 .lut_mask = 16'hCEC2;
defparam \Regfile|ReadData1[24]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~178 (
// Equation(s):
// \Regfile|ReadData1[24]~178_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[10][24]~q ) # ((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[8][24]~q  & !\Imem|memoria_ROM~13_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[10][24]~q ),
	.datac(\Regfile|regs[8][24]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~178_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~178 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[24]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~179 (
// Equation(s):
// \Regfile|ReadData1[24]~179_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[24]~178_combout  & ((\Regfile|regs[11][24]~q ))) # (!\Regfile|ReadData1[24]~178_combout  & (\Regfile|regs[9][24]~q )))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[24]~178_combout ))))

	.dataa(\Regfile|regs[9][24]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[11][24]~q ),
	.datad(\Regfile|ReadData1[24]~178_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~179_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~179 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[24]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~187 (
// Equation(s):
// \Regfile|ReadData1[24]~187_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[24]~184_combout  & (\Regfile|ReadData1[24]~186_combout )) # (!\Regfile|ReadData1[24]~184_combout  & ((\Regfile|ReadData1[24]~179_combout ))))) # 
// (!\Imem|memoria_ROM~9_combout  & (((\Regfile|ReadData1[24]~184_combout ))))

	.dataa(\Regfile|ReadData1[24]~186_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[24]~184_combout ),
	.datad(\Regfile|ReadData1[24]~179_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~187_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~187 .lut_mask = 16'hBCB0;
defparam \Regfile|ReadData1[24]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~188 (
// Equation(s):
// \Regfile|ReadData1[24]~188_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[24]~177_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[24]~187_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Regfile|ReadData1[24]~187_combout ),
	.datac(\Imem|memoria_ROM~20_combout ),
	.datad(\Regfile|ReadData1[24]~177_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~188_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~188 .lut_mask = 16'h5404;
defparam \Regfile|ReadData1[24]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
fiftyfivenm_lcell_comb \ula|result~23 (
// Equation(s):
// \ula|result~23_combout  = (\Regfile|ReadData1[24]~188_combout ) # ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[24]~189_combout ))))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Regfile|ReadData1[24]~188_combout ),
	.datad(\Regfile|ReadData2[24]~189_combout ),
	.cin(gnd),
	.combout(\ula|result~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~23 .lut_mask = 16'hFBF8;
defparam \ula|result~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~8 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~8_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[24]~189_combout )))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(gnd),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[24]~189_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~8 .lut_mask = 16'hAFA0;
defparam \mux_in_2_ALU|saida[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
fiftyfivenm_lcell_comb \ula|Mux7~0 (
// Equation(s):
// \ula|Mux7~0_combout  = (\ula|Mux28~19_combout  & (\mux_in_2_ALU|saida[24]~8_combout  $ (\Regfile|ReadData1[24]~188_combout )))

	.dataa(\ula|Mux28~19_combout ),
	.datab(\mux_in_2_ALU|saida[24]~8_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData1[24]~188_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~0 .lut_mask = 16'h2288;
defparam \ula|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
fiftyfivenm_lcell_comb \ula|Add1~46 (
// Equation(s):
// \ula|Add1~46_combout  = (\mux_in_2_ALU|saida[23]~9_combout  & ((\Regfile|ReadData1[23]~209_combout  & (!\ula|Add1~45 )) # (!\Regfile|ReadData1[23]~209_combout  & ((\ula|Add1~45 ) # (GND))))) # (!\mux_in_2_ALU|saida[23]~9_combout  & 
// ((\Regfile|ReadData1[23]~209_combout  & (\ula|Add1~45  & VCC)) # (!\Regfile|ReadData1[23]~209_combout  & (!\ula|Add1~45 ))))
// \ula|Add1~47  = CARRY((\mux_in_2_ALU|saida[23]~9_combout  & ((!\ula|Add1~45 ) # (!\Regfile|ReadData1[23]~209_combout ))) # (!\mux_in_2_ALU|saida[23]~9_combout  & (!\Regfile|ReadData1[23]~209_combout  & !\ula|Add1~45 )))

	.dataa(\mux_in_2_ALU|saida[23]~9_combout ),
	.datab(\Regfile|ReadData1[23]~209_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~45 ),
	.combout(\ula|Add1~46_combout ),
	.cout(\ula|Add1~47 ));
// synopsys translate_off
defparam \ula|Add1~46 .lut_mask = 16'h692B;
defparam \ula|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
fiftyfivenm_lcell_comb \ula|Add1~48 (
// Equation(s):
// \ula|Add1~48_combout  = ((\mux_in_2_ALU|saida[24]~8_combout  $ (\Regfile|ReadData1[24]~188_combout  $ (\ula|Add1~47 )))) # (GND)
// \ula|Add1~49  = CARRY((\mux_in_2_ALU|saida[24]~8_combout  & (\Regfile|ReadData1[24]~188_combout  & !\ula|Add1~47 )) # (!\mux_in_2_ALU|saida[24]~8_combout  & ((\Regfile|ReadData1[24]~188_combout ) # (!\ula|Add1~47 ))))

	.dataa(\mux_in_2_ALU|saida[24]~8_combout ),
	.datab(\Regfile|ReadData1[24]~188_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~47 ),
	.combout(\ula|Add1~48_combout ),
	.cout(\ula|Add1~49 ));
// synopsys translate_off
defparam \ula|Add1~48 .lut_mask = 16'h964D;
defparam \ula|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
fiftyfivenm_lcell_comb \ula|ShiftRight0~25 (
// Equation(s):
// \ula|ShiftRight0~25_combout  = (!\mux_in_2_ALU|saida[0]~0_combout  & ((\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[30]~694_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[28]~695_combout ))))

	.dataa(\Regfile|ReadData1[28]~695_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[30]~694_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~25 .lut_mask = 16'h00E2;
defparam \ula|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
fiftyfivenm_lcell_comb \ula|ShiftRight0~24 (
// Equation(s):
// \ula|ShiftRight0~24_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[31]~692_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[29]~693_combout ))))

	.dataa(\Regfile|ReadData1[29]~693_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[31]~692_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~24 .lut_mask = 16'hE200;
defparam \ula|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
fiftyfivenm_lcell_comb \ula|ShiftRight0~23 (
// Equation(s):
// \ula|ShiftRight0~23_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight0~21_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight0~22_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftRight0~21_combout ),
	.datad(\ula|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~23 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
fiftyfivenm_lcell_comb \ula|ShiftRight0~26 (
// Equation(s):
// \ula|ShiftRight0~26_combout  = (\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight0~25_combout ) # ((\ula|ShiftRight0~24_combout )))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (((\ula|ShiftRight0~23_combout ))))

	.dataa(\ula|ShiftRight0~25_combout ),
	.datab(\ula|ShiftRight0~24_combout ),
	.datac(\mux_in_2_ALU|saida[2]~30_combout ),
	.datad(\ula|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~26 .lut_mask = 16'hEFE0;
defparam \ula|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
fiftyfivenm_lcell_comb \ula|ShiftRight1~57 (
// Equation(s):
// \ula|ShiftRight1~57_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & (\Regfile|ReadData1[31]~41_combout )) # (!\mux_in_2_ALU|saida[3]~29_combout  & (((!\Regfile|Equal1~1_combout  & \ula|ShiftRight0~26_combout ))))

	.dataa(\Regfile|ReadData1[31]~41_combout ),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\ula|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~57_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~57 .lut_mask = 16'h8B88;
defparam \ula|ShiftRight1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
fiftyfivenm_lcell_comb \ula|ShiftRight0~80 (
// Equation(s):
// \ula|ShiftRight0~80_combout  = (!\Regfile|Equal1~1_combout  & (!\mux_in_2_ALU|saida[3]~29_combout  & \ula|ShiftRight0~26_combout ))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(gnd),
	.datad(\ula|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~80 .lut_mask = 16'h1100;
defparam \ula|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
fiftyfivenm_lcell_comb \ula|Mux7~3 (
// Equation(s):
// \ula|Mux7~3_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[24]~189_combout )))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Imem|memoria_ROM~100_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData2[24]~189_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~3 .lut_mask = 16'hDD88;
defparam \ula|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
fiftyfivenm_lcell_comb \ula|Mux7~4 (
// Equation(s):
// \ula|Mux7~4_combout  = (\ULA_ctrl|Mux2~7_combout  & (\ULA_ctrl|Mux3~10_combout )) # (!\ULA_ctrl|Mux2~7_combout  & ((\ULA_ctrl|Mux3~10_combout  & ((\ula|Mux7~3_combout ) # (\Regfile|ReadData1[24]~188_combout ))) # (!\ULA_ctrl|Mux3~10_combout  & 
// (\ula|Mux7~3_combout  & \Regfile|ReadData1[24]~188_combout ))))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ula|Mux7~3_combout ),
	.datad(\Regfile|ReadData1[24]~188_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~4 .lut_mask = 16'hDCC8;
defparam \ula|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N16
fiftyfivenm_lcell_comb \ula|Add0~16 (
// Equation(s):
// \ula|Add0~16_combout  = ((\Regfile|ReadData1[8]~524_combout  $ (\mux_in_2_ALU|saida[8]~24_combout  $ (!\ula|Add0~15 )))) # (GND)
// \ula|Add0~17  = CARRY((\Regfile|ReadData1[8]~524_combout  & ((\mux_in_2_ALU|saida[8]~24_combout ) # (!\ula|Add0~15 ))) # (!\Regfile|ReadData1[8]~524_combout  & (\mux_in_2_ALU|saida[8]~24_combout  & !\ula|Add0~15 )))

	.dataa(\Regfile|ReadData1[8]~524_combout ),
	.datab(\mux_in_2_ALU|saida[8]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~15 ),
	.combout(\ula|Add0~16_combout ),
	.cout(\ula|Add0~17 ));
// synopsys translate_off
defparam \ula|Add0~16 .lut_mask = 16'h698E;
defparam \ula|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N18
fiftyfivenm_lcell_comb \ula|Add0~18 (
// Equation(s):
// \ula|Add0~18_combout  = (\mux_in_2_ALU|saida[9]~23_combout  & ((\Regfile|ReadData1[9]~503_combout  & (\ula|Add0~17  & VCC)) # (!\Regfile|ReadData1[9]~503_combout  & (!\ula|Add0~17 )))) # (!\mux_in_2_ALU|saida[9]~23_combout  & 
// ((\Regfile|ReadData1[9]~503_combout  & (!\ula|Add0~17 )) # (!\Regfile|ReadData1[9]~503_combout  & ((\ula|Add0~17 ) # (GND)))))
// \ula|Add0~19  = CARRY((\mux_in_2_ALU|saida[9]~23_combout  & (!\Regfile|ReadData1[9]~503_combout  & !\ula|Add0~17 )) # (!\mux_in_2_ALU|saida[9]~23_combout  & ((!\ula|Add0~17 ) # (!\Regfile|ReadData1[9]~503_combout ))))

	.dataa(\mux_in_2_ALU|saida[9]~23_combout ),
	.datab(\Regfile|ReadData1[9]~503_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~17 ),
	.combout(\ula|Add0~18_combout ),
	.cout(\ula|Add0~19 ));
// synopsys translate_off
defparam \ula|Add0~18 .lut_mask = 16'h9617;
defparam \ula|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N20
fiftyfivenm_lcell_comb \ula|Add0~20 (
// Equation(s):
// \ula|Add0~20_combout  = ((\Regfile|ReadData1[10]~482_combout  $ (\mux_in_2_ALU|saida[10]~22_combout  $ (!\ula|Add0~19 )))) # (GND)
// \ula|Add0~21  = CARRY((\Regfile|ReadData1[10]~482_combout  & ((\mux_in_2_ALU|saida[10]~22_combout ) # (!\ula|Add0~19 ))) # (!\Regfile|ReadData1[10]~482_combout  & (\mux_in_2_ALU|saida[10]~22_combout  & !\ula|Add0~19 )))

	.dataa(\Regfile|ReadData1[10]~482_combout ),
	.datab(\mux_in_2_ALU|saida[10]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~19 ),
	.combout(\ula|Add0~20_combout ),
	.cout(\ula|Add0~21 ));
// synopsys translate_off
defparam \ula|Add0~20 .lut_mask = 16'h698E;
defparam \ula|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N22
fiftyfivenm_lcell_comb \ula|Add0~22 (
// Equation(s):
// \ula|Add0~22_combout  = (\Regfile|ReadData1[11]~461_combout  & ((\mux_in_2_ALU|saida[11]~21_combout  & (\ula|Add0~21  & VCC)) # (!\mux_in_2_ALU|saida[11]~21_combout  & (!\ula|Add0~21 )))) # (!\Regfile|ReadData1[11]~461_combout  & 
// ((\mux_in_2_ALU|saida[11]~21_combout  & (!\ula|Add0~21 )) # (!\mux_in_2_ALU|saida[11]~21_combout  & ((\ula|Add0~21 ) # (GND)))))
// \ula|Add0~23  = CARRY((\Regfile|ReadData1[11]~461_combout  & (!\mux_in_2_ALU|saida[11]~21_combout  & !\ula|Add0~21 )) # (!\Regfile|ReadData1[11]~461_combout  & ((!\ula|Add0~21 ) # (!\mux_in_2_ALU|saida[11]~21_combout ))))

	.dataa(\Regfile|ReadData1[11]~461_combout ),
	.datab(\mux_in_2_ALU|saida[11]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~21 ),
	.combout(\ula|Add0~22_combout ),
	.cout(\ula|Add0~23 ));
// synopsys translate_off
defparam \ula|Add0~22 .lut_mask = 16'h9617;
defparam \ula|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N24
fiftyfivenm_lcell_comb \ula|Add0~24 (
// Equation(s):
// \ula|Add0~24_combout  = ((\mux_in_2_ALU|saida[12]~20_combout  $ (\Regfile|ReadData1[12]~440_combout  $ (!\ula|Add0~23 )))) # (GND)
// \ula|Add0~25  = CARRY((\mux_in_2_ALU|saida[12]~20_combout  & ((\Regfile|ReadData1[12]~440_combout ) # (!\ula|Add0~23 ))) # (!\mux_in_2_ALU|saida[12]~20_combout  & (\Regfile|ReadData1[12]~440_combout  & !\ula|Add0~23 )))

	.dataa(\mux_in_2_ALU|saida[12]~20_combout ),
	.datab(\Regfile|ReadData1[12]~440_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~23 ),
	.combout(\ula|Add0~24_combout ),
	.cout(\ula|Add0~25 ));
// synopsys translate_off
defparam \ula|Add0~24 .lut_mask = 16'h698E;
defparam \ula|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N26
fiftyfivenm_lcell_comb \ula|Add0~26 (
// Equation(s):
// \ula|Add0~26_combout  = (\mux_in_2_ALU|saida[13]~19_combout  & ((\Regfile|ReadData1[13]~419_combout  & (\ula|Add0~25  & VCC)) # (!\Regfile|ReadData1[13]~419_combout  & (!\ula|Add0~25 )))) # (!\mux_in_2_ALU|saida[13]~19_combout  & 
// ((\Regfile|ReadData1[13]~419_combout  & (!\ula|Add0~25 )) # (!\Regfile|ReadData1[13]~419_combout  & ((\ula|Add0~25 ) # (GND)))))
// \ula|Add0~27  = CARRY((\mux_in_2_ALU|saida[13]~19_combout  & (!\Regfile|ReadData1[13]~419_combout  & !\ula|Add0~25 )) # (!\mux_in_2_ALU|saida[13]~19_combout  & ((!\ula|Add0~25 ) # (!\Regfile|ReadData1[13]~419_combout ))))

	.dataa(\mux_in_2_ALU|saida[13]~19_combout ),
	.datab(\Regfile|ReadData1[13]~419_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~25 ),
	.combout(\ula|Add0~26_combout ),
	.cout(\ula|Add0~27 ));
// synopsys translate_off
defparam \ula|Add0~26 .lut_mask = 16'h9617;
defparam \ula|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N28
fiftyfivenm_lcell_comb \ula|Add0~28 (
// Equation(s):
// \ula|Add0~28_combout  = ((\mux_in_2_ALU|saida[14]~18_combout  $ (\Regfile|ReadData1[14]~398_combout  $ (!\ula|Add0~27 )))) # (GND)
// \ula|Add0~29  = CARRY((\mux_in_2_ALU|saida[14]~18_combout  & ((\Regfile|ReadData1[14]~398_combout ) # (!\ula|Add0~27 ))) # (!\mux_in_2_ALU|saida[14]~18_combout  & (\Regfile|ReadData1[14]~398_combout  & !\ula|Add0~27 )))

	.dataa(\mux_in_2_ALU|saida[14]~18_combout ),
	.datab(\Regfile|ReadData1[14]~398_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~27 ),
	.combout(\ula|Add0~28_combout ),
	.cout(\ula|Add0~29 ));
// synopsys translate_off
defparam \ula|Add0~28 .lut_mask = 16'h698E;
defparam \ula|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N30
fiftyfivenm_lcell_comb \ula|Add0~30 (
// Equation(s):
// \ula|Add0~30_combout  = (\Regfile|ReadData1[15]~377_combout  & ((\mux_in_2_ALU|saida[15]~17_combout  & (\ula|Add0~29  & VCC)) # (!\mux_in_2_ALU|saida[15]~17_combout  & (!\ula|Add0~29 )))) # (!\Regfile|ReadData1[15]~377_combout  & 
// ((\mux_in_2_ALU|saida[15]~17_combout  & (!\ula|Add0~29 )) # (!\mux_in_2_ALU|saida[15]~17_combout  & ((\ula|Add0~29 ) # (GND)))))
// \ula|Add0~31  = CARRY((\Regfile|ReadData1[15]~377_combout  & (!\mux_in_2_ALU|saida[15]~17_combout  & !\ula|Add0~29 )) # (!\Regfile|ReadData1[15]~377_combout  & ((!\ula|Add0~29 ) # (!\mux_in_2_ALU|saida[15]~17_combout ))))

	.dataa(\Regfile|ReadData1[15]~377_combout ),
	.datab(\mux_in_2_ALU|saida[15]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~29 ),
	.combout(\ula|Add0~30_combout ),
	.cout(\ula|Add0~31 ));
// synopsys translate_off
defparam \ula|Add0~30 .lut_mask = 16'h9617;
defparam \ula|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N0
fiftyfivenm_lcell_comb \ula|Add0~32 (
// Equation(s):
// \ula|Add0~32_combout  = ((\mux_in_2_ALU|saida[16]~16_combout  $ (\Regfile|ReadData1[16]~356_combout  $ (!\ula|Add0~31 )))) # (GND)
// \ula|Add0~33  = CARRY((\mux_in_2_ALU|saida[16]~16_combout  & ((\Regfile|ReadData1[16]~356_combout ) # (!\ula|Add0~31 ))) # (!\mux_in_2_ALU|saida[16]~16_combout  & (\Regfile|ReadData1[16]~356_combout  & !\ula|Add0~31 )))

	.dataa(\mux_in_2_ALU|saida[16]~16_combout ),
	.datab(\Regfile|ReadData1[16]~356_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~31 ),
	.combout(\ula|Add0~32_combout ),
	.cout(\ula|Add0~33 ));
// synopsys translate_off
defparam \ula|Add0~32 .lut_mask = 16'h698E;
defparam \ula|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N2
fiftyfivenm_lcell_comb \ula|Add0~34 (
// Equation(s):
// \ula|Add0~34_combout  = (\mux_in_2_ALU|saida[17]~15_combout  & ((\Regfile|ReadData1[17]~335_combout  & (\ula|Add0~33  & VCC)) # (!\Regfile|ReadData1[17]~335_combout  & (!\ula|Add0~33 )))) # (!\mux_in_2_ALU|saida[17]~15_combout  & 
// ((\Regfile|ReadData1[17]~335_combout  & (!\ula|Add0~33 )) # (!\Regfile|ReadData1[17]~335_combout  & ((\ula|Add0~33 ) # (GND)))))
// \ula|Add0~35  = CARRY((\mux_in_2_ALU|saida[17]~15_combout  & (!\Regfile|ReadData1[17]~335_combout  & !\ula|Add0~33 )) # (!\mux_in_2_ALU|saida[17]~15_combout  & ((!\ula|Add0~33 ) # (!\Regfile|ReadData1[17]~335_combout ))))

	.dataa(\mux_in_2_ALU|saida[17]~15_combout ),
	.datab(\Regfile|ReadData1[17]~335_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~33 ),
	.combout(\ula|Add0~34_combout ),
	.cout(\ula|Add0~35 ));
// synopsys translate_off
defparam \ula|Add0~34 .lut_mask = 16'h9617;
defparam \ula|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N4
fiftyfivenm_lcell_comb \ula|Add0~36 (
// Equation(s):
// \ula|Add0~36_combout  = ((\mux_in_2_ALU|saida[18]~14_combout  $ (\Regfile|ReadData1[18]~314_combout  $ (!\ula|Add0~35 )))) # (GND)
// \ula|Add0~37  = CARRY((\mux_in_2_ALU|saida[18]~14_combout  & ((\Regfile|ReadData1[18]~314_combout ) # (!\ula|Add0~35 ))) # (!\mux_in_2_ALU|saida[18]~14_combout  & (\Regfile|ReadData1[18]~314_combout  & !\ula|Add0~35 )))

	.dataa(\mux_in_2_ALU|saida[18]~14_combout ),
	.datab(\Regfile|ReadData1[18]~314_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~35 ),
	.combout(\ula|Add0~36_combout ),
	.cout(\ula|Add0~37 ));
// synopsys translate_off
defparam \ula|Add0~36 .lut_mask = 16'h698E;
defparam \ula|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N6
fiftyfivenm_lcell_comb \ula|Add0~38 (
// Equation(s):
// \ula|Add0~38_combout  = (\mux_in_2_ALU|saida[19]~13_combout  & ((\Regfile|ReadData1[19]~293_combout  & (\ula|Add0~37  & VCC)) # (!\Regfile|ReadData1[19]~293_combout  & (!\ula|Add0~37 )))) # (!\mux_in_2_ALU|saida[19]~13_combout  & 
// ((\Regfile|ReadData1[19]~293_combout  & (!\ula|Add0~37 )) # (!\Regfile|ReadData1[19]~293_combout  & ((\ula|Add0~37 ) # (GND)))))
// \ula|Add0~39  = CARRY((\mux_in_2_ALU|saida[19]~13_combout  & (!\Regfile|ReadData1[19]~293_combout  & !\ula|Add0~37 )) # (!\mux_in_2_ALU|saida[19]~13_combout  & ((!\ula|Add0~37 ) # (!\Regfile|ReadData1[19]~293_combout ))))

	.dataa(\mux_in_2_ALU|saida[19]~13_combout ),
	.datab(\Regfile|ReadData1[19]~293_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~37 ),
	.combout(\ula|Add0~38_combout ),
	.cout(\ula|Add0~39 ));
// synopsys translate_off
defparam \ula|Add0~38 .lut_mask = 16'h9617;
defparam \ula|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N8
fiftyfivenm_lcell_comb \ula|Add0~40 (
// Equation(s):
// \ula|Add0~40_combout  = ((\Regfile|ReadData1[20]~272_combout  $ (\mux_in_2_ALU|saida[20]~12_combout  $ (!\ula|Add0~39 )))) # (GND)
// \ula|Add0~41  = CARRY((\Regfile|ReadData1[20]~272_combout  & ((\mux_in_2_ALU|saida[20]~12_combout ) # (!\ula|Add0~39 ))) # (!\Regfile|ReadData1[20]~272_combout  & (\mux_in_2_ALU|saida[20]~12_combout  & !\ula|Add0~39 )))

	.dataa(\Regfile|ReadData1[20]~272_combout ),
	.datab(\mux_in_2_ALU|saida[20]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~39 ),
	.combout(\ula|Add0~40_combout ),
	.cout(\ula|Add0~41 ));
// synopsys translate_off
defparam \ula|Add0~40 .lut_mask = 16'h698E;
defparam \ula|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N10
fiftyfivenm_lcell_comb \ula|Add0~42 (
// Equation(s):
// \ula|Add0~42_combout  = (\Regfile|ReadData1[21]~251_combout  & ((\mux_in_2_ALU|saida[21]~11_combout  & (\ula|Add0~41  & VCC)) # (!\mux_in_2_ALU|saida[21]~11_combout  & (!\ula|Add0~41 )))) # (!\Regfile|ReadData1[21]~251_combout  & 
// ((\mux_in_2_ALU|saida[21]~11_combout  & (!\ula|Add0~41 )) # (!\mux_in_2_ALU|saida[21]~11_combout  & ((\ula|Add0~41 ) # (GND)))))
// \ula|Add0~43  = CARRY((\Regfile|ReadData1[21]~251_combout  & (!\mux_in_2_ALU|saida[21]~11_combout  & !\ula|Add0~41 )) # (!\Regfile|ReadData1[21]~251_combout  & ((!\ula|Add0~41 ) # (!\mux_in_2_ALU|saida[21]~11_combout ))))

	.dataa(\Regfile|ReadData1[21]~251_combout ),
	.datab(\mux_in_2_ALU|saida[21]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~41 ),
	.combout(\ula|Add0~42_combout ),
	.cout(\ula|Add0~43 ));
// synopsys translate_off
defparam \ula|Add0~42 .lut_mask = 16'h9617;
defparam \ula|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
fiftyfivenm_lcell_comb \ula|Add0~44 (
// Equation(s):
// \ula|Add0~44_combout  = ((\Regfile|ReadData1[22]~230_combout  $ (\mux_in_2_ALU|saida[22]~10_combout  $ (!\ula|Add0~43 )))) # (GND)
// \ula|Add0~45  = CARRY((\Regfile|ReadData1[22]~230_combout  & ((\mux_in_2_ALU|saida[22]~10_combout ) # (!\ula|Add0~43 ))) # (!\Regfile|ReadData1[22]~230_combout  & (\mux_in_2_ALU|saida[22]~10_combout  & !\ula|Add0~43 )))

	.dataa(\Regfile|ReadData1[22]~230_combout ),
	.datab(\mux_in_2_ALU|saida[22]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~43 ),
	.combout(\ula|Add0~44_combout ),
	.cout(\ula|Add0~45 ));
// synopsys translate_off
defparam \ula|Add0~44 .lut_mask = 16'h698E;
defparam \ula|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N14
fiftyfivenm_lcell_comb \ula|Add0~46 (
// Equation(s):
// \ula|Add0~46_combout  = (\mux_in_2_ALU|saida[23]~9_combout  & ((\Regfile|ReadData1[23]~209_combout  & (\ula|Add0~45  & VCC)) # (!\Regfile|ReadData1[23]~209_combout  & (!\ula|Add0~45 )))) # (!\mux_in_2_ALU|saida[23]~9_combout  & 
// ((\Regfile|ReadData1[23]~209_combout  & (!\ula|Add0~45 )) # (!\Regfile|ReadData1[23]~209_combout  & ((\ula|Add0~45 ) # (GND)))))
// \ula|Add0~47  = CARRY((\mux_in_2_ALU|saida[23]~9_combout  & (!\Regfile|ReadData1[23]~209_combout  & !\ula|Add0~45 )) # (!\mux_in_2_ALU|saida[23]~9_combout  & ((!\ula|Add0~45 ) # (!\Regfile|ReadData1[23]~209_combout ))))

	.dataa(\mux_in_2_ALU|saida[23]~9_combout ),
	.datab(\Regfile|ReadData1[23]~209_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~45 ),
	.combout(\ula|Add0~46_combout ),
	.cout(\ula|Add0~47 ));
// synopsys translate_off
defparam \ula|Add0~46 .lut_mask = 16'h9617;
defparam \ula|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N16
fiftyfivenm_lcell_comb \ula|Add0~48 (
// Equation(s):
// \ula|Add0~48_combout  = ((\Regfile|ReadData1[24]~188_combout  $ (\mux_in_2_ALU|saida[24]~8_combout  $ (!\ula|Add0~47 )))) # (GND)
// \ula|Add0~49  = CARRY((\Regfile|ReadData1[24]~188_combout  & ((\mux_in_2_ALU|saida[24]~8_combout ) # (!\ula|Add0~47 ))) # (!\Regfile|ReadData1[24]~188_combout  & (\mux_in_2_ALU|saida[24]~8_combout  & !\ula|Add0~47 )))

	.dataa(\Regfile|ReadData1[24]~188_combout ),
	.datab(\mux_in_2_ALU|saida[24]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~47 ),
	.combout(\ula|Add0~48_combout ),
	.cout(\ula|Add0~49 ));
// synopsys translate_off
defparam \ula|Add0~48 .lut_mask = 16'h698E;
defparam \ula|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~311 (
// Equation(s):
// \Regfile|ReadData1[18]~311_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[13][18]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[12][18]~q ))))

	.dataa(\Regfile|regs[12][18]~q ),
	.datab(\Regfile|regs[13][18]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~311_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~311 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData1[18]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~312 (
// Equation(s):
// \Regfile|ReadData1[18]~312_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[18]~311_combout  & (\Regfile|regs[15][18]~q )) # (!\Regfile|ReadData1[18]~311_combout  & ((\Regfile|regs[14][18]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[18]~311_combout ))))

	.dataa(\Regfile|regs[15][18]~q ),
	.datab(\Regfile|regs[14][18]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[18]~311_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~312_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~312 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[18]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~304 (
// Equation(s):
// \Regfile|ReadData1[18]~304_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[10][18]~q ) # ((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[8][18]~q  & !\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[10][18]~q ),
	.datab(\Regfile|regs[8][18]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~304_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~304 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData1[18]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~305 (
// Equation(s):
// \Regfile|ReadData1[18]~305_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[18]~304_combout  & ((\Regfile|regs[11][18]~q ))) # (!\Regfile|ReadData1[18]~304_combout  & (\Regfile|regs[9][18]~q )))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[18]~304_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[9][18]~q ),
	.datac(\Regfile|regs[11][18]~q ),
	.datad(\Regfile|ReadData1[18]~304_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~305_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~305 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[18]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~306 (
// Equation(s):
// \Regfile|ReadData1[18]~306_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[5][18]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[4][18]~q )))))

	.dataa(\Regfile|regs[5][18]~q ),
	.datab(\Regfile|regs[4][18]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~306_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~306 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData1[18]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~307 (
// Equation(s):
// \Regfile|ReadData1[18]~307_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[18]~306_combout  & ((\Regfile|regs[7][18]~q ))) # (!\Regfile|ReadData1[18]~306_combout  & (\Regfile|regs[6][18]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[18]~306_combout ))))

	.dataa(\Regfile|regs[6][18]~q ),
	.datab(\Regfile|regs[7][18]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[18]~306_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~307_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~307 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[18]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~308 (
// Equation(s):
// \Regfile|ReadData1[18]~308_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][18]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][18]~q ))

	.dataa(gnd),
	.datab(\Regfile|regs[1][18]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|regs[3][18]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~308_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~308 .lut_mask = 16'hFC0C;
defparam \Regfile|ReadData1[18]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~309 (
// Equation(s):
// \Regfile|ReadData1[18]~309_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[18]~308_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[2][18]~q )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[2][18]~q ),
	.datad(\Regfile|ReadData1[18]~308_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~309_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~309 .lut_mask = 16'hEC20;
defparam \Regfile|ReadData1[18]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~310 (
// Equation(s):
// \Regfile|ReadData1[18]~310_combout  = (\Imem|memoria_ROM~9_combout  & (\Imem|memoria_ROM~4_combout )) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & (\Regfile|ReadData1[18]~307_combout )) # (!\Imem|memoria_ROM~4_combout  & 
// ((\Regfile|ReadData1[18]~309_combout )))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|ReadData1[18]~307_combout ),
	.datad(\Regfile|ReadData1[18]~309_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~310_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~310 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData1[18]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~313 (
// Equation(s):
// \Regfile|ReadData1[18]~313_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[18]~310_combout  & (\Regfile|ReadData1[18]~312_combout )) # (!\Regfile|ReadData1[18]~310_combout  & ((\Regfile|ReadData1[18]~305_combout ))))) # 
// (!\Imem|memoria_ROM~9_combout  & (((\Regfile|ReadData1[18]~310_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|ReadData1[18]~312_combout ),
	.datac(\Regfile|ReadData1[18]~305_combout ),
	.datad(\Regfile|ReadData1[18]~310_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~313_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~313 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[18]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~702 (
// Equation(s):
// \Regfile|ReadData1[18]~702_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[18]~303_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[18]~313_combout )))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[18]~303_combout ),
	.datad(\Regfile|ReadData1[18]~313_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~702_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~702 .lut_mask = 16'hF5A0;
defparam \Regfile|ReadData1[18]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[20]~699 (
// Equation(s):
// \Regfile|ReadData1[20]~699_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[20]~261_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[20]~271_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[20]~261_combout ),
	.datad(\Regfile|ReadData1[20]~271_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[20]~699_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[20]~699 .lut_mask = 16'hF3C0;
defparam \Regfile|ReadData1[20]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~85 (
// Equation(s):
// \ula|ShiftLeft0~85_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[18]~702_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[20]~699_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[18]~702_combout ),
	.datad(\Regfile|ReadData1[20]~699_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~85 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~273 (
// Equation(s):
// \Regfile|ReadData1[19]~273_combout  = (\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout ) # ((\Regfile|regs[25][19]~q )))) # (!\Imem|memoria_ROM~9_combout  & (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[17][19]~q )))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[17][19]~q ),
	.datad(\Regfile|regs[25][19]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~273_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~273 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[19]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~274 (
// Equation(s):
// \Regfile|ReadData1[19]~274_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[19]~273_combout  & ((\Regfile|regs[29][19]~q ))) # (!\Regfile|ReadData1[19]~273_combout  & (\Regfile|regs[21][19]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[19]~273_combout ))))

	.dataa(\Regfile|regs[21][19]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[29][19]~q ),
	.datad(\Regfile|ReadData1[19]~273_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~274_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~274 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[19]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~280 (
// Equation(s):
// \Regfile|ReadData1[19]~280_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[27][19]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[19][19]~q )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[27][19]~q ),
	.datac(\Regfile|regs[19][19]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~280_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~280 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[19]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~281 (
// Equation(s):
// \Regfile|ReadData1[19]~281_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[19]~280_combout  & ((\Regfile|regs[31][19]~q ))) # (!\Regfile|ReadData1[19]~280_combout  & (\Regfile|regs[23][19]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[19]~280_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[23][19]~q ),
	.datac(\Regfile|regs[31][19]~q ),
	.datad(\Regfile|ReadData1[19]~280_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~281_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~281 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[19]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~277 (
// Equation(s):
// \Regfile|ReadData1[19]~277_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[20][19]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[16][19]~q  & !\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[20][19]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[16][19]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~277_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~277 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData1[19]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~278 (
// Equation(s):
// \Regfile|ReadData1[19]~278_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[19]~277_combout  & ((\Regfile|regs[28][19]~q ))) # (!\Regfile|ReadData1[19]~277_combout  & (\Regfile|regs[24][19]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[19]~277_combout ))))

	.dataa(\Regfile|regs[24][19]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[28][19]~q ),
	.datad(\Regfile|ReadData1[19]~277_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~278_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~278 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[19]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~275 (
// Equation(s):
// \Regfile|ReadData1[19]~275_combout  = (\Imem|memoria_ROM~9_combout  & (((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[22][19]~q ))) # (!\Imem|memoria_ROM~4_combout  & 
// (\Regfile|regs[18][19]~q ))))

	.dataa(\Regfile|regs[18][19]~q ),
	.datab(\Regfile|regs[22][19]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~275_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~275 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData1[19]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~276 (
// Equation(s):
// \Regfile|ReadData1[19]~276_combout  = (\Regfile|ReadData1[19]~275_combout  & (((\Regfile|regs[30][19]~q )) # (!\Imem|memoria_ROM~9_combout ))) # (!\Regfile|ReadData1[19]~275_combout  & (\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[26][19]~q ))))

	.dataa(\Regfile|ReadData1[19]~275_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[30][19]~q ),
	.datad(\Regfile|regs[26][19]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~276_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~276 .lut_mask = 16'hE6A2;
defparam \Regfile|ReadData1[19]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~279 (
// Equation(s):
// \Regfile|ReadData1[19]~279_combout  = (\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout ) # ((\Regfile|ReadData1[19]~276_combout )))) # (!\Imem|memoria_ROM~15_combout  & (!\Imem|memoria_ROM~13_combout  & (\Regfile|ReadData1[19]~278_combout 
// )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[19]~278_combout ),
	.datad(\Regfile|ReadData1[19]~276_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~279_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~279 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[19]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~282 (
// Equation(s):
// \Regfile|ReadData1[19]~282_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[19]~279_combout  & ((\Regfile|ReadData1[19]~281_combout ))) # (!\Regfile|ReadData1[19]~279_combout  & (\Regfile|ReadData1[19]~274_combout )))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[19]~279_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[19]~274_combout ),
	.datac(\Regfile|ReadData1[19]~281_combout ),
	.datad(\Regfile|ReadData1[19]~279_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~282_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~282 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[19]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~700 (
// Equation(s):
// \Regfile|ReadData1[19]~700_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[19]~282_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[19]~292_combout )))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[19]~282_combout ),
	.datad(\Regfile|ReadData1[19]~292_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~700_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~700 .lut_mask = 16'hF5A0;
defparam \Regfile|ReadData1[19]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[17]~701 (
// Equation(s):
// \Regfile|ReadData1[17]~701_combout  = (\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[17]~324_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[17]~334_combout ))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[17]~334_combout ),
	.datad(\Regfile|ReadData1[17]~324_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[17]~701_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[17]~701 .lut_mask = 16'hFC30;
defparam \Regfile|ReadData1[17]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
fiftyfivenm_lcell_comb \ula|ShiftLeft0~82 (
// Equation(s):
// \ula|ShiftLeft0~82_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[17]~701_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[19]~700_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[19]~700_combout ),
	.datad(\Regfile|ReadData1[17]~701_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~82 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft0~98 (
// Equation(s):
// \ula|ShiftLeft0~98_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~82_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~85_combout ))))

	.dataa(\ula|ShiftLeft0~85_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\ula|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~98 .lut_mask = 16'h3202;
defparam \ula|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~343 (
// Equation(s):
// \Regfile|ReadData1[16]~343_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[23][16]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[19][16]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[19][16]~q ),
	.datac(\Regfile|regs[23][16]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~343_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~343 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[16]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~344 (
// Equation(s):
// \Regfile|ReadData1[16]~344_combout  = (\Regfile|ReadData1[16]~343_combout  & ((\Regfile|regs[31][16]~q ) # ((!\Imem|memoria_ROM~9_combout )))) # (!\Regfile|ReadData1[16]~343_combout  & (((\Regfile|regs[27][16]~q  & \Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|ReadData1[16]~343_combout ),
	.datab(\Regfile|regs[31][16]~q ),
	.datac(\Regfile|regs[27][16]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~344_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~344 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData1[16]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~336 (
// Equation(s):
// \Regfile|ReadData1[16]~336_combout  = (\Imem|memoria_ROM~9_combout  & (((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & (\Regfile|regs[21][16]~q )) # (!\Imem|memoria_ROM~4_combout  & 
// ((\Regfile|regs[17][16]~q )))))

	.dataa(\Regfile|regs[21][16]~q ),
	.datab(\Regfile|regs[17][16]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~336_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~336 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData1[16]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~337 (
// Equation(s):
// \Regfile|ReadData1[16]~337_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[16]~336_combout  & (\Regfile|regs[29][16]~q )) # (!\Regfile|ReadData1[16]~336_combout  & ((\Regfile|regs[25][16]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[16]~336_combout ))))

	.dataa(\Regfile|regs[29][16]~q ),
	.datab(\Regfile|regs[25][16]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|ReadData1[16]~336_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~337_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~337 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[16]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~340 (
// Equation(s):
// \Regfile|ReadData1[16]~340_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[24][16]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[16][16]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[16][16]~q ),
	.datac(\Regfile|regs[24][16]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~340_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~340 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[16]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~341 (
// Equation(s):
// \Regfile|ReadData1[16]~341_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[16]~340_combout  & (\Regfile|regs[28][16]~q )) # (!\Regfile|ReadData1[16]~340_combout  & ((\Regfile|regs[20][16]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[16]~340_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[28][16]~q ),
	.datac(\Regfile|regs[20][16]~q ),
	.datad(\Regfile|ReadData1[16]~340_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~341_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~341 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[16]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~338 (
// Equation(s):
// \Regfile|ReadData1[16]~338_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[26][16]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[18][16]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[18][16]~q ),
	.datac(\Regfile|regs[26][16]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~338_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~338 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[16]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~339 (
// Equation(s):
// \Regfile|ReadData1[16]~339_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[16]~338_combout  & (\Regfile|regs[30][16]~q )) # (!\Regfile|ReadData1[16]~338_combout  & ((\Regfile|regs[22][16]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[16]~338_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[30][16]~q ),
	.datac(\Regfile|regs[22][16]~q ),
	.datad(\Regfile|ReadData1[16]~338_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~339_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~339 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[16]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~342 (
// Equation(s):
// \Regfile|ReadData1[16]~342_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[16]~339_combout ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|ReadData1[16]~341_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[16]~341_combout ),
	.datad(\Regfile|ReadData1[16]~339_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~342_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~342 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[16]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~345 (
// Equation(s):
// \Regfile|ReadData1[16]~345_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[16]~342_combout  & (\Regfile|ReadData1[16]~344_combout )) # (!\Regfile|ReadData1[16]~342_combout  & ((\Regfile|ReadData1[16]~337_combout ))))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[16]~342_combout ))))

	.dataa(\Regfile|ReadData1[16]~344_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[16]~337_combout ),
	.datad(\Regfile|ReadData1[16]~342_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~345_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~345 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[16]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~703 (
// Equation(s):
// \Regfile|ReadData1[16]~703_combout  = (\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[16]~345_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[16]~355_combout ))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[16]~355_combout ),
	.datad(\Regfile|ReadData1[16]~345_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~703_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~703 .lut_mask = 16'hFA50;
defparam \Regfile|ReadData1[16]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[14]~682 (
// Equation(s):
// \Regfile|ReadData1[14]~682_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[14]~387_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[14]~397_combout )))

	.dataa(\Regfile|ReadData1[14]~387_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[14]~397_combout ),
	.datad(\Imem|memoria_ROM~20_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[14]~682_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[14]~682 .lut_mask = 16'hAAF0;
defparam \Regfile|ReadData1[14]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~73 (
// Equation(s):
// \ula|ShiftLeft0~73_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[14]~682_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[16]~703_combout ))

	.dataa(\Regfile|ReadData1[16]~703_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData1[14]~682_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~73 .lut_mask = 16'hEE22;
defparam \ula|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[15]~680 (
// Equation(s):
// \Regfile|ReadData1[15]~680_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[15]~366_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[15]~376_combout )))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[15]~366_combout ),
	.datad(\Regfile|ReadData1[15]~376_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[15]~680_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[15]~680 .lut_mask = 16'hF5A0;
defparam \Regfile|ReadData1[15]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~406 (
// Equation(s):
// \Regfile|ReadData1[13]~406_combout  = (\Imem|memoria_ROM~9_combout  & (((\Regfile|regs[27][13]~q ) # (\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & (\Regfile|regs[19][13]~q  & ((!\Imem|memoria_ROM~4_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[19][13]~q ),
	.datac(\Regfile|regs[27][13]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~406_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~406 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[13]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~407 (
// Equation(s):
// \Regfile|ReadData1[13]~407_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[13]~406_combout  & (\Regfile|regs[31][13]~q )) # (!\Regfile|ReadData1[13]~406_combout  & ((\Regfile|regs[23][13]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[13]~406_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[31][13]~q ),
	.datac(\Regfile|regs[23][13]~q ),
	.datad(\Regfile|ReadData1[13]~406_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~407_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~407 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[13]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~399 (
// Equation(s):
// \Regfile|ReadData1[13]~399_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[25][13]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[17][13]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[17][13]~q ),
	.datac(\Regfile|regs[25][13]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~399_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~399 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[13]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~400 (
// Equation(s):
// \Regfile|ReadData1[13]~400_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[13]~399_combout  & ((\Regfile|regs[29][13]~q ))) # (!\Regfile|ReadData1[13]~399_combout  & (\Regfile|regs[21][13]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[13]~399_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[21][13]~q ),
	.datac(\Regfile|regs[29][13]~q ),
	.datad(\Regfile|ReadData1[13]~399_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~400_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~400 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[13]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~403 (
// Equation(s):
// \Regfile|ReadData1[13]~403_combout  = (\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout ) # ((\Regfile|regs[20][13]~q )))) # (!\Imem|memoria_ROM~4_combout  & (!\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[16][13]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[20][13]~q ),
	.datad(\Regfile|regs[16][13]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~403_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~403 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData1[13]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~404 (
// Equation(s):
// \Regfile|ReadData1[13]~404_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[13]~403_combout  & (\Regfile|regs[28][13]~q )) # (!\Regfile|ReadData1[13]~403_combout  & ((\Regfile|regs[24][13]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[13]~403_combout ))))

	.dataa(\Regfile|regs[28][13]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[24][13]~q ),
	.datad(\Regfile|ReadData1[13]~403_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~404_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~404 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[13]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~401 (
// Equation(s):
// \Regfile|ReadData1[13]~401_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[22][13]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[18][13]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[18][13]~q ),
	.datac(\Regfile|regs[22][13]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~401_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~401 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[13]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~402 (
// Equation(s):
// \Regfile|ReadData1[13]~402_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[13]~401_combout  & (\Regfile|regs[30][13]~q )) # (!\Regfile|ReadData1[13]~401_combout  & ((\Regfile|regs[26][13]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[13]~401_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[30][13]~q ),
	.datac(\Regfile|regs[26][13]~q ),
	.datad(\Regfile|ReadData1[13]~401_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~402_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~402 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[13]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~405 (
// Equation(s):
// \Regfile|ReadData1[13]~405_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[13]~402_combout ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|ReadData1[13]~404_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[13]~404_combout ),
	.datad(\Regfile|ReadData1[13]~402_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~405_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~405 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[13]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~408 (
// Equation(s):
// \Regfile|ReadData1[13]~408_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[13]~405_combout  & (\Regfile|ReadData1[13]~407_combout )) # (!\Regfile|ReadData1[13]~405_combout  & ((\Regfile|ReadData1[13]~400_combout ))))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[13]~405_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[13]~407_combout ),
	.datac(\Regfile|ReadData1[13]~400_combout ),
	.datad(\Regfile|ReadData1[13]~405_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~408_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~408 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[13]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~681 (
// Equation(s):
// \Regfile|ReadData1[13]~681_combout  = (\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[13]~408_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[13]~418_combout ))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[13]~418_combout ),
	.datad(\Regfile|ReadData1[13]~408_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~681_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~681 .lut_mask = 16'hFA50;
defparam \Regfile|ReadData1[13]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~70 (
// Equation(s):
// \ula|ShiftLeft0~70_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[13]~681_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[15]~680_combout ))

	.dataa(\Regfile|ReadData1[15]~680_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[13]~681_combout ),
	.datad(\mux_in_2_ALU|saida[1]~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~70 .lut_mask = 16'hF0AA;
defparam \ula|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~74 (
// Equation(s):
// \ula|ShiftLeft0~74_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~70_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~73_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftLeft0~73_combout ),
	.datad(\ula|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~74 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[10]~686 (
// Equation(s):
// \Regfile|ReadData1[10]~686_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[10]~471_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[10]~481_combout )))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[10]~471_combout ),
	.datad(\Regfile|ReadData1[10]~481_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[10]~686_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[10]~686 .lut_mask = 16'hF5A0;
defparam \Regfile|ReadData1[10]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~437 (
// Equation(s):
// \Regfile|ReadData1[12]~437_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[13][12]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[12][12]~q ))))

	.dataa(\Regfile|regs[12][12]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[13][12]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~437_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~437 .lut_mask = 16'hFC22;
defparam \Regfile|ReadData1[12]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~438 (
// Equation(s):
// \Regfile|ReadData1[12]~438_combout  = (\Regfile|ReadData1[12]~437_combout  & ((\Regfile|regs[15][12]~q ) # ((!\Imem|memoria_ROM~15_combout )))) # (!\Regfile|ReadData1[12]~437_combout  & (((\Regfile|regs[14][12]~q  & \Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[15][12]~q ),
	.datab(\Regfile|regs[14][12]~q ),
	.datac(\Regfile|ReadData1[12]~437_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~438_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~438 .lut_mask = 16'hACF0;
defparam \Regfile|ReadData1[12]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~430 (
// Equation(s):
// \Regfile|ReadData1[12]~430_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[10][12]~q ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[8][12]~q  & ((!\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[8][12]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[10][12]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~430_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~430 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData1[12]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~431 (
// Equation(s):
// \Regfile|ReadData1[12]~431_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[12]~430_combout  & (\Regfile|regs[11][12]~q )) # (!\Regfile|ReadData1[12]~430_combout  & ((\Regfile|regs[9][12]~q ))))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[12]~430_combout ))))

	.dataa(\Regfile|regs[11][12]~q ),
	.datab(\Regfile|regs[9][12]~q ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Regfile|ReadData1[12]~430_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~431_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~431 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[12]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~434 (
// Equation(s):
// \Regfile|ReadData1[12]~434_combout  = (\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][12]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][12]~q ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[1][12]~q ),
	.datac(\Regfile|regs[3][12]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~434_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~434 .lut_mask = 16'hE400;
defparam \Regfile|ReadData1[12]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~435 (
// Equation(s):
// \Regfile|ReadData1[12]~435_combout  = (\Regfile|ReadData1[12]~434_combout ) # ((!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[2][12]~q  & \Imem|memoria_ROM~15_combout )))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[2][12]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[12]~434_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~435_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~435 .lut_mask = 16'hFF40;
defparam \Regfile|ReadData1[12]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~432 (
// Equation(s):
// \Regfile|ReadData1[12]~432_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][12]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[4][12]~q ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[4][12]~q ),
	.datac(\Regfile|regs[5][12]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~432_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~432 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[12]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~433 (
// Equation(s):
// \Regfile|ReadData1[12]~433_combout  = (\Regfile|ReadData1[12]~432_combout  & ((\Regfile|regs[7][12]~q ) # ((!\Imem|memoria_ROM~15_combout )))) # (!\Regfile|ReadData1[12]~432_combout  & (((\Regfile|regs[6][12]~q  & \Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|ReadData1[12]~432_combout ),
	.datab(\Regfile|regs[7][12]~q ),
	.datac(\Regfile|regs[6][12]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~433_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~433 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData1[12]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~436 (
// Equation(s):
// \Regfile|ReadData1[12]~436_combout  = (\Imem|memoria_ROM~9_combout  & (((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[12]~433_combout ))) # (!\Imem|memoria_ROM~4_combout  & 
// (\Regfile|ReadData1[12]~435_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|ReadData1[12]~435_combout ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Regfile|ReadData1[12]~433_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~436_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~436 .lut_mask = 16'hF4A4;
defparam \Regfile|ReadData1[12]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~439 (
// Equation(s):
// \Regfile|ReadData1[12]~439_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[12]~436_combout  & (\Regfile|ReadData1[12]~438_combout )) # (!\Regfile|ReadData1[12]~436_combout  & ((\Regfile|ReadData1[12]~431_combout ))))) # 
// (!\Imem|memoria_ROM~9_combout  & (((\Regfile|ReadData1[12]~436_combout ))))

	.dataa(\Regfile|ReadData1[12]~438_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[12]~431_combout ),
	.datad(\Regfile|ReadData1[12]~436_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~439_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~439 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[12]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~683 (
// Equation(s):
// \Regfile|ReadData1[12]~683_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[12]~429_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[12]~439_combout )))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[12]~429_combout ),
	.datad(\Regfile|ReadData1[12]~439_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~683_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~683 .lut_mask = 16'hF5A0;
defparam \Regfile|ReadData1[12]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft0~55 (
// Equation(s):
// \ula|ShiftLeft0~55_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[10]~686_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[12]~683_combout )))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(\Regfile|ReadData1[10]~686_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData1[12]~683_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~55 .lut_mask = 16'hDD88;
defparam \ula|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~493 (
// Equation(s):
// \Regfile|ReadData1[9]~493_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][9]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[4][9]~q ))))

	.dataa(\Regfile|regs[4][9]~q ),
	.datab(\Regfile|regs[5][9]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~493_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~493 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData1[9]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~494 (
// Equation(s):
// \Regfile|ReadData1[9]~494_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[9]~493_combout  & ((\Regfile|regs[7][9]~q ))) # (!\Regfile|ReadData1[9]~493_combout  & (\Regfile|regs[6][9]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[9]~493_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[6][9]~q ),
	.datac(\Regfile|regs[7][9]~q ),
	.datad(\Regfile|ReadData1[9]~493_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~494_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~494 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[9]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~500 (
// Equation(s):
// \Regfile|ReadData1[9]~500_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[13][9]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[12][9]~q )))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[13][9]~q ),
	.datac(\Regfile|regs[12][9]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~500_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~500 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[9]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~501 (
// Equation(s):
// \Regfile|ReadData1[9]~501_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[9]~500_combout  & ((\Regfile|regs[15][9]~q ))) # (!\Regfile|ReadData1[9]~500_combout  & (\Regfile|regs[14][9]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[9]~500_combout ))))

	.dataa(\Regfile|regs[14][9]~q ),
	.datab(\Regfile|regs[15][9]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[9]~500_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~501_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~501 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[9]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~497 (
// Equation(s):
// \Regfile|ReadData1[9]~497_combout  = (\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & (\Regfile|regs[3][9]~q )) # (!\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[1][9]~q )))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[3][9]~q ),
	.datac(\Regfile|regs[1][9]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~497_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~497 .lut_mask = 16'hD800;
defparam \Regfile|ReadData1[9]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~498 (
// Equation(s):
// \Regfile|ReadData1[9]~498_combout  = (\Regfile|ReadData1[9]~497_combout ) # ((\Imem|memoria_ROM~15_combout  & (\Regfile|regs[2][9]~q  & !\Imem|memoria_ROM~13_combout )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|ReadData1[9]~497_combout ),
	.datac(\Regfile|regs[2][9]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~498_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~498 .lut_mask = 16'hCCEC;
defparam \Regfile|ReadData1[9]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~495 (
// Equation(s):
// \Regfile|ReadData1[9]~495_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[10][9]~q ) # ((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[8][9]~q  & !\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[10][9]~q ),
	.datab(\Regfile|regs[8][9]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~495_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~495 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData1[9]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~496 (
// Equation(s):
// \Regfile|ReadData1[9]~496_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[9]~495_combout  & ((\Regfile|regs[11][9]~q ))) # (!\Regfile|ReadData1[9]~495_combout  & (\Regfile|regs[9][9]~q )))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[9]~495_combout ))))

	.dataa(\Regfile|regs[9][9]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[11][9]~q ),
	.datad(\Regfile|ReadData1[9]~495_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~496_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~496 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[9]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~499 (
// Equation(s):
// \Regfile|ReadData1[9]~499_combout  = (\Imem|memoria_ROM~9_combout  & (((\Imem|memoria_ROM~4_combout ) # (\Regfile|ReadData1[9]~496_combout )))) # (!\Imem|memoria_ROM~9_combout  & (\Regfile|ReadData1[9]~498_combout  & (!\Imem|memoria_ROM~4_combout )))

	.dataa(\Regfile|ReadData1[9]~498_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Regfile|ReadData1[9]~496_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~499_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~499 .lut_mask = 16'hCEC2;
defparam \Regfile|ReadData1[9]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~502 (
// Equation(s):
// \Regfile|ReadData1[9]~502_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[9]~499_combout  & ((\Regfile|ReadData1[9]~501_combout ))) # (!\Regfile|ReadData1[9]~499_combout  & (\Regfile|ReadData1[9]~494_combout )))) # 
// (!\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[9]~499_combout ))))

	.dataa(\Regfile|ReadData1[9]~494_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|ReadData1[9]~501_combout ),
	.datad(\Regfile|ReadData1[9]~499_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~502_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~502 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[9]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~685 (
// Equation(s):
// \Regfile|ReadData1[9]~685_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[9]~492_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[9]~502_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[9]~492_combout ),
	.datad(\Regfile|ReadData1[9]~502_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~685_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~685 .lut_mask = 16'hF3C0;
defparam \Regfile|ReadData1[9]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~458 (
// Equation(s):
// \Regfile|ReadData1[11]~458_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[13][11]~q ) # (\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[12][11]~q  & ((!\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[12][11]~q ),
	.datab(\Regfile|regs[13][11]~q ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~458_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~458 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData1[11]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~459 (
// Equation(s):
// \Regfile|ReadData1[11]~459_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[11]~458_combout  & (\Regfile|regs[15][11]~q )) # (!\Regfile|ReadData1[11]~458_combout  & ((\Regfile|regs[14][11]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[11]~458_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[15][11]~q ),
	.datac(\Regfile|regs[14][11]~q ),
	.datad(\Regfile|ReadData1[11]~458_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~459_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~459 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[11]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~451 (
// Equation(s):
// \Regfile|ReadData1[11]~451_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][11]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[4][11]~q ))))

	.dataa(\Regfile|regs[4][11]~q ),
	.datab(\Regfile|regs[5][11]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~451_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~451 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData1[11]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~452 (
// Equation(s):
// \Regfile|ReadData1[11]~452_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[11]~451_combout  & (\Regfile|regs[7][11]~q )) # (!\Regfile|ReadData1[11]~451_combout  & ((\Regfile|regs[6][11]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[11]~451_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[7][11]~q ),
	.datac(\Regfile|regs[6][11]~q ),
	.datad(\Regfile|ReadData1[11]~451_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~452_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~452 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[11]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~455 (
// Equation(s):
// \Regfile|ReadData1[11]~455_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][11]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][11]~q ))

	.dataa(gnd),
	.datab(\Regfile|regs[1][11]~q ),
	.datac(\Regfile|regs[3][11]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~455_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~455 .lut_mask = 16'hF0CC;
defparam \Regfile|ReadData1[11]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~456 (
// Equation(s):
// \Regfile|ReadData1[11]~456_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[11]~455_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[2][11]~q  & ((\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[2][11]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[11]~455_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~456_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~456 .lut_mask = 16'hE2C0;
defparam \Regfile|ReadData1[11]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~453 (
// Equation(s):
// \Regfile|ReadData1[11]~453_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[10][11]~q ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[8][11]~q  & ((!\Imem|memoria_ROM~13_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[8][11]~q ),
	.datac(\Regfile|regs[10][11]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~453_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~453 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[11]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~454 (
// Equation(s):
// \Regfile|ReadData1[11]~454_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[11]~453_combout  & (\Regfile|regs[11][11]~q )) # (!\Regfile|ReadData1[11]~453_combout  & ((\Regfile|regs[9][11]~q ))))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[11]~453_combout ))))

	.dataa(\Regfile|regs[11][11]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[9][11]~q ),
	.datad(\Regfile|ReadData1[11]~453_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~454_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~454 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[11]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~457 (
// Equation(s):
// \Regfile|ReadData1[11]~457_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[11]~454_combout ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|ReadData1[11]~456_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[11]~456_combout ),
	.datad(\Regfile|ReadData1[11]~454_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~457_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~457 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[11]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~460 (
// Equation(s):
// \Regfile|ReadData1[11]~460_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[11]~457_combout  & (\Regfile|ReadData1[11]~459_combout )) # (!\Regfile|ReadData1[11]~457_combout  & ((\Regfile|ReadData1[11]~452_combout ))))) # 
// (!\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[11]~457_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|ReadData1[11]~459_combout ),
	.datac(\Regfile|ReadData1[11]~452_combout ),
	.datad(\Regfile|ReadData1[11]~457_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~460_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~460 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[11]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~684 (
// Equation(s):
// \Regfile|ReadData1[11]~684_combout  = (\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[11]~450_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[11]~460_combout ))

	.dataa(\Regfile|ReadData1[11]~460_combout ),
	.datab(gnd),
	.datac(\Imem|memoria_ROM~20_combout ),
	.datad(\Regfile|ReadData1[11]~450_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~684_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~684 .lut_mask = 16'hFA0A;
defparam \Regfile|ReadData1[11]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
fiftyfivenm_lcell_comb \ula|ShiftLeft0~51 (
// Equation(s):
// \ula|ShiftLeft0~51_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[9]~685_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[11]~684_combout )))

	.dataa(\Regfile|ReadData1[9]~685_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\Regfile|ReadData1[11]~684_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~51 .lut_mask = 16'hAFA0;
defparam \ula|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~56 (
// Equation(s):
// \ula|ShiftLeft0~56_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~51_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~55_combout ))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~55_combout ),
	.datad(\ula|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~56 .lut_mask = 16'hFA50;
defparam \ula|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~99 (
// Equation(s):
// \ula|ShiftLeft0~99_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~56_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~74_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftLeft0~74_combout ),
	.datad(\ula|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~99 .lut_mask = 16'h3210;
defparam \ula|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
fiftyfivenm_lcell_comb \ula|Mux27~17 (
// Equation(s):
// \ula|Mux27~17_combout  = (\mux_in_2_ALU|saida[3]~29_combout ) # ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~89_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[4]~609_combout ))))

	.dataa(\Imem|memoria_ROM~89_combout ),
	.datab(\Regfile|ReadData2[4]~609_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\mux_in_2_ALU|saida[3]~29_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~17 .lut_mask = 16'hFFAC;
defparam \ula|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[21]~697 (
// Equation(s):
// \Regfile|ReadData1[21]~697_combout  = (\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[21]~240_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[21]~250_combout ))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[21]~250_combout ),
	.datad(\Regfile|ReadData1[21]~240_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[21]~697_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[21]~697 .lut_mask = 16'hFC30;
defparam \Regfile|ReadData1[21]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
fiftyfivenm_lcell_comb \ula|ShiftLeft0~95 (
// Equation(s):
// \ula|ShiftLeft0~95_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[21]~697_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[23]~696_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[23]~696_combout ),
	.datad(\Regfile|ReadData1[21]~697_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~95 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~220 (
// Equation(s):
// \Regfile|ReadData1[22]~220_combout  = (\Imem|memoria_ROM~13_combout  & (((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & (\Regfile|regs[10][22]~q )) # (!\Imem|memoria_ROM~15_combout  & 
// ((\Regfile|regs[8][22]~q )))))

	.dataa(\Regfile|regs[10][22]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[8][22]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~220_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~220 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData1[22]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~221 (
// Equation(s):
// \Regfile|ReadData1[22]~221_combout  = (\Regfile|ReadData1[22]~220_combout  & ((\Regfile|regs[11][22]~q ) # ((!\Imem|memoria_ROM~13_combout )))) # (!\Regfile|ReadData1[22]~220_combout  & (((\Regfile|regs[9][22]~q  & \Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[11][22]~q ),
	.datab(\Regfile|regs[9][22]~q ),
	.datac(\Regfile|ReadData1[22]~220_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~221_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~221 .lut_mask = 16'hACF0;
defparam \Regfile|ReadData1[22]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~227 (
// Equation(s):
// \Regfile|ReadData1[22]~227_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[13][22]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[12][22]~q )))))

	.dataa(\Regfile|regs[13][22]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[12][22]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~227_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~227 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData1[22]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~228 (
// Equation(s):
// \Regfile|ReadData1[22]~228_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[22]~227_combout  & ((\Regfile|regs[15][22]~q ))) # (!\Regfile|ReadData1[22]~227_combout  & (\Regfile|regs[14][22]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|ReadData1[22]~227_combout ))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|ReadData1[22]~227_combout ),
	.datac(\Regfile|regs[14][22]~q ),
	.datad(\Regfile|regs[15][22]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~228_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~228 .lut_mask = 16'hEC64;
defparam \Regfile|ReadData1[22]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~222 (
// Equation(s):
// \Regfile|ReadData1[22]~222_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[5][22]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[4][22]~q )))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[5][22]~q ),
	.datac(\Regfile|regs[4][22]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~222_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~222 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[22]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~223 (
// Equation(s):
// \Regfile|ReadData1[22]~223_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[22]~222_combout  & ((\Regfile|regs[7][22]~q ))) # (!\Regfile|ReadData1[22]~222_combout  & (\Regfile|regs[6][22]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[22]~222_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[6][22]~q ),
	.datac(\Regfile|regs[7][22]~q ),
	.datad(\Regfile|ReadData1[22]~222_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~223_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~223 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[22]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~224 (
// Equation(s):
// \Regfile|ReadData1[22]~224_combout  = (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[3][22]~q )) # (!\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[1][22]~q )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[3][22]~q ),
	.datac(\Regfile|regs[1][22]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~224_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~224 .lut_mask = 16'hD8D8;
defparam \Regfile|ReadData1[22]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~225 (
// Equation(s):
// \Regfile|ReadData1[22]~225_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[22]~224_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[2][22]~q ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|ReadData1[22]~224_combout ),
	.datac(\Regfile|regs[2][22]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~225_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~225 .lut_mask = 16'hCCA0;
defparam \Regfile|ReadData1[22]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~226 (
// Equation(s):
// \Regfile|ReadData1[22]~226_combout  = (\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout ) # ((\Regfile|ReadData1[22]~223_combout )))) # (!\Imem|memoria_ROM~4_combout  & (!\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[22]~225_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[22]~223_combout ),
	.datad(\Regfile|ReadData1[22]~225_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~226_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~226 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData1[22]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~229 (
// Equation(s):
// \Regfile|ReadData1[22]~229_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[22]~226_combout  & ((\Regfile|ReadData1[22]~228_combout ))) # (!\Regfile|ReadData1[22]~226_combout  & (\Regfile|ReadData1[22]~221_combout )))) # 
// (!\Imem|memoria_ROM~9_combout  & (((\Regfile|ReadData1[22]~226_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|ReadData1[22]~221_combout ),
	.datac(\Regfile|ReadData1[22]~228_combout ),
	.datad(\Regfile|ReadData1[22]~226_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~229_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~229 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[22]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~698 (
// Equation(s):
// \Regfile|ReadData1[22]~698_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[22]~219_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[22]~229_combout )))

	.dataa(\Regfile|ReadData1[22]~219_combout ),
	.datab(gnd),
	.datac(\Imem|memoria_ROM~20_combout ),
	.datad(\Regfile|ReadData1[22]~229_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~698_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~698 .lut_mask = 16'hAFA0;
defparam \Regfile|ReadData1[22]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft0~100 (
// Equation(s):
// \ula|ShiftLeft0~100_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[22]~698_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[24]~691_combout )))

	.dataa(gnd),
	.datab(\Regfile|ReadData1[22]~698_combout ),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\Regfile|ReadData1[24]~691_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~100 .lut_mask = 16'hCFC0;
defparam \ula|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
fiftyfivenm_lcell_comb \ula|ShiftLeft0~101 (
// Equation(s):
// \ula|ShiftLeft0~101_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~95_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~100_combout )))))

	.dataa(\ula|ShiftLeft0~95_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\ula|ShiftLeft0~100_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~101 .lut_mask = 16'h2320;
defparam \ula|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
fiftyfivenm_lcell_comb \ula|Mux7~1 (
// Equation(s):
// \ula|Mux7~1_combout  = (\ula|Mux5~6_combout  & (((\ula|Mux27~17_combout )))) # (!\ula|Mux5~6_combout  & ((\ula|Mux27~17_combout  & (\ula|ShiftLeft0~99_combout )) # (!\ula|Mux27~17_combout  & ((\ula|ShiftLeft0~101_combout )))))

	.dataa(\ula|ShiftLeft0~99_combout ),
	.datab(\ula|Mux5~6_combout ),
	.datac(\ula|Mux27~17_combout ),
	.datad(\ula|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~1 .lut_mask = 16'hE3E0;
defparam \ula|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~30 (
// Equation(s):
// \ula|ShiftLeft0~30_combout  = (\mux_in_2_ALU|saida[2]~30_combout ) # ((\mux_in_2_ALU|saida[1]~32_combout ) # (\mux_in_2_ALU|saida[0]~0_combout ))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~30 .lut_mask = 16'hFFFA;
defparam \ula|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~24 (
// Equation(s):
// \ula|ShiftLeft0~24_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[2]~672_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[4]~677_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[4]~677_combout ),
	.datad(\Regfile|ReadData1[2]~672_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~24 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft0~25 (
// Equation(s):
// \ula|ShiftLeft0~25_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~21_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~24_combout )))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~21_combout ),
	.datad(\ula|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~25 .lut_mask = 16'hF5A0;
defparam \ula|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~40 (
// Equation(s):
// \ula|ShiftLeft0~40_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~35_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~39_combout )))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~35_combout ),
	.datad(\ula|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~40 .lut_mask = 16'hF5A0;
defparam \ula|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
fiftyfivenm_lcell_comb \ula|ShiftLeft0~41 (
// Equation(s):
// \ula|ShiftLeft0~41_combout  = (\ula|ShiftLeft0~37_combout  & ((\ula|ShiftLeft0~25_combout ) # ((\ula|ShiftRight0~75_combout  & \ula|ShiftLeft0~40_combout )))) # (!\ula|ShiftLeft0~37_combout  & (\ula|ShiftRight0~75_combout  & ((\ula|ShiftLeft0~40_combout 
// ))))

	.dataa(\ula|ShiftLeft0~37_combout ),
	.datab(\ula|ShiftRight0~75_combout ),
	.datac(\ula|ShiftLeft0~25_combout ),
	.datad(\ula|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~41 .lut_mask = 16'hECA0;
defparam \ula|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~42 (
// Equation(s):
// \ula|ShiftLeft0~42_combout  = (\ula|ShiftLeft0~41_combout ) # ((\mux_in_2_ALU|saida[3]~29_combout  & (!\ula|ShiftLeft0~30_combout  & \Regfile|ReadData1[0]~20_combout )))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\ula|ShiftLeft0~30_combout ),
	.datac(\Regfile|ReadData1[0]~20_combout ),
	.datad(\ula|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~42 .lut_mask = 16'hFF20;
defparam \ula|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
fiftyfivenm_lcell_comb \ula|Mux7~2 (
// Equation(s):
// \ula|Mux7~2_combout  = (\ula|Mux5~6_combout  & ((\ula|Mux7~1_combout  & ((\ula|ShiftLeft0~42_combout ))) # (!\ula|Mux7~1_combout  & (\ula|ShiftLeft0~98_combout )))) # (!\ula|Mux5~6_combout  & (((\ula|Mux7~1_combout ))))

	.dataa(\ula|ShiftLeft0~98_combout ),
	.datab(\ula|Mux5~6_combout ),
	.datac(\ula|Mux7~1_combout ),
	.datad(\ula|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~2 .lut_mask = 16'hF838;
defparam \ula|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
fiftyfivenm_lcell_comb \ula|Mux7~5 (
// Equation(s):
// \ula|Mux7~5_combout  = (\ULA_ctrl|Mux2~7_combout  & ((\ula|Mux7~4_combout  & ((\ula|Mux7~2_combout ))) # (!\ula|Mux7~4_combout  & (\ula|Add0~48_combout )))) # (!\ULA_ctrl|Mux2~7_combout  & (\ula|Mux7~4_combout ))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ula|Mux7~4_combout ),
	.datac(\ula|Add0~48_combout ),
	.datad(\ula|Mux7~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~5 .lut_mask = 16'hEC64;
defparam \ula|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
fiftyfivenm_lcell_comb \ula|Mux7~6 (
// Equation(s):
// \ula|Mux7~6_combout  = (\ula|Mux13~4_combout  & (\ula|ShiftRight0~80_combout  & (\ula|Mux13~3_combout ))) # (!\ula|Mux13~4_combout  & (((\ula|Mux7~5_combout ) # (!\ula|Mux13~3_combout ))))

	.dataa(\ula|ShiftRight0~80_combout ),
	.datab(\ula|Mux13~4_combout ),
	.datac(\ula|Mux13~3_combout ),
	.datad(\ula|Mux7~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~6 .lut_mask = 16'hB383;
defparam \ula|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
fiftyfivenm_lcell_comb \ula|Mux7~7 (
// Equation(s):
// \ula|Mux7~7_combout  = (\ula|Mux13~0_combout  & ((\ula|Mux7~6_combout  & ((\ula|ShiftRight1~57_combout ))) # (!\ula|Mux7~6_combout  & (\Regfile|ReadData1[31]~41_combout )))) # (!\ula|Mux13~0_combout  & (((\ula|Mux7~6_combout ))))

	.dataa(\Regfile|ReadData1[31]~41_combout ),
	.datab(\ula|Mux13~0_combout ),
	.datac(\ula|ShiftRight1~57_combout ),
	.datad(\ula|Mux7~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~7 .lut_mask = 16'hF388;
defparam \ula|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
fiftyfivenm_lcell_comb \ula|Mux7~8 (
// Equation(s):
// \ula|Mux7~8_combout  = (\ula|Mux28~8_combout  & (((!\ula|Mux28~9_combout )))) # (!\ula|Mux28~8_combout  & ((\ula|Mux28~9_combout  & (\ula|Add1~48_combout )) # (!\ula|Mux28~9_combout  & ((\ula|Mux7~7_combout )))))

	.dataa(\ula|Add1~48_combout ),
	.datab(\ula|Mux28~8_combout ),
	.datac(\ula|Mux28~9_combout ),
	.datad(\ula|Mux7~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~8 .lut_mask = 16'h2F2C;
defparam \ula|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
fiftyfivenm_lcell_comb \ula|Mux7 (
// Equation(s):
// \ula|Mux7~combout  = (\ula|Mux28~2_combout  & ((\ula|Mux7~8_combout  & ((\ula|Mux7~0_combout ))) # (!\ula|Mux7~8_combout  & (!\ula|result~23_combout )))) # (!\ula|Mux28~2_combout  & (((\ula|Mux7~8_combout ))))

	.dataa(\ula|Mux28~2_combout ),
	.datab(\ula|result~23_combout ),
	.datac(\ula|Mux7~0_combout ),
	.datad(\ula|Mux7~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7 .lut_mask = 16'hF522;
defparam \ula|Mux7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[24]~8 (
// Equation(s):
// \mux_valor_write_data|saida[24]~8_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [24])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux7~combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\D_mem|ReadData [24]),
	.datac(gnd),
	.datad(\ula|Mux7~combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[24]~8 .lut_mask = 16'hDD88;
defparam \mux_valor_write_data|saida[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N1
dffeas \Regfile|regs[27][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[27][24] .is_wysiwyg = "true";
defparam \Regfile|regs[27][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~175 (
// Equation(s):
// \Regfile|ReadData1[24]~175_combout  = (\Imem|memoria_ROM~9_combout  & (((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & (\Regfile|regs[23][24]~q )) # (!\Imem|memoria_ROM~4_combout  & 
// ((\Regfile|regs[19][24]~q )))))

	.dataa(\Regfile|regs[23][24]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Regfile|regs[19][24]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~175_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~175 .lut_mask = 16'hE3E0;
defparam \Regfile|ReadData1[24]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~176 (
// Equation(s):
// \Regfile|ReadData1[24]~176_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[24]~175_combout  & ((\Regfile|regs[31][24]~q ))) # (!\Regfile|ReadData1[24]~175_combout  & (\Regfile|regs[27][24]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[24]~175_combout ))))

	.dataa(\Regfile|regs[27][24]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[31][24]~q ),
	.datad(\Regfile|ReadData1[24]~175_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~176_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~176 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[24]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~170 (
// Equation(s):
// \Regfile|ReadData1[24]~170_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[26][24]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[18][24]~q )))))

	.dataa(\Regfile|regs[26][24]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|regs[18][24]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~170_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~170 .lut_mask = 16'hE3E0;
defparam \Regfile|ReadData1[24]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~171 (
// Equation(s):
// \Regfile|ReadData1[24]~171_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[24]~170_combout  & ((\Regfile|regs[30][24]~q ))) # (!\Regfile|ReadData1[24]~170_combout  & (\Regfile|regs[22][24]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[24]~170_combout ))))

	.dataa(\Regfile|regs[22][24]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[30][24]~q ),
	.datad(\Regfile|ReadData1[24]~170_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~171_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~171 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[24]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~172 (
// Equation(s):
// \Regfile|ReadData1[24]~172_combout  = (\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout ) # ((\Regfile|regs[24][24]~q )))) # (!\Imem|memoria_ROM~9_combout  & (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[16][24]~q )))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[16][24]~q ),
	.datad(\Regfile|regs[24][24]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~172_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~172 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[24]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~173 (
// Equation(s):
// \Regfile|ReadData1[24]~173_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[24]~172_combout  & ((\Regfile|regs[28][24]~q ))) # (!\Regfile|ReadData1[24]~172_combout  & (\Regfile|regs[20][24]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[24]~172_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[20][24]~q ),
	.datac(\Regfile|regs[28][24]~q ),
	.datad(\Regfile|ReadData1[24]~172_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~173_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~173 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[24]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~174 (
// Equation(s):
// \Regfile|ReadData1[24]~174_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[24]~171_combout ) # ((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (((!\Imem|memoria_ROM~13_combout  & \Regfile|ReadData1[24]~173_combout 
// ))))

	.dataa(\Regfile|ReadData1[24]~171_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Regfile|ReadData1[24]~173_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~174_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~174 .lut_mask = 16'hCBC8;
defparam \Regfile|ReadData1[24]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~168 (
// Equation(s):
// \Regfile|ReadData1[24]~168_combout  = (\Imem|memoria_ROM~9_combout  & (((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[21][24]~q ))) # (!\Imem|memoria_ROM~4_combout  & 
// (\Regfile|regs[17][24]~q ))))

	.dataa(\Regfile|regs[17][24]~q ),
	.datab(\Regfile|regs[21][24]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~168_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~168 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData1[24]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~169 (
// Equation(s):
// \Regfile|ReadData1[24]~169_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[24]~168_combout  & ((\Regfile|regs[29][24]~q ))) # (!\Regfile|ReadData1[24]~168_combout  & (\Regfile|regs[25][24]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[24]~168_combout ))))

	.dataa(\Regfile|regs[25][24]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[29][24]~q ),
	.datad(\Regfile|ReadData1[24]~168_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~169_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~169 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[24]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~177 (
// Equation(s):
// \Regfile|ReadData1[24]~177_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[24]~174_combout  & (\Regfile|ReadData1[24]~176_combout )) # (!\Regfile|ReadData1[24]~174_combout  & ((\Regfile|ReadData1[24]~169_combout ))))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[24]~174_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[24]~176_combout ),
	.datac(\Regfile|ReadData1[24]~174_combout ),
	.datad(\Regfile|ReadData1[24]~169_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~177_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~177 .lut_mask = 16'hDAD0;
defparam \Regfile|ReadData1[24]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[24]~691 (
// Equation(s):
// \Regfile|ReadData1[24]~691_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[24]~177_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[24]~187_combout )))

	.dataa(gnd),
	.datab(\Regfile|ReadData1[24]~177_combout ),
	.datac(\Imem|memoria_ROM~20_combout ),
	.datad(\Regfile|ReadData1[24]~187_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[24]~691_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[24]~691 .lut_mask = 16'hCFC0;
defparam \Regfile|ReadData1[24]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
fiftyfivenm_lcell_comb \ula|ShiftRight0~22 (
// Equation(s):
// \ula|ShiftRight0~22_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[26]~690_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[24]~691_combout )))

	.dataa(gnd),
	.datab(\Regfile|ReadData1[26]~690_combout ),
	.datac(\Regfile|ReadData1[24]~691_combout ),
	.datad(\mux_in_2_ALU|saida[1]~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~22 .lut_mask = 16'hCCF0;
defparam \ula|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N20
fiftyfivenm_lcell_comb \ula|ShiftRight1~35 (
// Equation(s):
// \ula|ShiftRight1~35_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight0~22_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight1~13_combout )))

	.dataa(gnd),
	.datab(\ula|ShiftRight0~22_combout ),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\ula|ShiftRight1~13_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~35_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~35 .lut_mask = 16'hCFC0;
defparam \ula|ShiftRight1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
fiftyfivenm_lcell_comb \ula|ShiftRight1~54 (
// Equation(s):
// \ula|ShiftRight1~54_combout  = (!\mux_in_2_ALU|saida[3]~29_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight1~33_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight1~35_combout )))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftRight1~33_combout ),
	.datad(\ula|ShiftRight1~35_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~54_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~54 .lut_mask = 16'h5140;
defparam \ula|ShiftRight1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
fiftyfivenm_lcell_comb \ula|ShiftRight1~55 (
// Equation(s):
// \ula|ShiftRight1~55_combout  = (!\Regfile|Equal1~1_combout  & ((\ula|ShiftRight1~54_combout ) # ((\mux_in_2_ALU|saida[3]~29_combout  & \Regfile|ReadData1[31]~692_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\ula|ShiftRight1~54_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\Regfile|ReadData1[31]~692_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~55_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~55 .lut_mask = 16'h0E0C;
defparam \ula|ShiftRight1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
fiftyfivenm_lcell_comb \ula|ShiftRight0~14 (
// Equation(s):
// \ula|ShiftRight0~14_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[14]~682_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[12]~683_combout ))

	.dataa(\Regfile|ReadData1[12]~683_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\Regfile|ReadData1[14]~682_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~14 .lut_mask = 16'hFA0A;
defparam \ula|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
fiftyfivenm_lcell_comb \ula|ShiftRight1~30 (
// Equation(s):
// \ula|ShiftRight1~30_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[13]~681_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[11]~684_combout )))

	.dataa(\Regfile|ReadData1[13]~681_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[11]~684_combout ),
	.datad(\mux_in_2_ALU|saida[1]~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~30 .lut_mask = 16'hAAF0;
defparam \ula|ShiftRight1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
fiftyfivenm_lcell_comb \ula|ShiftRight1~56 (
// Equation(s):
// \ula|ShiftRight1~56_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight0~14_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight1~30_combout )))))

	.dataa(\ula|ShiftRight0~14_combout ),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\ula|ShiftRight1~30_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~56_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~56 .lut_mask = 16'h0B08;
defparam \ula|ShiftRight1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
fiftyfivenm_lcell_comb \ula|Mux27~4 (
// Equation(s):
// \ula|Mux27~4_combout  = (!\mux_in_2_ALU|saida[4]~28_combout  & ((\mux_in_2_ALU|saida[3]~29_combout ) # (\mux_in_2_ALU|saida[2]~30_combout )))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[4]~28_combout ),
	.datad(\mux_in_2_ALU|saida[2]~30_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~4 .lut_mask = 16'h0F0A;
defparam \ula|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
fiftyfivenm_lcell_comb \ula|ShiftRight0~28 (
// Equation(s):
// \ula|ShiftRight0~28_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[22]~698_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[20]~699_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[20]~699_combout ),
	.datad(\Regfile|ReadData1[22]~698_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~28 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
fiftyfivenm_lcell_comb \ula|ShiftRight1~15 (
// Equation(s):
// \ula|ShiftRight1~15_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[21]~697_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[19]~700_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[19]~700_combout ),
	.datad(\Regfile|ReadData1[21]~697_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~15 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N14
fiftyfivenm_lcell_comb \ula|ShiftRight1~36 (
// Equation(s):
// \ula|ShiftRight1~36_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight0~28_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight1~15_combout )))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight0~28_combout ),
	.datad(\ula|ShiftRight1~15_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~36_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~36 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
fiftyfivenm_lcell_comb \ula|ShiftRight1~28 (
// Equation(s):
// \ula|ShiftRight1~28_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[17]~701_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[15]~680_combout ))

	.dataa(\Regfile|ReadData1[15]~680_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\Regfile|ReadData1[17]~701_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~28 .lut_mask = 16'hFA0A;
defparam \ula|ShiftRight1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
fiftyfivenm_lcell_comb \ula|ShiftRight0~31 (
// Equation(s):
// \ula|ShiftRight0~31_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[18]~702_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[16]~703_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[16]~703_combout ),
	.datad(\Regfile|ReadData1[18]~702_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~31 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
fiftyfivenm_lcell_comb \ula|ShiftRight1~42 (
// Equation(s):
// \ula|ShiftRight1~42_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight0~31_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight1~28_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftRight1~28_combout ),
	.datad(\ula|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~42_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~42 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
fiftyfivenm_lcell_comb \ula|ShiftRight0~78 (
// Equation(s):
// \ula|ShiftRight0~78_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight1~36_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight1~42_combout )))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftRight1~36_combout ),
	.datad(\ula|ShiftRight1~42_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~78 .lut_mask = 16'h5140;
defparam \ula|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
fiftyfivenm_lcell_comb \ula|ShiftRight0~76 (
// Equation(s):
// \ula|ShiftRight0~76_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight1~33_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight1~35_combout )))))

	.dataa(\ula|ShiftRight1~33_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\mux_in_2_ALU|saida[2]~30_combout ),
	.datad(\ula|ShiftRight1~35_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~76 .lut_mask = 16'h2320;
defparam \ula|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
fiftyfivenm_lcell_comb \ula|ShiftRight0~77 (
// Equation(s):
// \ula|ShiftRight0~77_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & (\Regfile|ReadData1[31]~41_combout  & (!\ula|ShiftLeft0~30_combout ))) # (!\mux_in_2_ALU|saida[3]~29_combout  & (((\ula|ShiftRight0~76_combout ))))

	.dataa(\Regfile|ReadData1[31]~41_combout ),
	.datab(\ula|ShiftLeft0~30_combout ),
	.datac(\mux_in_2_ALU|saida[3]~29_combout ),
	.datad(\ula|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~77 .lut_mask = 16'h2F20;
defparam \ula|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
fiftyfivenm_lcell_comb \ula|ShiftRight1~24 (
// Equation(s):
// \ula|ShiftRight1~24_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[9]~685_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[7]~678_combout ))

	.dataa(\Regfile|ReadData1[7]~678_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\Regfile|ReadData1[9]~685_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~24 .lut_mask = 16'hFA0A;
defparam \ula|ShiftRight1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~511 (
// Equation(s):
// \Regfile|ReadData1[8]~511_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[23][8]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[19][8]~q  & !\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[23][8]~q ),
	.datac(\Regfile|regs[19][8]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~511_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~511 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[8]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~512 (
// Equation(s):
// \Regfile|ReadData1[8]~512_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[8]~511_combout  & ((\Regfile|regs[31][8]~q ))) # (!\Regfile|ReadData1[8]~511_combout  & (\Regfile|regs[27][8]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[8]~511_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[27][8]~q ),
	.datac(\Regfile|regs[31][8]~q ),
	.datad(\Regfile|ReadData1[8]~511_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~512_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~512 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[8]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~504 (
// Equation(s):
// \Regfile|ReadData1[8]~504_combout  = (\Imem|memoria_ROM~9_combout  & (\Imem|memoria_ROM~4_combout )) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[21][8]~q ))) # (!\Imem|memoria_ROM~4_combout  & 
// (\Regfile|regs[17][8]~q ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[17][8]~q ),
	.datad(\Regfile|regs[21][8]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~504_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~504 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[8]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~505 (
// Equation(s):
// \Regfile|ReadData1[8]~505_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[8]~504_combout  & ((\Regfile|regs[29][8]~q ))) # (!\Regfile|ReadData1[8]~504_combout  & (\Regfile|regs[25][8]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[8]~504_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[25][8]~q ),
	.datac(\Regfile|regs[29][8]~q ),
	.datad(\Regfile|ReadData1[8]~504_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~505_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~505 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[8]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~508 (
// Equation(s):
// \Regfile|ReadData1[8]~508_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[24][8]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[16][8]~q )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[24][8]~q ),
	.datac(\Regfile|regs[16][8]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~508_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~508 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[8]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~509 (
// Equation(s):
// \Regfile|ReadData1[8]~509_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[8]~508_combout  & ((\Regfile|regs[28][8]~q ))) # (!\Regfile|ReadData1[8]~508_combout  & (\Regfile|regs[20][8]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[8]~508_combout ))))

	.dataa(\Regfile|regs[20][8]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[28][8]~q ),
	.datad(\Regfile|ReadData1[8]~508_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~509_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~509 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[8]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~506 (
// Equation(s):
// \Regfile|ReadData1[8]~506_combout  = (\Imem|memoria_ROM~9_combout  & (((\Regfile|regs[26][8]~q ) # (\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & (\Regfile|regs[18][8]~q  & ((!\Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|regs[18][8]~q ),
	.datab(\Regfile|regs[26][8]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~506_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~506 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData1[8]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~507 (
// Equation(s):
// \Regfile|ReadData1[8]~507_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[8]~506_combout  & ((\Regfile|regs[30][8]~q ))) # (!\Regfile|ReadData1[8]~506_combout  & (\Regfile|regs[22][8]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[8]~506_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[22][8]~q ),
	.datac(\Regfile|regs[30][8]~q ),
	.datad(\Regfile|ReadData1[8]~506_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~507_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~507 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[8]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~510 (
// Equation(s):
// \Regfile|ReadData1[8]~510_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[8]~507_combout ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|ReadData1[8]~509_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[8]~509_combout ),
	.datad(\Regfile|ReadData1[8]~507_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~510_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~510 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[8]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~513 (
// Equation(s):
// \Regfile|ReadData1[8]~513_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[8]~510_combout  & (\Regfile|ReadData1[8]~512_combout )) # (!\Regfile|ReadData1[8]~510_combout  & ((\Regfile|ReadData1[8]~505_combout ))))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[8]~510_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[8]~512_combout ),
	.datac(\Regfile|ReadData1[8]~505_combout ),
	.datad(\Regfile|ReadData1[8]~510_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~513_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~513 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[8]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~687 (
// Equation(s):
// \Regfile|ReadData1[8]~687_combout  = (\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[8]~513_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[8]~523_combout ))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[8]~523_combout ),
	.datad(\Regfile|ReadData1[8]~513_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~687_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~687 .lut_mask = 16'hFC30;
defparam \Regfile|ReadData1[8]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
fiftyfivenm_lcell_comb \ula|ShiftRight0~17 (
// Equation(s):
// \ula|ShiftRight0~17_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[10]~686_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[8]~687_combout )))

	.dataa(gnd),
	.datab(\Regfile|ReadData1[10]~686_combout ),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\Regfile|ReadData1[8]~687_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~17 .lut_mask = 16'hCFC0;
defparam \ula|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
fiftyfivenm_lcell_comb \ula|ShiftRight1~40 (
// Equation(s):
// \ula|ShiftRight1~40_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight0~17_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight1~24_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftRight1~24_combout ),
	.datad(\ula|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~40_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~40 .lut_mask = 16'h5410;
defparam \ula|ShiftRight1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
fiftyfivenm_lcell_comb \ula|Mux24~0 (
// Equation(s):
// \ula|Mux24~0_combout  = (\ula|Mux27~17_combout  & ((\ula|Mux27~4_combout ) # ((\ula|ShiftRight0~77_combout )))) # (!\ula|Mux27~17_combout  & (!\ula|Mux27~4_combout  & ((\ula|ShiftRight1~40_combout ))))

	.dataa(\ula|Mux27~17_combout ),
	.datab(\ula|Mux27~4_combout ),
	.datac(\ula|ShiftRight0~77_combout ),
	.datad(\ula|ShiftRight1~40_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~0 .lut_mask = 16'hB9A8;
defparam \ula|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
fiftyfivenm_lcell_comb \ula|Mux24~1 (
// Equation(s):
// \ula|Mux24~1_combout  = (\ula|Mux27~4_combout  & ((\ula|Mux24~0_combout  & ((\ula|ShiftRight0~78_combout ))) # (!\ula|Mux24~0_combout  & (\ula|ShiftRight1~56_combout )))) # (!\ula|Mux27~4_combout  & (((\ula|Mux24~0_combout ))))

	.dataa(\ula|ShiftRight1~56_combout ),
	.datab(\ula|Mux27~4_combout ),
	.datac(\ula|ShiftRight0~78_combout ),
	.datad(\ula|Mux24~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~1 .lut_mask = 16'hF388;
defparam \ula|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
fiftyfivenm_lcell_comb \ula|Mux24~5 (
// Equation(s):
// \ula|Mux24~5_combout  = (\ula|Mux24~4_combout  & (((\ula|Mux24~1_combout )) # (!\ula|Mux27~7_combout ))) # (!\ula|Mux24~4_combout  & (\ula|Mux27~7_combout  & (\ula|ShiftRight1~55_combout )))

	.dataa(\ula|Mux24~4_combout ),
	.datab(\ula|Mux27~7_combout ),
	.datac(\ula|ShiftRight1~55_combout ),
	.datad(\ula|Mux24~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~5 .lut_mask = 16'hEA62;
defparam \ula|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
fiftyfivenm_lcell_comb \ula|Mux24~6 (
// Equation(s):
// \ula|Mux24~6_combout  = (\ula|Mux28~18_combout  & (\ula|Mux26~0_combout  & ((\ula|Mux24~5_combout )))) # (!\ula|Mux28~18_combout  & ((\ula|Add1~14_combout ) # ((\ula|Mux26~0_combout  & \ula|Mux24~5_combout ))))

	.dataa(\ula|Mux28~18_combout ),
	.datab(\ula|Mux26~0_combout ),
	.datac(\ula|Add1~14_combout ),
	.datad(\ula|Mux24~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~6 .lut_mask = 16'hDC50;
defparam \ula|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
fiftyfivenm_lcell_comb \ula|Mux24~7 (
// Equation(s):
// \ula|Mux24~7_combout  = (\ula|Mux24~6_combout ) # ((!\mux_in_2_ALU|saida[7]~25_combout  & (\ula|Mux27~15_combout  & !\Regfile|ReadData1[7]~545_combout )))

	.dataa(\mux_in_2_ALU|saida[7]~25_combout ),
	.datab(\ula|Mux27~15_combout ),
	.datac(\Regfile|ReadData1[7]~545_combout ),
	.datad(\ula|Mux24~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~7 .lut_mask = 16'hFF04;
defparam \ula|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[7]~25 (
// Equation(s):
// \mux_valor_write_data|saida[7]~25_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [7])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux24~7_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\D_mem|ReadData [7]),
	.datac(gnd),
	.datad(\ula|Mux24~7_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[7]~25 .lut_mask = 16'hDD88;
defparam \mux_valor_write_data|saida[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
fiftyfivenm_lcell_comb \Regfile|regs[15][7]~feeder (
// Equation(s):
// \Regfile|regs[15][7]~feeder_combout  = \mux_valor_write_data|saida[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[7]~25_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[15][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[15][7]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[15][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \Regfile|regs[15][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[15][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][7] .is_wysiwyg = "true";
defparam \Regfile|regs[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~542 (
// Equation(s):
// \Regfile|ReadData1[7]~542_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[13][7]~q ) # ((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[12][7]~q  & !\Imem|memoria_ROM~15_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[13][7]~q ),
	.datac(\Regfile|regs[12][7]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~542_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~542 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[7]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~543 (
// Equation(s):
// \Regfile|ReadData1[7]~543_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[7]~542_combout  & (\Regfile|regs[15][7]~q )) # (!\Regfile|ReadData1[7]~542_combout  & ((\Regfile|regs[14][7]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[7]~542_combout ))))

	.dataa(\Regfile|regs[15][7]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[14][7]~q ),
	.datad(\Regfile|ReadData1[7]~542_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~543_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~543 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[7]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~535 (
// Equation(s):
// \Regfile|ReadData1[7]~535_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][7]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[4][7]~q ))))

	.dataa(\Regfile|regs[4][7]~q ),
	.datab(\Regfile|regs[5][7]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~535_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~535 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData1[7]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~536 (
// Equation(s):
// \Regfile|ReadData1[7]~536_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[7]~535_combout  & ((\Regfile|regs[7][7]~q ))) # (!\Regfile|ReadData1[7]~535_combout  & (\Regfile|regs[6][7]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[7]~535_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[6][7]~q ),
	.datac(\Regfile|regs[7][7]~q ),
	.datad(\Regfile|ReadData1[7]~535_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~536_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~536 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[7]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~537 (
// Equation(s):
// \Regfile|ReadData1[7]~537_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[10][7]~q ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[8][7]~q  & ((!\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[8][7]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[10][7]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~537_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~537 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData1[7]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~538 (
// Equation(s):
// \Regfile|ReadData1[7]~538_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[7]~537_combout  & ((\Regfile|regs[11][7]~q ))) # (!\Regfile|ReadData1[7]~537_combout  & (\Regfile|regs[9][7]~q )))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[7]~537_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[9][7]~q ),
	.datac(\Regfile|regs[11][7]~q ),
	.datad(\Regfile|ReadData1[7]~537_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~538_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~538 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[7]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~539 (
// Equation(s):
// \Regfile|ReadData1[7]~539_combout  = (\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][7]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][7]~q ))))

	.dataa(\Regfile|regs[1][7]~q ),
	.datab(\Regfile|regs[3][7]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~539_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~539 .lut_mask = 16'hCA00;
defparam \Regfile|ReadData1[7]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~540 (
// Equation(s):
// \Regfile|ReadData1[7]~540_combout  = (\Regfile|ReadData1[7]~539_combout ) # ((\Imem|memoria_ROM~15_combout  & (\Regfile|regs[2][7]~q  & !\Imem|memoria_ROM~13_combout )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[2][7]~q ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Regfile|ReadData1[7]~539_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~540_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~540 .lut_mask = 16'hFF08;
defparam \Regfile|ReadData1[7]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~541 (
// Equation(s):
// \Regfile|ReadData1[7]~541_combout  = (\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout ) # ((\Regfile|ReadData1[7]~538_combout )))) # (!\Imem|memoria_ROM~9_combout  & (!\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[7]~540_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|ReadData1[7]~538_combout ),
	.datad(\Regfile|ReadData1[7]~540_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~541_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~541 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData1[7]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~544 (
// Equation(s):
// \Regfile|ReadData1[7]~544_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[7]~541_combout  & (\Regfile|ReadData1[7]~543_combout )) # (!\Regfile|ReadData1[7]~541_combout  & ((\Regfile|ReadData1[7]~536_combout ))))) # 
// (!\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[7]~541_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|ReadData1[7]~543_combout ),
	.datac(\Regfile|ReadData1[7]~536_combout ),
	.datad(\Regfile|ReadData1[7]~541_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~544_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~544 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[7]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[7]~545 (
// Equation(s):
// \Regfile|ReadData1[7]~545_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[7]~534_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[7]~544_combout ))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[7]~544_combout ),
	.datad(\Regfile|ReadData1[7]~534_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[7]~545_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[7]~545 .lut_mask = 16'h3210;
defparam \Regfile|ReadData1[7]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
fiftyfivenm_lcell_comb \ula|Mux23~6 (
// Equation(s):
// \ula|Mux23~6_combout  = (\ULA_ctrl|Mux2~7_combout  & (((!\ULA_ctrl|Mux3~10_combout )))) # (!\ULA_ctrl|Mux2~7_combout  & ((\Regfile|ReadData1[8]~524_combout  & ((\ULA_ctrl|Mux3~10_combout ) # (\mux_in_2_ALU|saida[8]~24_combout ))) # 
// (!\Regfile|ReadData1[8]~524_combout  & (\ULA_ctrl|Mux3~10_combout  & \mux_in_2_ALU|saida[8]~24_combout ))))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\Regfile|ReadData1[8]~524_combout ),
	.datac(\ULA_ctrl|Mux3~10_combout ),
	.datad(\mux_in_2_ALU|saida[8]~24_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~6 .lut_mask = 16'h5E4A;
defparam \ula|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
fiftyfivenm_lcell_comb \ula|Mux23~7 (
// Equation(s):
// \ula|Mux23~7_combout  = (\ula|Mux23~6_combout  & ((\ula|Add0~16_combout ) # ((!\ula|Mux28~5_combout )))) # (!\ula|Mux23~6_combout  & (((\ula|ShiftLeft0~42_combout  & \ula|Mux28~5_combout ))))

	.dataa(\ula|Add0~16_combout ),
	.datab(\ula|Mux23~6_combout ),
	.datac(\ula|ShiftLeft0~42_combout ),
	.datad(\ula|Mux28~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~7 .lut_mask = 16'hB8CC;
defparam \ula|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
fiftyfivenm_lcell_comb \ula|ShiftRight0~27 (
// Equation(s):
// \ula|ShiftRight0~27_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[23]~696_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[21]~697_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[23]~696_combout ),
	.datad(\Regfile|ReadData1[21]~697_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~27 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
fiftyfivenm_lcell_comb \ula|ShiftRight0~29 (
// Equation(s):
// \ula|ShiftRight0~29_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight0~27_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight0~28_combout ))

	.dataa(\ula|ShiftRight0~28_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\ula|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~29 .lut_mask = 16'hFA0A;
defparam \ula|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
fiftyfivenm_lcell_comb \ula|ShiftRight0~30 (
// Equation(s):
// \ula|ShiftRight0~30_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[19]~700_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[17]~701_combout ))

	.dataa(\Regfile|ReadData1[17]~701_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData1[19]~700_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~30 .lut_mask = 16'hEE22;
defparam \ula|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
fiftyfivenm_lcell_comb \ula|ShiftRight0~32 (
// Equation(s):
// \ula|ShiftRight0~32_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight0~30_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight0~31_combout ))

	.dataa(gnd),
	.datab(\ula|ShiftRight0~31_combout ),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\ula|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~32 .lut_mask = 16'hFC0C;
defparam \ula|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
fiftyfivenm_lcell_comb \ula|ShiftRight0~79 (
// Equation(s):
// \ula|ShiftRight0~79_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight0~29_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight0~32_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight0~29_combout ),
	.datad(\ula|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~79 .lut_mask = 16'h3120;
defparam \ula|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
fiftyfivenm_lcell_comb \ula|Mux23~2 (
// Equation(s):
// \ula|Mux23~2_combout  = (\mux_in_2_ALU|saida[4]~28_combout  & (\ULA_ctrl|Mux3~10_combout )) # (!\mux_in_2_ALU|saida[4]~28_combout  & ((\mux_in_2_ALU|saida[3]~29_combout )))

	.dataa(\ULA_ctrl|Mux3~10_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[3]~29_combout ),
	.datad(\mux_in_2_ALU|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~2 .lut_mask = 16'hAAF0;
defparam \ula|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
fiftyfivenm_lcell_comb \ula|ShiftRight0~13 (
// Equation(s):
// \ula|ShiftRight0~13_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[15]~680_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[13]~681_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[15]~680_combout ),
	.datad(\Regfile|ReadData1[13]~681_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~13 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
fiftyfivenm_lcell_comb \ula|ShiftRight0~15 (
// Equation(s):
// \ula|ShiftRight0~15_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight0~13_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight0~14_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftRight0~14_combout ),
	.datad(\ula|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~15 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
fiftyfivenm_lcell_comb \ula|ShiftRight0~16 (
// Equation(s):
// \ula|ShiftRight0~16_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[11]~684_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[9]~685_combout ))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[9]~685_combout ),
	.datad(\Regfile|ReadData1[11]~684_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~16 .lut_mask = 16'hFA50;
defparam \ula|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
fiftyfivenm_lcell_comb \ula|ShiftRight0~18 (
// Equation(s):
// \ula|ShiftRight0~18_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight0~16_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight0~17_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftRight0~17_combout ),
	.datad(\ula|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~18 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
fiftyfivenm_lcell_comb \ula|ShiftRight0~81 (
// Equation(s):
// \ula|ShiftRight0~81_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight0~15_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight0~18_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight0~15_combout ),
	.datad(\ula|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~81 .lut_mask = 16'h3120;
defparam \ula|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
fiftyfivenm_lcell_comb \ula|Mux23~3 (
// Equation(s):
// \ula|Mux23~3_combout  = (\mux_in_2_ALU|saida[4]~28_combout  & ((\ula|Mux23~2_combout ) # ((\ula|ShiftRight0~80_combout )))) # (!\mux_in_2_ALU|saida[4]~28_combout  & (!\ula|Mux23~2_combout  & (\ula|ShiftRight0~81_combout )))

	.dataa(\mux_in_2_ALU|saida[4]~28_combout ),
	.datab(\ula|Mux23~2_combout ),
	.datac(\ula|ShiftRight0~81_combout ),
	.datad(\ula|ShiftRight0~80_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~3 .lut_mask = 16'hBA98;
defparam \ula|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
fiftyfivenm_lcell_comb \ula|Mux23~4 (
// Equation(s):
// \ula|Mux23~4_combout  = (\ula|Mux23~2_combout  & ((\ula|Mux23~3_combout  & ((\ula|ShiftRight1~57_combout ))) # (!\ula|Mux23~3_combout  & (\ula|ShiftRight0~79_combout )))) # (!\ula|Mux23~2_combout  & (((\ula|Mux23~3_combout ))))

	.dataa(\ula|ShiftRight0~79_combout ),
	.datab(\ula|Mux23~2_combout ),
	.datac(\ula|Mux23~3_combout ),
	.datad(\ula|ShiftRight1~57_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~4 .lut_mask = 16'hF838;
defparam \ula|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
fiftyfivenm_lcell_comb \ula|Mux23~5 (
// Equation(s):
// \ula|Mux23~5_combout  = (!\ULA_ctrl|Mux2~7_combout  & \ula|Mux23~4_combout )

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ula|Mux23~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~5 .lut_mask = 16'h5500;
defparam \ula|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
fiftyfivenm_lcell_comb \ula|Mux23~8 (
// Equation(s):
// \ula|Mux23~8_combout  = (\ULA_ctrl|Mux0~9_combout  & (!\ULA_ctrl|Mux1~11_combout )) # (!\ULA_ctrl|Mux0~9_combout  & ((\ULA_ctrl|Mux1~11_combout  & ((\ula|Mux23~5_combout ))) # (!\ULA_ctrl|Mux1~11_combout  & (\ula|Mux23~7_combout ))))

	.dataa(\ULA_ctrl|Mux0~9_combout ),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(\ula|Mux23~7_combout ),
	.datad(\ula|Mux23~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~8 .lut_mask = 16'h7632;
defparam \ula|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
fiftyfivenm_lcell_comb \ula|Mux23~9 (
// Equation(s):
// \ula|Mux23~9_combout  = (\ula|Mux23~1_combout  & ((\ula|Mux23~8_combout  & ((\ula|Mux23~0_combout ))) # (!\ula|Mux23~8_combout  & (!\ula|result~7_combout )))) # (!\ula|Mux23~1_combout  & (((\ula|Mux23~8_combout ))))

	.dataa(\ula|result~7_combout ),
	.datab(\ula|Mux23~0_combout ),
	.datac(\ula|Mux23~1_combout ),
	.datad(\ula|Mux23~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~9 .lut_mask = 16'hCF50;
defparam \ula|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
fiftyfivenm_lcell_comb \ula|Add1~16 (
// Equation(s):
// \ula|Add1~16_combout  = ((\Regfile|ReadData1[8]~524_combout  $ (\mux_in_2_ALU|saida[8]~24_combout  $ (\ula|Add1~15 )))) # (GND)
// \ula|Add1~17  = CARRY((\Regfile|ReadData1[8]~524_combout  & ((!\ula|Add1~15 ) # (!\mux_in_2_ALU|saida[8]~24_combout ))) # (!\Regfile|ReadData1[8]~524_combout  & (!\mux_in_2_ALU|saida[8]~24_combout  & !\ula|Add1~15 )))

	.dataa(\Regfile|ReadData1[8]~524_combout ),
	.datab(\mux_in_2_ALU|saida[8]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~15 ),
	.combout(\ula|Add1~16_combout ),
	.cout(\ula|Add1~17 ));
// synopsys translate_off
defparam \ula|Add1~16 .lut_mask = 16'h962B;
defparam \ula|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
fiftyfivenm_lcell_comb \ula|Mux23~10 (
// Equation(s):
// \ula|Mux23~10_combout  = (\ula|Mux28~18_combout  & (\ula|Mux23~9_combout )) # (!\ula|Mux28~18_combout  & ((\ula|Add1~16_combout )))

	.dataa(\ula|Mux28~18_combout ),
	.datab(gnd),
	.datac(\ula|Mux23~9_combout ),
	.datad(\ula|Add1~16_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~10 .lut_mask = 16'hF5A0;
defparam \ula|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[8]~24 (
// Equation(s):
// \mux_valor_write_data|saida[8]~24_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [8])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux23~10_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\D_mem|ReadData [8]),
	.datac(gnd),
	.datad(\ula|Mux23~10_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[8]~24 .lut_mask = 16'hDD88;
defparam \mux_valor_write_data|saida[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N17
dffeas \Regfile|regs[14][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][8] .is_wysiwyg = "true";
defparam \Regfile|regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~521 (
// Equation(s):
// \Regfile|ReadData1[8]~521_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[13][8]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[12][8]~q ))))

	.dataa(\Regfile|regs[12][8]~q ),
	.datab(\Regfile|regs[13][8]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~521_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~521 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData1[8]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~522 (
// Equation(s):
// \Regfile|ReadData1[8]~522_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[8]~521_combout  & ((\Regfile|regs[15][8]~q ))) # (!\Regfile|ReadData1[8]~521_combout  & (\Regfile|regs[14][8]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[8]~521_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[14][8]~q ),
	.datac(\Regfile|regs[15][8]~q ),
	.datad(\Regfile|ReadData1[8]~521_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~522_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~522 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[8]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~514 (
// Equation(s):
// \Regfile|ReadData1[8]~514_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[10][8]~q ) # ((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[8][8]~q  & !\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[10][8]~q ),
	.datab(\Regfile|regs[8][8]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~514_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~514 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData1[8]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~515 (
// Equation(s):
// \Regfile|ReadData1[8]~515_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[8]~514_combout  & (\Regfile|regs[11][8]~q )) # (!\Regfile|ReadData1[8]~514_combout  & ((\Regfile|regs[9][8]~q ))))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[8]~514_combout ))))

	.dataa(\Regfile|regs[11][8]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[9][8]~q ),
	.datad(\Regfile|ReadData1[8]~514_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~515_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~515 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[8]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~518 (
// Equation(s):
// \Regfile|ReadData1[8]~518_combout  = (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[3][8]~q )) # (!\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[1][8]~q )))

	.dataa(gnd),
	.datab(\Regfile|regs[3][8]~q ),
	.datac(\Regfile|regs[1][8]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~518_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~518 .lut_mask = 16'hCCF0;
defparam \Regfile|ReadData1[8]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~519 (
// Equation(s):
// \Regfile|ReadData1[8]~519_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[8]~518_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[2][8]~q )))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[2][8]~q ),
	.datad(\Regfile|ReadData1[8]~518_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~519_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~519 .lut_mask = 16'hEA40;
defparam \Regfile|ReadData1[8]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~516 (
// Equation(s):
// \Regfile|ReadData1[8]~516_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][8]~q ) # ((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[4][8]~q  & !\Imem|memoria_ROM~15_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[5][8]~q ),
	.datac(\Regfile|regs[4][8]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~516_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~516 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[8]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~517 (
// Equation(s):
// \Regfile|ReadData1[8]~517_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[8]~516_combout  & ((\Regfile|regs[7][8]~q ))) # (!\Regfile|ReadData1[8]~516_combout  & (\Regfile|regs[6][8]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[8]~516_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[6][8]~q ),
	.datac(\Regfile|regs[7][8]~q ),
	.datad(\Regfile|ReadData1[8]~516_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~517_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~517 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[8]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~520 (
// Equation(s):
// \Regfile|ReadData1[8]~520_combout  = (\Imem|memoria_ROM~9_combout  & (\Imem|memoria_ROM~4_combout )) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[8]~517_combout ))) # (!\Imem|memoria_ROM~4_combout  & 
// (\Regfile|ReadData1[8]~519_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|ReadData1[8]~519_combout ),
	.datad(\Regfile|ReadData1[8]~517_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~520_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~520 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[8]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~523 (
// Equation(s):
// \Regfile|ReadData1[8]~523_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[8]~520_combout  & (\Regfile|ReadData1[8]~522_combout )) # (!\Regfile|ReadData1[8]~520_combout  & ((\Regfile|ReadData1[8]~515_combout ))))) # 
// (!\Imem|memoria_ROM~9_combout  & (((\Regfile|ReadData1[8]~520_combout ))))

	.dataa(\Regfile|ReadData1[8]~522_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[8]~515_combout ),
	.datad(\Regfile|ReadData1[8]~520_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~523_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~523 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[8]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[8]~524 (
// Equation(s):
// \Regfile|ReadData1[8]~524_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[8]~513_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[8]~523_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[8]~523_combout ),
	.datad(\Regfile|ReadData1[8]~513_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[8]~524_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[8]~524 .lut_mask = 16'h5410;
defparam \Regfile|ReadData1[8]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
fiftyfivenm_lcell_comb \ula|Add1~18 (
// Equation(s):
// \ula|Add1~18_combout  = (\Regfile|ReadData1[9]~503_combout  & ((\mux_in_2_ALU|saida[9]~23_combout  & (!\ula|Add1~17 )) # (!\mux_in_2_ALU|saida[9]~23_combout  & (\ula|Add1~17  & VCC)))) # (!\Regfile|ReadData1[9]~503_combout  & 
// ((\mux_in_2_ALU|saida[9]~23_combout  & ((\ula|Add1~17 ) # (GND))) # (!\mux_in_2_ALU|saida[9]~23_combout  & (!\ula|Add1~17 ))))
// \ula|Add1~19  = CARRY((\Regfile|ReadData1[9]~503_combout  & (\mux_in_2_ALU|saida[9]~23_combout  & !\ula|Add1~17 )) # (!\Regfile|ReadData1[9]~503_combout  & ((\mux_in_2_ALU|saida[9]~23_combout ) # (!\ula|Add1~17 ))))

	.dataa(\Regfile|ReadData1[9]~503_combout ),
	.datab(\mux_in_2_ALU|saida[9]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~17 ),
	.combout(\ula|Add1~18_combout ),
	.cout(\ula|Add1~19 ));
// synopsys translate_off
defparam \ula|Add1~18 .lut_mask = 16'h694D;
defparam \ula|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
fiftyfivenm_lcell_comb \ula|result~8 (
// Equation(s):
// \ula|result~8_combout  = (\Regfile|ReadData1[9]~503_combout ) # ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~122_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[9]~504_combout ))))

	.dataa(\Imem|memoria_ROM~122_combout ),
	.datab(\Regfile|ReadData1[9]~503_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[9]~504_combout ),
	.cin(gnd),
	.combout(\ula|result~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~8 .lut_mask = 16'hEFEC;
defparam \ula|result~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
fiftyfivenm_lcell_comb \ula|Mux22~0 (
// Equation(s):
// \ula|Mux22~0_combout  = (\ula|Mux28~19_combout  & (\Regfile|ReadData1[9]~503_combout  $ (\mux_in_2_ALU|saida[9]~23_combout )))

	.dataa(\ula|Mux28~19_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[9]~503_combout ),
	.datad(\mux_in_2_ALU|saida[9]~23_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~0 .lut_mask = 16'h0AA0;
defparam \ula|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
fiftyfivenm_lcell_comb \ula|ShiftRight1~2 (
// Equation(s):
// \ula|ShiftRight1~2_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[24]~691_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[22]~698_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[24]~691_combout ),
	.datad(\Regfile|ReadData1[22]~698_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~2 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
fiftyfivenm_lcell_comb \ula|ShiftRight0~35 (
// Equation(s):
// \ula|ShiftRight0~35_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight1~2_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight0~27_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftRight1~2_combout ),
	.datad(\ula|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~35 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
fiftyfivenm_lcell_comb \ula|ShiftRight1~3 (
// Equation(s):
// \ula|ShiftRight1~3_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[20]~699_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[18]~702_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[20]~699_combout ),
	.datad(\Regfile|ReadData1[18]~702_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~3 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N10
fiftyfivenm_lcell_comb \ula|ShiftRight0~36 (
// Equation(s):
// \ula|ShiftRight0~36_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight1~3_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight0~30_combout ))

	.dataa(gnd),
	.datab(\ula|ShiftRight0~30_combout ),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\ula|ShiftRight1~3_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~36 .lut_mask = 16'hFC0C;
defparam \ula|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
fiftyfivenm_lcell_comb \ula|ShiftRight0~50 (
// Equation(s):
// \ula|ShiftRight0~50_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight0~35_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight0~36_combout )))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftRight0~35_combout ),
	.datad(\ula|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~50 .lut_mask = 16'h5140;
defparam \ula|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N16
fiftyfivenm_lcell_comb \ula|ShiftRight1~10 (
// Equation(s):
// \ula|ShiftRight1~10_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[16]~703_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[14]~682_combout )))

	.dataa(gnd),
	.datab(\Regfile|ReadData1[16]~703_combout ),
	.datac(\Regfile|ReadData1[14]~682_combout ),
	.datad(\mux_in_2_ALU|saida[1]~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~10 .lut_mask = 16'hCCF0;
defparam \ula|ShiftRight1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
fiftyfivenm_lcell_comb \ula|ShiftRight0~38 (
// Equation(s):
// \ula|ShiftRight0~38_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight1~10_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight0~13_combout ))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight0~13_combout ),
	.datad(\ula|ShiftRight1~10_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~38 .lut_mask = 16'hFA50;
defparam \ula|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
fiftyfivenm_lcell_comb \ula|ShiftRight1~12 (
// Equation(s):
// \ula|ShiftRight1~12_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[12]~683_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[10]~686_combout )))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(\Regfile|ReadData1[12]~683_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData1[10]~686_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~12 .lut_mask = 16'hDD88;
defparam \ula|ShiftRight1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
fiftyfivenm_lcell_comb \ula|ShiftRight0~43 (
// Equation(s):
// \ula|ShiftRight0~43_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight1~12_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight0~16_combout )))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~12_combout ),
	.datad(\ula|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~43 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
fiftyfivenm_lcell_comb \ula|ShiftRight0~83 (
// Equation(s):
// \ula|ShiftRight0~83_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight0~38_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight0~43_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight0~38_combout ),
	.datad(\ula|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~83 .lut_mask = 16'h3120;
defparam \ula|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
fiftyfivenm_lcell_comb \ula|Mux22~1 (
// Equation(s):
// \ula|Mux22~1_combout  = (\mux_in_2_ALU|saida[4]~28_combout  & ((\ula|Mux23~2_combout ) # ((\ula|ShiftRight0~82_combout )))) # (!\mux_in_2_ALU|saida[4]~28_combout  & (!\ula|Mux23~2_combout  & ((\ula|ShiftRight0~83_combout ))))

	.dataa(\mux_in_2_ALU|saida[4]~28_combout ),
	.datab(\ula|Mux23~2_combout ),
	.datac(\ula|ShiftRight0~82_combout ),
	.datad(\ula|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~1 .lut_mask = 16'hB9A8;
defparam \ula|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
fiftyfivenm_lcell_comb \ula|Mux22~2 (
// Equation(s):
// \ula|Mux22~2_combout  = (\ula|Mux23~2_combout  & ((\ula|Mux22~1_combout  & ((\ula|ShiftRight1~58_combout ))) # (!\ula|Mux22~1_combout  & (\ula|ShiftRight0~50_combout )))) # (!\ula|Mux23~2_combout  & (((\ula|Mux22~1_combout ))))

	.dataa(\ula|ShiftRight0~50_combout ),
	.datab(\ula|Mux23~2_combout ),
	.datac(\ula|Mux22~1_combout ),
	.datad(\ula|ShiftRight1~58_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~2 .lut_mask = 16'hF838;
defparam \ula|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
fiftyfivenm_lcell_comb \ula|Mux22~3 (
// Equation(s):
// \ula|Mux22~3_combout  = (!\ULA_ctrl|Mux2~7_combout  & \ula|Mux22~2_combout )

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ula|Mux22~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~3 .lut_mask = 16'h5500;
defparam \ula|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
fiftyfivenm_lcell_comb \ula|Mux22~4 (
// Equation(s):
// \ula|Mux22~4_combout  = (\ULA_ctrl|Mux3~10_combout  & (!\ULA_ctrl|Mux2~7_combout  & ((\Regfile|ReadData1[9]~503_combout ) # (\mux_in_2_ALU|saida[9]~23_combout )))) # (!\ULA_ctrl|Mux3~10_combout  & ((\ULA_ctrl|Mux2~7_combout ) # 
// ((\Regfile|ReadData1[9]~503_combout  & \mux_in_2_ALU|saida[9]~23_combout ))))

	.dataa(\ULA_ctrl|Mux3~10_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\Regfile|ReadData1[9]~503_combout ),
	.datad(\mux_in_2_ALU|saida[9]~23_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~4 .lut_mask = 16'h7664;
defparam \ula|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
fiftyfivenm_lcell_comb \ula|Mux22~5 (
// Equation(s):
// \ula|Mux22~5_combout  = (\ula|Mux28~5_combout  & ((\ula|Mux22~4_combout  & (\ula|Add0~18_combout )) # (!\ula|Mux22~4_combout  & ((\ula|ShiftLeft0~46_combout ))))) # (!\ula|Mux28~5_combout  & (((\ula|Mux22~4_combout ))))

	.dataa(\ula|Mux28~5_combout ),
	.datab(\ula|Add0~18_combout ),
	.datac(\ula|Mux22~4_combout ),
	.datad(\ula|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~5 .lut_mask = 16'hDAD0;
defparam \ula|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
fiftyfivenm_lcell_comb \ula|Mux22~6 (
// Equation(s):
// \ula|Mux22~6_combout  = (\ULA_ctrl|Mux1~11_combout  & (\ula|Mux22~3_combout  & ((!\ULA_ctrl|Mux0~9_combout )))) # (!\ULA_ctrl|Mux1~11_combout  & (((\ula|Mux22~5_combout ) # (\ULA_ctrl|Mux0~9_combout ))))

	.dataa(\ula|Mux22~3_combout ),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(\ula|Mux22~5_combout ),
	.datad(\ULA_ctrl|Mux0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~6 .lut_mask = 16'h33B8;
defparam \ula|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
fiftyfivenm_lcell_comb \ula|Mux22~7 (
// Equation(s):
// \ula|Mux22~7_combout  = (\ula|Mux23~1_combout  & ((\ula|Mux22~6_combout  & ((\ula|Mux22~0_combout ))) # (!\ula|Mux22~6_combout  & (!\ula|result~8_combout )))) # (!\ula|Mux23~1_combout  & (((\ula|Mux22~6_combout ))))

	.dataa(\ula|Mux23~1_combout ),
	.datab(\ula|result~8_combout ),
	.datac(\ula|Mux22~0_combout ),
	.datad(\ula|Mux22~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~7 .lut_mask = 16'hF522;
defparam \ula|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
fiftyfivenm_lcell_comb \ula|Mux22~8 (
// Equation(s):
// \ula|Mux22~8_combout  = (\ula|Mux28~18_combout  & ((\ula|Mux22~7_combout ))) # (!\ula|Mux28~18_combout  & (\ula|Add1~18_combout ))

	.dataa(\ula|Mux28~18_combout ),
	.datab(gnd),
	.datac(\ula|Add1~18_combout ),
	.datad(\ula|Mux22~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~8 .lut_mask = 16'hFA50;
defparam \ula|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N14
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[9]~23 (
// Equation(s):
// \mux_valor_write_data|saida[9]~23_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [9])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux22~8_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\D_mem|ReadData [9]),
	.datad(\ula|Mux22~8_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[9]~23 .lut_mask = 16'hF5A0;
defparam \mux_valor_write_data|saida[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \Regfile|regs[21][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][9] .is_wysiwyg = "true";
defparam \Regfile|regs[21][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~483 (
// Equation(s):
// \Regfile|ReadData1[9]~483_combout  = (\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout ) # ((\Regfile|regs[25][9]~q )))) # (!\Imem|memoria_ROM~9_combout  & (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[17][9]~q )))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[17][9]~q ),
	.datad(\Regfile|regs[25][9]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~483_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~483 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[9]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~484 (
// Equation(s):
// \Regfile|ReadData1[9]~484_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[9]~483_combout  & ((\Regfile|regs[29][9]~q ))) # (!\Regfile|ReadData1[9]~483_combout  & (\Regfile|regs[21][9]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[9]~483_combout ))))

	.dataa(\Regfile|regs[21][9]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[29][9]~q ),
	.datad(\Regfile|ReadData1[9]~483_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~484_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~484 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[9]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~490 (
// Equation(s):
// \Regfile|ReadData1[9]~490_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[27][9]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[19][9]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[19][9]~q ),
	.datad(\Regfile|regs[27][9]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~490_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~490 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[9]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~491 (
// Equation(s):
// \Regfile|ReadData1[9]~491_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[9]~490_combout  & (\Regfile|regs[31][9]~q )) # (!\Regfile|ReadData1[9]~490_combout  & ((\Regfile|regs[23][9]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (\Regfile|ReadData1[9]~490_combout ))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|ReadData1[9]~490_combout ),
	.datac(\Regfile|regs[31][9]~q ),
	.datad(\Regfile|regs[23][9]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~491_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~491 .lut_mask = 16'hE6C4;
defparam \Regfile|ReadData1[9]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~485 (
// Equation(s):
// \Regfile|ReadData1[9]~485_combout  = (\Imem|memoria_ROM~9_combout  & (((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[22][9]~q ))) # (!\Imem|memoria_ROM~4_combout  & 
// (\Regfile|regs[18][9]~q ))))

	.dataa(\Regfile|regs[18][9]~q ),
	.datab(\Regfile|regs[22][9]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~485_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~485 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData1[9]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~486 (
// Equation(s):
// \Regfile|ReadData1[9]~486_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[9]~485_combout  & ((\Regfile|regs[30][9]~q ))) # (!\Regfile|ReadData1[9]~485_combout  & (\Regfile|regs[26][9]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[9]~485_combout ))))

	.dataa(\Regfile|regs[26][9]~q ),
	.datab(\Regfile|regs[30][9]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|ReadData1[9]~485_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~486_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~486 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[9]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~487 (
// Equation(s):
// \Regfile|ReadData1[9]~487_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[20][9]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[16][9]~q  & !\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[20][9]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[16][9]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~487_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~487 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData1[9]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~488 (
// Equation(s):
// \Regfile|ReadData1[9]~488_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[9]~487_combout  & ((\Regfile|regs[28][9]~q ))) # (!\Regfile|ReadData1[9]~487_combout  & (\Regfile|regs[24][9]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[9]~487_combout ))))

	.dataa(\Regfile|regs[24][9]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[28][9]~q ),
	.datad(\Regfile|ReadData1[9]~487_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~488_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~488 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[9]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~489 (
// Equation(s):
// \Regfile|ReadData1[9]~489_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[9]~486_combout ) # ((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (((\Regfile|ReadData1[9]~488_combout  & !\Imem|memoria_ROM~13_combout 
// ))))

	.dataa(\Regfile|ReadData1[9]~486_combout ),
	.datab(\Regfile|ReadData1[9]~488_combout ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~489_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~489 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData1[9]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~492 (
// Equation(s):
// \Regfile|ReadData1[9]~492_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[9]~489_combout  & ((\Regfile|ReadData1[9]~491_combout ))) # (!\Regfile|ReadData1[9]~489_combout  & (\Regfile|ReadData1[9]~484_combout )))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[9]~489_combout ))))

	.dataa(\Regfile|ReadData1[9]~484_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[9]~491_combout ),
	.datad(\Regfile|ReadData1[9]~489_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~492_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~492 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[9]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[9]~503 (
// Equation(s):
// \Regfile|ReadData1[9]~503_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[9]~492_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[9]~502_combout )))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[9]~492_combout ),
	.datad(\Regfile|ReadData1[9]~502_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[9]~503_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[9]~503 .lut_mask = 16'h5140;
defparam \Regfile|ReadData1[9]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
fiftyfivenm_lcell_comb \ula|Add1~20 (
// Equation(s):
// \ula|Add1~20_combout  = ((\mux_in_2_ALU|saida[10]~22_combout  $ (\Regfile|ReadData1[10]~482_combout  $ (\ula|Add1~19 )))) # (GND)
// \ula|Add1~21  = CARRY((\mux_in_2_ALU|saida[10]~22_combout  & (\Regfile|ReadData1[10]~482_combout  & !\ula|Add1~19 )) # (!\mux_in_2_ALU|saida[10]~22_combout  & ((\Regfile|ReadData1[10]~482_combout ) # (!\ula|Add1~19 ))))

	.dataa(\mux_in_2_ALU|saida[10]~22_combout ),
	.datab(\Regfile|ReadData1[10]~482_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~19 ),
	.combout(\ula|Add1~20_combout ),
	.cout(\ula|Add1~21 ));
// synopsys translate_off
defparam \ula|Add1~20 .lut_mask = 16'h964D;
defparam \ula|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
fiftyfivenm_lcell_comb \ula|Mux21~0 (
// Equation(s):
// \ula|Mux21~0_combout  = (\ula|Mux28~19_combout  & (\Regfile|ReadData1[10]~482_combout  $ (\mux_in_2_ALU|saida[10]~22_combout )))

	.dataa(\ula|Mux28~19_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[10]~482_combout ),
	.datad(\mux_in_2_ALU|saida[10]~22_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~0 .lut_mask = 16'h0AA0;
defparam \ula|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
fiftyfivenm_lcell_comb \ula|result~9 (
// Equation(s):
// \ula|result~9_combout  = (\Regfile|ReadData1[10]~482_combout ) # ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~122_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[10]~483_combout ))))

	.dataa(\Regfile|ReadData1[10]~482_combout ),
	.datab(\Imem|memoria_ROM~122_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[10]~483_combout ),
	.cin(gnd),
	.combout(\ula|result~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~9 .lut_mask = 16'hEFEA;
defparam \ula|result~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
fiftyfivenm_lcell_comb \ula|Mux21~4 (
// Equation(s):
// \ula|Mux21~4_combout  = (\ULA_ctrl|Mux2~7_combout  & (((!\ULA_ctrl|Mux3~10_combout )))) # (!\ULA_ctrl|Mux2~7_combout  & ((\mux_in_2_ALU|saida[10]~22_combout  & ((\Regfile|ReadData1[10]~482_combout ) # (\ULA_ctrl|Mux3~10_combout ))) # 
// (!\mux_in_2_ALU|saida[10]~22_combout  & (\Regfile|ReadData1[10]~482_combout  & \ULA_ctrl|Mux3~10_combout ))))

	.dataa(\mux_in_2_ALU|saida[10]~22_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\Regfile|ReadData1[10]~482_combout ),
	.datad(\ULA_ctrl|Mux3~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~4 .lut_mask = 16'h32EC;
defparam \ula|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~47 (
// Equation(s):
// \ula|ShiftLeft0~47_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[8]~687_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[10]~686_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[10]~686_combout ),
	.datad(\Regfile|ReadData1[8]~687_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~47 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~43 (
// Equation(s):
// \ula|ShiftLeft0~43_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[7]~678_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[9]~685_combout )))

	.dataa(\Regfile|ReadData1[7]~678_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\Regfile|ReadData1[9]~685_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~43 .lut_mask = 16'hAFA0;
defparam \ula|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~48 (
// Equation(s):
// \ula|ShiftLeft0~48_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~43_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~47_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftLeft0~47_combout ),
	.datad(\ula|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~48 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
fiftyfivenm_lcell_comb \ula|ShiftLeft0~49 (
// Equation(s):
// \ula|ShiftLeft0~49_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~33_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~48_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftLeft0~48_combout ),
	.datad(\ula|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~49 .lut_mask = 16'h5410;
defparam \ula|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~16 (
// Equation(s):
// \ula|ShiftLeft0~16_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (((\mux_in_2_ALU|saida[0]~0_combout )))) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & ((\Regfile|ReadData1[1]~675_combout ))) # 
// (!\mux_in_2_ALU|saida[0]~0_combout  & (\Regfile|ReadData1[2]~672_combout ))))

	.dataa(\Regfile|ReadData1[2]~672_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\Regfile|ReadData1[1]~675_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~16 .lut_mask = 16'hF2C2;
defparam \ula|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~17 (
// Equation(s):
// \ula|ShiftLeft0~17_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[0]~20_combout  & ((!\ula|ShiftLeft0~16_combout )))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (((!\Regfile|Equal1~1_combout  & \ula|ShiftLeft0~16_combout ))))

	.dataa(\Regfile|ReadData1[0]~20_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\ula|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~17 .lut_mask = 16'h0388;
defparam \ula|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
fiftyfivenm_lcell_comb \ula|ShiftLeft0~50 (
// Equation(s):
// \ula|ShiftLeft0~50_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~17_combout )))) # (!\mux_in_2_ALU|saida[3]~29_combout  & (((\ula|ShiftLeft0~49_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftLeft0~49_combout ),
	.datad(\ula|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~50 .lut_mask = 16'h7250;
defparam \ula|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
fiftyfivenm_lcell_comb \ula|Mux21~5 (
// Equation(s):
// \ula|Mux21~5_combout  = (\ula|Mux28~5_combout  & ((\ula|Mux21~4_combout  & (\ula|Add0~20_combout )) # (!\ula|Mux21~4_combout  & ((\ula|ShiftLeft0~50_combout ))))) # (!\ula|Mux28~5_combout  & (((\ula|Mux21~4_combout ))))

	.dataa(\ula|Mux28~5_combout ),
	.datab(\ula|Add0~20_combout ),
	.datac(\ula|Mux21~4_combout ),
	.datad(\ula|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~5 .lut_mask = 16'hDAD0;
defparam \ula|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
fiftyfivenm_lcell_comb \ula|ShiftRight1~16 (
// Equation(s):
// \ula|ShiftRight1~16_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight1~15_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight1~3_combout )))

	.dataa(\ula|ShiftRight1~15_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\ula|ShiftRight1~3_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~16 .lut_mask = 16'hAFA0;
defparam \ula|ShiftRight1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
fiftyfivenm_lcell_comb \ula|ShiftRight0~54 (
// Equation(s):
// \ula|ShiftRight0~54_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight1~14_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight1~16_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\ula|ShiftRight1~16_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\ula|ShiftRight1~14_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~54 .lut_mask = 16'h0E04;
defparam \ula|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
fiftyfivenm_lcell_comb \ula|ShiftRight1~31 (
// Equation(s):
// \ula|ShiftRight1~31_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight1~30_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight1~12_combout ))

	.dataa(gnd),
	.datab(\ula|ShiftRight1~12_combout ),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\ula|ShiftRight1~30_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~31 .lut_mask = 16'hFC0C;
defparam \ula|ShiftRight1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N22
fiftyfivenm_lcell_comb \ula|ShiftRight1~29 (
// Equation(s):
// \ula|ShiftRight1~29_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight1~28_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight1~10_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftRight1~28_combout ),
	.datad(\ula|ShiftRight1~10_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~29_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~29 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
fiftyfivenm_lcell_comb \ula|ShiftRight0~56 (
// Equation(s):
// \ula|ShiftRight0~56_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight1~29_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight1~31_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight1~31_combout ),
	.datad(\ula|ShiftRight1~29_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~56 .lut_mask = 16'h3210;
defparam \ula|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
fiftyfivenm_lcell_comb \ula|Mux21~1 (
// Equation(s):
// \ula|Mux21~1_combout  = (\mux_in_2_ALU|saida[4]~28_combout  & ((\ula|Mux23~2_combout ) # ((\ula|ShiftRight0~89_combout )))) # (!\mux_in_2_ALU|saida[4]~28_combout  & (!\ula|Mux23~2_combout  & ((\ula|ShiftRight0~56_combout ))))

	.dataa(\mux_in_2_ALU|saida[4]~28_combout ),
	.datab(\ula|Mux23~2_combout ),
	.datac(\ula|ShiftRight0~89_combout ),
	.datad(\ula|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~1 .lut_mask = 16'hB9A8;
defparam \ula|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
fiftyfivenm_lcell_comb \ula|Mux21~2 (
// Equation(s):
// \ula|Mux21~2_combout  = (\ula|Mux23~2_combout  & ((\ula|Mux21~1_combout  & ((\ula|ShiftRight1~59_combout ))) # (!\ula|Mux21~1_combout  & (\ula|ShiftRight0~54_combout )))) # (!\ula|Mux23~2_combout  & (((\ula|Mux21~1_combout ))))

	.dataa(\ula|ShiftRight0~54_combout ),
	.datab(\ula|Mux23~2_combout ),
	.datac(\ula|ShiftRight1~59_combout ),
	.datad(\ula|Mux21~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~2 .lut_mask = 16'hF388;
defparam \ula|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
fiftyfivenm_lcell_comb \ula|Mux21~3 (
// Equation(s):
// \ula|Mux21~3_combout  = (!\ULA_ctrl|Mux2~7_combout  & \ula|Mux21~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ULA_ctrl|Mux2~7_combout ),
	.datad(\ula|Mux21~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~3 .lut_mask = 16'h0F00;
defparam \ula|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
fiftyfivenm_lcell_comb \ula|Mux21~6 (
// Equation(s):
// \ula|Mux21~6_combout  = (\ULA_ctrl|Mux1~11_combout  & (((!\ULA_ctrl|Mux0~9_combout  & \ula|Mux21~3_combout )))) # (!\ULA_ctrl|Mux1~11_combout  & ((\ula|Mux21~5_combout ) # ((\ULA_ctrl|Mux0~9_combout ))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ula|Mux21~5_combout ),
	.datac(\ULA_ctrl|Mux0~9_combout ),
	.datad(\ula|Mux21~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~6 .lut_mask = 16'h5E54;
defparam \ula|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
fiftyfivenm_lcell_comb \ula|Mux21~7 (
// Equation(s):
// \ula|Mux21~7_combout  = (\ula|Mux23~1_combout  & ((\ula|Mux21~6_combout  & (\ula|Mux21~0_combout )) # (!\ula|Mux21~6_combout  & ((!\ula|result~9_combout ))))) # (!\ula|Mux23~1_combout  & (((\ula|Mux21~6_combout ))))

	.dataa(\ula|Mux23~1_combout ),
	.datab(\ula|Mux21~0_combout ),
	.datac(\ula|result~9_combout ),
	.datad(\ula|Mux21~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~7 .lut_mask = 16'hDD0A;
defparam \ula|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
fiftyfivenm_lcell_comb \ula|Mux21~8 (
// Equation(s):
// \ula|Mux21~8_combout  = (\ula|Mux28~18_combout  & ((\ula|Mux21~7_combout ))) # (!\ula|Mux28~18_combout  & (\ula|Add1~20_combout ))

	.dataa(\ula|Mux28~18_combout ),
	.datab(\ula|Add1~20_combout ),
	.datac(gnd),
	.datad(\ula|Mux21~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~8 .lut_mask = 16'hEE44;
defparam \ula|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[10]~22 (
// Equation(s):
// \mux_valor_write_data|saida[10]~22_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [10])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux21~8_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\D_mem|ReadData [10]),
	.datac(gnd),
	.datad(\ula|Mux21~8_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[10]~22 .lut_mask = 16'hDD88;
defparam \mux_valor_write_data|saida[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N3
dffeas \Regfile|regs[29][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][10] .is_wysiwyg = "true";
defparam \Regfile|regs[29][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~473 (
// Equation(s):
// \Regfile|ReadData2[10]~473_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[21][10]~q ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|regs[17][10]~q ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[17][10]~q ),
	.datac(\Regfile|regs[21][10]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~473_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~473 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[10]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~474 (
// Equation(s):
// \Regfile|ReadData2[10]~474_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[10]~473_combout  & (\Regfile|regs[29][10]~q )) # (!\Regfile|ReadData2[10]~473_combout  & ((\Regfile|regs[25][10]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[10]~473_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[29][10]~q ),
	.datac(\Regfile|regs[25][10]~q ),
	.datad(\Regfile|ReadData2[10]~473_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~474_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~474 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[10]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~480 (
// Equation(s):
// \Regfile|ReadData2[10]~480_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[23][10]~q ) # (\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[19][10]~q  & ((!\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[19][10]~q ),
	.datab(\Regfile|regs[23][10]~q ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~480_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~480 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData2[10]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~481 (
// Equation(s):
// \Regfile|ReadData2[10]~481_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[10]~480_combout  & (\Regfile|regs[31][10]~q )) # (!\Regfile|ReadData2[10]~480_combout  & ((\Regfile|regs[27][10]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[10]~480_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[31][10]~q ),
	.datac(\Regfile|regs[27][10]~q ),
	.datad(\Regfile|ReadData2[10]~480_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~481_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~481 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[10]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~477 (
// Equation(s):
// \Regfile|ReadData2[10]~477_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[24][10]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[16][10]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[16][10]~q ),
	.datac(\Regfile|regs[24][10]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~477_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~477 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[10]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~478 (
// Equation(s):
// \Regfile|ReadData2[10]~478_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[10]~477_combout  & (\Regfile|regs[28][10]~q )) # (!\Regfile|ReadData2[10]~477_combout  & ((\Regfile|regs[20][10]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[10]~477_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[28][10]~q ),
	.datac(\Regfile|regs[20][10]~q ),
	.datad(\Regfile|ReadData2[10]~477_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~478_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~478 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[10]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~475 (
// Equation(s):
// \Regfile|ReadData2[10]~475_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[26][10]~q ) # ((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & (((\Regfile|regs[18][10]~q  & !\Imem|memoria_ROM~44_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[26][10]~q ),
	.datac(\Regfile|regs[18][10]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~475_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~475 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[10]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~476 (
// Equation(s):
// \Regfile|ReadData2[10]~476_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[10]~475_combout  & (\Regfile|regs[30][10]~q )) # (!\Regfile|ReadData2[10]~475_combout  & ((\Regfile|regs[22][10]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[10]~475_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[30][10]~q ),
	.datac(\Regfile|regs[22][10]~q ),
	.datad(\Regfile|ReadData2[10]~475_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~476_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~476 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[10]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~479 (
// Equation(s):
// \Regfile|ReadData2[10]~479_combout  = (\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout ) # ((\Regfile|ReadData2[10]~476_combout )))) # (!\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & (\Regfile|ReadData2[10]~478_combout 
// )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[10]~478_combout ),
	.datad(\Regfile|ReadData2[10]~476_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~479_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~479 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[10]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~482 (
// Equation(s):
// \Regfile|ReadData2[10]~482_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[10]~479_combout  & ((\Regfile|ReadData2[10]~481_combout ))) # (!\Regfile|ReadData2[10]~479_combout  & (\Regfile|ReadData2[10]~474_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[10]~479_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|ReadData2[10]~474_combout ),
	.datac(\Regfile|ReadData2[10]~481_combout ),
	.datad(\Regfile|ReadData2[10]~479_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~482_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~482 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[10]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~463 (
// Equation(s):
// \Regfile|ReadData2[10]~463_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[10][10]~q )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|regs[8][10]~q )))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[10][10]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|regs[8][10]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~463_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~463 .lut_mask = 16'hE5E0;
defparam \Regfile|ReadData2[10]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~464 (
// Equation(s):
// \Regfile|ReadData2[10]~464_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[10]~463_combout  & (\Regfile|regs[11][10]~q )) # (!\Regfile|ReadData2[10]~463_combout  & ((\Regfile|regs[9][10]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[10]~463_combout ))))

	.dataa(\Regfile|regs[11][10]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[9][10]~q ),
	.datad(\Regfile|ReadData2[10]~463_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~464_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~464 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[10]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~470 (
// Equation(s):
// \Regfile|ReadData2[10]~470_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[13][10]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[12][10]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[12][10]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[13][10]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~470_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~470 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[10]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~471 (
// Equation(s):
// \Regfile|ReadData2[10]~471_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[10]~470_combout  & ((\Regfile|regs[15][10]~q ))) # (!\Regfile|ReadData2[10]~470_combout  & (\Regfile|regs[14][10]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[10]~470_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[14][10]~q ),
	.datac(\Regfile|regs[15][10]~q ),
	.datad(\Regfile|ReadData2[10]~470_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~471_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~471 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[10]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~467 (
// Equation(s):
// \Regfile|ReadData2[10]~467_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[3][10]~q ))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[1][10]~q ))))

	.dataa(\Regfile|regs[1][10]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[3][10]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~467_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~467 .lut_mask = 16'hE200;
defparam \Regfile|ReadData2[10]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~468 (
// Equation(s):
// \Regfile|ReadData2[10]~468_combout  = (\Regfile|ReadData2[10]~467_combout ) # ((\Regfile|regs[2][10]~q  & (!\Imem|memoria_ROM~31_combout  & \Imem|memoria_ROM~35_combout )))

	.dataa(\Regfile|regs[2][10]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[10]~467_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~468_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~468 .lut_mask = 16'hF2F0;
defparam \Regfile|ReadData2[10]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~465 (
// Equation(s):
// \Regfile|ReadData2[10]~465_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[5][10]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[4][10]~q ))))

	.dataa(\Regfile|regs[4][10]~q ),
	.datab(\Regfile|regs[5][10]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~465_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~465 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData2[10]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~466 (
// Equation(s):
// \Regfile|ReadData2[10]~466_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[10]~465_combout  & (\Regfile|regs[7][10]~q )) # (!\Regfile|ReadData2[10]~465_combout  & ((\Regfile|regs[6][10]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[10]~465_combout ))))

	.dataa(\Regfile|regs[7][10]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[6][10]~q ),
	.datad(\Regfile|ReadData2[10]~465_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~466_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~466 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[10]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~469 (
// Equation(s):
// \Regfile|ReadData2[10]~469_combout  = (\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout ) # ((\Regfile|ReadData2[10]~466_combout )))) # (!\Imem|memoria_ROM~44_combout  & (!\Imem|memoria_ROM~41_combout  & (\Regfile|ReadData2[10]~468_combout 
// )))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|ReadData2[10]~468_combout ),
	.datad(\Regfile|ReadData2[10]~466_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~469_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~469 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[10]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~472 (
// Equation(s):
// \Regfile|ReadData2[10]~472_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[10]~469_combout  & ((\Regfile|ReadData2[10]~471_combout ))) # (!\Regfile|ReadData2[10]~469_combout  & (\Regfile|ReadData2[10]~464_combout )))) # 
// (!\Imem|memoria_ROM~41_combout  & (((\Regfile|ReadData2[10]~469_combout ))))

	.dataa(\Regfile|ReadData2[10]~464_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|ReadData2[10]~471_combout ),
	.datad(\Regfile|ReadData2[10]~469_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~472_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~472 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[10]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[10]~483 (
// Equation(s):
// \Regfile|ReadData2[10]~483_combout  = (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[10]~482_combout ) # ((\Regfile|ReadData2[0]~20_combout  & \Regfile|ReadData2[10]~472_combout )))) # (!\Imem|memoria_ROM~49_combout  & 
// (((\Regfile|ReadData2[0]~20_combout  & \Regfile|ReadData2[10]~472_combout ))))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|ReadData2[10]~482_combout ),
	.datac(\Regfile|ReadData2[0]~20_combout ),
	.datad(\Regfile|ReadData2[10]~472_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[10]~483_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[10]~483 .lut_mask = 16'hF888;
defparam \Regfile|ReadData2[10]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~22 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~22_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~122_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[10]~483_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~122_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[10]~483_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~22 .lut_mask = 16'hCFC0;
defparam \mux_in_2_ALU|saida[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
fiftyfivenm_lcell_comb \ula|Add1~22 (
// Equation(s):
// \ula|Add1~22_combout  = (\Regfile|ReadData1[11]~461_combout  & ((\mux_in_2_ALU|saida[11]~21_combout  & (!\ula|Add1~21 )) # (!\mux_in_2_ALU|saida[11]~21_combout  & (\ula|Add1~21  & VCC)))) # (!\Regfile|ReadData1[11]~461_combout  & 
// ((\mux_in_2_ALU|saida[11]~21_combout  & ((\ula|Add1~21 ) # (GND))) # (!\mux_in_2_ALU|saida[11]~21_combout  & (!\ula|Add1~21 ))))
// \ula|Add1~23  = CARRY((\Regfile|ReadData1[11]~461_combout  & (\mux_in_2_ALU|saida[11]~21_combout  & !\ula|Add1~21 )) # (!\Regfile|ReadData1[11]~461_combout  & ((\mux_in_2_ALU|saida[11]~21_combout ) # (!\ula|Add1~21 ))))

	.dataa(\Regfile|ReadData1[11]~461_combout ),
	.datab(\mux_in_2_ALU|saida[11]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~21 ),
	.combout(\ula|Add1~22_combout ),
	.cout(\ula|Add1~23 ));
// synopsys translate_off
defparam \ula|Add1~22 .lut_mask = 16'h694D;
defparam \ula|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
fiftyfivenm_lcell_comb \ula|Mux20~0 (
// Equation(s):
// \ula|Mux20~0_combout  = (\ula|Mux28~19_combout  & (\Regfile|ReadData1[11]~461_combout  $ (\mux_in_2_ALU|saida[11]~21_combout )))

	.dataa(gnd),
	.datab(\ula|Mux28~19_combout ),
	.datac(\Regfile|ReadData1[11]~461_combout ),
	.datad(\mux_in_2_ALU|saida[11]~21_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~0 .lut_mask = 16'h0CC0;
defparam \ula|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
fiftyfivenm_lcell_comb \ula|result~10 (
// Equation(s):
// \ula|result~10_combout  = (\Regfile|ReadData1[11]~461_combout ) # ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~119_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[11]~462_combout ))))

	.dataa(\Regfile|ReadData1[11]~461_combout ),
	.datab(\Imem|memoria_ROM~119_combout ),
	.datac(\Regfile|ReadData2[11]~462_combout ),
	.datad(\uc|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\ula|result~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~10 .lut_mask = 16'hEEFA;
defparam \ula|result~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
fiftyfivenm_lcell_comb \ula|Mux20~4 (
// Equation(s):
// \ula|Mux20~4_combout  = (\ULA_ctrl|Mux2~7_combout  & (((!\ULA_ctrl|Mux3~10_combout )))) # (!\ULA_ctrl|Mux2~7_combout  & ((\mux_in_2_ALU|saida[11]~21_combout  & ((\Regfile|ReadData1[11]~461_combout ) # (\ULA_ctrl|Mux3~10_combout ))) # 
// (!\mux_in_2_ALU|saida[11]~21_combout  & (\Regfile|ReadData1[11]~461_combout  & \ULA_ctrl|Mux3~10_combout ))))

	.dataa(\mux_in_2_ALU|saida[11]~21_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\Regfile|ReadData1[11]~461_combout ),
	.datad(\ULA_ctrl|Mux3~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~4 .lut_mask = 16'h32EC;
defparam \ula|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
fiftyfivenm_lcell_comb \ula|ShiftLeft0~52 (
// Equation(s):
// \ula|ShiftLeft0~52_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~47_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~51_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftLeft0~47_combout ),
	.datad(\ula|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~52 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft0~53 (
// Equation(s):
// \ula|ShiftLeft0~53_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~36_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~52_combout )))))

	.dataa(\ula|ShiftLeft0~36_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\mux_in_2_ALU|saida[2]~30_combout ),
	.datad(\ula|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~53 .lut_mask = 16'h2320;
defparam \ula|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~54 (
// Equation(s):
// \ula|ShiftLeft0~54_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & (\ula|ShiftRight0~46_combout  & (\ula|ShiftLeft0~22_combout ))) # (!\mux_in_2_ALU|saida[3]~29_combout  & (((\ula|ShiftLeft0~53_combout ))))

	.dataa(\ula|ShiftRight0~46_combout ),
	.datab(\ula|ShiftLeft0~22_combout ),
	.datac(\ula|ShiftLeft0~53_combout ),
	.datad(\mux_in_2_ALU|saida[3]~29_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~54 .lut_mask = 16'h88F0;
defparam \ula|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
fiftyfivenm_lcell_comb \ula|Mux20~5 (
// Equation(s):
// \ula|Mux20~5_combout  = (\ula|Mux20~4_combout  & (((\ula|Add0~22_combout )) # (!\ula|Mux28~5_combout ))) # (!\ula|Mux20~4_combout  & (\ula|Mux28~5_combout  & ((\ula|ShiftLeft0~54_combout ))))

	.dataa(\ula|Mux20~4_combout ),
	.datab(\ula|Mux28~5_combout ),
	.datac(\ula|Add0~22_combout ),
	.datad(\ula|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~5 .lut_mask = 16'hE6A2;
defparam \ula|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N6
fiftyfivenm_lcell_comb \ula|ShiftLeft0~124 (
// Equation(s):
// \ula|ShiftLeft0~124_combout  = (!\mux_in_2_ALU|saida[3]~29_combout  & ((\uc|WideOr0~2_combout  & (!\Imem|memoria_ROM~77_combout )) # (!\uc|WideOr0~2_combout  & ((!\Regfile|ReadData2[2]~651_combout )))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Imem|memoria_ROM~77_combout ),
	.datac(\mux_in_2_ALU|saida[3]~29_combout ),
	.datad(\Regfile|ReadData2[2]~651_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~124_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~124 .lut_mask = 16'h0207;
defparam \ula|ShiftLeft0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
fiftyfivenm_lcell_comb \ula|ShiftRight1~60 (
// Equation(s):
// \ula|ShiftRight1~60_combout  = (\ula|ShiftLeft0~124_combout  & (((!\Regfile|Equal1~1_combout  & \ula|ShiftRight1~33_combout )))) # (!\ula|ShiftLeft0~124_combout  & (\Regfile|ReadData1[31]~41_combout ))

	.dataa(\Regfile|ReadData1[31]~41_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftLeft0~124_combout ),
	.datad(\ula|ShiftRight1~33_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~60_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~60 .lut_mask = 16'h3A0A;
defparam \ula|ShiftRight1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N4
fiftyfivenm_lcell_comb \ula|ShiftRight0~58 (
// Equation(s):
// \ula|ShiftRight0~58_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight1~35_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight1~36_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\ula|ShiftRight1~36_combout ),
	.datac(\mux_in_2_ALU|saida[2]~30_combout ),
	.datad(\ula|ShiftRight1~35_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~58 .lut_mask = 16'h5404;
defparam \ula|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
fiftyfivenm_lcell_comb \ula|ShiftRight1~43 (
// Equation(s):
// \ula|ShiftRight1~43_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight0~14_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight1~30_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftRight0~14_combout ),
	.datad(\ula|ShiftRight1~30_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~43_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~43 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
fiftyfivenm_lcell_comb \ula|ShiftRight0~60 (
// Equation(s):
// \ula|ShiftRight0~60_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight1~42_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight1~43_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight1~43_combout ),
	.datad(\ula|ShiftRight1~42_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~60 .lut_mask = 16'h3210;
defparam \ula|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft0~19 (
// Equation(s):
// \ula|ShiftLeft0~19_combout  = (!\mux_in_2_ALU|saida[0]~0_combout  & (!\mux_in_2_ALU|saida[1]~32_combout  & \mux_in_2_ALU|saida[2]~30_combout ))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[2]~30_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~19 .lut_mask = 16'h1100;
defparam \ula|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
fiftyfivenm_lcell_comb \ula|ShiftRight0~57 (
// Equation(s):
// \ula|ShiftRight0~57_combout  = (\Regfile|ReadData1[31]~41_combout  & ((\ula|ShiftLeft0~19_combout ) # ((\ula|ShiftRight0~46_combout  & \ula|ShiftRight1~33_combout )))) # (!\Regfile|ReadData1[31]~41_combout  & (((\ula|ShiftRight0~46_combout  & 
// \ula|ShiftRight1~33_combout ))))

	.dataa(\Regfile|ReadData1[31]~41_combout ),
	.datab(\ula|ShiftLeft0~19_combout ),
	.datac(\ula|ShiftRight0~46_combout ),
	.datad(\ula|ShiftRight1~33_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~57 .lut_mask = 16'hF888;
defparam \ula|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
fiftyfivenm_lcell_comb \ula|ShiftRight0~90 (
// Equation(s):
// \ula|ShiftRight0~90_combout  = (\ula|ShiftRight0~57_combout  & ((\uc|WideOr0~2_combout  & ((!\Imem|memoria_ROM~95_combout ))) # (!\uc|WideOr0~2_combout  & (!\Regfile|ReadData2[3]~630_combout ))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Regfile|ReadData2[3]~630_combout ),
	.datac(\Imem|memoria_ROM~95_combout ),
	.datad(\ula|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~90 .lut_mask = 16'h1B00;
defparam \ula|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
fiftyfivenm_lcell_comb \ula|Mux20~1 (
// Equation(s):
// \ula|Mux20~1_combout  = (\ula|Mux23~2_combout  & (((\mux_in_2_ALU|saida[4]~28_combout )))) # (!\ula|Mux23~2_combout  & ((\mux_in_2_ALU|saida[4]~28_combout  & ((\ula|ShiftRight0~90_combout ))) # (!\mux_in_2_ALU|saida[4]~28_combout  & 
// (\ula|ShiftRight0~60_combout ))))

	.dataa(\ula|Mux23~2_combout ),
	.datab(\ula|ShiftRight0~60_combout ),
	.datac(\mux_in_2_ALU|saida[4]~28_combout ),
	.datad(\ula|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~1 .lut_mask = 16'hF4A4;
defparam \ula|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
fiftyfivenm_lcell_comb \ula|Mux20~2 (
// Equation(s):
// \ula|Mux20~2_combout  = (\ula|Mux23~2_combout  & ((\ula|Mux20~1_combout  & (\ula|ShiftRight1~60_combout )) # (!\ula|Mux20~1_combout  & ((\ula|ShiftRight0~58_combout ))))) # (!\ula|Mux23~2_combout  & (((\ula|Mux20~1_combout ))))

	.dataa(\ula|Mux23~2_combout ),
	.datab(\ula|ShiftRight1~60_combout ),
	.datac(\ula|ShiftRight0~58_combout ),
	.datad(\ula|Mux20~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~2 .lut_mask = 16'hDDA0;
defparam \ula|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
fiftyfivenm_lcell_comb \ula|Mux20~3 (
// Equation(s):
// \ula|Mux20~3_combout  = (!\ULA_ctrl|Mux2~7_combout  & \ula|Mux20~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ULA_ctrl|Mux2~7_combout ),
	.datad(\ula|Mux20~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~3 .lut_mask = 16'h0F00;
defparam \ula|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
fiftyfivenm_lcell_comb \ula|Mux20~6 (
// Equation(s):
// \ula|Mux20~6_combout  = (\ULA_ctrl|Mux0~9_combout  & (((!\ULA_ctrl|Mux1~11_combout )))) # (!\ULA_ctrl|Mux0~9_combout  & ((\ULA_ctrl|Mux1~11_combout  & ((\ula|Mux20~3_combout ))) # (!\ULA_ctrl|Mux1~11_combout  & (\ula|Mux20~5_combout ))))

	.dataa(\ULA_ctrl|Mux0~9_combout ),
	.datab(\ula|Mux20~5_combout ),
	.datac(\ULA_ctrl|Mux1~11_combout ),
	.datad(\ula|Mux20~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~6 .lut_mask = 16'h5E0E;
defparam \ula|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
fiftyfivenm_lcell_comb \ula|Mux20~7 (
// Equation(s):
// \ula|Mux20~7_combout  = (\ula|Mux23~1_combout  & ((\ula|Mux20~6_combout  & (\ula|Mux20~0_combout )) # (!\ula|Mux20~6_combout  & ((!\ula|result~10_combout ))))) # (!\ula|Mux23~1_combout  & (((\ula|Mux20~6_combout ))))

	.dataa(\ula|Mux23~1_combout ),
	.datab(\ula|Mux20~0_combout ),
	.datac(\ula|result~10_combout ),
	.datad(\ula|Mux20~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~7 .lut_mask = 16'hDD0A;
defparam \ula|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
fiftyfivenm_lcell_comb \ula|Mux20~8 (
// Equation(s):
// \ula|Mux20~8_combout  = (\ula|Mux28~18_combout  & ((\ula|Mux20~7_combout ))) # (!\ula|Mux28~18_combout  & (\ula|Add1~22_combout ))

	.dataa(\ula|Mux28~18_combout ),
	.datab(gnd),
	.datac(\ula|Add1~22_combout ),
	.datad(\ula|Mux20~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~8 .lut_mask = 16'hFA50;
defparam \ula|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[11]~21 (
// Equation(s):
// \mux_valor_write_data|saida[11]~21_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [11])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux20~8_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\D_mem|ReadData [11]),
	.datad(\ula|Mux20~8_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[11]~21 .lut_mask = 16'hF5A0;
defparam \mux_valor_write_data|saida[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N27
dffeas \Regfile|regs[29][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][11] .is_wysiwyg = "true";
defparam \Regfile|regs[29][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~441 (
// Equation(s):
// \Regfile|ReadData1[11]~441_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[25][11]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[17][11]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[17][11]~q ),
	.datac(\Regfile|regs[25][11]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~441_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~441 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[11]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~442 (
// Equation(s):
// \Regfile|ReadData1[11]~442_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[11]~441_combout  & (\Regfile|regs[29][11]~q )) # (!\Regfile|ReadData1[11]~441_combout  & ((\Regfile|regs[21][11]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[11]~441_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[29][11]~q ),
	.datac(\Regfile|regs[21][11]~q ),
	.datad(\Regfile|ReadData1[11]~441_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~442_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~442 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[11]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~448 (
// Equation(s):
// \Regfile|ReadData1[11]~448_combout  = (\Imem|memoria_ROM~9_combout  & (((\Regfile|regs[27][11]~q ) # (\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & (\Regfile|regs[19][11]~q  & ((!\Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|regs[19][11]~q ),
	.datab(\Regfile|regs[27][11]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~448_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~448 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData1[11]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~449 (
// Equation(s):
// \Regfile|ReadData1[11]~449_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[11]~448_combout  & ((\Regfile|regs[31][11]~q ))) # (!\Regfile|ReadData1[11]~448_combout  & (\Regfile|regs[23][11]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[11]~448_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[23][11]~q ),
	.datac(\Regfile|regs[31][11]~q ),
	.datad(\Regfile|ReadData1[11]~448_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~449_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~449 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[11]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~445 (
// Equation(s):
// \Regfile|ReadData1[11]~445_combout  = (\Imem|memoria_ROM~9_combout  & (((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[20][11]~q ))) # (!\Imem|memoria_ROM~4_combout  & 
// (\Regfile|regs[16][11]~q ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[16][11]~q ),
	.datac(\Regfile|regs[20][11]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~445_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~445 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[11]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~446 (
// Equation(s):
// \Regfile|ReadData1[11]~446_combout  = (\Regfile|ReadData1[11]~445_combout  & ((\Regfile|regs[28][11]~q ) # ((!\Imem|memoria_ROM~9_combout )))) # (!\Regfile|ReadData1[11]~445_combout  & (((\Regfile|regs[24][11]~q  & \Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|ReadData1[11]~445_combout ),
	.datab(\Regfile|regs[28][11]~q ),
	.datac(\Regfile|regs[24][11]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~446_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~446 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData1[11]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~443 (
// Equation(s):
// \Regfile|ReadData1[11]~443_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[22][11]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[18][11]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[18][11]~q ),
	.datac(\Regfile|regs[22][11]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~443_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~443 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[11]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~444 (
// Equation(s):
// \Regfile|ReadData1[11]~444_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[11]~443_combout  & (\Regfile|regs[30][11]~q )) # (!\Regfile|ReadData1[11]~443_combout  & ((\Regfile|regs[26][11]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[11]~443_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[30][11]~q ),
	.datac(\Regfile|regs[26][11]~q ),
	.datad(\Regfile|ReadData1[11]~443_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~444_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~444 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[11]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~447 (
// Equation(s):
// \Regfile|ReadData1[11]~447_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[11]~444_combout ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|ReadData1[11]~446_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[11]~446_combout ),
	.datad(\Regfile|ReadData1[11]~444_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~447_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~447 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[11]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~450 (
// Equation(s):
// \Regfile|ReadData1[11]~450_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[11]~447_combout  & ((\Regfile|ReadData1[11]~449_combout ))) # (!\Regfile|ReadData1[11]~447_combout  & (\Regfile|ReadData1[11]~442_combout )))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[11]~447_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[11]~442_combout ),
	.datac(\Regfile|ReadData1[11]~449_combout ),
	.datad(\Regfile|ReadData1[11]~447_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~450_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~450 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[11]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[11]~461 (
// Equation(s):
// \Regfile|ReadData1[11]~461_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[11]~450_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[11]~460_combout )))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[11]~450_combout ),
	.datad(\Regfile|ReadData1[11]~460_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[11]~461_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[11]~461 .lut_mask = 16'h3120;
defparam \Regfile|ReadData1[11]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
fiftyfivenm_lcell_comb \ula|Add1~24 (
// Equation(s):
// \ula|Add1~24_combout  = ((\Regfile|ReadData1[12]~440_combout  $ (\mux_in_2_ALU|saida[12]~20_combout  $ (\ula|Add1~23 )))) # (GND)
// \ula|Add1~25  = CARRY((\Regfile|ReadData1[12]~440_combout  & ((!\ula|Add1~23 ) # (!\mux_in_2_ALU|saida[12]~20_combout ))) # (!\Regfile|ReadData1[12]~440_combout  & (!\mux_in_2_ALU|saida[12]~20_combout  & !\ula|Add1~23 )))

	.dataa(\Regfile|ReadData1[12]~440_combout ),
	.datab(\mux_in_2_ALU|saida[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~23 ),
	.combout(\ula|Add1~24_combout ),
	.cout(\ula|Add1~25 ));
// synopsys translate_off
defparam \ula|Add1~24 .lut_mask = 16'h962B;
defparam \ula|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
fiftyfivenm_lcell_comb \ula|result~11 (
// Equation(s):
// \ula|result~11_combout  = (\Regfile|ReadData1[12]~440_combout ) # ((\uc|WideOr0~2_combout  & ((\Imem|memoria_ROM~113_combout ))) # (!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[12]~441_combout )))

	.dataa(\Regfile|ReadData1[12]~440_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Regfile|ReadData2[12]~441_combout ),
	.datad(\Imem|memoria_ROM~113_combout ),
	.cin(gnd),
	.combout(\ula|result~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~11 .lut_mask = 16'hFEBA;
defparam \ula|result~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
fiftyfivenm_lcell_comb \ula|Mux19~0 (
// Equation(s):
// \ula|Mux19~0_combout  = (\ula|Mux28~19_combout  & (\mux_in_2_ALU|saida[12]~20_combout  $ (\Regfile|ReadData1[12]~440_combout )))

	.dataa(gnd),
	.datab(\ula|Mux28~19_combout ),
	.datac(\mux_in_2_ALU|saida[12]~20_combout ),
	.datad(\Regfile|ReadData1[12]~440_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~0 .lut_mask = 16'h0CC0;
defparam \ula|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
fiftyfivenm_lcell_comb \ula|Mux19~4 (
// Equation(s):
// \ula|Mux19~4_combout  = (\ULA_ctrl|Mux2~7_combout  & (!\ULA_ctrl|Mux3~10_combout )) # (!\ULA_ctrl|Mux2~7_combout  & ((\ULA_ctrl|Mux3~10_combout  & ((\mux_in_2_ALU|saida[12]~20_combout ) # (\Regfile|ReadData1[12]~440_combout ))) # 
// (!\ULA_ctrl|Mux3~10_combout  & (\mux_in_2_ALU|saida[12]~20_combout  & \Regfile|ReadData1[12]~440_combout ))))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\mux_in_2_ALU|saida[12]~20_combout ),
	.datad(\Regfile|ReadData1[12]~440_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~4 .lut_mask = 16'h7662;
defparam \ula|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~57 (
// Equation(s):
// \ula|ShiftLeft0~57_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~40_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~56_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftLeft0~40_combout ),
	.datad(\ula|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~57 .lut_mask = 16'h3120;
defparam \ula|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft0~26 (
// Equation(s):
// \ula|ShiftLeft0~26_combout  = (\ula|ShiftRight0~46_combout  & ((\ula|ShiftLeft0~25_combout ) # ((\Regfile|ReadData1[0]~20_combout  & \ula|ShiftLeft0~19_combout )))) # (!\ula|ShiftRight0~46_combout  & (\Regfile|ReadData1[0]~20_combout  & 
// (\ula|ShiftLeft0~19_combout )))

	.dataa(\ula|ShiftRight0~46_combout ),
	.datab(\Regfile|ReadData1[0]~20_combout ),
	.datac(\ula|ShiftLeft0~19_combout ),
	.datad(\ula|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~26 .lut_mask = 16'hEAC0;
defparam \ula|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~58 (
// Equation(s):
// \ula|ShiftLeft0~58_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & ((\ula|ShiftLeft0~26_combout ))) # (!\mux_in_2_ALU|saida[3]~29_combout  & (\ula|ShiftLeft0~57_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(\ula|ShiftLeft0~57_combout ),
	.datad(\ula|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~58 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
fiftyfivenm_lcell_comb \ula|Mux19~5 (
// Equation(s):
// \ula|Mux19~5_combout  = (\ula|Mux28~5_combout  & ((\ula|Mux19~4_combout  & (\ula|Add0~24_combout )) # (!\ula|Mux19~4_combout  & ((\ula|ShiftLeft0~58_combout ))))) # (!\ula|Mux28~5_combout  & (((\ula|Mux19~4_combout ))))

	.dataa(\ula|Mux28~5_combout ),
	.datab(\ula|Add0~24_combout ),
	.datac(\ula|Mux19~4_combout ),
	.datad(\ula|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~5 .lut_mask = 16'hDAD0;
defparam \ula|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
fiftyfivenm_lcell_comb \ula|ShiftRight0~63 (
// Equation(s):
// \ula|ShiftRight0~63_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight0~23_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight0~29_combout ))))

	.dataa(\ula|ShiftRight0~29_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\mux_in_2_ALU|saida[2]~30_combout ),
	.datad(\ula|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~63 .lut_mask = 16'h3202;
defparam \ula|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
fiftyfivenm_lcell_comb \ula|ShiftRight1~61 (
// Equation(s):
// \ula|ShiftRight1~61_combout  = (\ula|ShiftLeft0~124_combout  & (!\Regfile|Equal1~1_combout  & ((\ula|ShiftRight0~25_combout ) # (\ula|ShiftRight0~24_combout ))))

	.dataa(\ula|ShiftRight0~25_combout ),
	.datab(\ula|ShiftRight0~24_combout ),
	.datac(\ula|ShiftLeft0~124_combout ),
	.datad(\Regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~61_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~61 .lut_mask = 16'h00E0;
defparam \ula|ShiftRight1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
fiftyfivenm_lcell_comb \ula|ShiftRight1~62 (
// Equation(s):
// \ula|ShiftRight1~62_combout  = (\ula|ShiftRight1~61_combout ) # ((\Regfile|ReadData1[31]~41_combout  & !\ula|ShiftLeft0~124_combout ))

	.dataa(gnd),
	.datab(\Regfile|ReadData1[31]~41_combout ),
	.datac(\ula|ShiftLeft0~124_combout ),
	.datad(\ula|ShiftRight1~61_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~62 .lut_mask = 16'hFF0C;
defparam \ula|ShiftRight1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
fiftyfivenm_lcell_comb \ula|ShiftRight0~66 (
// Equation(s):
// \ula|ShiftRight0~66_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight0~32_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight0~15_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight0~15_combout ),
	.datad(\ula|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~66 .lut_mask = 16'h3210;
defparam \ula|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
fiftyfivenm_lcell_comb \ula|Mux19~1 (
// Equation(s):
// \ula|Mux19~1_combout  = (\mux_in_2_ALU|saida[4]~28_combout  & ((\ula|ShiftRight1~61_combout ) # ((\ula|Mux23~2_combout )))) # (!\mux_in_2_ALU|saida[4]~28_combout  & (((!\ula|Mux23~2_combout  & \ula|ShiftRight0~66_combout ))))

	.dataa(\mux_in_2_ALU|saida[4]~28_combout ),
	.datab(\ula|ShiftRight1~61_combout ),
	.datac(\ula|Mux23~2_combout ),
	.datad(\ula|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~1 .lut_mask = 16'hADA8;
defparam \ula|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
fiftyfivenm_lcell_comb \ula|Mux19~2 (
// Equation(s):
// \ula|Mux19~2_combout  = (\ula|Mux23~2_combout  & ((\ula|Mux19~1_combout  & ((\ula|ShiftRight1~62_combout ))) # (!\ula|Mux19~1_combout  & (\ula|ShiftRight0~63_combout )))) # (!\ula|Mux23~2_combout  & (((\ula|Mux19~1_combout ))))

	.dataa(\ula|ShiftRight0~63_combout ),
	.datab(\ula|Mux23~2_combout ),
	.datac(\ula|ShiftRight1~62_combout ),
	.datad(\ula|Mux19~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~2 .lut_mask = 16'hF388;
defparam \ula|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
fiftyfivenm_lcell_comb \ula|Mux19~3 (
// Equation(s):
// \ula|Mux19~3_combout  = (!\ULA_ctrl|Mux2~7_combout  & \ula|Mux19~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ULA_ctrl|Mux2~7_combout ),
	.datad(\ula|Mux19~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~3 .lut_mask = 16'h0F00;
defparam \ula|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
fiftyfivenm_lcell_comb \ula|Mux19~6 (
// Equation(s):
// \ula|Mux19~6_combout  = (\ULA_ctrl|Mux0~9_combout  & (!\ULA_ctrl|Mux1~11_combout )) # (!\ULA_ctrl|Mux0~9_combout  & ((\ULA_ctrl|Mux1~11_combout  & ((\ula|Mux19~3_combout ))) # (!\ULA_ctrl|Mux1~11_combout  & (\ula|Mux19~5_combout ))))

	.dataa(\ULA_ctrl|Mux0~9_combout ),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(\ula|Mux19~5_combout ),
	.datad(\ula|Mux19~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~6 .lut_mask = 16'h7632;
defparam \ula|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
fiftyfivenm_lcell_comb \ula|Mux19~7 (
// Equation(s):
// \ula|Mux19~7_combout  = (\ula|Mux23~1_combout  & ((\ula|Mux19~6_combout  & ((\ula|Mux19~0_combout ))) # (!\ula|Mux19~6_combout  & (!\ula|result~11_combout )))) # (!\ula|Mux23~1_combout  & (((\ula|Mux19~6_combout ))))

	.dataa(\ula|result~11_combout ),
	.datab(\ula|Mux19~0_combout ),
	.datac(\ula|Mux23~1_combout ),
	.datad(\ula|Mux19~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~7 .lut_mask = 16'hCF50;
defparam \ula|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
fiftyfivenm_lcell_comb \ula|Mux19~8 (
// Equation(s):
// \ula|Mux19~8_combout  = (\ula|Mux28~18_combout  & ((\ula|Mux19~7_combout ))) # (!\ula|Mux28~18_combout  & (\ula|Add1~24_combout ))

	.dataa(gnd),
	.datab(\ula|Mux28~18_combout ),
	.datac(\ula|Add1~24_combout ),
	.datad(\ula|Mux19~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~8 .lut_mask = 16'hFC30;
defparam \ula|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[12]~20 (
// Equation(s):
// \mux_valor_write_data|saida[12]~20_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [12])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux19~8_combout )))

	.dataa(\D_mem|ReadData [12]),
	.datab(\uc|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\ula|Mux19~8_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[12]~20 .lut_mask = 16'hBB88;
defparam \mux_valor_write_data|saida[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N7
dffeas \Regfile|regs[31][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][12] .is_wysiwyg = "true";
defparam \Regfile|regs[31][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~427 (
// Equation(s):
// \Regfile|ReadData1[12]~427_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[23][12]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[19][12]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[19][12]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[23][12]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~427_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~427 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData1[12]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~428 (
// Equation(s):
// \Regfile|ReadData1[12]~428_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[12]~427_combout  & (\Regfile|regs[31][12]~q )) # (!\Regfile|ReadData1[12]~427_combout  & ((\Regfile|regs[27][12]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[12]~427_combout ))))

	.dataa(\Regfile|regs[31][12]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[27][12]~q ),
	.datad(\Regfile|ReadData1[12]~427_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~428_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~428 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[12]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~420 (
// Equation(s):
// \Regfile|ReadData1[12]~420_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[21][12]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[17][12]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[17][12]~q ),
	.datac(\Regfile|regs[21][12]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~420_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~420 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[12]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~421 (
// Equation(s):
// \Regfile|ReadData1[12]~421_combout  = (\Regfile|ReadData1[12]~420_combout  & (((\Regfile|regs[29][12]~q )) # (!\Imem|memoria_ROM~9_combout ))) # (!\Regfile|ReadData1[12]~420_combout  & (\Imem|memoria_ROM~9_combout  & (\Regfile|regs[25][12]~q )))

	.dataa(\Regfile|ReadData1[12]~420_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[25][12]~q ),
	.datad(\Regfile|regs[29][12]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~421_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~421 .lut_mask = 16'hEA62;
defparam \Regfile|ReadData1[12]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~422 (
// Equation(s):
// \Regfile|ReadData1[12]~422_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[26][12]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[18][12]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[18][12]~q ),
	.datac(\Regfile|regs[26][12]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~422_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~422 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[12]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~423 (
// Equation(s):
// \Regfile|ReadData1[12]~423_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[12]~422_combout  & (\Regfile|regs[30][12]~q )) # (!\Regfile|ReadData1[12]~422_combout  & ((\Regfile|regs[22][12]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[12]~422_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[30][12]~q ),
	.datac(\Regfile|regs[22][12]~q ),
	.datad(\Regfile|ReadData1[12]~422_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~423_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~423 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[12]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~424 (
// Equation(s):
// \Regfile|ReadData1[12]~424_combout  = (\Imem|memoria_ROM~9_combout  & (((\Regfile|regs[24][12]~q ) # (\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & (\Regfile|regs[16][12]~q  & ((!\Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|regs[16][12]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[24][12]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~424_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~424 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData1[12]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~425 (
// Equation(s):
// \Regfile|ReadData1[12]~425_combout  = (\Regfile|ReadData1[12]~424_combout  & ((\Regfile|regs[28][12]~q ) # ((!\Imem|memoria_ROM~4_combout )))) # (!\Regfile|ReadData1[12]~424_combout  & (((\Regfile|regs[20][12]~q  & \Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|ReadData1[12]~424_combout ),
	.datab(\Regfile|regs[28][12]~q ),
	.datac(\Regfile|regs[20][12]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~425_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~425 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData1[12]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~426 (
// Equation(s):
// \Regfile|ReadData1[12]~426_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & (\Regfile|ReadData1[12]~423_combout )) # (!\Imem|memoria_ROM~15_combout  & 
// ((\Regfile|ReadData1[12]~425_combout )))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[12]~423_combout ),
	.datad(\Regfile|ReadData1[12]~425_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~426_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~426 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData1[12]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~429 (
// Equation(s):
// \Regfile|ReadData1[12]~429_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[12]~426_combout  & (\Regfile|ReadData1[12]~428_combout )) # (!\Regfile|ReadData1[12]~426_combout  & ((\Regfile|ReadData1[12]~421_combout ))))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[12]~426_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[12]~428_combout ),
	.datac(\Regfile|ReadData1[12]~421_combout ),
	.datad(\Regfile|ReadData1[12]~426_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~429_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~429 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[12]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[12]~440 (
// Equation(s):
// \Regfile|ReadData1[12]~440_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[12]~429_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[12]~439_combout )))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[12]~429_combout ),
	.datad(\Regfile|ReadData1[12]~439_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[12]~440_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[12]~440 .lut_mask = 16'h3120;
defparam \Regfile|ReadData1[12]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
fiftyfivenm_lcell_comb \ula|Add1~26 (
// Equation(s):
// \ula|Add1~26_combout  = (\Regfile|ReadData1[13]~419_combout  & ((\mux_in_2_ALU|saida[13]~19_combout  & (!\ula|Add1~25 )) # (!\mux_in_2_ALU|saida[13]~19_combout  & (\ula|Add1~25  & VCC)))) # (!\Regfile|ReadData1[13]~419_combout  & 
// ((\mux_in_2_ALU|saida[13]~19_combout  & ((\ula|Add1~25 ) # (GND))) # (!\mux_in_2_ALU|saida[13]~19_combout  & (!\ula|Add1~25 ))))
// \ula|Add1~27  = CARRY((\Regfile|ReadData1[13]~419_combout  & (\mux_in_2_ALU|saida[13]~19_combout  & !\ula|Add1~25 )) # (!\Regfile|ReadData1[13]~419_combout  & ((\mux_in_2_ALU|saida[13]~19_combout ) # (!\ula|Add1~25 ))))

	.dataa(\Regfile|ReadData1[13]~419_combout ),
	.datab(\mux_in_2_ALU|saida[13]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~25 ),
	.combout(\ula|Add1~26_combout ),
	.cout(\ula|Add1~27 ));
// synopsys translate_off
defparam \ula|Add1~26 .lut_mask = 16'h694D;
defparam \ula|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
fiftyfivenm_lcell_comb \ula|Mux18~0 (
// Equation(s):
// \ula|Mux18~0_combout  = (\ula|Mux28~19_combout  & (\mux_in_2_ALU|saida[13]~19_combout  $ (\Regfile|ReadData1[13]~419_combout )))

	.dataa(\mux_in_2_ALU|saida[13]~19_combout ),
	.datab(\ula|Mux28~19_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData1[13]~419_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~0 .lut_mask = 16'h4488;
defparam \ula|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N22
fiftyfivenm_lcell_comb \ula|result~12 (
// Equation(s):
// \ula|result~12_combout  = (\Regfile|ReadData1[13]~419_combout ) # ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~110_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[13]~420_combout ))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Imem|memoria_ROM~110_combout ),
	.datac(\Regfile|ReadData2[13]~420_combout ),
	.datad(\Regfile|ReadData1[13]~419_combout ),
	.cin(gnd),
	.combout(\ula|result~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~12 .lut_mask = 16'hFFD8;
defparam \ula|result~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N10
fiftyfivenm_lcell_comb \ula|Mux18~4 (
// Equation(s):
// \ula|Mux18~4_combout  = (\ULA_ctrl|Mux3~10_combout  & (!\ULA_ctrl|Mux2~7_combout  & ((\mux_in_2_ALU|saida[13]~19_combout ) # (\Regfile|ReadData1[13]~419_combout )))) # (!\ULA_ctrl|Mux3~10_combout  & ((\ULA_ctrl|Mux2~7_combout ) # 
// ((\mux_in_2_ALU|saida[13]~19_combout  & \Regfile|ReadData1[13]~419_combout ))))

	.dataa(\ULA_ctrl|Mux3~10_combout ),
	.datab(\mux_in_2_ALU|saida[13]~19_combout ),
	.datac(\ULA_ctrl|Mux2~7_combout ),
	.datad(\Regfile|ReadData1[13]~419_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~4 .lut_mask = 16'h5E58;
defparam \ula|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~28 (
// Equation(s):
// \ula|ShiftLeft0~28_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~24_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~27_combout ))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~27_combout ),
	.datad(\ula|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~28 .lut_mask = 16'hFA50;
defparam \ula|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~15 (
// Equation(s):
// \ula|ShiftLeft0~15_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & ((\Regfile|ReadData1[0]~673_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\Regfile|ReadData1[1]~675_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Regfile|ReadData1[1]~675_combout ),
	.datac(\Regfile|ReadData1[0]~673_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~15 .lut_mask = 16'h5044;
defparam \ula|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~29 (
// Equation(s):
// \ula|ShiftLeft0~29_combout  = (\ula|ShiftRight0~46_combout  & ((\ula|ShiftLeft0~28_combout ) # ((\ula|ShiftRight0~88_combout  & \ula|ShiftLeft0~15_combout )))) # (!\ula|ShiftRight0~46_combout  & (\ula|ShiftRight0~88_combout  & ((\ula|ShiftLeft0~15_combout 
// ))))

	.dataa(\ula|ShiftRight0~46_combout ),
	.datab(\ula|ShiftRight0~88_combout ),
	.datac(\ula|ShiftLeft0~28_combout ),
	.datad(\ula|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~29 .lut_mask = 16'hECA0;
defparam \ula|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
fiftyfivenm_lcell_comb \ula|ShiftLeft0~59 (
// Equation(s):
// \ula|ShiftLeft0~59_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[11]~684_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[13]~681_combout ))

	.dataa(gnd),
	.datab(\Regfile|ReadData1[13]~681_combout ),
	.datac(\Regfile|ReadData1[11]~684_combout ),
	.datad(\mux_in_2_ALU|saida[1]~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~59 .lut_mask = 16'hF0CC;
defparam \ula|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~60 (
// Equation(s):
// \ula|ShiftLeft0~60_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~55_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~59_combout ))

	.dataa(\ula|ShiftLeft0~59_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\ula|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~60 .lut_mask = 16'hFA0A;
defparam \ula|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
fiftyfivenm_lcell_comb \ula|ShiftLeft0~61 (
// Equation(s):
// \ula|ShiftLeft0~61_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~44_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~60_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftLeft0~60_combout ),
	.datad(\ula|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~61 .lut_mask = 16'h5410;
defparam \ula|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~62 (
// Equation(s):
// \ula|ShiftLeft0~62_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & (\ula|ShiftLeft0~29_combout )) # (!\mux_in_2_ALU|saida[3]~29_combout  & ((\ula|ShiftLeft0~61_combout )))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\ula|ShiftLeft0~29_combout ),
	.datac(gnd),
	.datad(\ula|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~62 .lut_mask = 16'hDD88;
defparam \ula|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N4
fiftyfivenm_lcell_comb \ula|Mux18~5 (
// Equation(s):
// \ula|Mux18~5_combout  = (\ula|Mux18~4_combout  & ((\ula|Add0~26_combout ) # ((!\ula|Mux28~5_combout )))) # (!\ula|Mux18~4_combout  & (((\ula|Mux28~5_combout  & \ula|ShiftLeft0~62_combout ))))

	.dataa(\ula|Mux18~4_combout ),
	.datab(\ula|Add0~26_combout ),
	.datac(\ula|Mux28~5_combout ),
	.datad(\ula|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~5 .lut_mask = 16'hDA8A;
defparam \ula|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
fiftyfivenm_lcell_comb \ula|ShiftRight0~68 (
// Equation(s):
// \ula|ShiftRight0~68_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight0~37_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight0~35_combout )))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftRight0~37_combout ),
	.datad(\ula|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~68 .lut_mask = 16'h5140;
defparam \ula|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N20
fiftyfivenm_lcell_comb \ula|ShiftRight1~63 (
// Equation(s):
// \ula|ShiftRight1~63_combout  = (\ula|ShiftLeft0~124_combout  & ((\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[31]~692_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\ula|ShiftRight1~5_combout ))))) # (!\ula|ShiftLeft0~124_combout  & 
// (\Regfile|ReadData1[31]~692_combout ))

	.dataa(\ula|ShiftLeft0~124_combout ),
	.datab(\Regfile|ReadData1[31]~692_combout ),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\ula|ShiftRight1~5_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~63_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~63 .lut_mask = 16'hCEC4;
defparam \ula|ShiftRight1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N14
fiftyfivenm_lcell_comb \ula|ShiftRight1~66 (
// Equation(s):
// \ula|ShiftRight1~66_combout  = (\ula|ShiftRight1~63_combout  & ((\Imem|memoria_ROM~4_combout ) # ((\Imem|memoria_ROM~15_combout ) # (!\Regfile|Equal1~0_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|Equal1~0_combout ),
	.datad(\ula|ShiftRight1~63_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~66_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~66 .lut_mask = 16'hEF00;
defparam \ula|ShiftRight1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
fiftyfivenm_lcell_comb \ula|ShiftRight0~84 (
// Equation(s):
// \ula|ShiftRight0~84_combout  = (\ula|ShiftLeft0~124_combout  & \ula|ShiftRight0~48_combout )

	.dataa(gnd),
	.datab(\ula|ShiftLeft0~124_combout ),
	.datac(gnd),
	.datad(\ula|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~84 .lut_mask = 16'hCC00;
defparam \ula|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N24
fiftyfivenm_lcell_comb \ula|ShiftRight0~71 (
// Equation(s):
// \ula|ShiftRight0~71_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight0~36_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight0~38_combout )))))

	.dataa(\ula|ShiftRight0~36_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\ula|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~71 .lut_mask = 16'h0B08;
defparam \ula|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N6
fiftyfivenm_lcell_comb \ula|Mux18~1 (
// Equation(s):
// \ula|Mux18~1_combout  = (\mux_in_2_ALU|saida[4]~28_combout  & ((\ula|ShiftRight0~84_combout ) # ((\ula|Mux23~2_combout )))) # (!\mux_in_2_ALU|saida[4]~28_combout  & (((!\ula|Mux23~2_combout  & \ula|ShiftRight0~71_combout ))))

	.dataa(\mux_in_2_ALU|saida[4]~28_combout ),
	.datab(\ula|ShiftRight0~84_combout ),
	.datac(\ula|Mux23~2_combout ),
	.datad(\ula|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~1 .lut_mask = 16'hADA8;
defparam \ula|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N26
fiftyfivenm_lcell_comb \ula|Mux18~2 (
// Equation(s):
// \ula|Mux18~2_combout  = (\ula|Mux23~2_combout  & ((\ula|Mux18~1_combout  & ((\ula|ShiftRight1~66_combout ))) # (!\ula|Mux18~1_combout  & (\ula|ShiftRight0~68_combout )))) # (!\ula|Mux23~2_combout  & (((\ula|Mux18~1_combout ))))

	.dataa(\ula|ShiftRight0~68_combout ),
	.datab(\ula|ShiftRight1~66_combout ),
	.datac(\ula|Mux23~2_combout ),
	.datad(\ula|Mux18~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~2 .lut_mask = 16'hCFA0;
defparam \ula|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N24
fiftyfivenm_lcell_comb \ula|Mux18~3 (
// Equation(s):
// \ula|Mux18~3_combout  = (!\ULA_ctrl|Mux2~7_combout  & \ula|Mux18~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ULA_ctrl|Mux2~7_combout ),
	.datad(\ula|Mux18~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~3 .lut_mask = 16'h0F00;
defparam \ula|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N2
fiftyfivenm_lcell_comb \ula|Mux18~6 (
// Equation(s):
// \ula|Mux18~6_combout  = (\ULA_ctrl|Mux1~11_combout  & (!\ULA_ctrl|Mux0~9_combout  & ((\ula|Mux18~3_combout )))) # (!\ULA_ctrl|Mux1~11_combout  & ((\ULA_ctrl|Mux0~9_combout ) # ((\ula|Mux18~5_combout ))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ULA_ctrl|Mux0~9_combout ),
	.datac(\ula|Mux18~5_combout ),
	.datad(\ula|Mux18~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~6 .lut_mask = 16'h7654;
defparam \ula|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N28
fiftyfivenm_lcell_comb \ula|Mux18~7 (
// Equation(s):
// \ula|Mux18~7_combout  = (\ula|Mux23~1_combout  & ((\ula|Mux18~6_combout  & (\ula|Mux18~0_combout )) # (!\ula|Mux18~6_combout  & ((!\ula|result~12_combout ))))) # (!\ula|Mux23~1_combout  & (((\ula|Mux18~6_combout ))))

	.dataa(\ula|Mux18~0_combout ),
	.datab(\ula|Mux23~1_combout ),
	.datac(\ula|result~12_combout ),
	.datad(\ula|Mux18~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~7 .lut_mask = 16'hBB0C;
defparam \ula|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N26
fiftyfivenm_lcell_comb \ula|Mux18~8 (
// Equation(s):
// \ula|Mux18~8_combout  = (\ula|Mux28~18_combout  & ((\ula|Mux18~7_combout ))) # (!\ula|Mux28~18_combout  & (\ula|Add1~26_combout ))

	.dataa(gnd),
	.datab(\ula|Mux28~18_combout ),
	.datac(\ula|Add1~26_combout ),
	.datad(\ula|Mux18~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~8 .lut_mask = 16'hFC30;
defparam \ula|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[13]~19 (
// Equation(s):
// \mux_valor_write_data|saida[13]~19_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [13])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux18~8_combout )))

	.dataa(gnd),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\D_mem|ReadData [13]),
	.datad(\ula|Mux18~8_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[13]~19 .lut_mask = 16'hF3C0;
defparam \mux_valor_write_data|saida[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N21
dffeas \Regfile|regs[2][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[2][13] .is_wysiwyg = "true";
defparam \Regfile|regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~413 (
// Equation(s):
// \Regfile|ReadData1[13]~413_combout  = (\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][13]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][13]~q ))))

	.dataa(\Regfile|regs[1][13]~q ),
	.datab(\Regfile|regs[3][13]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~413_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~413 .lut_mask = 16'hCA00;
defparam \Regfile|ReadData1[13]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~414 (
// Equation(s):
// \Regfile|ReadData1[13]~414_combout  = (\Regfile|ReadData1[13]~413_combout ) # ((\Regfile|regs[2][13]~q  & (\Imem|memoria_ROM~15_combout  & !\Imem|memoria_ROM~13_combout )))

	.dataa(\Regfile|regs[2][13]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Regfile|ReadData1[13]~413_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~414_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~414 .lut_mask = 16'hFF08;
defparam \Regfile|ReadData1[13]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~411 (
// Equation(s):
// \Regfile|ReadData1[13]~411_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[10][13]~q ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[8][13]~q  & ((!\Imem|memoria_ROM~13_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[8][13]~q ),
	.datac(\Regfile|regs[10][13]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~411_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~411 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[13]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~412 (
// Equation(s):
// \Regfile|ReadData1[13]~412_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[13]~411_combout  & (\Regfile|regs[11][13]~q )) # (!\Regfile|ReadData1[13]~411_combout  & ((\Regfile|regs[9][13]~q ))))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[13]~411_combout ))))

	.dataa(\Regfile|regs[11][13]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[9][13]~q ),
	.datad(\Regfile|ReadData1[13]~411_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~412_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~412 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[13]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~415 (
// Equation(s):
// \Regfile|ReadData1[13]~415_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[13]~412_combout ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|ReadData1[13]~414_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[13]~414_combout ),
	.datad(\Regfile|ReadData1[13]~412_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~415_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~415 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[13]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~409 (
// Equation(s):
// \Regfile|ReadData1[13]~409_combout  = (\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout ) # ((\Regfile|regs[5][13]~q )))) # (!\Imem|memoria_ROM~13_combout  & (!\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[4][13]~q ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[5][13]~q ),
	.datad(\Regfile|regs[4][13]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~409_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~409 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData1[13]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~410 (
// Equation(s):
// \Regfile|ReadData1[13]~410_combout  = (\Regfile|ReadData1[13]~409_combout  & ((\Regfile|regs[7][13]~q ) # ((!\Imem|memoria_ROM~15_combout )))) # (!\Regfile|ReadData1[13]~409_combout  & (((\Regfile|regs[6][13]~q  & \Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|ReadData1[13]~409_combout ),
	.datab(\Regfile|regs[7][13]~q ),
	.datac(\Regfile|regs[6][13]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~410_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~410 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData1[13]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~416 (
// Equation(s):
// \Regfile|ReadData1[13]~416_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[13][13]~q ) # (\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[12][13]~q  & ((!\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[12][13]~q ),
	.datab(\Regfile|regs[13][13]~q ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~416_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~416 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData1[13]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~417 (
// Equation(s):
// \Regfile|ReadData1[13]~417_combout  = (\Regfile|ReadData1[13]~416_combout  & (((\Regfile|regs[15][13]~q ) # (!\Imem|memoria_ROM~15_combout )))) # (!\Regfile|ReadData1[13]~416_combout  & (\Regfile|regs[14][13]~q  & ((\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[14][13]~q ),
	.datab(\Regfile|regs[15][13]~q ),
	.datac(\Regfile|ReadData1[13]~416_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~417_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~417 .lut_mask = 16'hCAF0;
defparam \Regfile|ReadData1[13]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~418 (
// Equation(s):
// \Regfile|ReadData1[13]~418_combout  = (\Regfile|ReadData1[13]~415_combout  & (((\Regfile|ReadData1[13]~417_combout )) # (!\Imem|memoria_ROM~4_combout ))) # (!\Regfile|ReadData1[13]~415_combout  & (\Imem|memoria_ROM~4_combout  & 
// (\Regfile|ReadData1[13]~410_combout )))

	.dataa(\Regfile|ReadData1[13]~415_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|ReadData1[13]~410_combout ),
	.datad(\Regfile|ReadData1[13]~417_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~418_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~418 .lut_mask = 16'hEA62;
defparam \Regfile|ReadData1[13]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[13]~419 (
// Equation(s):
// \Regfile|ReadData1[13]~419_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[13]~408_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[13]~418_combout ))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[13]~418_combout ),
	.datad(\Regfile|ReadData1[13]~408_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[13]~419_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[13]~419 .lut_mask = 16'h3210;
defparam \Regfile|ReadData1[13]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
fiftyfivenm_lcell_comb \ula|Add1~28 (
// Equation(s):
// \ula|Add1~28_combout  = ((\mux_in_2_ALU|saida[14]~18_combout  $ (\Regfile|ReadData1[14]~398_combout  $ (\ula|Add1~27 )))) # (GND)
// \ula|Add1~29  = CARRY((\mux_in_2_ALU|saida[14]~18_combout  & (\Regfile|ReadData1[14]~398_combout  & !\ula|Add1~27 )) # (!\mux_in_2_ALU|saida[14]~18_combout  & ((\Regfile|ReadData1[14]~398_combout ) # (!\ula|Add1~27 ))))

	.dataa(\mux_in_2_ALU|saida[14]~18_combout ),
	.datab(\Regfile|ReadData1[14]~398_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~27 ),
	.combout(\ula|Add1~28_combout ),
	.cout(\ula|Add1~29 ));
// synopsys translate_off
defparam \ula|Add1~28 .lut_mask = 16'h964D;
defparam \ula|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
fiftyfivenm_lcell_comb \ula|Mux17~0 (
// Equation(s):
// \ula|Mux17~0_combout  = (\ula|Mux28~19_combout  & (\mux_in_2_ALU|saida[14]~18_combout  $ (\Regfile|ReadData1[14]~398_combout )))

	.dataa(\mux_in_2_ALU|saida[14]~18_combout ),
	.datab(\ula|Mux28~19_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData1[14]~398_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~0 .lut_mask = 16'h4488;
defparam \ula|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
fiftyfivenm_lcell_comb \ula|result~13 (
// Equation(s):
// \ula|result~13_combout  = (\Regfile|ReadData1[14]~398_combout ) # ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~105_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[14]~399_combout ))))

	.dataa(\Regfile|ReadData1[14]~398_combout ),
	.datab(\Imem|memoria_ROM~105_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[14]~399_combout ),
	.cin(gnd),
	.combout(\ula|result~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~13 .lut_mask = 16'hEFEA;
defparam \ula|result~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
fiftyfivenm_lcell_comb \ula|Mux17~4 (
// Equation(s):
// \ula|Mux17~4_combout  = (\ULA_ctrl|Mux3~10_combout  & (!\ULA_ctrl|Mux2~7_combout  & ((\mux_in_2_ALU|saida[14]~18_combout ) # (\Regfile|ReadData1[14]~398_combout )))) # (!\ULA_ctrl|Mux3~10_combout  & ((\ULA_ctrl|Mux2~7_combout ) # 
// ((\mux_in_2_ALU|saida[14]~18_combout  & \Regfile|ReadData1[14]~398_combout ))))

	.dataa(\ULA_ctrl|Mux3~10_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\mux_in_2_ALU|saida[14]~18_combout ),
	.datad(\Regfile|ReadData1[14]~398_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~4 .lut_mask = 16'h7664;
defparam \ula|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
fiftyfivenm_lcell_comb \ula|Mux17~5 (
// Equation(s):
// \ula|Mux17~5_combout  = (\ula|Mux17~4_combout  & (((\ula|Add0~28_combout )) # (!\ula|Mux28~5_combout ))) # (!\ula|Mux17~4_combout  & (\ula|Mux28~5_combout  & ((\ula|ShiftLeft0~67_combout ))))

	.dataa(\ula|Mux17~4_combout ),
	.datab(\ula|Mux28~5_combout ),
	.datac(\ula|Add0~28_combout ),
	.datad(\ula|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~5 .lut_mask = 16'hE6A2;
defparam \ula|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N0
fiftyfivenm_lcell_comb \ula|ShiftRight0~20 (
// Equation(s):
// \ula|ShiftRight0~20_combout  = (!\mux_in_2_ALU|saida[0]~0_combout  & (!\mux_in_2_ALU|saida[1]~32_combout  & (!\mux_in_2_ALU|saida[3]~29_combout  & !\mux_in_2_ALU|saida[2]~30_combout )))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\mux_in_2_ALU|saida[3]~29_combout ),
	.datad(\mux_in_2_ALU|saida[2]~30_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~20 .lut_mask = 16'h0001;
defparam \ula|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N22
fiftyfivenm_lcell_comb \ula|ShiftRight1~64 (
// Equation(s):
// \ula|ShiftRight1~64_combout  = (!\Regfile|Equal1~1_combout  & ((\ula|ShiftRight0~20_combout  & ((\Regfile|ReadData1[30]~694_combout ))) # (!\ula|ShiftRight0~20_combout  & (\Regfile|ReadData1[31]~692_combout ))))

	.dataa(\Regfile|ReadData1[31]~692_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[30]~694_combout ),
	.datad(\ula|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~64_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~64 .lut_mask = 16'h3022;
defparam \ula|ShiftRight1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
fiftyfivenm_lcell_comb \ula|ShiftRight0~72 (
// Equation(s):
// \ula|ShiftRight0~72_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight1~20_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight1~14_combout ))))

	.dataa(\ula|ShiftRight1~14_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\ula|ShiftRight1~20_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~72 .lut_mask = 16'h0E02;
defparam \ula|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N4
fiftyfivenm_lcell_comb \ula|ShiftRight0~85 (
// Equation(s):
// \ula|ShiftRight0~85_combout  = (!\mux_in_2_ALU|saida[1]~32_combout  & (\ula|ShiftRight1~23_combout  & \ula|ShiftLeft0~124_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\ula|ShiftRight1~23_combout ),
	.datad(\ula|ShiftLeft0~124_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~85 .lut_mask = 16'h3000;
defparam \ula|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N12
fiftyfivenm_lcell_comb \ula|ShiftRight0~74 (
// Equation(s):
// \ula|ShiftRight0~74_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight1~16_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight1~29_combout ))))

	.dataa(\ula|ShiftRight1~29_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftRight1~16_combout ),
	.datad(\Regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~74 .lut_mask = 16'h00E2;
defparam \ula|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
fiftyfivenm_lcell_comb \ula|Mux17~1 (
// Equation(s):
// \ula|Mux17~1_combout  = (\ula|Mux23~2_combout  & (\mux_in_2_ALU|saida[4]~28_combout )) # (!\ula|Mux23~2_combout  & ((\mux_in_2_ALU|saida[4]~28_combout  & (\ula|ShiftRight0~85_combout )) # (!\mux_in_2_ALU|saida[4]~28_combout  & 
// ((\ula|ShiftRight0~74_combout )))))

	.dataa(\ula|Mux23~2_combout ),
	.datab(\mux_in_2_ALU|saida[4]~28_combout ),
	.datac(\ula|ShiftRight0~85_combout ),
	.datad(\ula|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~1 .lut_mask = 16'hD9C8;
defparam \ula|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
fiftyfivenm_lcell_comb \ula|Mux17~2 (
// Equation(s):
// \ula|Mux17~2_combout  = (\ula|Mux23~2_combout  & ((\ula|Mux17~1_combout  & (\ula|ShiftRight1~64_combout )) # (!\ula|Mux17~1_combout  & ((\ula|ShiftRight0~72_combout ))))) # (!\ula|Mux23~2_combout  & (((\ula|Mux17~1_combout ))))

	.dataa(\ula|ShiftRight1~64_combout ),
	.datab(\ula|Mux23~2_combout ),
	.datac(\ula|ShiftRight0~72_combout ),
	.datad(\ula|Mux17~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~2 .lut_mask = 16'hBBC0;
defparam \ula|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
fiftyfivenm_lcell_comb \ula|Mux17~3 (
// Equation(s):
// \ula|Mux17~3_combout  = (!\ULA_ctrl|Mux2~7_combout  & \ula|Mux17~2_combout )

	.dataa(gnd),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(gnd),
	.datad(\ula|Mux17~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~3 .lut_mask = 16'h3300;
defparam \ula|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
fiftyfivenm_lcell_comb \ula|Mux17~6 (
// Equation(s):
// \ula|Mux17~6_combout  = (\ULA_ctrl|Mux1~11_combout  & (((!\ULA_ctrl|Mux0~9_combout  & \ula|Mux17~3_combout )))) # (!\ULA_ctrl|Mux1~11_combout  & ((\ula|Mux17~5_combout ) # ((\ULA_ctrl|Mux0~9_combout ))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ula|Mux17~5_combout ),
	.datac(\ULA_ctrl|Mux0~9_combout ),
	.datad(\ula|Mux17~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~6 .lut_mask = 16'h5E54;
defparam \ula|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
fiftyfivenm_lcell_comb \ula|Mux17~7 (
// Equation(s):
// \ula|Mux17~7_combout  = (\ula|Mux23~1_combout  & ((\ula|Mux17~6_combout  & (\ula|Mux17~0_combout )) # (!\ula|Mux17~6_combout  & ((!\ula|result~13_combout ))))) # (!\ula|Mux23~1_combout  & (((\ula|Mux17~6_combout ))))

	.dataa(\ula|Mux23~1_combout ),
	.datab(\ula|Mux17~0_combout ),
	.datac(\ula|result~13_combout ),
	.datad(\ula|Mux17~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~7 .lut_mask = 16'hDD0A;
defparam \ula|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
fiftyfivenm_lcell_comb \ula|Mux17~8 (
// Equation(s):
// \ula|Mux17~8_combout  = (\ula|Mux28~18_combout  & ((\ula|Mux17~7_combout ))) # (!\ula|Mux28~18_combout  & (\ula|Add1~28_combout ))

	.dataa(\ula|Add1~28_combout ),
	.datab(gnd),
	.datac(\ula|Mux28~18_combout ),
	.datad(\ula|Mux17~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~8 .lut_mask = 16'hFA0A;
defparam \ula|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[14]~18 (
// Equation(s):
// \mux_valor_write_data|saida[14]~18_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [14])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux17~8_combout )))

	.dataa(gnd),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\D_mem|ReadData [14]),
	.datad(\ula|Mux17~8_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[14]~18 .lut_mask = 16'hF3C0;
defparam \mux_valor_write_data|saida[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N5
dffeas \Regfile|regs[20][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[20][14] .is_wysiwyg = "true";
defparam \Regfile|regs[20][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~393 (
// Equation(s):
// \Regfile|ReadData2[14]~393_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[24][14]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[16][14]~q )))))

	.dataa(\Regfile|regs[24][14]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[16][14]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~393_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~393 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData2[14]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~394 (
// Equation(s):
// \Regfile|ReadData2[14]~394_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[14]~393_combout  & ((\Regfile|regs[28][14]~q ))) # (!\Regfile|ReadData2[14]~393_combout  & (\Regfile|regs[20][14]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[14]~393_combout ))))

	.dataa(\Regfile|regs[20][14]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[28][14]~q ),
	.datad(\Regfile|ReadData2[14]~393_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~394_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~394 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[14]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~391 (
// Equation(s):
// \Regfile|ReadData2[14]~391_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[26][14]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[18][14]~q )))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[26][14]~q ),
	.datac(\Regfile|regs[18][14]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~391_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~391 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[14]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~392 (
// Equation(s):
// \Regfile|ReadData2[14]~392_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[14]~391_combout  & ((\Regfile|regs[30][14]~q ))) # (!\Regfile|ReadData2[14]~391_combout  & (\Regfile|regs[22][14]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[14]~391_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[22][14]~q ),
	.datac(\Regfile|regs[30][14]~q ),
	.datad(\Regfile|ReadData2[14]~391_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~392_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~392 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[14]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~395 (
// Equation(s):
// \Regfile|ReadData2[14]~395_combout  = (\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout )) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[14]~392_combout ))) # (!\Imem|memoria_ROM~35_combout  & 
// (\Regfile|ReadData2[14]~394_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|ReadData2[14]~394_combout ),
	.datad(\Regfile|ReadData2[14]~392_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~395_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~395 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[14]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~389 (
// Equation(s):
// \Regfile|ReadData2[14]~389_combout  = (\Imem|memoria_ROM~41_combout  & (\Imem|memoria_ROM~44_combout )) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[21][14]~q ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|regs[17][14]~q ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[17][14]~q ),
	.datad(\Regfile|regs[21][14]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~389_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~389 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[14]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~390 (
// Equation(s):
// \Regfile|ReadData2[14]~390_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[14]~389_combout  & (\Regfile|regs[29][14]~q )) # (!\Regfile|ReadData2[14]~389_combout  & ((\Regfile|regs[25][14]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|ReadData2[14]~389_combout ))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|ReadData2[14]~389_combout ),
	.datac(\Regfile|regs[29][14]~q ),
	.datad(\Regfile|regs[25][14]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~390_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~390 .lut_mask = 16'hE6C4;
defparam \Regfile|ReadData2[14]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~396 (
// Equation(s):
// \Regfile|ReadData2[14]~396_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & (\Regfile|regs[23][14]~q )) # (!\Imem|memoria_ROM~44_combout  & 
// ((\Regfile|regs[19][14]~q )))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[23][14]~q ),
	.datac(\Regfile|regs[19][14]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~396_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~396 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[14]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~397 (
// Equation(s):
// \Regfile|ReadData2[14]~397_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[14]~396_combout  & ((\Regfile|regs[31][14]~q ))) # (!\Regfile|ReadData2[14]~396_combout  & (\Regfile|regs[27][14]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[14]~396_combout ))))

	.dataa(\Regfile|regs[27][14]~q ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[31][14]~q ),
	.datad(\Regfile|ReadData2[14]~396_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~397_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~397 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[14]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~398 (
// Equation(s):
// \Regfile|ReadData2[14]~398_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[14]~395_combout  & ((\Regfile|ReadData2[14]~397_combout ))) # (!\Regfile|ReadData2[14]~395_combout  & (\Regfile|ReadData2[14]~390_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (\Regfile|ReadData2[14]~395_combout ))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|ReadData2[14]~395_combout ),
	.datac(\Regfile|ReadData2[14]~390_combout ),
	.datad(\Regfile|ReadData2[14]~397_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~398_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~398 .lut_mask = 16'hEC64;
defparam \Regfile|ReadData2[14]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~386 (
// Equation(s):
// \Regfile|ReadData2[14]~386_combout  = (\Imem|memoria_ROM~35_combout  & (\Imem|memoria_ROM~31_combout )) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][14]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[12][14]~q ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[12][14]~q ),
	.datad(\Regfile|regs[13][14]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~386_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~386 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[14]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~387 (
// Equation(s):
// \Regfile|ReadData2[14]~387_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[14]~386_combout  & (\Regfile|regs[15][14]~q )) # (!\Regfile|ReadData2[14]~386_combout  & ((\Regfile|regs[14][14]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[14]~386_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[15][14]~q ),
	.datac(\Regfile|regs[14][14]~q ),
	.datad(\Regfile|ReadData2[14]~386_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~387_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~387 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[14]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~379 (
// Equation(s):
// \Regfile|ReadData2[14]~379_combout  = (\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout ) # ((\Regfile|regs[10][14]~q )))) # (!\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[8][14]~q )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[8][14]~q ),
	.datad(\Regfile|regs[10][14]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~379_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~379 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[14]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~380 (
// Equation(s):
// \Regfile|ReadData2[14]~380_combout  = (\Regfile|ReadData2[14]~379_combout  & (((\Regfile|regs[11][14]~q )) # (!\Imem|memoria_ROM~31_combout ))) # (!\Regfile|ReadData2[14]~379_combout  & (\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[9][14]~q ))))

	.dataa(\Regfile|ReadData2[14]~379_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[11][14]~q ),
	.datad(\Regfile|regs[9][14]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~380_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~380 .lut_mask = 16'hE6A2;
defparam \Regfile|ReadData2[14]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~381 (
// Equation(s):
// \Regfile|ReadData2[14]~381_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[5][14]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[4][14]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[4][14]~q ),
	.datab(\Regfile|regs[5][14]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~381_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~381 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData2[14]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~382 (
// Equation(s):
// \Regfile|ReadData2[14]~382_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[14]~381_combout  & (\Regfile|regs[7][14]~q )) # (!\Regfile|ReadData2[14]~381_combout  & ((\Regfile|regs[6][14]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[14]~381_combout ))))

	.dataa(\Regfile|regs[7][14]~q ),
	.datab(\Regfile|regs[6][14]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|ReadData2[14]~381_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~382_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~382 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[14]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~383 (
// Equation(s):
// \Regfile|ReadData2[14]~383_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][14]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][14]~q )))))

	.dataa(\Regfile|regs[3][14]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[1][14]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~383_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~383 .lut_mask = 16'hB800;
defparam \Regfile|ReadData2[14]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~384 (
// Equation(s):
// \Regfile|ReadData2[14]~384_combout  = (\Regfile|ReadData2[14]~383_combout ) # ((!\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout  & \Regfile|regs[2][14]~q )))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|ReadData2[14]~383_combout ),
	.datad(\Regfile|regs[2][14]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~384_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~384 .lut_mask = 16'hF4F0;
defparam \Regfile|ReadData2[14]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~385 (
// Equation(s):
// \Regfile|ReadData2[14]~385_combout  = (\Imem|memoria_ROM~41_combout  & (\Imem|memoria_ROM~44_combout )) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & (\Regfile|ReadData2[14]~382_combout )) # (!\Imem|memoria_ROM~44_combout  & 
// ((\Regfile|ReadData2[14]~384_combout )))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[14]~382_combout ),
	.datad(\Regfile|ReadData2[14]~384_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~385_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~385 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData2[14]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~388 (
// Equation(s):
// \Regfile|ReadData2[14]~388_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[14]~385_combout  & (\Regfile|ReadData2[14]~387_combout )) # (!\Regfile|ReadData2[14]~385_combout  & ((\Regfile|ReadData2[14]~380_combout ))))) # 
// (!\Imem|memoria_ROM~41_combout  & (((\Regfile|ReadData2[14]~385_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|ReadData2[14]~387_combout ),
	.datac(\Regfile|ReadData2[14]~380_combout ),
	.datad(\Regfile|ReadData2[14]~385_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~388_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~388 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[14]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[14]~399 (
// Equation(s):
// \Regfile|ReadData2[14]~399_combout  = (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[14]~388_combout ) # ((\Imem|memoria_ROM~49_combout  & \Regfile|ReadData2[14]~398_combout )))) # (!\Regfile|ReadData2[0]~20_combout  & 
// (\Imem|memoria_ROM~49_combout  & (\Regfile|ReadData2[14]~398_combout )))

	.dataa(\Regfile|ReadData2[0]~20_combout ),
	.datab(\Imem|memoria_ROM~49_combout ),
	.datac(\Regfile|ReadData2[14]~398_combout ),
	.datad(\Regfile|ReadData2[14]~388_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[14]~399_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[14]~399 .lut_mask = 16'hEAC0;
defparam \Regfile|ReadData2[14]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~18 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~18_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~105_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[14]~399_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~105_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[14]~399_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~18 .lut_mask = 16'hCFC0;
defparam \mux_in_2_ALU|saida[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
fiftyfivenm_lcell_comb \ula|Add1~30 (
// Equation(s):
// \ula|Add1~30_combout  = (\mux_in_2_ALU|saida[15]~17_combout  & ((\Regfile|ReadData1[15]~377_combout  & (!\ula|Add1~29 )) # (!\Regfile|ReadData1[15]~377_combout  & ((\ula|Add1~29 ) # (GND))))) # (!\mux_in_2_ALU|saida[15]~17_combout  & 
// ((\Regfile|ReadData1[15]~377_combout  & (\ula|Add1~29  & VCC)) # (!\Regfile|ReadData1[15]~377_combout  & (!\ula|Add1~29 ))))
// \ula|Add1~31  = CARRY((\mux_in_2_ALU|saida[15]~17_combout  & ((!\ula|Add1~29 ) # (!\Regfile|ReadData1[15]~377_combout ))) # (!\mux_in_2_ALU|saida[15]~17_combout  & (!\Regfile|ReadData1[15]~377_combout  & !\ula|Add1~29 )))

	.dataa(\mux_in_2_ALU|saida[15]~17_combout ),
	.datab(\Regfile|ReadData1[15]~377_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~29 ),
	.combout(\ula|Add1~30_combout ),
	.cout(\ula|Add1~31 ));
// synopsys translate_off
defparam \ula|Add1~30 .lut_mask = 16'h692B;
defparam \ula|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
fiftyfivenm_lcell_comb \ula|result~14 (
// Equation(s):
// \ula|result~14_combout  = (\Regfile|ReadData1[15]~377_combout ) # ((\uc|WideOr0~2_combout  & ((\Imem|memoria_ROM~100_combout ))) # (!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[15]~378_combout )))

	.dataa(\Regfile|ReadData2[15]~378_combout ),
	.datab(\Imem|memoria_ROM~100_combout ),
	.datac(\Regfile|ReadData1[15]~377_combout ),
	.datad(\uc|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\ula|result~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~14 .lut_mask = 16'hFCFA;
defparam \ula|result~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
fiftyfivenm_lcell_comb \ula|Mux16~2 (
// Equation(s):
// \ula|Mux16~2_combout  = (\ula|Mux28~19_combout  & (\Regfile|ReadData1[15]~377_combout  $ (\mux_in_2_ALU|saida[15]~17_combout )))

	.dataa(\ula|Mux28~19_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[15]~377_combout ),
	.datad(\mux_in_2_ALU|saida[15]~17_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~2 .lut_mask = 16'h0AA0;
defparam \ula|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
fiftyfivenm_lcell_comb \ula|Mux16~10 (
// Equation(s):
// \ula|Mux16~10_combout  = (\mux_in_2_ALU|saida[4]~28_combout  & (!\ULA_ctrl|Mux3~10_combout  & ((\ula|ShiftLeft0~30_combout ) # (\mux_in_2_ALU|saida[3]~29_combout )))) # (!\mux_in_2_ALU|saida[4]~28_combout  & (((\mux_in_2_ALU|saida[3]~29_combout ))))

	.dataa(\mux_in_2_ALU|saida[4]~28_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ula|ShiftLeft0~30_combout ),
	.datad(\mux_in_2_ALU|saida[3]~29_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~10 .lut_mask = 16'h7720;
defparam \ula|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
fiftyfivenm_lcell_comb \ula|Mux16~3 (
// Equation(s):
// \ula|Mux16~3_combout  = (\mux_in_2_ALU|saida[4]~28_combout  & (((\ula|Mux16~10_combout )))) # (!\mux_in_2_ALU|saida[4]~28_combout  & ((\ula|Mux16~10_combout  & (\ula|ShiftRight0~76_combout )) # (!\ula|Mux16~10_combout  & ((\ula|ShiftRight0~78_combout 
// )))))

	.dataa(\ula|ShiftRight0~76_combout ),
	.datab(\mux_in_2_ALU|saida[4]~28_combout ),
	.datac(\ula|Mux16~10_combout ),
	.datad(\ula|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~3 .lut_mask = 16'hE3E0;
defparam \ula|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
fiftyfivenm_lcell_comb \ula|Mux16~4 (
// Equation(s):
// \ula|Mux16~4_combout  = (!\ULA_ctrl|Mux2~7_combout  & ((\ula|Mux16~3_combout  & ((!\mux_in_2_ALU|saida[4]~28_combout ))) # (!\ula|Mux16~3_combout  & (\Regfile|ReadData1[31]~41_combout  & \mux_in_2_ALU|saida[4]~28_combout ))))

	.dataa(\ula|Mux16~3_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\Regfile|ReadData1[31]~41_combout ),
	.datad(\mux_in_2_ALU|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~4 .lut_mask = 16'h1022;
defparam \ula|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
fiftyfivenm_lcell_comb \ula|Mux16~5 (
// Equation(s):
// \ula|Mux16~5_combout  = (\ULA_ctrl|Mux2~7_combout  & (((!\ULA_ctrl|Mux3~10_combout )))) # (!\ULA_ctrl|Mux2~7_combout  & ((\Regfile|ReadData1[15]~377_combout  & ((\ULA_ctrl|Mux3~10_combout ) # (\mux_in_2_ALU|saida[15]~17_combout ))) # 
// (!\Regfile|ReadData1[15]~377_combout  & (\ULA_ctrl|Mux3~10_combout  & \mux_in_2_ALU|saida[15]~17_combout ))))

	.dataa(\Regfile|ReadData1[15]~377_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\ULA_ctrl|Mux3~10_combout ),
	.datad(\mux_in_2_ALU|saida[15]~17_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~5 .lut_mask = 16'h3E2C;
defparam \ula|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~69 (
// Equation(s):
// \ula|ShiftLeft0~69_combout  = (\ula|Mux5~17_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~47_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~51_combout ))))

	.dataa(\ula|Mux5~17_combout ),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftLeft0~51_combout ),
	.datad(\ula|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~69 .lut_mask = 16'hA820;
defparam \ula|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~68 (
// Equation(s):
// \ula|ShiftLeft0~68_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~22_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~36_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\ula|ShiftLeft0~22_combout ),
	.datac(\mux_in_2_ALU|saida[3]~29_combout ),
	.datad(\ula|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~68 .lut_mask = 16'hD080;
defparam \ula|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~64 (
// Equation(s):
// \ula|ShiftLeft0~64_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[12]~683_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[14]~682_combout )))

	.dataa(gnd),
	.datab(\Regfile|ReadData1[12]~683_combout ),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\Regfile|ReadData1[14]~682_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~64 .lut_mask = 16'hCFC0;
defparam \ula|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft0~71 (
// Equation(s):
// \ula|ShiftLeft0~71_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~64_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~70_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftLeft0~64_combout ),
	.datad(\ula|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~71 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~72 (
// Equation(s):
// \ula|ShiftLeft0~72_combout  = (\ula|ShiftLeft0~69_combout ) # ((\ula|ShiftLeft0~68_combout ) # ((\ula|ShiftLeft0~124_combout  & \ula|ShiftLeft0~71_combout )))

	.dataa(\ula|ShiftLeft0~124_combout ),
	.datab(\ula|ShiftLeft0~69_combout ),
	.datac(\ula|ShiftLeft0~68_combout ),
	.datad(\ula|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~72 .lut_mask = 16'hFEFC;
defparam \ula|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
fiftyfivenm_lcell_comb \ula|ShiftLeft0~128 (
// Equation(s):
// \ula|ShiftLeft0~128_combout  = (\ula|ShiftLeft0~72_combout  & ((\Imem|memoria_ROM~15_combout ) # ((\Imem|memoria_ROM~4_combout ) # (!\Regfile|Equal1~0_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|Equal1~0_combout ),
	.datad(\ula|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~128_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~128 .lut_mask = 16'hEF00;
defparam \ula|ShiftLeft0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
fiftyfivenm_lcell_comb \ula|Mux16~6 (
// Equation(s):
// \ula|Mux16~6_combout  = (\ula|Mux28~5_combout  & ((\ula|Mux16~5_combout  & (\ula|Add0~30_combout )) # (!\ula|Mux16~5_combout  & ((\ula|ShiftLeft0~128_combout ))))) # (!\ula|Mux28~5_combout  & (((\ula|Mux16~5_combout ))))

	.dataa(\ula|Add0~30_combout ),
	.datab(\ula|Mux28~5_combout ),
	.datac(\ula|Mux16~5_combout ),
	.datad(\ula|ShiftLeft0~128_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~6 .lut_mask = 16'hBCB0;
defparam \ula|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
fiftyfivenm_lcell_comb \ula|Mux16~7 (
// Equation(s):
// \ula|Mux16~7_combout  = (\ULA_ctrl|Mux0~9_combout  & (!\ULA_ctrl|Mux1~11_combout )) # (!\ULA_ctrl|Mux0~9_combout  & ((\ULA_ctrl|Mux1~11_combout  & (\ula|Mux16~4_combout )) # (!\ULA_ctrl|Mux1~11_combout  & ((\ula|Mux16~6_combout )))))

	.dataa(\ULA_ctrl|Mux0~9_combout ),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(\ula|Mux16~4_combout ),
	.datad(\ula|Mux16~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~7 .lut_mask = 16'h7362;
defparam \ula|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
fiftyfivenm_lcell_comb \ula|Mux16~8 (
// Equation(s):
// \ula|Mux16~8_combout  = (\ula|Mux23~1_combout  & ((\ula|Mux16~7_combout  & ((\ula|Mux16~2_combout ))) # (!\ula|Mux16~7_combout  & (!\ula|result~14_combout )))) # (!\ula|Mux23~1_combout  & (((\ula|Mux16~7_combout ))))

	.dataa(\ula|Mux23~1_combout ),
	.datab(\ula|result~14_combout ),
	.datac(\ula|Mux16~2_combout ),
	.datad(\ula|Mux16~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~8 .lut_mask = 16'hF522;
defparam \ula|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N16
fiftyfivenm_lcell_comb \ula|Mux16~9 (
// Equation(s):
// \ula|Mux16~9_combout  = (\ula|Mux28~18_combout  & ((\ula|Mux16~8_combout ))) # (!\ula|Mux28~18_combout  & (\ula|Add1~30_combout ))

	.dataa(gnd),
	.datab(\ula|Mux28~18_combout ),
	.datac(\ula|Add1~30_combout ),
	.datad(\ula|Mux16~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~9 .lut_mask = 16'hFC30;
defparam \ula|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[15]~17 (
// Equation(s):
// \mux_valor_write_data|saida[15]~17_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [15])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux16~9_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\D_mem|ReadData [15]),
	.datac(gnd),
	.datad(\ula|Mux16~9_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[15]~17 .lut_mask = 16'hDD88;
defparam \mux_valor_write_data|saida[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N17
dffeas \Regfile|regs[15][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][15] .is_wysiwyg = "true";
defparam \Regfile|regs[15][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~365 (
// Equation(s):
// \Regfile|ReadData2[15]~365_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][15]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[12][15]~q ))))

	.dataa(\Regfile|regs[12][15]~q ),
	.datab(\Regfile|regs[13][15]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~365_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~365 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData2[15]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~366 (
// Equation(s):
// \Regfile|ReadData2[15]~366_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[15]~365_combout  & (\Regfile|regs[15][15]~q )) # (!\Regfile|ReadData2[15]~365_combout  & ((\Regfile|regs[14][15]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[15]~365_combout ))))

	.dataa(\Regfile|regs[15][15]~q ),
	.datab(\Regfile|regs[14][15]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|ReadData2[15]~365_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~366_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~366 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[15]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~358 (
// Equation(s):
// \Regfile|ReadData2[15]~358_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[5][15]~q ) # ((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[4][15]~q  & !\Imem|memoria_ROM~35_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[5][15]~q ),
	.datac(\Regfile|regs[4][15]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~358_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~358 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[15]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~359 (
// Equation(s):
// \Regfile|ReadData2[15]~359_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[15]~358_combout  & ((\Regfile|regs[7][15]~q ))) # (!\Regfile|ReadData2[15]~358_combout  & (\Regfile|regs[6][15]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[15]~358_combout ))))

	.dataa(\Regfile|regs[6][15]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[7][15]~q ),
	.datad(\Regfile|ReadData2[15]~358_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~359_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~359 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[15]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~360 (
// Equation(s):
// \Regfile|ReadData2[15]~360_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[10][15]~q ) # ((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & (((\Regfile|regs[8][15]~q  & !\Imem|memoria_ROM~31_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[10][15]~q ),
	.datac(\Regfile|regs[8][15]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~360_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~360 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[15]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~361 (
// Equation(s):
// \Regfile|ReadData2[15]~361_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[15]~360_combout  & ((\Regfile|regs[11][15]~q ))) # (!\Regfile|ReadData2[15]~360_combout  & (\Regfile|regs[9][15]~q )))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[15]~360_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[9][15]~q ),
	.datac(\Regfile|regs[11][15]~q ),
	.datad(\Regfile|ReadData2[15]~360_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~361_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~361 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[15]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~362 (
// Equation(s):
// \Regfile|ReadData2[15]~362_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[3][15]~q ))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[1][15]~q ))))

	.dataa(\Regfile|regs[1][15]~q ),
	.datab(\Regfile|regs[3][15]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~362_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~362 .lut_mask = 16'hC0A0;
defparam \Regfile|ReadData2[15]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~363 (
// Equation(s):
// \Regfile|ReadData2[15]~363_combout  = (\Regfile|ReadData2[15]~362_combout ) # ((!\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout  & \Regfile|regs[2][15]~q )))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[2][15]~q ),
	.datad(\Regfile|ReadData2[15]~362_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~363_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~363 .lut_mask = 16'hFF40;
defparam \Regfile|ReadData2[15]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~364 (
// Equation(s):
// \Regfile|ReadData2[15]~364_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[15]~361_combout ) # ((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & (((!\Imem|memoria_ROM~44_combout  & \Regfile|ReadData2[15]~363_combout 
// ))))

	.dataa(\Regfile|ReadData2[15]~361_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Regfile|ReadData2[15]~363_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~364_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~364 .lut_mask = 16'hCBC8;
defparam \Regfile|ReadData2[15]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~367 (
// Equation(s):
// \Regfile|ReadData2[15]~367_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[15]~364_combout  & (\Regfile|ReadData2[15]~366_combout )) # (!\Regfile|ReadData2[15]~364_combout  & ((\Regfile|ReadData2[15]~359_combout ))))) # 
// (!\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[15]~364_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|ReadData2[15]~366_combout ),
	.datac(\Regfile|ReadData2[15]~359_combout ),
	.datad(\Regfile|ReadData2[15]~364_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~367_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~367 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[15]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~368 (
// Equation(s):
// \Regfile|ReadData2[15]~368_combout  = (\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout ) # ((\Regfile|regs[25][15]~q )))) # (!\Imem|memoria_ROM~41_combout  & (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[17][15]~q )))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[17][15]~q ),
	.datad(\Regfile|regs[25][15]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~368_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~368 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[15]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~369 (
// Equation(s):
// \Regfile|ReadData2[15]~369_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[15]~368_combout  & ((\Regfile|regs[29][15]~q ))) # (!\Regfile|ReadData2[15]~368_combout  & (\Regfile|regs[21][15]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[15]~368_combout ))))

	.dataa(\Regfile|regs[21][15]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[29][15]~q ),
	.datad(\Regfile|ReadData2[15]~368_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~369_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~369 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[15]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~372 (
// Equation(s):
// \Regfile|ReadData2[15]~372_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[20][15]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[16][15]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[20][15]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[16][15]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~372_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~372 .lut_mask = 16'hCCB8;
defparam \Regfile|ReadData2[15]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~373 (
// Equation(s):
// \Regfile|ReadData2[15]~373_combout  = (\Regfile|ReadData2[15]~372_combout  & (((\Regfile|regs[28][15]~q ) # (!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[15]~372_combout  & (\Regfile|regs[24][15]~q  & ((\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[24][15]~q ),
	.datab(\Regfile|ReadData2[15]~372_combout ),
	.datac(\Regfile|regs[28][15]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~373_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~373 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData2[15]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~370 (
// Equation(s):
// \Regfile|ReadData2[15]~370_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[22][15]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[18][15]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[22][15]~q ),
	.datac(\Regfile|regs[18][15]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~370_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~370 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[15]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~371 (
// Equation(s):
// \Regfile|ReadData2[15]~371_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[15]~370_combout  & ((\Regfile|regs[30][15]~q ))) # (!\Regfile|ReadData2[15]~370_combout  & (\Regfile|regs[26][15]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[15]~370_combout ))))

	.dataa(\Regfile|regs[26][15]~q ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[30][15]~q ),
	.datad(\Regfile|ReadData2[15]~370_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~371_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~371 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[15]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~374 (
// Equation(s):
// \Regfile|ReadData2[15]~374_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[15]~371_combout ))) # (!\Imem|memoria_ROM~35_combout  & 
// (\Regfile|ReadData2[15]~373_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|ReadData2[15]~373_combout ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|ReadData2[15]~371_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~374_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~374 .lut_mask = 16'hF4A4;
defparam \Regfile|ReadData2[15]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~375 (
// Equation(s):
// \Regfile|ReadData2[15]~375_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[27][15]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[19][15]~q )))))

	.dataa(\Regfile|regs[27][15]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[19][15]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~375_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~375 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData2[15]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~376 (
// Equation(s):
// \Regfile|ReadData2[15]~376_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[15]~375_combout  & ((\Regfile|regs[31][15]~q ))) # (!\Regfile|ReadData2[15]~375_combout  & (\Regfile|regs[23][15]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[15]~375_combout ))))

	.dataa(\Regfile|regs[23][15]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[31][15]~q ),
	.datad(\Regfile|ReadData2[15]~375_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~376_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~376 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[15]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~377 (
// Equation(s):
// \Regfile|ReadData2[15]~377_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[15]~374_combout  & ((\Regfile|ReadData2[15]~376_combout ))) # (!\Regfile|ReadData2[15]~374_combout  & (\Regfile|ReadData2[15]~369_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[15]~374_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|ReadData2[15]~369_combout ),
	.datac(\Regfile|ReadData2[15]~374_combout ),
	.datad(\Regfile|ReadData2[15]~376_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~377_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~377 .lut_mask = 16'hF858;
defparam \Regfile|ReadData2[15]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[15]~378 (
// Equation(s):
// \Regfile|ReadData2[15]~378_combout  = (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[15]~367_combout ) # ((\Imem|memoria_ROM~49_combout  & \Regfile|ReadData2[15]~377_combout )))) # (!\Regfile|ReadData2[0]~20_combout  & 
// (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[15]~377_combout ))))

	.dataa(\Regfile|ReadData2[0]~20_combout ),
	.datab(\Imem|memoria_ROM~49_combout ),
	.datac(\Regfile|ReadData2[15]~367_combout ),
	.datad(\Regfile|ReadData2[15]~377_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[15]~378_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[15]~378 .lut_mask = 16'hECA0;
defparam \Regfile|ReadData2[15]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~17 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~17_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[15]~378_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~100_combout ),
	.datac(\Regfile|ReadData2[15]~378_combout ),
	.datad(\uc|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~17 .lut_mask = 16'hCCF0;
defparam \mux_in_2_ALU|saida[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
fiftyfivenm_lcell_comb \ula|Add1~32 (
// Equation(s):
// \ula|Add1~32_combout  = ((\Regfile|ReadData1[16]~356_combout  $ (\mux_in_2_ALU|saida[16]~16_combout  $ (\ula|Add1~31 )))) # (GND)
// \ula|Add1~33  = CARRY((\Regfile|ReadData1[16]~356_combout  & ((!\ula|Add1~31 ) # (!\mux_in_2_ALU|saida[16]~16_combout ))) # (!\Regfile|ReadData1[16]~356_combout  & (!\mux_in_2_ALU|saida[16]~16_combout  & !\ula|Add1~31 )))

	.dataa(\Regfile|ReadData1[16]~356_combout ),
	.datab(\mux_in_2_ALU|saida[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~31 ),
	.combout(\ula|Add1~32_combout ),
	.cout(\ula|Add1~33 ));
// synopsys translate_off
defparam \ula|Add1~32 .lut_mask = 16'h962B;
defparam \ula|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
fiftyfivenm_lcell_comb \ula|Mux15~3 (
// Equation(s):
// \ula|Mux15~3_combout  = (!\ULA_ctrl|Mux2~7_combout  & ((\ula|Mux15~2_combout ) # ((!\ULA_ctrl|Mux1~11_combout  & \ula|Add1~32_combout ))))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ula|Mux15~2_combout ),
	.datac(\ULA_ctrl|Mux1~11_combout ),
	.datad(\ula|Add1~32_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~3 .lut_mask = 16'h4544;
defparam \ula|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
fiftyfivenm_lcell_comb \ula|Mux15~15 (
// Equation(s):
// \ula|Mux15~15_combout  = (\ULA_ctrl|Mux2~7_combout  & (!\ULA_ctrl|Mux1~11_combout  & (\Regfile|ReadData1[16]~356_combout  $ (\mux_in_2_ALU|saida[16]~16_combout ))))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\Regfile|ReadData1[16]~356_combout ),
	.datac(\ULA_ctrl|Mux1~11_combout ),
	.datad(\mux_in_2_ALU|saida[16]~16_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~15 .lut_mask = 16'h0208;
defparam \ula|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
fiftyfivenm_lcell_comb \ula|Mux15~5 (
// Equation(s):
// \ula|Mux15~5_combout  = (\mux_in_2_ALU|saida[2]~30_combout  & ((\mux_in_2_ALU|saida[3]~29_combout  & (\ula|ShiftLeft0~25_combout )) # (!\mux_in_2_ALU|saida[3]~29_combout  & ((\ula|ShiftLeft0~56_combout )))))

	.dataa(\ula|ShiftLeft0~25_combout ),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(\mux_in_2_ALU|saida[2]~30_combout ),
	.datad(\ula|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~5 .lut_mask = 16'hB080;
defparam \ula|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N24
fiftyfivenm_lcell_comb \ula|ShiftRight0~45 (
// Equation(s):
// \ula|ShiftRight0~45_combout  = (!\Regfile|Equal1~1_combout  & ((\uc|WideOr0~2_combout  & ((!\Imem|memoria_ROM~89_combout ))) # (!\uc|WideOr0~2_combout  & (!\Regfile|ReadData2[4]~609_combout ))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Regfile|ReadData2[4]~609_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\Imem|memoria_ROM~89_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~45 .lut_mask = 16'h010B;
defparam \ula|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
fiftyfivenm_lcell_comb \ula|Mux15~6 (
// Equation(s):
// \ula|Mux15~6_combout  = (!\mux_in_2_ALU|saida[2]~30_combout  & ((\mux_in_2_ALU|saida[3]~29_combout  & (\ula|ShiftLeft0~40_combout )) # (!\mux_in_2_ALU|saida[3]~29_combout  & ((\ula|ShiftLeft0~74_combout )))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftLeft0~40_combout ),
	.datad(\ula|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~6 .lut_mask = 16'h3120;
defparam \ula|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
fiftyfivenm_lcell_comb \ula|Mux15~7 (
// Equation(s):
// \ula|Mux15~7_combout  = (\ula|ShiftRight0~45_combout  & (\ULA_ctrl|Mux2~7_combout  & ((\ula|Mux15~5_combout ) # (\ula|Mux15~6_combout ))))

	.dataa(\ula|Mux15~5_combout ),
	.datab(\ula|ShiftRight0~45_combout ),
	.datac(\ULA_ctrl|Mux2~7_combout ),
	.datad(\ula|Mux15~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~7 .lut_mask = 16'hC080;
defparam \ula|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N24
fiftyfivenm_lcell_comb \ula|Mux15~8 (
// Equation(s):
// \ula|Mux15~8_combout  = (\ULA_ctrl|Mux2~7_combout  & (\Regfile|ReadData1[0]~20_combout  & (\mux_in_2_ALU|saida[4]~28_combout  & \ula|ShiftRight0~20_combout )))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\Regfile|ReadData1[0]~20_combout ),
	.datac(\mux_in_2_ALU|saida[4]~28_combout ),
	.datad(\ula|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~8 .lut_mask = 16'h8000;
defparam \ula|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
fiftyfivenm_lcell_comb \ula|Mux15~9 (
// Equation(s):
// \ula|Mux15~9_combout  = (\ula|Mux15~8_combout ) # ((!\ULA_ctrl|Mux2~7_combout  & ((\mux_in_2_ALU|saida[16]~16_combout ) # (\Regfile|ReadData1[16]~356_combout ))))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\mux_in_2_ALU|saida[16]~16_combout ),
	.datac(\Regfile|ReadData1[16]~356_combout ),
	.datad(\ula|Mux15~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~9 .lut_mask = 16'hFF54;
defparam \ula|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
fiftyfivenm_lcell_comb \ula|Mux30~4 (
// Equation(s):
// \ula|Mux30~4_combout  = (!\ULA_ctrl|Mux2~7_combout  & (\ULA_ctrl|Mux1~11_combout  & !\Regfile|Equal1~1_combout ))

	.dataa(gnd),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\ULA_ctrl|Mux1~11_combout ),
	.datad(\Regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~4 .lut_mask = 16'h0030;
defparam \ula|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
fiftyfivenm_lcell_comb \ula|ShiftRight0~33 (
// Equation(s):
// \ula|ShiftRight0~33_combout  = (\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight0~29_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight0~32_combout )))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight0~29_combout ),
	.datad(\ula|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~33 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
fiftyfivenm_lcell_comb \ula|ShiftRight0~34 (
// Equation(s):
// \ula|ShiftRight0~34_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & ((\ula|ShiftRight0~26_combout ))) # (!\mux_in_2_ALU|saida[3]~29_combout  & (\ula|ShiftRight0~33_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(\ula|ShiftRight0~33_combout ),
	.datad(\ula|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~34 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
fiftyfivenm_lcell_comb \ula|Mux15~4 (
// Equation(s):
// \ula|Mux15~4_combout  = (\ula|Mux30~4_combout  & ((\mux_in_2_ALU|saida[4]~28_combout  & (\Regfile|ReadData1[31]~692_combout )) # (!\mux_in_2_ALU|saida[4]~28_combout  & ((\ula|ShiftRight0~34_combout )))))

	.dataa(\Regfile|ReadData1[31]~692_combout ),
	.datab(\mux_in_2_ALU|saida[4]~28_combout ),
	.datac(\ula|Mux30~4_combout ),
	.datad(\ula|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~4 .lut_mask = 16'hB080;
defparam \ula|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
fiftyfivenm_lcell_comb \ula|Mux15~10 (
// Equation(s):
// \ula|Mux15~10_combout  = (\ula|Mux15~4_combout ) # ((!\ULA_ctrl|Mux1~11_combout  & ((\ula|Mux15~7_combout ) # (\ula|Mux15~9_combout ))))

	.dataa(\ula|Mux15~7_combout ),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(\ula|Mux15~9_combout ),
	.datad(\ula|Mux15~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~10 .lut_mask = 16'hFF32;
defparam \ula|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
fiftyfivenm_lcell_comb \ula|ShiftRight0~86 (
// Equation(s):
// \ula|ShiftRight0~86_combout  = (\ula|ShiftRight0~45_combout  & ((\mux_in_2_ALU|saida[3]~29_combout  & (\ula|ShiftRight0~26_combout )) # (!\mux_in_2_ALU|saida[3]~29_combout  & ((\ula|ShiftRight0~33_combout )))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\ula|ShiftRight0~45_combout ),
	.datac(\ula|ShiftRight0~26_combout ),
	.datad(\ula|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~86 .lut_mask = 16'hC480;
defparam \ula|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
fiftyfivenm_lcell_comb \ula|result~15 (
// Equation(s):
// \ula|result~15_combout  = (\Regfile|ReadData1[16]~356_combout  & ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[16]~357_combout )))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Regfile|ReadData1[16]~356_combout ),
	.datac(\Imem|memoria_ROM~100_combout ),
	.datad(\Regfile|ReadData2[16]~357_combout ),
	.cin(gnd),
	.combout(\ula|result~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~15 .lut_mask = 16'hC480;
defparam \ula|result~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
fiftyfivenm_lcell_comb \ula|Mux15~11 (
// Equation(s):
// \ula|Mux15~11_combout  = (\ULA_ctrl|Mux1~11_combout  & (((\ULA_ctrl|Mux2~7_combout )))) # (!\ULA_ctrl|Mux1~11_combout  & ((\ULA_ctrl|Mux2~7_combout  & ((\ula|Add0~32_combout ))) # (!\ULA_ctrl|Mux2~7_combout  & (\ula|result~15_combout ))))

	.dataa(\ula|result~15_combout ),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(\ULA_ctrl|Mux2~7_combout ),
	.datad(\ula|Add0~32_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~11 .lut_mask = 16'hF2C2;
defparam \ula|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
fiftyfivenm_lcell_comb \ula|Mux15~12 (
// Equation(s):
// \ula|Mux15~12_combout  = (\ULA_ctrl|Mux1~11_combout  & ((\ula|Mux15~11_combout  & (\ula|Add1~32_combout )) # (!\ula|Mux15~11_combout  & ((\ula|ShiftRight0~86_combout ))))) # (!\ULA_ctrl|Mux1~11_combout  & (((\ula|Mux15~11_combout ))))

	.dataa(\ula|Add1~32_combout ),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(\ula|ShiftRight0~86_combout ),
	.datad(\ula|Mux15~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~12 .lut_mask = 16'hBBC0;
defparam \ula|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
fiftyfivenm_lcell_comb \ula|Mux15~13 (
// Equation(s):
// \ula|Mux15~13_combout  = (\ULA_ctrl|Mux0~9_combout  & (\ULA_ctrl|Mux3~10_combout )) # (!\ULA_ctrl|Mux0~9_combout  & ((\ULA_ctrl|Mux3~10_combout  & (\ula|Mux15~10_combout )) # (!\ULA_ctrl|Mux3~10_combout  & ((\ula|Mux15~12_combout )))))

	.dataa(\ULA_ctrl|Mux0~9_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ula|Mux15~10_combout ),
	.datad(\ula|Mux15~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~13 .lut_mask = 16'hD9C8;
defparam \ula|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
fiftyfivenm_lcell_comb \ula|Mux15~14 (
// Equation(s):
// \ula|Mux15~14_combout  = (\ULA_ctrl|Mux0~9_combout  & ((\ula|Mux15~13_combout  & ((\ula|Mux15~15_combout ))) # (!\ula|Mux15~13_combout  & (\ula|Mux15~3_combout )))) # (!\ULA_ctrl|Mux0~9_combout  & (((\ula|Mux15~13_combout ))))

	.dataa(\ULA_ctrl|Mux0~9_combout ),
	.datab(\ula|Mux15~3_combout ),
	.datac(\ula|Mux15~15_combout ),
	.datad(\ula|Mux15~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~14 .lut_mask = 16'hF588;
defparam \ula|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N30
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[16]~16 (
// Equation(s):
// \mux_valor_write_data|saida[16]~16_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [16])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux15~14_combout )))

	.dataa(gnd),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\D_mem|ReadData [16]),
	.datad(\ula|Mux15~14_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[16]~16 .lut_mask = 16'hF3C0;
defparam \mux_valor_write_data|saida[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
fiftyfivenm_lcell_comb \Regfile|regs[14][16]~feeder (
// Equation(s):
// \Regfile|regs[14][16]~feeder_combout  = \mux_valor_write_data|saida[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[16]~16_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[14][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[14][16]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[14][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N1
dffeas \Regfile|regs[14][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[14][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][16] .is_wysiwyg = "true";
defparam \Regfile|regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~353 (
// Equation(s):
// \Regfile|ReadData1[16]~353_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[13][16]~q ) # (\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[12][16]~q  & ((!\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[12][16]~q ),
	.datab(\Regfile|regs[13][16]~q ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~353_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~353 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData1[16]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~354 (
// Equation(s):
// \Regfile|ReadData1[16]~354_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[16]~353_combout  & ((\Regfile|regs[15][16]~q ))) # (!\Regfile|ReadData1[16]~353_combout  & (\Regfile|regs[14][16]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[16]~353_combout ))))

	.dataa(\Regfile|regs[14][16]~q ),
	.datab(\Regfile|regs[15][16]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[16]~353_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~354_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~354 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[16]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~346 (
// Equation(s):
// \Regfile|ReadData1[16]~346_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[10][16]~q ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[8][16]~q  & ((!\Imem|memoria_ROM~13_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[8][16]~q ),
	.datac(\Regfile|regs[10][16]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~346_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~346 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[16]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~347 (
// Equation(s):
// \Regfile|ReadData1[16]~347_combout  = (\Regfile|ReadData1[16]~346_combout  & ((\Regfile|regs[11][16]~q ) # ((!\Imem|memoria_ROM~13_combout )))) # (!\Regfile|ReadData1[16]~346_combout  & (((\Regfile|regs[9][16]~q  & \Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[11][16]~q ),
	.datab(\Regfile|ReadData1[16]~346_combout ),
	.datac(\Regfile|regs[9][16]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~347_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~347 .lut_mask = 16'hB8CC;
defparam \Regfile|ReadData1[16]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~348 (
// Equation(s):
// \Regfile|ReadData1[16]~348_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][16]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[4][16]~q ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[4][16]~q ),
	.datac(\Regfile|regs[5][16]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~348_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~348 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[16]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~349 (
// Equation(s):
// \Regfile|ReadData1[16]~349_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[16]~348_combout  & (\Regfile|regs[7][16]~q )) # (!\Regfile|ReadData1[16]~348_combout  & ((\Regfile|regs[6][16]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[16]~348_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[7][16]~q ),
	.datac(\Regfile|regs[6][16]~q ),
	.datad(\Regfile|ReadData1[16]~348_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~349_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~349 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[16]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~350 (
// Equation(s):
// \Regfile|ReadData1[16]~350_combout  = (\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][16]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][16]~q ))))

	.dataa(\Regfile|regs[1][16]~q ),
	.datab(\Regfile|regs[3][16]~q ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~350_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~350 .lut_mask = 16'hC0A0;
defparam \Regfile|ReadData1[16]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~351 (
// Equation(s):
// \Regfile|ReadData1[16]~351_combout  = (\Regfile|ReadData1[16]~350_combout ) # ((\Regfile|regs[2][16]~q  & (\Imem|memoria_ROM~15_combout  & !\Imem|memoria_ROM~13_combout )))

	.dataa(\Regfile|regs[2][16]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Regfile|ReadData1[16]~350_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~351_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~351 .lut_mask = 16'hFF08;
defparam \Regfile|ReadData1[16]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~352 (
// Equation(s):
// \Regfile|ReadData1[16]~352_combout  = (\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout ) # ((\Regfile|ReadData1[16]~349_combout )))) # (!\Imem|memoria_ROM~4_combout  & (!\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[16]~351_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[16]~349_combout ),
	.datad(\Regfile|ReadData1[16]~351_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~352_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~352 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData1[16]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~355 (
// Equation(s):
// \Regfile|ReadData1[16]~355_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[16]~352_combout  & (\Regfile|ReadData1[16]~354_combout )) # (!\Regfile|ReadData1[16]~352_combout  & ((\Regfile|ReadData1[16]~347_combout ))))) # 
// (!\Imem|memoria_ROM~9_combout  & (((\Regfile|ReadData1[16]~352_combout ))))

	.dataa(\Regfile|ReadData1[16]~354_combout ),
	.datab(\Regfile|ReadData1[16]~347_combout ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|ReadData1[16]~352_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~355_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~355 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[16]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[16]~356 (
// Equation(s):
// \Regfile|ReadData1[16]~356_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[16]~345_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[16]~355_combout ))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[16]~355_combout ),
	.datad(\Regfile|ReadData1[16]~345_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[16]~356_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[16]~356 .lut_mask = 16'h3210;
defparam \Regfile|ReadData1[16]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
fiftyfivenm_lcell_comb \ula|Add1~34 (
// Equation(s):
// \ula|Add1~34_combout  = (\mux_in_2_ALU|saida[17]~15_combout  & ((\Regfile|ReadData1[17]~335_combout  & (!\ula|Add1~33 )) # (!\Regfile|ReadData1[17]~335_combout  & ((\ula|Add1~33 ) # (GND))))) # (!\mux_in_2_ALU|saida[17]~15_combout  & 
// ((\Regfile|ReadData1[17]~335_combout  & (\ula|Add1~33  & VCC)) # (!\Regfile|ReadData1[17]~335_combout  & (!\ula|Add1~33 ))))
// \ula|Add1~35  = CARRY((\mux_in_2_ALU|saida[17]~15_combout  & ((!\ula|Add1~33 ) # (!\Regfile|ReadData1[17]~335_combout ))) # (!\mux_in_2_ALU|saida[17]~15_combout  & (!\Regfile|ReadData1[17]~335_combout  & !\ula|Add1~33 )))

	.dataa(\mux_in_2_ALU|saida[17]~15_combout ),
	.datab(\Regfile|ReadData1[17]~335_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~33 ),
	.combout(\ula|Add1~34_combout ),
	.cout(\ula|Add1~35 ));
// synopsys translate_off
defparam \ula|Add1~34 .lut_mask = 16'h692B;
defparam \ula|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
fiftyfivenm_lcell_comb \ula|Mux13~7 (
// Equation(s):
// \ula|Mux13~7_combout  = (\ULA_ctrl|Mux2~7_combout ) # ((\ULA_ctrl|Mux0~9_combout ) # (\ULA_ctrl|Mux1~11_combout ))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(gnd),
	.datac(\ULA_ctrl|Mux0~9_combout ),
	.datad(\ULA_ctrl|Mux1~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~7 .lut_mask = 16'hFFFA;
defparam \ula|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
fiftyfivenm_lcell_comb \ula|result~16 (
// Equation(s):
// \ula|result~16_combout  = \Regfile|ReadData1[17]~335_combout  $ (((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[17]~336_combout )))))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Regfile|ReadData2[17]~336_combout ),
	.datad(\Regfile|ReadData1[17]~335_combout ),
	.cin(gnd),
	.combout(\ula|result~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~16 .lut_mask = 16'h47B8;
defparam \ula|result~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
fiftyfivenm_lcell_comb \ula|Mux13~6 (
// Equation(s):
// \ula|Mux13~6_combout  = (\ULA_ctrl|Mux0~9_combout ) # ((!\ULA_ctrl|Mux2~7_combout  & (\ULA_ctrl|Mux3~10_combout  & !\ULA_ctrl|Mux1~11_combout )))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ULA_ctrl|Mux0~9_combout ),
	.datad(\ULA_ctrl|Mux1~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~6 .lut_mask = 16'hF0F4;
defparam \ula|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
fiftyfivenm_lcell_comb \ula|Mux13~5 (
// Equation(s):
// \ula|Mux13~5_combout  = (\ULA_ctrl|Mux0~9_combout  & (\ULA_ctrl|Mux3~10_combout  & ((\ULA_ctrl|Mux2~7_combout )))) # (!\ULA_ctrl|Mux0~9_combout  & (((\ULA_ctrl|Mux1~11_combout ) # (\ULA_ctrl|Mux2~7_combout ))))

	.dataa(\ULA_ctrl|Mux3~10_combout ),
	.datab(\ULA_ctrl|Mux0~9_combout ),
	.datac(\ULA_ctrl|Mux1~11_combout ),
	.datad(\ULA_ctrl|Mux2~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~5 .lut_mask = 16'hBB30;
defparam \ula|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N2
fiftyfivenm_lcell_comb \ula|ShiftRight1~4 (
// Equation(s):
// \ula|ShiftRight1~4_combout  = (!\mux_in_2_ALU|saida[3]~29_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight0~35_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight0~36_combout )))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftRight0~35_combout ),
	.datad(\ula|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~4 .lut_mask = 16'h5140;
defparam \ula|ShiftRight1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N10
fiftyfivenm_lcell_comb \ula|ShiftRight1~65 (
// Equation(s):
// \ula|ShiftRight1~65_combout  = (!\Regfile|Equal1~1_combout  & ((\ula|ShiftRight1~4_combout ) # ((\mux_in_2_ALU|saida[3]~29_combout  & \ula|ShiftRight1~8_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(\ula|ShiftRight1~8_combout ),
	.datad(\ula|ShiftRight1~4_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~65_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~65 .lut_mask = 16'h5540;
defparam \ula|ShiftRight1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
fiftyfivenm_lcell_comb \ula|ShiftRight0~49 (
// Equation(s):
// \ula|ShiftRight0~49_combout  = (\ula|ShiftRight0~46_combout  & ((\ula|ShiftRight0~37_combout ) # ((\mux_in_2_ALU|saida[2]~30_combout  & \ula|ShiftRight0~48_combout )))) # (!\ula|ShiftRight0~46_combout  & (\mux_in_2_ALU|saida[2]~30_combout  & 
// ((\ula|ShiftRight0~48_combout ))))

	.dataa(\ula|ShiftRight0~46_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftRight0~37_combout ),
	.datad(\ula|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~49 .lut_mask = 16'hECA0;
defparam \ula|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
fiftyfivenm_lcell_comb \ula|ShiftRight0~51 (
// Equation(s):
// \ula|ShiftRight0~51_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & ((\ula|ShiftRight0~49_combout ))) # (!\mux_in_2_ALU|saida[3]~29_combout  & (\ula|ShiftRight0~50_combout ))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight0~50_combout ),
	.datad(\ula|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~51 .lut_mask = 16'hFA50;
defparam \ula|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N30
fiftyfivenm_lcell_comb \ula|Mux13~1 (
// Equation(s):
// \ula|Mux13~1_combout  = (\ULA_ctrl|Mux3~10_combout  & ((\mux_in_2_ALU|saida[3]~29_combout ) # (\mux_in_2_ALU|saida[4]~28_combout )))

	.dataa(gnd),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\mux_in_2_ALU|saida[3]~29_combout ),
	.datad(\mux_in_2_ALU|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~1 .lut_mask = 16'hCCC0;
defparam \ula|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft0~78 (
// Equation(s):
// \ula|ShiftLeft0~78_combout  = (\ula|ShiftLeft0~124_combout  & (!\mux_in_2_ALU|saida[1]~32_combout  & \ula|ShiftLeft0~15_combout ))

	.dataa(\ula|ShiftLeft0~124_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(gnd),
	.datad(\ula|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~78 .lut_mask = 16'h2200;
defparam \ula|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
fiftyfivenm_lcell_comb \ula|Mux13~2 (
// Equation(s):
// \ula|Mux13~2_combout  = ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~89_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[4]~609_combout )))) # (!\ULA_ctrl|Mux3~10_combout )

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Imem|memoria_ROM~89_combout ),
	.datac(\Regfile|ReadData2[4]~609_combout ),
	.datad(\ULA_ctrl|Mux3~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~2 .lut_mask = 16'hD8FF;
defparam \ula|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
fiftyfivenm_lcell_comb \ula|ShiftLeft0~75 (
// Equation(s):
// \ula|ShiftLeft0~75_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[15]~680_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[17]~701_combout )))

	.dataa(gnd),
	.datab(\Regfile|ReadData1[15]~680_combout ),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\Regfile|ReadData1[17]~701_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~75 .lut_mask = 16'hCFC0;
defparam \ula|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
fiftyfivenm_lcell_comb \ula|ShiftLeft0~76 (
// Equation(s):
// \ula|ShiftLeft0~76_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~73_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~75_combout ))

	.dataa(\ula|ShiftLeft0~75_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\ula|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~76 .lut_mask = 16'hFA0A;
defparam \ula|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~77 (
// Equation(s):
// \ula|ShiftLeft0~77_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~60_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~76_combout )))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftLeft0~60_combout ),
	.datad(\ula|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~77 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
fiftyfivenm_lcell_comb \ula|Mux14~0 (
// Equation(s):
// \ula|Mux14~0_combout  = (\ula|Mux13~2_combout  & ((\ula|Mux13~1_combout ) # ((\ula|Add0~34_combout )))) # (!\ula|Mux13~2_combout  & (!\ula|Mux13~1_combout  & ((\ula|ShiftLeft0~77_combout ))))

	.dataa(\ula|Mux13~2_combout ),
	.datab(\ula|Mux13~1_combout ),
	.datac(\ula|Add0~34_combout ),
	.datad(\ula|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~0 .lut_mask = 16'hB9A8;
defparam \ula|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
fiftyfivenm_lcell_comb \ula|Mux14~1 (
// Equation(s):
// \ula|Mux14~1_combout  = (\ula|Mux13~1_combout  & ((\ula|Mux14~0_combout  & ((\ula|ShiftLeft0~78_combout ))) # (!\ula|Mux14~0_combout  & (\ula|ShiftLeft0~45_combout )))) # (!\ula|Mux13~1_combout  & (((\ula|Mux14~0_combout ))))

	.dataa(\ula|ShiftLeft0~45_combout ),
	.datab(\ula|Mux13~1_combout ),
	.datac(\ula|ShiftLeft0~78_combout ),
	.datad(\ula|Mux14~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~1 .lut_mask = 16'hF388;
defparam \ula|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
fiftyfivenm_lcell_comb \ula|Mux14~2 (
// Equation(s):
// \ula|Mux14~2_combout  = (\ula|Mux13~4_combout  & (\ula|Mux13~3_combout  & (\ula|ShiftRight0~51_combout ))) # (!\ula|Mux13~4_combout  & (((\ula|Mux14~1_combout )) # (!\ula|Mux13~3_combout )))

	.dataa(\ula|Mux13~4_combout ),
	.datab(\ula|Mux13~3_combout ),
	.datac(\ula|ShiftRight0~51_combout ),
	.datad(\ula|Mux14~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~2 .lut_mask = 16'hD591;
defparam \ula|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
fiftyfivenm_lcell_comb \ula|Mux14~3 (
// Equation(s):
// \ula|Mux14~3_combout  = (\ula|Mux13~0_combout  & ((\ula|Mux14~2_combout  & ((\ula|ShiftRight1~65_combout ))) # (!\ula|Mux14~2_combout  & (\Regfile|ReadData1[31]~41_combout )))) # (!\ula|Mux13~0_combout  & (((\ula|Mux14~2_combout ))))

	.dataa(\ula|Mux13~0_combout ),
	.datab(\Regfile|ReadData1[31]~41_combout ),
	.datac(\ula|ShiftRight1~65_combout ),
	.datad(\ula|Mux14~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~3 .lut_mask = 16'hF588;
defparam \ula|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
fiftyfivenm_lcell_comb \ula|Mux14~4 (
// Equation(s):
// \ula|Mux14~4_combout  = (\ula|Mux13~6_combout  & (\ula|result~16_combout  & (\ula|Mux13~5_combout ))) # (!\ula|Mux13~6_combout  & (((\ula|Mux14~3_combout ) # (!\ula|Mux13~5_combout ))))

	.dataa(\ula|result~16_combout ),
	.datab(\ula|Mux13~6_combout ),
	.datac(\ula|Mux13~5_combout ),
	.datad(\ula|Mux14~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~4 .lut_mask = 16'hB383;
defparam \ula|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
fiftyfivenm_lcell_comb \ula|Mux14~5 (
// Equation(s):
// \ula|Mux14~5_combout  = (\ula|Mux13~7_combout  & (((\ula|Mux14~4_combout )))) # (!\ula|Mux13~7_combout  & ((\Regfile|ReadData1[17]~335_combout  & ((\mux_in_2_ALU|saida[17]~15_combout ) # (!\ula|Mux14~4_combout ))) # (!\Regfile|ReadData1[17]~335_combout  & 
// (\mux_in_2_ALU|saida[17]~15_combout  & !\ula|Mux14~4_combout ))))

	.dataa(\Regfile|ReadData1[17]~335_combout ),
	.datab(\mux_in_2_ALU|saida[17]~15_combout ),
	.datac(\ula|Mux13~7_combout ),
	.datad(\ula|Mux14~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~5 .lut_mask = 16'hF80E;
defparam \ula|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
fiftyfivenm_lcell_comb \ula|Mux14~7 (
// Equation(s):
// \ula|Mux14~7_combout  = (\ula|Mux28~18_combout  & (\ula|Mux14~6_combout  & ((\ula|Mux14~5_combout )))) # (!\ula|Mux28~18_combout  & ((\ula|Add1~34_combout ) # ((\ula|Mux14~6_combout  & \ula|Mux14~5_combout ))))

	.dataa(\ula|Mux28~18_combout ),
	.datab(\ula|Mux14~6_combout ),
	.datac(\ula|Add1~34_combout ),
	.datad(\ula|Mux14~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~7 .lut_mask = 16'hDC50;
defparam \ula|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
fiftyfivenm_lcell_comb \ula|Mux14~8 (
// Equation(s):
// \ula|Mux14~8_combout  = (\ula|Mux14~7_combout ) # ((!\Regfile|ReadData1[17]~335_combout  & (!\mux_in_2_ALU|saida[17]~15_combout  & \ula|Mux27~15_combout )))

	.dataa(\Regfile|ReadData1[17]~335_combout ),
	.datab(\mux_in_2_ALU|saida[17]~15_combout ),
	.datac(\ula|Mux27~15_combout ),
	.datad(\ula|Mux14~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~8 .lut_mask = 16'hFF10;
defparam \ula|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[17]~15 (
// Equation(s):
// \mux_valor_write_data|saida[17]~15_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [17])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux14~8_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\D_mem|ReadData [17]),
	.datac(gnd),
	.datad(\ula|Mux14~8_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[17]~15 .lut_mask = 16'hDD88;
defparam \mux_valor_write_data|saida[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N27
dffeas \Regfile|regs[26][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[26][17] .is_wysiwyg = "true";
defparam \Regfile|regs[26][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~328 (
// Equation(s):
// \Regfile|ReadData2[17]~328_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[22][17]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[18][17]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[22][17]~q ),
	.datac(\Regfile|regs[18][17]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~328_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~328 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[17]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~329 (
// Equation(s):
// \Regfile|ReadData2[17]~329_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[17]~328_combout  & ((\Regfile|regs[30][17]~q ))) # (!\Regfile|ReadData2[17]~328_combout  & (\Regfile|regs[26][17]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[17]~328_combout ))))

	.dataa(\Regfile|regs[26][17]~q ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[30][17]~q ),
	.datad(\Regfile|ReadData2[17]~328_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~329_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~329 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[17]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~330 (
// Equation(s):
// \Regfile|ReadData2[17]~330_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[20][17]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[16][17]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[20][17]~q ),
	.datac(\Regfile|regs[16][17]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~330_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~330 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[17]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~331 (
// Equation(s):
// \Regfile|ReadData2[17]~331_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[17]~330_combout  & (\Regfile|regs[28][17]~q )) # (!\Regfile|ReadData2[17]~330_combout  & ((\Regfile|regs[24][17]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[17]~330_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[28][17]~q ),
	.datac(\Regfile|regs[24][17]~q ),
	.datad(\Regfile|ReadData2[17]~330_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~331_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~331 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[17]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~332 (
// Equation(s):
// \Regfile|ReadData2[17]~332_combout  = (\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout ) # ((\Regfile|ReadData2[17]~329_combout )))) # (!\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[17]~331_combout 
// ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[17]~329_combout ),
	.datad(\Regfile|ReadData2[17]~331_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~332_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~332 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData2[17]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~326 (
// Equation(s):
// \Regfile|ReadData2[17]~326_combout  = (\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout ) # ((\Regfile|regs[25][17]~q )))) # (!\Imem|memoria_ROM~41_combout  & (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[17][17]~q )))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[17][17]~q ),
	.datad(\Regfile|regs[25][17]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~326_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~326 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[17]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~327 (
// Equation(s):
// \Regfile|ReadData2[17]~327_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[17]~326_combout  & ((\Regfile|regs[29][17]~q ))) # (!\Regfile|ReadData2[17]~326_combout  & (\Regfile|regs[21][17]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[17]~326_combout ))))

	.dataa(\Regfile|regs[21][17]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[29][17]~q ),
	.datad(\Regfile|ReadData2[17]~326_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~327_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~327 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[17]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~333 (
// Equation(s):
// \Regfile|ReadData2[17]~333_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[27][17]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[19][17]~q )))))

	.dataa(\Regfile|regs[27][17]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[19][17]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~333_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~333 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData2[17]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~334 (
// Equation(s):
// \Regfile|ReadData2[17]~334_combout  = (\Regfile|ReadData2[17]~333_combout  & (((\Regfile|regs[31][17]~q ) # (!\Imem|memoria_ROM~44_combout )))) # (!\Regfile|ReadData2[17]~333_combout  & (\Regfile|regs[23][17]~q  & ((\Imem|memoria_ROM~44_combout ))))

	.dataa(\Regfile|regs[23][17]~q ),
	.datab(\Regfile|ReadData2[17]~333_combout ),
	.datac(\Regfile|regs[31][17]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~334_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~334 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData2[17]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~335 (
// Equation(s):
// \Regfile|ReadData2[17]~335_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[17]~332_combout  & ((\Regfile|ReadData2[17]~334_combout ))) # (!\Regfile|ReadData2[17]~332_combout  & (\Regfile|ReadData2[17]~327_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (\Regfile|ReadData2[17]~332_combout ))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|ReadData2[17]~332_combout ),
	.datac(\Regfile|ReadData2[17]~327_combout ),
	.datad(\Regfile|ReadData2[17]~334_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~335_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~335 .lut_mask = 16'hEC64;
defparam \Regfile|ReadData2[17]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~323 (
// Equation(s):
// \Regfile|ReadData2[17]~323_combout  = (\Imem|memoria_ROM~35_combout  & (\Imem|memoria_ROM~31_combout )) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][17]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[12][17]~q ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[12][17]~q ),
	.datad(\Regfile|regs[13][17]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~323_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~323 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[17]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~324 (
// Equation(s):
// \Regfile|ReadData2[17]~324_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[17]~323_combout  & ((\Regfile|regs[15][17]~q ))) # (!\Regfile|ReadData2[17]~323_combout  & (\Regfile|regs[14][17]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (\Regfile|ReadData2[17]~323_combout ))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|ReadData2[17]~323_combout ),
	.datac(\Regfile|regs[14][17]~q ),
	.datad(\Regfile|regs[15][17]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~324_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~324 .lut_mask = 16'hEC64;
defparam \Regfile|ReadData2[17]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~316 (
// Equation(s):
// \Regfile|ReadData2[17]~316_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & (\Regfile|regs[5][17]~q )) # (!\Imem|memoria_ROM~31_combout  & 
// ((\Regfile|regs[4][17]~q )))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[5][17]~q ),
	.datac(\Regfile|regs[4][17]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~316_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~316 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[17]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~317 (
// Equation(s):
// \Regfile|ReadData2[17]~317_combout  = (\Regfile|ReadData2[17]~316_combout  & (((\Regfile|regs[7][17]~q ) # (!\Imem|memoria_ROM~35_combout )))) # (!\Regfile|ReadData2[17]~316_combout  & (\Regfile|regs[6][17]~q  & ((\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|ReadData2[17]~316_combout ),
	.datab(\Regfile|regs[6][17]~q ),
	.datac(\Regfile|regs[7][17]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~317_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~317 .lut_mask = 16'hE4AA;
defparam \Regfile|ReadData2[17]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~318 (
// Equation(s):
// \Regfile|ReadData2[17]~318_combout  = (\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout ) # ((\Regfile|regs[10][17]~q )))) # (!\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[8][17]~q )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[8][17]~q ),
	.datad(\Regfile|regs[10][17]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~318_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~318 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[17]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~319 (
// Equation(s):
// \Regfile|ReadData2[17]~319_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[17]~318_combout  & ((\Regfile|regs[11][17]~q ))) # (!\Regfile|ReadData2[17]~318_combout  & (\Regfile|regs[9][17]~q )))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[17]~318_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[9][17]~q ),
	.datac(\Regfile|regs[11][17]~q ),
	.datad(\Regfile|ReadData2[17]~318_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~319_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~319 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[17]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~320 (
// Equation(s):
// \Regfile|ReadData2[17]~320_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][17]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][17]~q )))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[3][17]~q ),
	.datac(\Regfile|regs[1][17]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~320_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~320 .lut_mask = 16'hD800;
defparam \Regfile|ReadData2[17]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~321 (
// Equation(s):
// \Regfile|ReadData2[17]~321_combout  = (\Regfile|ReadData2[17]~320_combout ) # ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[2][17]~q  & !\Imem|memoria_ROM~31_combout )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|ReadData2[17]~320_combout ),
	.datac(\Regfile|regs[2][17]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~321_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~321 .lut_mask = 16'hCCEC;
defparam \Regfile|ReadData2[17]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~322 (
// Equation(s):
// \Regfile|ReadData2[17]~322_combout  = (\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout ) # ((\Regfile|ReadData2[17]~319_combout )))) # (!\Imem|memoria_ROM~41_combout  & (!\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[17]~321_combout 
// ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[17]~319_combout ),
	.datad(\Regfile|ReadData2[17]~321_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~322_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~322 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData2[17]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~325 (
// Equation(s):
// \Regfile|ReadData2[17]~325_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[17]~322_combout  & (\Regfile|ReadData2[17]~324_combout )) # (!\Regfile|ReadData2[17]~322_combout  & ((\Regfile|ReadData2[17]~317_combout ))))) # 
// (!\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[17]~322_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|ReadData2[17]~324_combout ),
	.datac(\Regfile|ReadData2[17]~317_combout ),
	.datad(\Regfile|ReadData2[17]~322_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~325_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~325 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[17]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[17]~336 (
// Equation(s):
// \Regfile|ReadData2[17]~336_combout  = (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[17]~335_combout ) # ((\Regfile|ReadData2[0]~20_combout  & \Regfile|ReadData2[17]~325_combout )))) # (!\Imem|memoria_ROM~49_combout  & 
// (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[17]~325_combout ))))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|ReadData2[0]~20_combout ),
	.datac(\Regfile|ReadData2[17]~335_combout ),
	.datad(\Regfile|ReadData2[17]~325_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[17]~336_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[17]~336 .lut_mask = 16'hECA0;
defparam \Regfile|ReadData2[17]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~15 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~15_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[17]~336_combout )))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(gnd),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[17]~336_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~15 .lut_mask = 16'hAFA0;
defparam \mux_in_2_ALU|saida[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
fiftyfivenm_lcell_comb \ula|Add1~36 (
// Equation(s):
// \ula|Add1~36_combout  = ((\Regfile|ReadData1[18]~314_combout  $ (\mux_in_2_ALU|saida[18]~14_combout  $ (\ula|Add1~35 )))) # (GND)
// \ula|Add1~37  = CARRY((\Regfile|ReadData1[18]~314_combout  & ((!\ula|Add1~35 ) # (!\mux_in_2_ALU|saida[18]~14_combout ))) # (!\Regfile|ReadData1[18]~314_combout  & (!\mux_in_2_ALU|saida[18]~14_combout  & !\ula|Add1~35 )))

	.dataa(\Regfile|ReadData1[18]~314_combout ),
	.datab(\mux_in_2_ALU|saida[18]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~35 ),
	.combout(\ula|Add1~36_combout ),
	.cout(\ula|Add1~37 ));
// synopsys translate_off
defparam \ula|Add1~36 .lut_mask = 16'h962B;
defparam \ula|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
fiftyfivenm_lcell_comb \ula|result~17 (
// Equation(s):
// \ula|result~17_combout  = \Regfile|ReadData1[18]~314_combout  $ (((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[18]~315_combout )))))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\Regfile|ReadData2[18]~315_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData1[18]~314_combout ),
	.cin(gnd),
	.combout(\ula|result~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~17 .lut_mask = 16'h53AC;
defparam \ula|result~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
fiftyfivenm_lcell_comb \ula|ShiftRight1~17 (
// Equation(s):
// \ula|ShiftRight1~17_combout  = (!\mux_in_2_ALU|saida[3]~29_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight1~14_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight1~16_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftRight1~16_combout ),
	.datad(\ula|ShiftRight1~14_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~17 .lut_mask = 16'h5410;
defparam \ula|ShiftRight1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
fiftyfivenm_lcell_comb \ula|ShiftRight1~22 (
// Equation(s):
// \ula|ShiftRight1~22_combout  = (!\Regfile|Equal1~1_combout  & ((\ula|ShiftRight1~17_combout ) # ((\mux_in_2_ALU|saida[3]~29_combout  & \ula|ShiftRight1~21_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(\ula|ShiftRight1~17_combout ),
	.datad(\ula|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~22 .lut_mask = 16'h5450;
defparam \ula|ShiftRight1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
fiftyfivenm_lcell_comb \ula|ShiftRight0~55 (
// Equation(s):
// \ula|ShiftRight0~55_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & ((\ula|ShiftRight0~53_combout ))) # (!\mux_in_2_ALU|saida[3]~29_combout  & (\ula|ShiftRight0~54_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(\ula|ShiftRight0~54_combout ),
	.datad(\ula|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~55 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~18 (
// Equation(s):
// \ula|ShiftLeft0~18_combout  = (\ula|ShiftLeft0~124_combout  & \ula|ShiftLeft0~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~124_combout ),
	.datad(\ula|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~18 .lut_mask = 16'hF000;
defparam \ula|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft0~79 (
// Equation(s):
// \ula|ShiftLeft0~79_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[16]~703_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[18]~702_combout )))

	.dataa(\Regfile|ReadData1[16]~703_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData1[18]~702_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~79 .lut_mask = 16'hBB88;
defparam \ula|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft0~80 (
// Equation(s):
// \ula|ShiftLeft0~80_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~75_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~79_combout ))

	.dataa(\ula|ShiftLeft0~79_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\ula|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~80 .lut_mask = 16'hFA0A;
defparam \ula|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~65 (
// Equation(s):
// \ula|ShiftLeft0~65_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~59_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~64_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftLeft0~64_combout ),
	.datad(\ula|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~65 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft0~81 (
// Equation(s):
// \ula|ShiftLeft0~81_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~65_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~80_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftLeft0~80_combout ),
	.datad(\ula|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~81 .lut_mask = 16'h3210;
defparam \ula|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
fiftyfivenm_lcell_comb \ula|Mux13~8 (
// Equation(s):
// \ula|Mux13~8_combout  = (\ula|Mux13~2_combout  & (((\ula|Mux13~1_combout )))) # (!\ula|Mux13~2_combout  & ((\ula|Mux13~1_combout  & ((\ula|ShiftLeft0~49_combout ))) # (!\ula|Mux13~1_combout  & (\ula|ShiftLeft0~81_combout ))))

	.dataa(\ula|ShiftLeft0~81_combout ),
	.datab(\ula|Mux13~2_combout ),
	.datac(\ula|ShiftLeft0~49_combout ),
	.datad(\ula|Mux13~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~8 .lut_mask = 16'hFC22;
defparam \ula|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
fiftyfivenm_lcell_comb \ula|Mux13~9 (
// Equation(s):
// \ula|Mux13~9_combout  = (\ula|Mux13~2_combout  & ((\ula|Mux13~8_combout  & (\ula|ShiftLeft0~18_combout )) # (!\ula|Mux13~8_combout  & ((\ula|Add0~36_combout ))))) # (!\ula|Mux13~2_combout  & (((\ula|Mux13~8_combout ))))

	.dataa(\ula|ShiftLeft0~18_combout ),
	.datab(\ula|Mux13~2_combout ),
	.datac(\ula|Add0~36_combout ),
	.datad(\ula|Mux13~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~9 .lut_mask = 16'hBBC0;
defparam \ula|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
fiftyfivenm_lcell_comb \ula|Mux13~10 (
// Equation(s):
// \ula|Mux13~10_combout  = (\ula|Mux13~4_combout  & (\ula|Mux13~3_combout  & (\ula|ShiftRight0~55_combout ))) # (!\ula|Mux13~4_combout  & (((\ula|Mux13~9_combout )) # (!\ula|Mux13~3_combout )))

	.dataa(\ula|Mux13~4_combout ),
	.datab(\ula|Mux13~3_combout ),
	.datac(\ula|ShiftRight0~55_combout ),
	.datad(\ula|Mux13~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~10 .lut_mask = 16'hD591;
defparam \ula|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
fiftyfivenm_lcell_comb \ula|Mux13~11 (
// Equation(s):
// \ula|Mux13~11_combout  = (\ula|Mux13~0_combout  & ((\ula|Mux13~10_combout  & ((\ula|ShiftRight1~22_combout ))) # (!\ula|Mux13~10_combout  & (\Regfile|ReadData1[31]~41_combout )))) # (!\ula|Mux13~0_combout  & (((\ula|Mux13~10_combout ))))

	.dataa(\Regfile|ReadData1[31]~41_combout ),
	.datab(\ula|Mux13~0_combout ),
	.datac(\ula|ShiftRight1~22_combout ),
	.datad(\ula|Mux13~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~11 .lut_mask = 16'hF388;
defparam \ula|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
fiftyfivenm_lcell_comb \ula|Mux13~12 (
// Equation(s):
// \ula|Mux13~12_combout  = (\ula|Mux13~5_combout  & ((\ula|Mux13~6_combout  & (\ula|result~17_combout )) # (!\ula|Mux13~6_combout  & ((\ula|Mux13~11_combout ))))) # (!\ula|Mux13~5_combout  & (((!\ula|Mux13~6_combout ))))

	.dataa(\ula|result~17_combout ),
	.datab(\ula|Mux13~5_combout ),
	.datac(\ula|Mux13~6_combout ),
	.datad(\ula|Mux13~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~12 .lut_mask = 16'h8F83;
defparam \ula|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
fiftyfivenm_lcell_comb \ula|Mux13~13 (
// Equation(s):
// \ula|Mux13~13_combout  = (\ula|Mux13~7_combout  & (((\ula|Mux13~12_combout )))) # (!\ula|Mux13~7_combout  & ((\mux_in_2_ALU|saida[18]~14_combout  & ((\Regfile|ReadData1[18]~314_combout ) # (!\ula|Mux13~12_combout ))) # (!\mux_in_2_ALU|saida[18]~14_combout 
//  & (\Regfile|ReadData1[18]~314_combout  & !\ula|Mux13~12_combout ))))

	.dataa(\mux_in_2_ALU|saida[18]~14_combout ),
	.datab(\Regfile|ReadData1[18]~314_combout ),
	.datac(\ula|Mux13~7_combout ),
	.datad(\ula|Mux13~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~13 .lut_mask = 16'hF80E;
defparam \ula|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
fiftyfivenm_lcell_comb \ula|Mux13~14 (
// Equation(s):
// \ula|Mux13~14_combout  = (\ula|Mux14~6_combout  & ((\ula|Mux13~13_combout ) # ((!\ula|Mux28~18_combout  & \ula|Add1~36_combout )))) # (!\ula|Mux14~6_combout  & (!\ula|Mux28~18_combout  & (\ula|Add1~36_combout )))

	.dataa(\ula|Mux14~6_combout ),
	.datab(\ula|Mux28~18_combout ),
	.datac(\ula|Add1~36_combout ),
	.datad(\ula|Mux13~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~14 .lut_mask = 16'hBA30;
defparam \ula|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
fiftyfivenm_lcell_comb \ula|Mux13~15 (
// Equation(s):
// \ula|Mux13~15_combout  = (\ula|Mux13~14_combout ) # ((!\mux_in_2_ALU|saida[18]~14_combout  & (\ula|Mux27~15_combout  & !\Regfile|ReadData1[18]~314_combout )))

	.dataa(\mux_in_2_ALU|saida[18]~14_combout ),
	.datab(\ula|Mux27~15_combout ),
	.datac(\Regfile|ReadData1[18]~314_combout ),
	.datad(\ula|Mux13~14_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~15 .lut_mask = 16'hFF04;
defparam \ula|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[18]~14 (
// Equation(s):
// \mux_valor_write_data|saida[18]~14_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [18])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux13~15_combout )))

	.dataa(\D_mem|ReadData [18]),
	.datab(\uc|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\ula|Mux13~15_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[18]~14 .lut_mask = 16'hBB88;
defparam \mux_valor_write_data|saida[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N15
dffeas \Regfile|regs[29][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][18] .is_wysiwyg = "true";
defparam \Regfile|regs[29][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~294 (
// Equation(s):
// \Regfile|ReadData1[18]~294_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[21][18]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[17][18]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[17][18]~q ),
	.datac(\Regfile|regs[21][18]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~294_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~294 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[18]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~295 (
// Equation(s):
// \Regfile|ReadData1[18]~295_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[18]~294_combout  & (\Regfile|regs[29][18]~q )) # (!\Regfile|ReadData1[18]~294_combout  & ((\Regfile|regs[25][18]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[18]~294_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[29][18]~q ),
	.datac(\Regfile|regs[25][18]~q ),
	.datad(\Regfile|ReadData1[18]~294_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~295_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~295 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[18]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~301 (
// Equation(s):
// \Regfile|ReadData1[18]~301_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[23][18]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[19][18]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[19][18]~q ),
	.datac(\Regfile|regs[23][18]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~301_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~301 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[18]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~302 (
// Equation(s):
// \Regfile|ReadData1[18]~302_combout  = (\Regfile|ReadData1[18]~301_combout  & ((\Regfile|regs[31][18]~q ) # ((!\Imem|memoria_ROM~9_combout )))) # (!\Regfile|ReadData1[18]~301_combout  & (((\Regfile|regs[27][18]~q  & \Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[31][18]~q ),
	.datab(\Regfile|ReadData1[18]~301_combout ),
	.datac(\Regfile|regs[27][18]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~302_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~302 .lut_mask = 16'hB8CC;
defparam \Regfile|ReadData1[18]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~296 (
// Equation(s):
// \Regfile|ReadData1[18]~296_combout  = (\Imem|memoria_ROM~9_combout  & (((\Regfile|regs[26][18]~q ) # (\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & (\Regfile|regs[18][18]~q  & ((!\Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|regs[18][18]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[26][18]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~296_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~296 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData1[18]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~297 (
// Equation(s):
// \Regfile|ReadData1[18]~297_combout  = (\Regfile|ReadData1[18]~296_combout  & ((\Regfile|regs[30][18]~q ) # ((!\Imem|memoria_ROM~4_combout )))) # (!\Regfile|ReadData1[18]~296_combout  & (((\Regfile|regs[22][18]~q  & \Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|regs[30][18]~q ),
	.datab(\Regfile|ReadData1[18]~296_combout ),
	.datac(\Regfile|regs[22][18]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~297_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~297 .lut_mask = 16'hB8CC;
defparam \Regfile|ReadData1[18]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~298 (
// Equation(s):
// \Regfile|ReadData1[18]~298_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[24][18]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[16][18]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[16][18]~q ),
	.datac(\Regfile|regs[24][18]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~298_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~298 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[18]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~299 (
// Equation(s):
// \Regfile|ReadData1[18]~299_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[18]~298_combout  & (\Regfile|regs[28][18]~q )) # (!\Regfile|ReadData1[18]~298_combout  & ((\Regfile|regs[20][18]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[18]~298_combout ))))

	.dataa(\Regfile|regs[28][18]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[20][18]~q ),
	.datad(\Regfile|ReadData1[18]~298_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~299_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~299 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[18]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~300 (
// Equation(s):
// \Regfile|ReadData1[18]~300_combout  = (\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout )) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & (\Regfile|ReadData1[18]~297_combout )) # (!\Imem|memoria_ROM~15_combout  & 
// ((\Regfile|ReadData1[18]~299_combout )))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[18]~297_combout ),
	.datad(\Regfile|ReadData1[18]~299_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~300_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~300 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData1[18]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~303 (
// Equation(s):
// \Regfile|ReadData1[18]~303_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[18]~300_combout  & ((\Regfile|ReadData1[18]~302_combout ))) # (!\Regfile|ReadData1[18]~300_combout  & (\Regfile|ReadData1[18]~295_combout )))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[18]~300_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[18]~295_combout ),
	.datac(\Regfile|ReadData1[18]~302_combout ),
	.datad(\Regfile|ReadData1[18]~300_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~303_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~303 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[18]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[18]~314 (
// Equation(s):
// \Regfile|ReadData1[18]~314_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[18]~303_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[18]~313_combout )))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[18]~303_combout ),
	.datad(\Regfile|ReadData1[18]~313_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[18]~314_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[18]~314 .lut_mask = 16'h3120;
defparam \Regfile|ReadData1[18]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
fiftyfivenm_lcell_comb \ula|Add1~38 (
// Equation(s):
// \ula|Add1~38_combout  = (\Regfile|ReadData1[19]~293_combout  & ((\mux_in_2_ALU|saida[19]~13_combout  & (!\ula|Add1~37 )) # (!\mux_in_2_ALU|saida[19]~13_combout  & (\ula|Add1~37  & VCC)))) # (!\Regfile|ReadData1[19]~293_combout  & 
// ((\mux_in_2_ALU|saida[19]~13_combout  & ((\ula|Add1~37 ) # (GND))) # (!\mux_in_2_ALU|saida[19]~13_combout  & (!\ula|Add1~37 ))))
// \ula|Add1~39  = CARRY((\Regfile|ReadData1[19]~293_combout  & (\mux_in_2_ALU|saida[19]~13_combout  & !\ula|Add1~37 )) # (!\Regfile|ReadData1[19]~293_combout  & ((\mux_in_2_ALU|saida[19]~13_combout ) # (!\ula|Add1~37 ))))

	.dataa(\Regfile|ReadData1[19]~293_combout ),
	.datab(\mux_in_2_ALU|saida[19]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~37 ),
	.combout(\ula|Add1~38_combout ),
	.cout(\ula|Add1~39 ));
// synopsys translate_off
defparam \ula|Add1~38 .lut_mask = 16'h694D;
defparam \ula|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N30
fiftyfivenm_lcell_comb \ula|result~18 (
// Equation(s):
// \ula|result~18_combout  = \Regfile|ReadData1[19]~293_combout  $ (((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[19]~294_combout )))))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\Regfile|ReadData2[19]~294_combout ),
	.datac(\Regfile|ReadData1[19]~293_combout ),
	.datad(\uc|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\ula|result~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~18 .lut_mask = 16'h5A3C;
defparam \ula|result~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N22
fiftyfivenm_lcell_comb \ula|ShiftRight1~34 (
// Equation(s):
// \ula|ShiftRight1~34_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\Regfile|ReadData1[31]~692_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight1~33_combout ))))

	.dataa(\ula|ShiftRight1~33_combout ),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(\mux_in_2_ALU|saida[2]~30_combout ),
	.datad(\Regfile|ReadData1[31]~692_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~34_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~34 .lut_mask = 16'hC808;
defparam \ula|ShiftRight1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N28
fiftyfivenm_lcell_comb \ula|ShiftRight1~37 (
// Equation(s):
// \ula|ShiftRight1~37_combout  = (!\mux_in_2_ALU|saida[3]~29_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight1~35_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight1~36_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\ula|ShiftRight1~35_combout ),
	.datac(\ula|ShiftRight1~36_combout ),
	.datad(\mux_in_2_ALU|saida[3]~29_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~37_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~37 .lut_mask = 16'h00D8;
defparam \ula|ShiftRight1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N10
fiftyfivenm_lcell_comb \ula|ShiftRight1~38 (
// Equation(s):
// \ula|ShiftRight1~38_combout  = (!\Regfile|Equal1~1_combout  & ((\ula|ShiftRight1~34_combout ) # (\ula|ShiftRight1~37_combout )))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~34_combout ),
	.datad(\ula|ShiftRight1~37_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~38_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~38 .lut_mask = 16'h5550;
defparam \ula|ShiftRight1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N26
fiftyfivenm_lcell_comb \ula|ShiftRight0~59 (
// Equation(s):
// \ula|ShiftRight0~59_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & ((\ula|ShiftRight0~57_combout ))) # (!\mux_in_2_ALU|saida[3]~29_combout  & (\ula|ShiftRight0~58_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(\ula|ShiftRight0~58_combout ),
	.datad(\ula|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~59 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~23 (
// Equation(s):
// \ula|ShiftLeft0~23_combout  = (\ula|ShiftLeft0~22_combout  & (!\Regfile|Equal1~1_combout  & \ula|ShiftLeft0~124_combout ))

	.dataa(gnd),
	.datab(\ula|ShiftLeft0~22_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\ula|ShiftLeft0~124_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~23 .lut_mask = 16'h0C00;
defparam \ula|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~83 (
// Equation(s):
// \ula|ShiftLeft0~83_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~79_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~82_combout )))

	.dataa(\ula|ShiftLeft0~79_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\ula|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~83 .lut_mask = 16'hAFA0;
defparam \ula|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft0~84 (
// Equation(s):
// \ula|ShiftLeft0~84_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~71_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~83_combout )))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\ula|ShiftLeft0~71_combout ),
	.datac(\mux_in_2_ALU|saida[2]~30_combout ),
	.datad(\ula|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~84 .lut_mask = 16'h4540;
defparam \ula|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N12
fiftyfivenm_lcell_comb \ula|Mux12~0 (
// Equation(s):
// \ula|Mux12~0_combout  = (\ula|Mux13~1_combout  & (\ula|Mux13~2_combout )) # (!\ula|Mux13~1_combout  & ((\ula|Mux13~2_combout  & ((\ula|Add0~38_combout ))) # (!\ula|Mux13~2_combout  & (\ula|ShiftLeft0~84_combout ))))

	.dataa(\ula|Mux13~1_combout ),
	.datab(\ula|Mux13~2_combout ),
	.datac(\ula|ShiftLeft0~84_combout ),
	.datad(\ula|Add0~38_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~0 .lut_mask = 16'hDC98;
defparam \ula|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N2
fiftyfivenm_lcell_comb \ula|Mux12~1 (
// Equation(s):
// \ula|Mux12~1_combout  = (\ula|Mux13~1_combout  & ((\ula|Mux12~0_combout  & (\ula|ShiftLeft0~23_combout )) # (!\ula|Mux12~0_combout  & ((\ula|ShiftLeft0~53_combout ))))) # (!\ula|Mux13~1_combout  & (((\ula|Mux12~0_combout ))))

	.dataa(\ula|ShiftLeft0~23_combout ),
	.datab(\ula|ShiftLeft0~53_combout ),
	.datac(\ula|Mux13~1_combout ),
	.datad(\ula|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~1 .lut_mask = 16'hAFC0;
defparam \ula|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N24
fiftyfivenm_lcell_comb \ula|Mux12~2 (
// Equation(s):
// \ula|Mux12~2_combout  = (\ula|Mux13~3_combout  & ((\ula|Mux13~4_combout  & (\ula|ShiftRight0~59_combout )) # (!\ula|Mux13~4_combout  & ((\ula|Mux12~1_combout ))))) # (!\ula|Mux13~3_combout  & (!\ula|Mux13~4_combout ))

	.dataa(\ula|Mux13~3_combout ),
	.datab(\ula|Mux13~4_combout ),
	.datac(\ula|ShiftRight0~59_combout ),
	.datad(\ula|Mux12~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~2 .lut_mask = 16'hB391;
defparam \ula|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N30
fiftyfivenm_lcell_comb \ula|Mux12~3 (
// Equation(s):
// \ula|Mux12~3_combout  = (\ula|Mux13~0_combout  & ((\ula|Mux12~2_combout  & (\ula|ShiftRight1~38_combout )) # (!\ula|Mux12~2_combout  & ((\Regfile|ReadData1[31]~41_combout ))))) # (!\ula|Mux13~0_combout  & (((\ula|Mux12~2_combout ))))

	.dataa(\ula|ShiftRight1~38_combout ),
	.datab(\Regfile|ReadData1[31]~41_combout ),
	.datac(\ula|Mux13~0_combout ),
	.datad(\ula|Mux12~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~3 .lut_mask = 16'hAFC0;
defparam \ula|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
fiftyfivenm_lcell_comb \ula|Mux12~4 (
// Equation(s):
// \ula|Mux12~4_combout  = (\ula|Mux13~5_combout  & ((\ula|Mux13~6_combout  & (\ula|result~18_combout )) # (!\ula|Mux13~6_combout  & ((\ula|Mux12~3_combout ))))) # (!\ula|Mux13~5_combout  & (!\ula|Mux13~6_combout ))

	.dataa(\ula|Mux13~5_combout ),
	.datab(\ula|Mux13~6_combout ),
	.datac(\ula|result~18_combout ),
	.datad(\ula|Mux12~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~4 .lut_mask = 16'hB391;
defparam \ula|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
fiftyfivenm_lcell_comb \ula|Mux12~5 (
// Equation(s):
// \ula|Mux12~5_combout  = (\ula|Mux13~7_combout  & (((\ula|Mux12~4_combout )))) # (!\ula|Mux13~7_combout  & ((\mux_in_2_ALU|saida[19]~13_combout  & ((\Regfile|ReadData1[19]~293_combout ) # (!\ula|Mux12~4_combout ))) # (!\mux_in_2_ALU|saida[19]~13_combout  & 
// (\Regfile|ReadData1[19]~293_combout  & !\ula|Mux12~4_combout ))))

	.dataa(\mux_in_2_ALU|saida[19]~13_combout ),
	.datab(\Regfile|ReadData1[19]~293_combout ),
	.datac(\ula|Mux13~7_combout ),
	.datad(\ula|Mux12~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~5 .lut_mask = 16'hF80E;
defparam \ula|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
fiftyfivenm_lcell_comb \ula|Mux12~6 (
// Equation(s):
// \ula|Mux12~6_combout  = (\ula|Mux28~18_combout  & (\ula|Mux14~6_combout  & ((\ula|Mux12~5_combout )))) # (!\ula|Mux28~18_combout  & ((\ula|Add1~38_combout ) # ((\ula|Mux14~6_combout  & \ula|Mux12~5_combout ))))

	.dataa(\ula|Mux28~18_combout ),
	.datab(\ula|Mux14~6_combout ),
	.datac(\ula|Add1~38_combout ),
	.datad(\ula|Mux12~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~6 .lut_mask = 16'hDC50;
defparam \ula|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
fiftyfivenm_lcell_comb \ula|Mux12~7 (
// Equation(s):
// \ula|Mux12~7_combout  = (\ula|Mux12~6_combout ) # ((!\mux_in_2_ALU|saida[19]~13_combout  & (!\Regfile|ReadData1[19]~293_combout  & \ula|Mux27~15_combout )))

	.dataa(\mux_in_2_ALU|saida[19]~13_combout ),
	.datab(\Regfile|ReadData1[19]~293_combout ),
	.datac(\ula|Mux27~15_combout ),
	.datad(\ula|Mux12~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~7 .lut_mask = 16'hFF10;
defparam \ula|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[19]~13 (
// Equation(s):
// \mux_valor_write_data|saida[19]~13_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [19])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux12~7_combout )))

	.dataa(gnd),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\D_mem|ReadData [19]),
	.datad(\ula|Mux12~7_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[19]~13 .lut_mask = 16'hF3C0;
defparam \mux_valor_write_data|saida[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N16
fiftyfivenm_lcell_comb \Regfile|regs[6][19]~feeder (
// Equation(s):
// \Regfile|regs[6][19]~feeder_combout  = \mux_valor_write_data|saida[19]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[19]~13_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[6][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[6][19]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[6][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N17
dffeas \Regfile|regs[6][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[6][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[6][19] .is_wysiwyg = "true";
defparam \Regfile|regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~283 (
// Equation(s):
// \Regfile|ReadData1[19]~283_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][19]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[4][19]~q ))))

	.dataa(\Regfile|regs[4][19]~q ),
	.datab(\Regfile|regs[5][19]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~283_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~283 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData1[19]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~284 (
// Equation(s):
// \Regfile|ReadData1[19]~284_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[19]~283_combout  & ((\Regfile|regs[7][19]~q ))) # (!\Regfile|ReadData1[19]~283_combout  & (\Regfile|regs[6][19]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[19]~283_combout ))))

	.dataa(\Regfile|regs[6][19]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[7][19]~q ),
	.datad(\Regfile|ReadData1[19]~283_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~284_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~284 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[19]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~290 (
// Equation(s):
// \Regfile|ReadData1[19]~290_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[13][19]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[12][19]~q ))))

	.dataa(\Regfile|regs[12][19]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[13][19]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~290_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~290 .lut_mask = 16'hFC22;
defparam \Regfile|ReadData1[19]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~291 (
// Equation(s):
// \Regfile|ReadData1[19]~291_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[19]~290_combout  & ((\Regfile|regs[15][19]~q ))) # (!\Regfile|ReadData1[19]~290_combout  & (\Regfile|regs[14][19]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[19]~290_combout ))))

	.dataa(\Regfile|regs[14][19]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[15][19]~q ),
	.datad(\Regfile|ReadData1[19]~290_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~291_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~291 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[19]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~287 (
// Equation(s):
// \Regfile|ReadData1[19]~287_combout  = (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[3][19]~q )) # (!\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[1][19]~q )))

	.dataa(gnd),
	.datab(\Regfile|regs[3][19]~q ),
	.datac(\Regfile|regs[1][19]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~287_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~287 .lut_mask = 16'hCCF0;
defparam \Regfile|ReadData1[19]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~288 (
// Equation(s):
// \Regfile|ReadData1[19]~288_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[19]~287_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[2][19]~q  & (\Imem|memoria_ROM~15_combout )))

	.dataa(\Regfile|regs[2][19]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|ReadData1[19]~287_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~288_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~288 .lut_mask = 16'hF088;
defparam \Regfile|ReadData1[19]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~285 (
// Equation(s):
// \Regfile|ReadData1[19]~285_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[10][19]~q ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[8][19]~q  & ((!\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[8][19]~q ),
	.datab(\Regfile|regs[10][19]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~285_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~285 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData1[19]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~286 (
// Equation(s):
// \Regfile|ReadData1[19]~286_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[19]~285_combout  & ((\Regfile|regs[11][19]~q ))) # (!\Regfile|ReadData1[19]~285_combout  & (\Regfile|regs[9][19]~q )))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[19]~285_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[9][19]~q ),
	.datac(\Regfile|regs[11][19]~q ),
	.datad(\Regfile|ReadData1[19]~285_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~286_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~286 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[19]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~289 (
// Equation(s):
// \Regfile|ReadData1[19]~289_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[19]~286_combout ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|ReadData1[19]~288_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[19]~288_combout ),
	.datad(\Regfile|ReadData1[19]~286_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~289_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~289 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[19]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~292 (
// Equation(s):
// \Regfile|ReadData1[19]~292_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[19]~289_combout  & ((\Regfile|ReadData1[19]~291_combout ))) # (!\Regfile|ReadData1[19]~289_combout  & (\Regfile|ReadData1[19]~284_combout )))) # 
// (!\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[19]~289_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|ReadData1[19]~284_combout ),
	.datac(\Regfile|ReadData1[19]~291_combout ),
	.datad(\Regfile|ReadData1[19]~289_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~292_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~292 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[19]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[19]~293 (
// Equation(s):
// \Regfile|ReadData1[19]~293_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[19]~282_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[19]~292_combout ))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|ReadData1[19]~292_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\Regfile|ReadData1[19]~282_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[19]~293_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[19]~293 .lut_mask = 16'h0E04;
defparam \Regfile|ReadData1[19]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
fiftyfivenm_lcell_comb \ula|Add1~40 (
// Equation(s):
// \ula|Add1~40_combout  = ((\mux_in_2_ALU|saida[20]~12_combout  $ (\Regfile|ReadData1[20]~272_combout  $ (\ula|Add1~39 )))) # (GND)
// \ula|Add1~41  = CARRY((\mux_in_2_ALU|saida[20]~12_combout  & (\Regfile|ReadData1[20]~272_combout  & !\ula|Add1~39 )) # (!\mux_in_2_ALU|saida[20]~12_combout  & ((\Regfile|ReadData1[20]~272_combout ) # (!\ula|Add1~39 ))))

	.dataa(\mux_in_2_ALU|saida[20]~12_combout ),
	.datab(\Regfile|ReadData1[20]~272_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~39 ),
	.combout(\ula|Add1~40_combout ),
	.cout(\ula|Add1~41 ));
// synopsys translate_off
defparam \ula|Add1~40 .lut_mask = 16'h964D;
defparam \ula|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
fiftyfivenm_lcell_comb \ula|result~19 (
// Equation(s):
// \ula|result~19_combout  = \Regfile|ReadData1[20]~272_combout  $ (((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[20]~273_combout )))))

	.dataa(\Regfile|ReadData1[20]~272_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Imem|memoria_ROM~100_combout ),
	.datad(\Regfile|ReadData2[20]~273_combout ),
	.cin(gnd),
	.combout(\ula|result~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~19 .lut_mask = 16'h596A;
defparam \ula|result~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
fiftyfivenm_lcell_comb \ula|ShiftRight0~61 (
// Equation(s):
// \ula|ShiftRight0~61_combout  = (\ula|ShiftRight0~25_combout ) # (\ula|ShiftRight0~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula|ShiftRight0~25_combout ),
	.datad(\ula|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~61 .lut_mask = 16'hFFF0;
defparam \ula|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
fiftyfivenm_lcell_comb \ula|ShiftRight1~45 (
// Equation(s):
// \ula|ShiftRight1~45_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\Regfile|ReadData1[31]~692_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight0~61_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\Regfile|ReadData1[31]~692_combout ),
	.datac(\ula|ShiftRight0~61_combout ),
	.datad(\mux_in_2_ALU|saida[3]~29_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~45_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~45 .lut_mask = 16'hD800;
defparam \ula|ShiftRight1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
fiftyfivenm_lcell_comb \ula|ShiftRight1~44 (
// Equation(s):
// \ula|ShiftRight1~44_combout  = (!\mux_in_2_ALU|saida[3]~29_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight0~23_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight0~29_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\ula|ShiftRight0~23_combout ),
	.datac(\mux_in_2_ALU|saida[3]~29_combout ),
	.datad(\ula|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~44_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~44 .lut_mask = 16'h0D08;
defparam \ula|ShiftRight1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
fiftyfivenm_lcell_comb \ula|ShiftRight1~46 (
// Equation(s):
// \ula|ShiftRight1~46_combout  = (!\Regfile|Equal1~1_combout  & ((\ula|ShiftRight1~45_combout ) # (\ula|ShiftRight1~44_combout )))

	.dataa(gnd),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight1~45_combout ),
	.datad(\ula|ShiftRight1~44_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~46_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~46 .lut_mask = 16'h3330;
defparam \ula|ShiftRight1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
fiftyfivenm_lcell_comb \ula|ShiftRight0~64 (
// Equation(s):
// \ula|ShiftRight0~64_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & (\ula|ShiftRight0~61_combout  & (\ula|ShiftRight0~46_combout ))) # (!\mux_in_2_ALU|saida[3]~29_combout  & (((\ula|ShiftRight0~63_combout ))))

	.dataa(\ula|ShiftRight0~61_combout ),
	.datab(\ula|ShiftRight0~46_combout ),
	.datac(\mux_in_2_ALU|saida[3]~29_combout ),
	.datad(\ula|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~64 .lut_mask = 16'h8F80;
defparam \ula|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft0~86 (
// Equation(s):
// \ula|ShiftLeft0~86_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~82_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~85_combout ))

	.dataa(gnd),
	.datab(\ula|ShiftLeft0~85_combout ),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\ula|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~86 .lut_mask = 16'hFC0C;
defparam \ula|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft0~87 (
// Equation(s):
// \ula|ShiftLeft0~87_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~74_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~86_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftLeft0~74_combout ),
	.datad(\ula|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~87 .lut_mask = 16'h3120;
defparam \ula|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
fiftyfivenm_lcell_comb \ula|Mux11~0 (
// Equation(s):
// \ula|Mux11~0_combout  = (\ula|Mux13~1_combout  & ((\ula|ShiftLeft0~57_combout ) # ((\ula|Mux13~2_combout )))) # (!\ula|Mux13~1_combout  & (((!\ula|Mux13~2_combout  & \ula|ShiftLeft0~87_combout ))))

	.dataa(\ula|Mux13~1_combout ),
	.datab(\ula|ShiftLeft0~57_combout ),
	.datac(\ula|Mux13~2_combout ),
	.datad(\ula|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~0 .lut_mask = 16'hADA8;
defparam \ula|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
fiftyfivenm_lcell_comb \ula|ShiftLeft0~126 (
// Equation(s):
// \ula|ShiftLeft0~126_combout  = (\ula|ShiftLeft0~26_combout  & ((\uc|WideOr0~2_combout  & (!\Imem|memoria_ROM~95_combout )) # (!\uc|WideOr0~2_combout  & ((!\Regfile|ReadData2[3]~630_combout )))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Imem|memoria_ROM~95_combout ),
	.datac(\Regfile|ReadData2[3]~630_combout ),
	.datad(\ula|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~126_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~126 .lut_mask = 16'h2700;
defparam \ula|ShiftLeft0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
fiftyfivenm_lcell_comb \ula|Mux11~1 (
// Equation(s):
// \ula|Mux11~1_combout  = (\ula|Mux13~2_combout  & ((\ula|Mux11~0_combout  & (\ula|ShiftLeft0~126_combout )) # (!\ula|Mux11~0_combout  & ((\ula|Add0~40_combout ))))) # (!\ula|Mux13~2_combout  & (\ula|Mux11~0_combout ))

	.dataa(\ula|Mux13~2_combout ),
	.datab(\ula|Mux11~0_combout ),
	.datac(\ula|ShiftLeft0~126_combout ),
	.datad(\ula|Add0~40_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~1 .lut_mask = 16'hE6C4;
defparam \ula|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
fiftyfivenm_lcell_comb \ula|Mux11~2 (
// Equation(s):
// \ula|Mux11~2_combout  = (\ula|Mux13~4_combout  & (\ula|Mux13~3_combout  & (\ula|ShiftRight0~64_combout ))) # (!\ula|Mux13~4_combout  & (((\ula|Mux11~1_combout )) # (!\ula|Mux13~3_combout )))

	.dataa(\ula|Mux13~4_combout ),
	.datab(\ula|Mux13~3_combout ),
	.datac(\ula|ShiftRight0~64_combout ),
	.datad(\ula|Mux11~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~2 .lut_mask = 16'hD591;
defparam \ula|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
fiftyfivenm_lcell_comb \ula|Mux11~3 (
// Equation(s):
// \ula|Mux11~3_combout  = (\ula|Mux13~0_combout  & ((\ula|Mux11~2_combout  & ((\ula|ShiftRight1~46_combout ))) # (!\ula|Mux11~2_combout  & (\Regfile|ReadData1[31]~41_combout )))) # (!\ula|Mux13~0_combout  & (((\ula|Mux11~2_combout ))))

	.dataa(\Regfile|ReadData1[31]~41_combout ),
	.datab(\ula|Mux13~0_combout ),
	.datac(\ula|ShiftRight1~46_combout ),
	.datad(\ula|Mux11~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~3 .lut_mask = 16'hF388;
defparam \ula|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
fiftyfivenm_lcell_comb \ula|Mux11~4 (
// Equation(s):
// \ula|Mux11~4_combout  = (\ula|Mux13~5_combout  & ((\ula|Mux13~6_combout  & (\ula|result~19_combout )) # (!\ula|Mux13~6_combout  & ((\ula|Mux11~3_combout ))))) # (!\ula|Mux13~5_combout  & (!\ula|Mux13~6_combout ))

	.dataa(\ula|Mux13~5_combout ),
	.datab(\ula|Mux13~6_combout ),
	.datac(\ula|result~19_combout ),
	.datad(\ula|Mux11~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~4 .lut_mask = 16'hB391;
defparam \ula|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
fiftyfivenm_lcell_comb \ula|Mux11~5 (
// Equation(s):
// \ula|Mux11~5_combout  = (\ula|Mux13~7_combout  & (((\ula|Mux11~4_combout )))) # (!\ula|Mux13~7_combout  & ((\Regfile|ReadData1[20]~272_combout  & ((\mux_in_2_ALU|saida[20]~12_combout ) # (!\ula|Mux11~4_combout ))) # (!\Regfile|ReadData1[20]~272_combout  & 
// (!\ula|Mux11~4_combout  & \mux_in_2_ALU|saida[20]~12_combout ))))

	.dataa(\ula|Mux13~7_combout ),
	.datab(\Regfile|ReadData1[20]~272_combout ),
	.datac(\ula|Mux11~4_combout ),
	.datad(\mux_in_2_ALU|saida[20]~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~5 .lut_mask = 16'hE5A4;
defparam \ula|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
fiftyfivenm_lcell_comb \ula|Mux11~6 (
// Equation(s):
// \ula|Mux11~6_combout  = (\ula|Add1~40_combout  & (((\ula|Mux14~6_combout  & \ula|Mux11~5_combout )) # (!\ula|Mux28~18_combout ))) # (!\ula|Add1~40_combout  & (\ula|Mux14~6_combout  & ((\ula|Mux11~5_combout ))))

	.dataa(\ula|Add1~40_combout ),
	.datab(\ula|Mux14~6_combout ),
	.datac(\ula|Mux28~18_combout ),
	.datad(\ula|Mux11~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~6 .lut_mask = 16'hCE0A;
defparam \ula|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
fiftyfivenm_lcell_comb \ula|Mux11~7 (
// Equation(s):
// \ula|Mux11~7_combout  = (\ula|Mux11~6_combout ) # ((\ula|Mux27~15_combout  & (!\Regfile|ReadData1[20]~272_combout  & !\mux_in_2_ALU|saida[20]~12_combout )))

	.dataa(\ula|Mux27~15_combout ),
	.datab(\Regfile|ReadData1[20]~272_combout ),
	.datac(\ula|Mux11~6_combout ),
	.datad(\mux_in_2_ALU|saida[20]~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~7 .lut_mask = 16'hF0F2;
defparam \ula|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N13
dffeas \D_mem|mem~500 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[20]~273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~500 .is_wysiwyg = "true";
defparam \D_mem|mem~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N15
dffeas \D_mem|mem~436 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~436 .is_wysiwyg = "true";
defparam \D_mem|mem~436 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
fiftyfivenm_lcell_comb \D_mem|mem~468feeder (
// Equation(s):
// \D_mem|mem~468feeder_combout  = \Regfile|ReadData2[20]~273_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[20]~273_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~468feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~468feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~468feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \D_mem|mem~468 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~468feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~468 .is_wysiwyg = "true";
defparam \D_mem|mem~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N11
dffeas \D_mem|mem~404 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~404 .is_wysiwyg = "true";
defparam \D_mem|mem~404 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
fiftyfivenm_lcell_comb \D_mem|mem~1441 (
// Equation(s):
// \D_mem|mem~1441_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~468_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~404_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~468_q ),
	.datac(\D_mem|mem~404_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1441_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1441 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
fiftyfivenm_lcell_comb \D_mem|mem~1442 (
// Equation(s):
// \D_mem|mem~1442_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1441_combout  & (\D_mem|mem~500_q )) # (!\D_mem|mem~1441_combout  & ((\D_mem|mem~436_q ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1441_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~500_q ),
	.datac(\D_mem|mem~436_q ),
	.datad(\D_mem|mem~1441_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1442_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1442 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
fiftyfivenm_lcell_comb \D_mem|mem~372feeder (
// Equation(s):
// \D_mem|mem~372feeder_combout  = \Regfile|ReadData2[20]~273_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[20]~273_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~372feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~372feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~372feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N7
dffeas \D_mem|mem~372 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~372feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~372 .is_wysiwyg = "true";
defparam \D_mem|mem~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N11
dffeas \D_mem|mem~340 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~340 .is_wysiwyg = "true";
defparam \D_mem|mem~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \D_mem|mem~276 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~276 .is_wysiwyg = "true";
defparam \D_mem|mem~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \D_mem|mem~308 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~308 .is_wysiwyg = "true";
defparam \D_mem|mem~308 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
fiftyfivenm_lcell_comb \D_mem|mem~1434 (
// Equation(s):
// \D_mem|mem~1434_combout  = (\ula|Mux30~12_combout  & (\ula|Mux31~10_combout )) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & ((\D_mem|mem~308_q ))) # (!\ula|Mux31~10_combout  & (\D_mem|mem~276_q ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~276_q ),
	.datad(\D_mem|mem~308_q ),
	.cin(gnd),
	.combout(\D_mem|mem~1434_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1434 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N10
fiftyfivenm_lcell_comb \D_mem|mem~1435 (
// Equation(s):
// \D_mem|mem~1435_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1434_combout  & (\D_mem|mem~372_q )) # (!\D_mem|mem~1434_combout  & ((\D_mem|mem~340_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1434_combout ))))

	.dataa(\D_mem|mem~372_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~340_q ),
	.datad(\D_mem|mem~1434_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1435_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1435 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \D_mem|mem~84 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~84 .is_wysiwyg = "true";
defparam \D_mem|mem~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \D_mem|mem~116 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~116 .is_wysiwyg = "true";
defparam \D_mem|mem~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \D_mem|mem~52 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~52 .is_wysiwyg = "true";
defparam \D_mem|mem~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \D_mem|mem~20 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~20 .is_wysiwyg = "true";
defparam \D_mem|mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
fiftyfivenm_lcell_comb \D_mem|mem~1438 (
// Equation(s):
// \D_mem|mem~1438_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~52_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~20_q  & !\ula|Mux30~12_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~52_q ),
	.datac(\D_mem|mem~20_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1438_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1438 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
fiftyfivenm_lcell_comb \D_mem|mem~1439 (
// Equation(s):
// \D_mem|mem~1439_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1438_combout  & ((\D_mem|mem~116_q ))) # (!\D_mem|mem~1438_combout  & (\D_mem|mem~84_q )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1438_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~84_q ),
	.datac(\D_mem|mem~116_q ),
	.datad(\D_mem|mem~1438_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1439_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1439 .lut_mask = 16'hF588;
defparam \D_mem|mem~1439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
fiftyfivenm_lcell_comb \D_mem|mem~180feeder (
// Equation(s):
// \D_mem|mem~180feeder_combout  = \Regfile|ReadData2[20]~273_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[20]~273_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~180feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~180feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~180feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N29
dffeas \D_mem|mem~180 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~180 .is_wysiwyg = "true";
defparam \D_mem|mem~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N3
dffeas \D_mem|mem~244 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~244 .is_wysiwyg = "true";
defparam \D_mem|mem~244 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N28
fiftyfivenm_lcell_comb \D_mem|mem~212feeder (
// Equation(s):
// \D_mem|mem~212feeder_combout  = \Regfile|ReadData2[20]~273_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[20]~273_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~212feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~212feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~212feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N29
dffeas \D_mem|mem~212 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~212 .is_wysiwyg = "true";
defparam \D_mem|mem~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N19
dffeas \D_mem|mem~148 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~148 .is_wysiwyg = "true";
defparam \D_mem|mem~148 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
fiftyfivenm_lcell_comb \D_mem|mem~1436 (
// Equation(s):
// \D_mem|mem~1436_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~212_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~148_q  & !\ula|Mux31~10_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~212_q ),
	.datac(\D_mem|mem~148_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1436_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1436 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N2
fiftyfivenm_lcell_comb \D_mem|mem~1437 (
// Equation(s):
// \D_mem|mem~1437_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1436_combout  & ((\D_mem|mem~244_q ))) # (!\D_mem|mem~1436_combout  & (\D_mem|mem~180_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1436_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~180_q ),
	.datac(\D_mem|mem~244_q ),
	.datad(\D_mem|mem~1436_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1437_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1437 .lut_mask = 16'hF588;
defparam \D_mem|mem~1437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N24
fiftyfivenm_lcell_comb \D_mem|mem~1440 (
// Equation(s):
// \D_mem|mem~1440_combout  = (\ula|Mux28~combout  & (\ula|Mux29~combout )) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & ((\D_mem|mem~1437_combout ))) # (!\ula|Mux29~combout  & (\D_mem|mem~1439_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~1439_combout ),
	.datad(\D_mem|mem~1437_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1440_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1440 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
fiftyfivenm_lcell_comb \D_mem|mem~1443 (
// Equation(s):
// \D_mem|mem~1443_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1440_combout  & (\D_mem|mem~1442_combout )) # (!\D_mem|mem~1440_combout  & ((\D_mem|mem~1435_combout ))))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1440_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~1442_combout ),
	.datac(\D_mem|mem~1435_combout ),
	.datad(\D_mem|mem~1440_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1443_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1443 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \D_mem|mem~788 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~788 .is_wysiwyg = "true";
defparam \D_mem|mem~788 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N31
dffeas \D_mem|mem~532 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~532 .is_wysiwyg = "true";
defparam \D_mem|mem~532 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
fiftyfivenm_lcell_comb \D_mem|mem~1428 (
// Equation(s):
// \D_mem|mem~1428_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~788_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~532_q  & !\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~788_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~532_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1428_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1428 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N9
dffeas \D_mem|mem~660 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~660 .is_wysiwyg = "true";
defparam \D_mem|mem~660 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \D_mem|mem~916 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~916 .is_wysiwyg = "true";
defparam \D_mem|mem~916 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
fiftyfivenm_lcell_comb \D_mem|mem~1429 (
// Equation(s):
// \D_mem|mem~1429_combout  = (\D_mem|mem~1428_combout  & (((\D_mem|mem~916_q ) # (!\ula|Mux29~combout )))) # (!\D_mem|mem~1428_combout  & (\D_mem|mem~660_q  & ((\ula|Mux29~combout ))))

	.dataa(\D_mem|mem~1428_combout ),
	.datab(\D_mem|mem~660_q ),
	.datac(\D_mem|mem~916_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1429_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1429 .lut_mask = 16'hE4AA;
defparam \D_mem|mem~1429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \D_mem|mem~820 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~820 .is_wysiwyg = "true";
defparam \D_mem|mem~820 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N17
dffeas \D_mem|mem~948 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~948 .is_wysiwyg = "true";
defparam \D_mem|mem~948 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
fiftyfivenm_lcell_comb \D_mem|mem~692feeder (
// Equation(s):
// \D_mem|mem~692feeder_combout  = \Regfile|ReadData2[20]~273_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[20]~273_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~692feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~692feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~692feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N3
dffeas \D_mem|mem~692 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~692feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~692 .is_wysiwyg = "true";
defparam \D_mem|mem~692 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N5
dffeas \D_mem|mem~564 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~564 .is_wysiwyg = "true";
defparam \D_mem|mem~564 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
fiftyfivenm_lcell_comb \D_mem|mem~1426 (
// Equation(s):
// \D_mem|mem~1426_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~692_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~564_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~692_q ),
	.datac(\D_mem|mem~564_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1426_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1426 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
fiftyfivenm_lcell_comb \D_mem|mem~1427 (
// Equation(s):
// \D_mem|mem~1427_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1426_combout  & ((\D_mem|mem~948_q ))) # (!\D_mem|mem~1426_combout  & (\D_mem|mem~820_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1426_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~820_q ),
	.datac(\D_mem|mem~948_q ),
	.datad(\D_mem|mem~1426_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1427_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1427 .lut_mask = 16'hF588;
defparam \D_mem|mem~1427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
fiftyfivenm_lcell_comb \D_mem|mem~1430 (
// Equation(s):
// \D_mem|mem~1430_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & ((\D_mem|mem~1427_combout ))) # (!\ula|Mux31~10_combout  & (\D_mem|mem~1429_combout ))))

	.dataa(\D_mem|mem~1429_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\ula|Mux31~10_combout ),
	.datad(\D_mem|mem~1427_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1430_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1430 .lut_mask = 16'hF2C2;
defparam \D_mem|mem~1430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \D_mem|mem~884 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~884 .is_wysiwyg = "true";
defparam \D_mem|mem~884 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \D_mem|mem~1012 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1012 .is_wysiwyg = "true";
defparam \D_mem|mem~1012 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
fiftyfivenm_lcell_comb \D_mem|mem~756feeder (
// Equation(s):
// \D_mem|mem~756feeder_combout  = \Regfile|ReadData2[20]~273_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[20]~273_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~756feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~756feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~756feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \D_mem|mem~756 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~756feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~756 .is_wysiwyg = "true";
defparam \D_mem|mem~756 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \D_mem|mem~628 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~628 .is_wysiwyg = "true";
defparam \D_mem|mem~628 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
fiftyfivenm_lcell_comb \D_mem|mem~1431 (
// Equation(s):
// \D_mem|mem~1431_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~756_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~628_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~756_q ),
	.datac(\D_mem|mem~628_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1431_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1431 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
fiftyfivenm_lcell_comb \D_mem|mem~1432 (
// Equation(s):
// \D_mem|mem~1432_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1431_combout  & ((\D_mem|mem~1012_q ))) # (!\D_mem|mem~1431_combout  & (\D_mem|mem~884_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1431_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~884_q ),
	.datac(\D_mem|mem~1012_q ),
	.datad(\D_mem|mem~1431_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1432_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1432 .lut_mask = 16'hF588;
defparam \D_mem|mem~1432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
fiftyfivenm_lcell_comb \D_mem|mem~852feeder (
// Equation(s):
// \D_mem|mem~852feeder_combout  = \Regfile|ReadData2[20]~273_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[20]~273_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~852feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~852feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~852feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \D_mem|mem~852 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~852feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~852 .is_wysiwyg = "true";
defparam \D_mem|mem~852 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N27
dffeas \D_mem|mem~596 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~596 .is_wysiwyg = "true";
defparam \D_mem|mem~596 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
fiftyfivenm_lcell_comb \D_mem|mem~1424 (
// Equation(s):
// \D_mem|mem~1424_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~852_q ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~596_q  & !\ula|Mux29~combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~852_q ),
	.datac(\D_mem|mem~596_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1424_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1424 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
fiftyfivenm_lcell_comb \D_mem|mem~980feeder (
// Equation(s):
// \D_mem|mem~980feeder_combout  = \Regfile|ReadData2[20]~273_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[20]~273_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~980feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~980feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~980feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \D_mem|mem~980 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~980feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~980 .is_wysiwyg = "true";
defparam \D_mem|mem~980 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N29
dffeas \D_mem|mem~724 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[20]~273_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~724 .is_wysiwyg = "true";
defparam \D_mem|mem~724 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
fiftyfivenm_lcell_comb \D_mem|mem~1425 (
// Equation(s):
// \D_mem|mem~1425_combout  = (\D_mem|mem~1424_combout  & ((\D_mem|mem~980_q ) # ((!\ula|Mux29~combout )))) # (!\D_mem|mem~1424_combout  & (((\D_mem|mem~724_q  & \ula|Mux29~combout ))))

	.dataa(\D_mem|mem~1424_combout ),
	.datab(\D_mem|mem~980_q ),
	.datac(\D_mem|mem~724_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1425_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1425 .lut_mask = 16'hD8AA;
defparam \D_mem|mem~1425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
fiftyfivenm_lcell_comb \D_mem|mem~1433 (
// Equation(s):
// \D_mem|mem~1433_combout  = (\D_mem|mem~1430_combout  & (((\D_mem|mem~1432_combout )) # (!\ula|Mux30~12_combout ))) # (!\D_mem|mem~1430_combout  & (\ula|Mux30~12_combout  & ((\D_mem|mem~1425_combout ))))

	.dataa(\D_mem|mem~1430_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1432_combout ),
	.datad(\D_mem|mem~1425_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1433_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1433 .lut_mask = 16'hE6A2;
defparam \D_mem|mem~1433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
fiftyfivenm_lcell_comb \D_mem|ReadData~20 (
// Equation(s):
// \D_mem|ReadData~20_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1433_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1443_combout ))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1443_combout ),
	.datad(\D_mem|mem~1433_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~20_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~20 .lut_mask = 16'hA820;
defparam \D_mem|ReadData~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N27
dffeas \D_mem|ReadData[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [20]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[20] .is_wysiwyg = "true";
defparam \D_mem|ReadData[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[20]~12 (
// Equation(s):
// \mux_valor_write_data|saida[20]~12_combout  = (\uc|Decoder0~1_combout  & ((\D_mem|ReadData [20]))) # (!\uc|Decoder0~1_combout  & (\ula|Mux11~7_combout ))

	.dataa(\ula|Mux11~7_combout ),
	.datab(\D_mem|ReadData [20]),
	.datac(gnd),
	.datad(\uc|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[20]~12 .lut_mask = 16'hCCAA;
defparam \mux_valor_write_data|saida[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \Regfile|regs[31][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][20] .is_wysiwyg = "true";
defparam \Regfile|regs[31][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~270 (
// Equation(s):
// \Regfile|ReadData2[20]~270_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[23][20]~q ) # (\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[19][20]~q  & ((!\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[19][20]~q ),
	.datac(\Regfile|regs[23][20]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~270_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~270 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[20]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~271 (
// Equation(s):
// \Regfile|ReadData2[20]~271_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[20]~270_combout  & (\Regfile|regs[31][20]~q )) # (!\Regfile|ReadData2[20]~270_combout  & ((\Regfile|regs[27][20]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[20]~270_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[31][20]~q ),
	.datac(\Regfile|regs[27][20]~q ),
	.datad(\Regfile|ReadData2[20]~270_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~271_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~271 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[20]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~263 (
// Equation(s):
// \Regfile|ReadData2[20]~263_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[21][20]~q ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|regs[17][20]~q ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[17][20]~q ),
	.datac(\Regfile|regs[21][20]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~263_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~263 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[20]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~264 (
// Equation(s):
// \Regfile|ReadData2[20]~264_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[20]~263_combout  & (\Regfile|regs[29][20]~q )) # (!\Regfile|ReadData2[20]~263_combout  & ((\Regfile|regs[25][20]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[20]~263_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[29][20]~q ),
	.datac(\Regfile|regs[25][20]~q ),
	.datad(\Regfile|ReadData2[20]~263_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~264_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~264 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[20]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~267 (
// Equation(s):
// \Regfile|ReadData2[20]~267_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[24][20]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[16][20]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[16][20]~q ),
	.datac(\Regfile|regs[24][20]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~267_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~267 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[20]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~268 (
// Equation(s):
// \Regfile|ReadData2[20]~268_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[20]~267_combout  & (\Regfile|regs[28][20]~q )) # (!\Regfile|ReadData2[20]~267_combout  & ((\Regfile|regs[20][20]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[20]~267_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[28][20]~q ),
	.datac(\Regfile|regs[20][20]~q ),
	.datad(\Regfile|ReadData2[20]~267_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~268_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~268 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[20]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~265 (
// Equation(s):
// \Regfile|ReadData2[20]~265_combout  = (\Imem|memoria_ROM~41_combout  & (((\Regfile|regs[26][20]~q ) # (\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & (\Regfile|regs[18][20]~q  & ((!\Imem|memoria_ROM~44_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[18][20]~q ),
	.datac(\Regfile|regs[26][20]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~265_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~265 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[20]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~266 (
// Equation(s):
// \Regfile|ReadData2[20]~266_combout  = (\Regfile|ReadData2[20]~265_combout  & ((\Regfile|regs[30][20]~q ) # ((!\Imem|memoria_ROM~44_combout )))) # (!\Regfile|ReadData2[20]~265_combout  & (((\Regfile|regs[22][20]~q  & \Imem|memoria_ROM~44_combout ))))

	.dataa(\Regfile|ReadData2[20]~265_combout ),
	.datab(\Regfile|regs[30][20]~q ),
	.datac(\Regfile|regs[22][20]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~266_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~266 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[20]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~269 (
// Equation(s):
// \Regfile|ReadData2[20]~269_combout  = (\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout )) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[20]~266_combout ))) # (!\Imem|memoria_ROM~35_combout  & 
// (\Regfile|ReadData2[20]~268_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|ReadData2[20]~268_combout ),
	.datad(\Regfile|ReadData2[20]~266_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~269_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~269 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[20]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~272 (
// Equation(s):
// \Regfile|ReadData2[20]~272_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[20]~269_combout  & (\Regfile|ReadData2[20]~271_combout )) # (!\Regfile|ReadData2[20]~269_combout  & ((\Regfile|ReadData2[20]~264_combout ))))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[20]~269_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|ReadData2[20]~271_combout ),
	.datac(\Regfile|ReadData2[20]~264_combout ),
	.datad(\Regfile|ReadData2[20]~269_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~272_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~272 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[20]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~260 (
// Equation(s):
// \Regfile|ReadData2[20]~260_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[13][20]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[12][20]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[12][20]~q ),
	.datac(\Regfile|regs[13][20]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~260_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~260 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[20]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~261 (
// Equation(s):
// \Regfile|ReadData2[20]~261_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[20]~260_combout  & (\Regfile|regs[15][20]~q )) # (!\Regfile|ReadData2[20]~260_combout  & ((\Regfile|regs[14][20]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[20]~260_combout ))))

	.dataa(\Regfile|regs[15][20]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[14][20]~q ),
	.datad(\Regfile|ReadData2[20]~260_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~261_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~261 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[20]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~253 (
// Equation(s):
// \Regfile|ReadData2[20]~253_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[10][20]~q )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|regs[8][20]~q )))))

	.dataa(\Regfile|regs[10][20]~q ),
	.datab(\Regfile|regs[8][20]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~253_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~253 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData2[20]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~254 (
// Equation(s):
// \Regfile|ReadData2[20]~254_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[20]~253_combout  & (\Regfile|regs[11][20]~q )) # (!\Regfile|ReadData2[20]~253_combout  & ((\Regfile|regs[9][20]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[20]~253_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[11][20]~q ),
	.datac(\Regfile|regs[9][20]~q ),
	.datad(\Regfile|ReadData2[20]~253_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~254_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~254 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[20]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~257 (
// Equation(s):
// \Regfile|ReadData2[20]~257_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][20]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][20]~q )))))

	.dataa(\Regfile|regs[3][20]~q ),
	.datab(\Regfile|regs[1][20]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~257_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~257 .lut_mask = 16'hA0C0;
defparam \Regfile|ReadData2[20]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~258 (
// Equation(s):
// \Regfile|ReadData2[20]~258_combout  = (\Regfile|ReadData2[20]~257_combout ) # ((\Regfile|regs[2][20]~q  & (\Imem|memoria_ROM~35_combout  & !\Imem|memoria_ROM~31_combout )))

	.dataa(\Regfile|regs[2][20]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|ReadData2[20]~257_combout ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~258_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~258 .lut_mask = 16'hF0F8;
defparam \Regfile|ReadData2[20]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~255 (
// Equation(s):
// \Regfile|ReadData2[20]~255_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[5][20]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[4][20]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[4][20]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[5][20]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~255_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~255 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[20]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~256 (
// Equation(s):
// \Regfile|ReadData2[20]~256_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[20]~255_combout  & (\Regfile|regs[7][20]~q )) # (!\Regfile|ReadData2[20]~255_combout  & ((\Regfile|regs[6][20]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[20]~255_combout ))))

	.dataa(\Regfile|regs[7][20]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[6][20]~q ),
	.datad(\Regfile|ReadData2[20]~255_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~256_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~256 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[20]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~259 (
// Equation(s):
// \Regfile|ReadData2[20]~259_combout  = (\Imem|memoria_ROM~41_combout  & (\Imem|memoria_ROM~44_combout )) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[20]~256_combout ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|ReadData2[20]~258_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[20]~258_combout ),
	.datad(\Regfile|ReadData2[20]~256_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~259_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~259 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[20]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~262 (
// Equation(s):
// \Regfile|ReadData2[20]~262_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[20]~259_combout  & (\Regfile|ReadData2[20]~261_combout )) # (!\Regfile|ReadData2[20]~259_combout  & ((\Regfile|ReadData2[20]~254_combout ))))) # 
// (!\Imem|memoria_ROM~41_combout  & (((\Regfile|ReadData2[20]~259_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|ReadData2[20]~261_combout ),
	.datac(\Regfile|ReadData2[20]~254_combout ),
	.datad(\Regfile|ReadData2[20]~259_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~262_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~262 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[20]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[20]~273 (
// Equation(s):
// \Regfile|ReadData2[20]~273_combout  = (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[20]~272_combout ) # ((\Regfile|ReadData2[0]~20_combout  & \Regfile|ReadData2[20]~262_combout )))) # (!\Imem|memoria_ROM~49_combout  & 
// (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[20]~262_combout ))))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|ReadData2[0]~20_combout ),
	.datac(\Regfile|ReadData2[20]~272_combout ),
	.datad(\Regfile|ReadData2[20]~262_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[20]~273_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[20]~273 .lut_mask = 16'hECA0;
defparam \Regfile|ReadData2[20]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~12 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~12_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[20]~273_combout )))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData2[20]~273_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~12 .lut_mask = 16'hBB88;
defparam \mux_in_2_ALU|saida[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
fiftyfivenm_lcell_comb \ula|Add1~42 (
// Equation(s):
// \ula|Add1~42_combout  = (\mux_in_2_ALU|saida[21]~11_combout  & ((\Regfile|ReadData1[21]~251_combout  & (!\ula|Add1~41 )) # (!\Regfile|ReadData1[21]~251_combout  & ((\ula|Add1~41 ) # (GND))))) # (!\mux_in_2_ALU|saida[21]~11_combout  & 
// ((\Regfile|ReadData1[21]~251_combout  & (\ula|Add1~41  & VCC)) # (!\Regfile|ReadData1[21]~251_combout  & (!\ula|Add1~41 ))))
// \ula|Add1~43  = CARRY((\mux_in_2_ALU|saida[21]~11_combout  & ((!\ula|Add1~41 ) # (!\Regfile|ReadData1[21]~251_combout ))) # (!\mux_in_2_ALU|saida[21]~11_combout  & (!\Regfile|ReadData1[21]~251_combout  & !\ula|Add1~41 )))

	.dataa(\mux_in_2_ALU|saida[21]~11_combout ),
	.datab(\Regfile|ReadData1[21]~251_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~41 ),
	.combout(\ula|Add1~42_combout ),
	.cout(\ula|Add1~43 ));
// synopsys translate_off
defparam \ula|Add1~42 .lut_mask = 16'h692B;
defparam \ula|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
fiftyfivenm_lcell_comb \ula|result~20 (
// Equation(s):
// \ula|result~20_combout  = \Regfile|ReadData1[21]~251_combout  $ (((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[21]~252_combout )))))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Regfile|ReadData2[21]~252_combout ),
	.datad(\Regfile|ReadData1[21]~251_combout ),
	.cin(gnd),
	.combout(\ula|result~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~20 .lut_mask = 16'h47B8;
defparam \ula|result~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft0~125 (
// Equation(s):
// \ula|ShiftLeft0~125_combout  = (!\mux_in_2_ALU|saida[2]~30_combout  & ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~95_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[3]~630_combout )))))

	.dataa(\Imem|memoria_ROM~95_combout ),
	.datab(\Regfile|ReadData2[3]~630_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\mux_in_2_ALU|saida[2]~30_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~125_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~125 .lut_mask = 16'h00AC;
defparam \ula|ShiftLeft0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
fiftyfivenm_lcell_comb \ula|ShiftRight0~69 (
// Equation(s):
// \ula|ShiftRight0~69_combout  = (\ula|ShiftLeft0~125_combout  & ((\ula|ShiftRight0~48_combout ) # ((!\mux_in_2_ALU|saida[3]~29_combout  & \ula|ShiftRight0~68_combout )))) # (!\ula|ShiftLeft0~125_combout  & (!\mux_in_2_ALU|saida[3]~29_combout  & 
// (\ula|ShiftRight0~68_combout )))

	.dataa(\ula|ShiftLeft0~125_combout ),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(\ula|ShiftRight0~68_combout ),
	.datad(\ula|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~69 .lut_mask = 16'hBA30;
defparam \ula|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft0~127 (
// Equation(s):
// \ula|ShiftLeft0~127_combout  = (\ula|ShiftLeft0~29_combout  & ((\uc|WideOr0~2_combout  & (!\Imem|memoria_ROM~95_combout )) # (!\uc|WideOr0~2_combout  & ((!\Regfile|ReadData2[3]~630_combout )))))

	.dataa(\Imem|memoria_ROM~95_combout ),
	.datab(\Regfile|ReadData2[3]~630_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\ula|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~127_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~127 .lut_mask = 16'h5300;
defparam \ula|ShiftLeft0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft0~88 (
// Equation(s):
// \ula|ShiftLeft0~88_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[19]~700_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[21]~697_combout )))

	.dataa(gnd),
	.datab(\Regfile|ReadData1[19]~700_combout ),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\Regfile|ReadData1[21]~697_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~88 .lut_mask = 16'hCFC0;
defparam \ula|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft0~89 (
// Equation(s):
// \ula|ShiftLeft0~89_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~85_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~88_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftLeft0~85_combout ),
	.datad(\ula|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~89 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~90 (
// Equation(s):
// \ula|ShiftLeft0~90_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~76_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~89_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftLeft0~89_combout ),
	.datad(\ula|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~90 .lut_mask = 16'h3210;
defparam \ula|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
fiftyfivenm_lcell_comb \ula|Mux10~0 (
// Equation(s):
// \ula|Mux10~0_combout  = (\ula|Mux13~1_combout  & (((\ula|Mux13~2_combout )))) # (!\ula|Mux13~1_combout  & ((\ula|Mux13~2_combout  & (\ula|Add0~42_combout )) # (!\ula|Mux13~2_combout  & ((\ula|ShiftLeft0~90_combout )))))

	.dataa(\ula|Add0~42_combout ),
	.datab(\ula|Mux13~1_combout ),
	.datac(\ula|Mux13~2_combout ),
	.datad(\ula|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~0 .lut_mask = 16'hE3E0;
defparam \ula|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
fiftyfivenm_lcell_comb \ula|Mux10~1 (
// Equation(s):
// \ula|Mux10~1_combout  = (\ula|Mux13~1_combout  & ((\ula|Mux10~0_combout  & ((\ula|ShiftLeft0~127_combout ))) # (!\ula|Mux10~0_combout  & (\ula|ShiftLeft0~61_combout )))) # (!\ula|Mux13~1_combout  & (((\ula|Mux10~0_combout ))))

	.dataa(\ula|ShiftLeft0~61_combout ),
	.datab(\ula|Mux13~1_combout ),
	.datac(\ula|ShiftLeft0~127_combout ),
	.datad(\ula|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~1 .lut_mask = 16'hF388;
defparam \ula|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
fiftyfivenm_lcell_comb \ula|Mux10~2 (
// Equation(s):
// \ula|Mux10~2_combout  = (\ula|Mux13~4_combout  & (\ula|Mux13~3_combout  & (\ula|ShiftRight0~69_combout ))) # (!\ula|Mux13~4_combout  & (((\ula|Mux10~1_combout )) # (!\ula|Mux13~3_combout )))

	.dataa(\ula|Mux13~4_combout ),
	.datab(\ula|Mux13~3_combout ),
	.datac(\ula|ShiftRight0~69_combout ),
	.datad(\ula|Mux10~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~2 .lut_mask = 16'hD591;
defparam \ula|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
fiftyfivenm_lcell_comb \ula|Mux10~3 (
// Equation(s):
// \ula|Mux10~3_combout  = (\ula|Mux13~0_combout  & ((\ula|Mux10~2_combout  & ((\ula|ShiftRight1~49_combout ))) # (!\ula|Mux10~2_combout  & (\Regfile|ReadData1[31]~41_combout )))) # (!\ula|Mux13~0_combout  & (((\ula|Mux10~2_combout ))))

	.dataa(\Regfile|ReadData1[31]~41_combout ),
	.datab(\ula|Mux13~0_combout ),
	.datac(\ula|ShiftRight1~49_combout ),
	.datad(\ula|Mux10~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~3 .lut_mask = 16'hF388;
defparam \ula|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
fiftyfivenm_lcell_comb \ula|Mux10~4 (
// Equation(s):
// \ula|Mux10~4_combout  = (\ula|Mux13~5_combout  & ((\ula|Mux13~6_combout  & (\ula|result~20_combout )) # (!\ula|Mux13~6_combout  & ((\ula|Mux10~3_combout ))))) # (!\ula|Mux13~5_combout  & (((!\ula|Mux13~6_combout ))))

	.dataa(\ula|result~20_combout ),
	.datab(\ula|Mux13~5_combout ),
	.datac(\ula|Mux13~6_combout ),
	.datad(\ula|Mux10~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~4 .lut_mask = 16'h8F83;
defparam \ula|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
fiftyfivenm_lcell_comb \ula|Mux10~5 (
// Equation(s):
// \ula|Mux10~5_combout  = (\ula|Mux13~7_combout  & (((\ula|Mux10~4_combout )))) # (!\ula|Mux13~7_combout  & ((\Regfile|ReadData1[21]~251_combout  & ((\mux_in_2_ALU|saida[21]~11_combout ) # (!\ula|Mux10~4_combout ))) # (!\Regfile|ReadData1[21]~251_combout  & 
// (\mux_in_2_ALU|saida[21]~11_combout  & !\ula|Mux10~4_combout ))))

	.dataa(\ula|Mux13~7_combout ),
	.datab(\Regfile|ReadData1[21]~251_combout ),
	.datac(\mux_in_2_ALU|saida[21]~11_combout ),
	.datad(\ula|Mux10~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~5 .lut_mask = 16'hEA54;
defparam \ula|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
fiftyfivenm_lcell_comb \ula|Mux10~6 (
// Equation(s):
// \ula|Mux10~6_combout  = (\ula|Add1~42_combout  & (((\ula|Mux14~6_combout  & \ula|Mux10~5_combout )) # (!\ula|Mux28~18_combout ))) # (!\ula|Add1~42_combout  & (\ula|Mux14~6_combout  & ((\ula|Mux10~5_combout ))))

	.dataa(\ula|Add1~42_combout ),
	.datab(\ula|Mux14~6_combout ),
	.datac(\ula|Mux28~18_combout ),
	.datad(\ula|Mux10~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~6 .lut_mask = 16'hCE0A;
defparam \ula|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
fiftyfivenm_lcell_comb \ula|Mux10~7 (
// Equation(s):
// \ula|Mux10~7_combout  = (\ula|Mux10~6_combout ) # ((\ula|Mux27~15_combout  & (!\Regfile|ReadData1[21]~251_combout  & !\mux_in_2_ALU|saida[21]~11_combout )))

	.dataa(\ula|Mux27~15_combout ),
	.datab(\Regfile|ReadData1[21]~251_combout ),
	.datac(\mux_in_2_ALU|saida[21]~11_combout ),
	.datad(\ula|Mux10~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~7 .lut_mask = 16'hFF02;
defparam \ula|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N30
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[21]~11 (
// Equation(s):
// \mux_valor_write_data|saida[21]~11_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [21])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux10~7_combout )))

	.dataa(gnd),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\D_mem|ReadData [21]),
	.datad(\ula|Mux10~7_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[21]~11 .lut_mask = 16'hF3C0;
defparam \mux_valor_write_data|saida[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N23
dffeas \Regfile|regs[14][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[14][21] .is_wysiwyg = "true";
defparam \Regfile|regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~249 (
// Equation(s):
// \Regfile|ReadData2[21]~249_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][21]~q ) # ((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[12][21]~q  & !\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[13][21]~q ),
	.datab(\Regfile|regs[12][21]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~249_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~249 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData2[21]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~250 (
// Equation(s):
// \Regfile|ReadData2[21]~250_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[21]~249_combout  & ((\Regfile|regs[15][21]~q ))) # (!\Regfile|ReadData2[21]~249_combout  & (\Regfile|regs[14][21]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[21]~249_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[14][21]~q ),
	.datac(\Regfile|regs[15][21]~q ),
	.datad(\Regfile|ReadData2[21]~249_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~250_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~250 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[21]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~246 (
// Equation(s):
// \Regfile|ReadData2[21]~246_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][21]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][21]~q )))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[3][21]~q ),
	.datad(\Regfile|regs[1][21]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~246_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~246 .lut_mask = 16'hA280;
defparam \Regfile|ReadData2[21]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~247 (
// Equation(s):
// \Regfile|ReadData2[21]~247_combout  = (\Regfile|ReadData2[21]~246_combout ) # ((\Regfile|regs[2][21]~q  & (!\Imem|memoria_ROM~31_combout  & \Imem|memoria_ROM~35_combout )))

	.dataa(\Regfile|ReadData2[21]~246_combout ),
	.datab(\Regfile|regs[2][21]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~247_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~247 .lut_mask = 16'hAEAA;
defparam \Regfile|ReadData2[21]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~244 (
// Equation(s):
// \Regfile|ReadData2[21]~244_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[10][21]~q )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|regs[8][21]~q )))))

	.dataa(\Regfile|regs[10][21]~q ),
	.datab(\Regfile|regs[8][21]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~244_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~244 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData2[21]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~245 (
// Equation(s):
// \Regfile|ReadData2[21]~245_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[21]~244_combout  & ((\Regfile|regs[11][21]~q ))) # (!\Regfile|ReadData2[21]~244_combout  & (\Regfile|regs[9][21]~q )))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[21]~244_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[9][21]~q ),
	.datac(\Regfile|regs[11][21]~q ),
	.datad(\Regfile|ReadData2[21]~244_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~245_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~245 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[21]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~248 (
// Equation(s):
// \Regfile|ReadData2[21]~248_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[21]~245_combout ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|ReadData2[21]~247_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|ReadData2[21]~247_combout ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Regfile|ReadData2[21]~245_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~248_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~248 .lut_mask = 16'hF4A4;
defparam \Regfile|ReadData2[21]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~242 (
// Equation(s):
// \Regfile|ReadData2[21]~242_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[5][21]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[4][21]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[4][21]~q ),
	.datac(\Regfile|regs[5][21]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~242_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~242 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[21]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~243 (
// Equation(s):
// \Regfile|ReadData2[21]~243_combout  = (\Regfile|ReadData2[21]~242_combout  & ((\Regfile|regs[7][21]~q ) # ((!\Imem|memoria_ROM~35_combout )))) # (!\Regfile|ReadData2[21]~242_combout  & (((\Regfile|regs[6][21]~q  & \Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[7][21]~q ),
	.datab(\Regfile|ReadData2[21]~242_combout ),
	.datac(\Regfile|regs[6][21]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~243_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~243 .lut_mask = 16'hB8CC;
defparam \Regfile|ReadData2[21]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~251 (
// Equation(s):
// \Regfile|ReadData2[21]~251_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[21]~248_combout  & (\Regfile|ReadData2[21]~250_combout )) # (!\Regfile|ReadData2[21]~248_combout  & ((\Regfile|ReadData2[21]~243_combout ))))) # 
// (!\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[21]~248_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|ReadData2[21]~250_combout ),
	.datac(\Regfile|ReadData2[21]~248_combout ),
	.datad(\Regfile|ReadData2[21]~243_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~251_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~251 .lut_mask = 16'hDAD0;
defparam \Regfile|ReadData2[21]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~232 (
// Equation(s):
// \Regfile|ReadData2[21]~232_combout  = (\Imem|memoria_ROM~41_combout  & (((\Regfile|regs[25][21]~q ) # (\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & (\Regfile|regs[17][21]~q  & ((!\Imem|memoria_ROM~44_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[17][21]~q ),
	.datac(\Regfile|regs[25][21]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~232_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~232 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[21]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~233 (
// Equation(s):
// \Regfile|ReadData2[21]~233_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[21]~232_combout  & (\Regfile|regs[29][21]~q )) # (!\Regfile|ReadData2[21]~232_combout  & ((\Regfile|regs[21][21]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[21]~232_combout ))))

	.dataa(\Regfile|regs[29][21]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[21][21]~q ),
	.datad(\Regfile|ReadData2[21]~232_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~233_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~233 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[21]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~239 (
// Equation(s):
// \Regfile|ReadData2[21]~239_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[27][21]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[19][21]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[19][21]~q ),
	.datac(\Regfile|regs[27][21]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~239_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~239 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[21]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~240 (
// Equation(s):
// \Regfile|ReadData2[21]~240_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[21]~239_combout  & (\Regfile|regs[31][21]~q )) # (!\Regfile|ReadData2[21]~239_combout  & ((\Regfile|regs[23][21]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[21]~239_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[31][21]~q ),
	.datac(\Regfile|regs[23][21]~q ),
	.datad(\Regfile|ReadData2[21]~239_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~240_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~240 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[21]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~236 (
// Equation(s):
// \Regfile|ReadData2[21]~236_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[20][21]~q ) # (\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[16][21]~q  & ((!\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[16][21]~q ),
	.datac(\Regfile|regs[20][21]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~236_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~236 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[21]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~237 (
// Equation(s):
// \Regfile|ReadData2[21]~237_combout  = (\Regfile|ReadData2[21]~236_combout  & ((\Regfile|regs[28][21]~q ) # ((!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[21]~236_combout  & (((\Regfile|regs[24][21]~q  & \Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|ReadData2[21]~236_combout ),
	.datab(\Regfile|regs[28][21]~q ),
	.datac(\Regfile|regs[24][21]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~237_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~237 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[21]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~234 (
// Equation(s):
// \Regfile|ReadData2[21]~234_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[22][21]~q ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|regs[18][21]~q ))))

	.dataa(\Regfile|regs[18][21]~q ),
	.datab(\Regfile|regs[22][21]~q ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~234_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~234 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData2[21]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~235 (
// Equation(s):
// \Regfile|ReadData2[21]~235_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[21]~234_combout  & (\Regfile|regs[30][21]~q )) # (!\Regfile|ReadData2[21]~234_combout  & ((\Regfile|regs[26][21]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[21]~234_combout ))))

	.dataa(\Regfile|regs[30][21]~q ),
	.datab(\Regfile|regs[26][21]~q ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Regfile|ReadData2[21]~234_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~235_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~235 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[21]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~238 (
// Equation(s):
// \Regfile|ReadData2[21]~238_combout  = (\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout )) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[21]~235_combout ))) # (!\Imem|memoria_ROM~35_combout  & 
// (\Regfile|ReadData2[21]~237_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|ReadData2[21]~237_combout ),
	.datad(\Regfile|ReadData2[21]~235_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~238_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~238 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[21]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~241 (
// Equation(s):
// \Regfile|ReadData2[21]~241_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[21]~238_combout  & ((\Regfile|ReadData2[21]~240_combout ))) # (!\Regfile|ReadData2[21]~238_combout  & (\Regfile|ReadData2[21]~233_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[21]~238_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|ReadData2[21]~233_combout ),
	.datac(\Regfile|ReadData2[21]~240_combout ),
	.datad(\Regfile|ReadData2[21]~238_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~241_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~241 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[21]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[21]~252 (
// Equation(s):
// \Regfile|ReadData2[21]~252_combout  = (!\Regfile|Equal2~1_combout  & ((\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[21]~241_combout ))) # (!\Imem|memoria_ROM~49_combout  & (\Regfile|ReadData2[21]~251_combout ))))

	.dataa(\Regfile|ReadData2[21]~251_combout ),
	.datab(\Regfile|Equal2~1_combout ),
	.datac(\Imem|memoria_ROM~49_combout ),
	.datad(\Regfile|ReadData2[21]~241_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[21]~252_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[21]~252 .lut_mask = 16'h3202;
defparam \Regfile|ReadData2[21]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~11 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~11_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[21]~252_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~100_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[21]~252_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~11 .lut_mask = 16'hCFC0;
defparam \mux_in_2_ALU|saida[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
fiftyfivenm_lcell_comb \ula|Add1~44 (
// Equation(s):
// \ula|Add1~44_combout  = ((\Regfile|ReadData1[22]~230_combout  $ (\mux_in_2_ALU|saida[22]~10_combout  $ (\ula|Add1~43 )))) # (GND)
// \ula|Add1~45  = CARRY((\Regfile|ReadData1[22]~230_combout  & ((!\ula|Add1~43 ) # (!\mux_in_2_ALU|saida[22]~10_combout ))) # (!\Regfile|ReadData1[22]~230_combout  & (!\mux_in_2_ALU|saida[22]~10_combout  & !\ula|Add1~43 )))

	.dataa(\Regfile|ReadData1[22]~230_combout ),
	.datab(\mux_in_2_ALU|saida[22]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~43 ),
	.combout(\ula|Add1~44_combout ),
	.cout(\ula|Add1~45 ));
// synopsys translate_off
defparam \ula|Add1~44 .lut_mask = 16'h962B;
defparam \ula|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
fiftyfivenm_lcell_comb \ula|result~21 (
// Equation(s):
// \ula|result~21_combout  = \Regfile|ReadData1[22]~230_combout  $ (((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[22]~231_combout )))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Regfile|ReadData1[22]~230_combout ),
	.datac(\Imem|memoria_ROM~100_combout ),
	.datad(\Regfile|ReadData2[22]~231_combout ),
	.cin(gnd),
	.combout(\ula|result~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~21 .lut_mask = 16'h396C;
defparam \ula|result~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
fiftyfivenm_lcell_comb \ula|ShiftRight0~73 (
// Equation(s):
// \ula|ShiftRight0~73_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & (\ula|ShiftRight1~23_combout  & (\ula|ShiftLeft0~31_combout ))) # (!\mux_in_2_ALU|saida[3]~29_combout  & ((\ula|ShiftRight0~72_combout ) # ((\ula|ShiftRight1~23_combout  & 
// \ula|ShiftLeft0~31_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\ula|ShiftRight1~23_combout ),
	.datac(\ula|ShiftLeft0~31_combout ),
	.datad(\ula|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~73 .lut_mask = 16'hD5C0;
defparam \ula|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
fiftyfivenm_lcell_comb \ula|ShiftLeft0~66 (
// Equation(s):
// \ula|ShiftLeft0~66_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~48_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~65_combout )))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftLeft0~48_combout ),
	.datad(\ula|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~66 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft0~91 (
// Equation(s):
// \ula|ShiftLeft0~91_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[20]~699_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[22]~698_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[20]~699_combout ),
	.datad(\Regfile|ReadData1[22]~698_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~91 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~92 (
// Equation(s):
// \ula|ShiftLeft0~92_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~88_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~91_combout ))

	.dataa(\ula|ShiftLeft0~91_combout ),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(gnd),
	.datad(\ula|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~92 .lut_mask = 16'hEE22;
defparam \ula|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft0~93 (
// Equation(s):
// \ula|ShiftLeft0~93_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~80_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~92_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\ula|ShiftLeft0~80_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\ula|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~93 .lut_mask = 16'h0D08;
defparam \ula|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
fiftyfivenm_lcell_comb \ula|Mux9~0 (
// Equation(s):
// \ula|Mux9~0_combout  = (\ula|Mux13~2_combout  & (((\ula|Mux13~1_combout )))) # (!\ula|Mux13~2_combout  & ((\ula|Mux13~1_combout  & (\ula|ShiftLeft0~66_combout )) # (!\ula|Mux13~1_combout  & ((\ula|ShiftLeft0~93_combout )))))

	.dataa(\ula|ShiftLeft0~66_combout ),
	.datab(\ula|Mux13~2_combout ),
	.datac(\ula|ShiftLeft0~93_combout ),
	.datad(\ula|Mux13~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~0 .lut_mask = 16'hEE30;
defparam \ula|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~34 (
// Equation(s):
// \ula|ShiftLeft0~34_combout  = (\ula|Mux5~17_combout  & ((\ula|ShiftLeft0~17_combout ) # ((\ula|ShiftRight0~75_combout  & \ula|ShiftLeft0~33_combout )))) # (!\ula|Mux5~17_combout  & (((\ula|ShiftRight0~75_combout  & \ula|ShiftLeft0~33_combout ))))

	.dataa(\ula|Mux5~17_combout ),
	.datab(\ula|ShiftLeft0~17_combout ),
	.datac(\ula|ShiftRight0~75_combout ),
	.datad(\ula|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~34 .lut_mask = 16'hF888;
defparam \ula|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
fiftyfivenm_lcell_comb \ula|Mux9~1 (
// Equation(s):
// \ula|Mux9~1_combout  = (\ula|Mux9~0_combout  & ((\ula|ShiftLeft0~34_combout ) # ((!\ula|Mux13~2_combout )))) # (!\ula|Mux9~0_combout  & (((\ula|Mux13~2_combout  & \ula|Add0~44_combout ))))

	.dataa(\ula|Mux9~0_combout ),
	.datab(\ula|ShiftLeft0~34_combout ),
	.datac(\ula|Mux13~2_combout ),
	.datad(\ula|Add0~44_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~1 .lut_mask = 16'hDA8A;
defparam \ula|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
fiftyfivenm_lcell_comb \ula|Mux9~2 (
// Equation(s):
// \ula|Mux9~2_combout  = (\ula|Mux13~4_combout  & (\ula|ShiftRight0~73_combout  & (\ula|Mux13~3_combout ))) # (!\ula|Mux13~4_combout  & (((\ula|Mux9~1_combout ) # (!\ula|Mux13~3_combout ))))

	.dataa(\ula|Mux13~4_combout ),
	.datab(\ula|ShiftRight0~73_combout ),
	.datac(\ula|Mux13~3_combout ),
	.datad(\ula|Mux9~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~2 .lut_mask = 16'hD585;
defparam \ula|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
fiftyfivenm_lcell_comb \ula|Mux9~3 (
// Equation(s):
// \ula|Mux9~3_combout  = (\ula|Mux13~0_combout  & ((\ula|Mux9~2_combout  & (\ula|ShiftRight1~52_combout )) # (!\ula|Mux9~2_combout  & ((\Regfile|ReadData1[31]~41_combout ))))) # (!\ula|Mux13~0_combout  & (((\ula|Mux9~2_combout ))))

	.dataa(\ula|ShiftRight1~52_combout ),
	.datab(\Regfile|ReadData1[31]~41_combout ),
	.datac(\ula|Mux13~0_combout ),
	.datad(\ula|Mux9~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~3 .lut_mask = 16'hAFC0;
defparam \ula|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
fiftyfivenm_lcell_comb \ula|Mux9~4 (
// Equation(s):
// \ula|Mux9~4_combout  = (\ula|Mux13~5_combout  & ((\ula|Mux13~6_combout  & (\ula|result~21_combout )) # (!\ula|Mux13~6_combout  & ((\ula|Mux9~3_combout ))))) # (!\ula|Mux13~5_combout  & (!\ula|Mux13~6_combout ))

	.dataa(\ula|Mux13~5_combout ),
	.datab(\ula|Mux13~6_combout ),
	.datac(\ula|result~21_combout ),
	.datad(\ula|Mux9~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~4 .lut_mask = 16'hB391;
defparam \ula|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
fiftyfivenm_lcell_comb \ula|Mux9~5 (
// Equation(s):
// \ula|Mux9~5_combout  = (\ula|Mux13~7_combout  & (((\ula|Mux9~4_combout )))) # (!\ula|Mux13~7_combout  & ((\Regfile|ReadData1[22]~230_combout  & ((\mux_in_2_ALU|saida[22]~10_combout ) # (!\ula|Mux9~4_combout ))) # (!\Regfile|ReadData1[22]~230_combout  & 
// (\mux_in_2_ALU|saida[22]~10_combout  & !\ula|Mux9~4_combout ))))

	.dataa(\ula|Mux13~7_combout ),
	.datab(\Regfile|ReadData1[22]~230_combout ),
	.datac(\mux_in_2_ALU|saida[22]~10_combout ),
	.datad(\ula|Mux9~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~5 .lut_mask = 16'hEA54;
defparam \ula|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
fiftyfivenm_lcell_comb \ula|Mux9~6 (
// Equation(s):
// \ula|Mux9~6_combout  = (\ula|Mux28~18_combout  & (\ula|Mux14~6_combout  & ((\ula|Mux9~5_combout )))) # (!\ula|Mux28~18_combout  & ((\ula|Add1~44_combout ) # ((\ula|Mux14~6_combout  & \ula|Mux9~5_combout ))))

	.dataa(\ula|Mux28~18_combout ),
	.datab(\ula|Mux14~6_combout ),
	.datac(\ula|Add1~44_combout ),
	.datad(\ula|Mux9~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~6 .lut_mask = 16'hDC50;
defparam \ula|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
fiftyfivenm_lcell_comb \ula|Mux9~7 (
// Equation(s):
// \ula|Mux9~7_combout  = (\ula|Mux9~6_combout ) # ((!\mux_in_2_ALU|saida[22]~10_combout  & (\ula|Mux27~15_combout  & !\Regfile|ReadData1[22]~230_combout )))

	.dataa(\mux_in_2_ALU|saida[22]~10_combout ),
	.datab(\ula|Mux27~15_combout ),
	.datac(\Regfile|ReadData1[22]~230_combout ),
	.datad(\ula|Mux9~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~7 .lut_mask = 16'hFF04;
defparam \ula|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[22]~10 (
// Equation(s):
// \mux_valor_write_data|saida[22]~10_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [22])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux9~7_combout )))

	.dataa(gnd),
	.datab(\D_mem|ReadData [22]),
	.datac(\uc|Decoder0~1_combout ),
	.datad(\ula|Mux9~7_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[22]~10 .lut_mask = 16'hCFC0;
defparam \mux_valor_write_data|saida[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \Regfile|regs[22][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[22][22] .is_wysiwyg = "true";
defparam \Regfile|regs[22][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~212 (
// Equation(s):
// \Regfile|ReadData1[22]~212_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[26][22]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[18][22]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[18][22]~q ),
	.datad(\Regfile|regs[26][22]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~212_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~212 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[22]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~213 (
// Equation(s):
// \Regfile|ReadData1[22]~213_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[22]~212_combout  & ((\Regfile|regs[30][22]~q ))) # (!\Regfile|ReadData1[22]~212_combout  & (\Regfile|regs[22][22]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[22]~212_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[22][22]~q ),
	.datac(\Regfile|regs[30][22]~q ),
	.datad(\Regfile|ReadData1[22]~212_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~213_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~213 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[22]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~214 (
// Equation(s):
// \Regfile|ReadData1[22]~214_combout  = (\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout ) # ((\Regfile|regs[24][22]~q )))) # (!\Imem|memoria_ROM~9_combout  & (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[16][22]~q )))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[16][22]~q ),
	.datad(\Regfile|regs[24][22]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~214_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~214 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[22]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~215 (
// Equation(s):
// \Regfile|ReadData1[22]~215_combout  = (\Regfile|ReadData1[22]~214_combout  & (((\Regfile|regs[28][22]~q ) # (!\Imem|memoria_ROM~4_combout )))) # (!\Regfile|ReadData1[22]~214_combout  & (\Regfile|regs[20][22]~q  & ((\Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|regs[20][22]~q ),
	.datab(\Regfile|ReadData1[22]~214_combout ),
	.datac(\Regfile|regs[28][22]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~215_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~215 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData1[22]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~216 (
// Equation(s):
// \Regfile|ReadData1[22]~216_combout  = (\Imem|memoria_ROM~13_combout  & (((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & (\Regfile|ReadData1[22]~213_combout )) # (!\Imem|memoria_ROM~15_combout  & 
// ((\Regfile|ReadData1[22]~215_combout )))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[22]~213_combout ),
	.datac(\Regfile|ReadData1[22]~215_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~216_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~216 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[22]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~217 (
// Equation(s):
// \Regfile|ReadData1[22]~217_combout  = (\Imem|memoria_ROM~9_combout  & (((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & (\Regfile|regs[23][22]~q )) # (!\Imem|memoria_ROM~4_combout  & 
// ((\Regfile|regs[19][22]~q )))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[23][22]~q ),
	.datac(\Regfile|regs[19][22]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~217_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~217 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[22]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~218 (
// Equation(s):
// \Regfile|ReadData1[22]~218_combout  = (\Regfile|ReadData1[22]~217_combout  & (((\Regfile|regs[31][22]~q ) # (!\Imem|memoria_ROM~9_combout )))) # (!\Regfile|ReadData1[22]~217_combout  & (\Regfile|regs[27][22]~q  & ((\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[27][22]~q ),
	.datab(\Regfile|ReadData1[22]~217_combout ),
	.datac(\Regfile|regs[31][22]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~218_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~218 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData1[22]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~210 (
// Equation(s):
// \Regfile|ReadData1[22]~210_combout  = (\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout ) # ((\Regfile|regs[21][22]~q )))) # (!\Imem|memoria_ROM~4_combout  & (!\Imem|memoria_ROM~9_combout  & (\Regfile|regs[17][22]~q )))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[17][22]~q ),
	.datad(\Regfile|regs[21][22]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~210_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~210 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[22]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~211 (
// Equation(s):
// \Regfile|ReadData1[22]~211_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[22]~210_combout  & ((\Regfile|regs[29][22]~q ))) # (!\Regfile|ReadData1[22]~210_combout  & (\Regfile|regs[25][22]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[22]~210_combout ))))

	.dataa(\Regfile|regs[25][22]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[29][22]~q ),
	.datad(\Regfile|ReadData1[22]~210_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~211_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~211 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[22]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~219 (
// Equation(s):
// \Regfile|ReadData1[22]~219_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[22]~216_combout  & (\Regfile|ReadData1[22]~218_combout )) # (!\Regfile|ReadData1[22]~216_combout  & ((\Regfile|ReadData1[22]~211_combout ))))) # 
// (!\Imem|memoria_ROM~13_combout  & (\Regfile|ReadData1[22]~216_combout ))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[22]~216_combout ),
	.datac(\Regfile|ReadData1[22]~218_combout ),
	.datad(\Regfile|ReadData1[22]~211_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~219_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~219 .lut_mask = 16'hE6C4;
defparam \Regfile|ReadData1[22]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[22]~230 (
// Equation(s):
// \Regfile|ReadData1[22]~230_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[22]~219_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[22]~229_combout )))))

	.dataa(\Regfile|ReadData1[22]~219_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Imem|memoria_ROM~20_combout ),
	.datad(\Regfile|ReadData1[22]~229_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[22]~230_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[22]~230 .lut_mask = 16'h2320;
defparam \Regfile|ReadData1[22]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
fiftyfivenm_lcell_comb \ula|Mux8~1 (
// Equation(s):
// \ula|Mux8~1_combout  = (!\ula|Mux28~18_combout  & \ula|Add1~46_combout )

	.dataa(gnd),
	.datab(\ula|Mux28~18_combout ),
	.datac(gnd),
	.datad(\ula|Add1~46_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~1 .lut_mask = 16'h3300;
defparam \ula|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N28
fiftyfivenm_lcell_comb \ula|Mux8~0 (
// Equation(s):
// \ula|Mux8~0_combout  = (\ula|Mux27~15_combout  & (!\mux_in_2_ALU|saida[23]~9_combout  & ((\Regfile|Equal1~1_combout ) # (!\Regfile|ReadData1[23]~696_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Regfile|ReadData1[23]~696_combout ),
	.datac(\ula|Mux27~15_combout ),
	.datad(\mux_in_2_ALU|saida[23]~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~0 .lut_mask = 16'h00B0;
defparam \ula|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
fiftyfivenm_lcell_comb \ula|result~22 (
// Equation(s):
// \ula|result~22_combout  = \Regfile|ReadData1[23]~209_combout  $ (((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[23]~210_combout )))))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\Regfile|ReadData2[23]~210_combout ),
	.datac(\Regfile|ReadData1[23]~209_combout ),
	.datad(\uc|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\ula|result~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~22 .lut_mask = 16'h5A3C;
defparam \ula|result~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~94 (
// Equation(s):
// \ula|ShiftLeft0~94_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~52_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~71_combout )))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\ula|ShiftLeft0~52_combout ),
	.datac(\mux_in_2_ALU|saida[2]~30_combout ),
	.datad(\ula|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~94 .lut_mask = 16'h4540;
defparam \ula|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~96 (
// Equation(s):
// \ula|ShiftLeft0~96_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~91_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~95_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftLeft0~95_combout ),
	.datad(\ula|ShiftLeft0~91_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~96 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~97 (
// Equation(s):
// \ula|ShiftLeft0~97_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~83_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~96_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftLeft0~96_combout ),
	.datad(\ula|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~97 .lut_mask = 16'h3210;
defparam \ula|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
fiftyfivenm_lcell_comb \ula|Mux8~2 (
// Equation(s):
// \ula|Mux8~2_combout  = (\ula|Mux13~1_combout  & (\ula|Mux13~2_combout )) # (!\ula|Mux13~1_combout  & ((\ula|Mux13~2_combout  & ((\ula|Add0~46_combout ))) # (!\ula|Mux13~2_combout  & (\ula|ShiftLeft0~97_combout ))))

	.dataa(\ula|Mux13~1_combout ),
	.datab(\ula|Mux13~2_combout ),
	.datac(\ula|ShiftLeft0~97_combout ),
	.datad(\ula|Add0~46_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~2 .lut_mask = 16'hDC98;
defparam \ula|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
fiftyfivenm_lcell_comb \ula|Mux8~3 (
// Equation(s):
// \ula|Mux8~3_combout  = (\ula|Mux13~1_combout  & ((\ula|Mux8~2_combout  & ((\ula|ShiftLeft0~38_combout ))) # (!\ula|Mux8~2_combout  & (\ula|ShiftLeft0~94_combout )))) # (!\ula|Mux13~1_combout  & (((\ula|Mux8~2_combout ))))

	.dataa(\ula|Mux13~1_combout ),
	.datab(\ula|ShiftLeft0~94_combout ),
	.datac(\ula|ShiftLeft0~38_combout ),
	.datad(\ula|Mux8~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~3 .lut_mask = 16'hF588;
defparam \ula|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
fiftyfivenm_lcell_comb \ula|Mux8~4 (
// Equation(s):
// \ula|Mux8~4_combout  = (\ula|Mux13~4_combout  & (\ula|ShiftRight0~77_combout  & (\ula|Mux13~3_combout ))) # (!\ula|Mux13~4_combout  & (((\ula|Mux8~3_combout ) # (!\ula|Mux13~3_combout ))))

	.dataa(\ula|Mux13~4_combout ),
	.datab(\ula|ShiftRight0~77_combout ),
	.datac(\ula|Mux13~3_combout ),
	.datad(\ula|Mux8~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~4 .lut_mask = 16'hD585;
defparam \ula|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
fiftyfivenm_lcell_comb \ula|Mux8~5 (
// Equation(s):
// \ula|Mux8~5_combout  = (\ula|Mux13~0_combout  & ((\ula|Mux8~4_combout  & (\ula|ShiftRight1~55_combout )) # (!\ula|Mux8~4_combout  & ((\Regfile|ReadData1[31]~41_combout ))))) # (!\ula|Mux13~0_combout  & (((\ula|Mux8~4_combout ))))

	.dataa(\ula|ShiftRight1~55_combout ),
	.datab(\ula|Mux13~0_combout ),
	.datac(\Regfile|ReadData1[31]~41_combout ),
	.datad(\ula|Mux8~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~5 .lut_mask = 16'hBBC0;
defparam \ula|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
fiftyfivenm_lcell_comb \ula|Mux8~6 (
// Equation(s):
// \ula|Mux8~6_combout  = (\ula|Mux13~5_combout  & ((\ula|Mux13~6_combout  & (\ula|result~22_combout )) # (!\ula|Mux13~6_combout  & ((\ula|Mux8~5_combout ))))) # (!\ula|Mux13~5_combout  & (!\ula|Mux13~6_combout ))

	.dataa(\ula|Mux13~5_combout ),
	.datab(\ula|Mux13~6_combout ),
	.datac(\ula|result~22_combout ),
	.datad(\ula|Mux8~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~6 .lut_mask = 16'hB391;
defparam \ula|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
fiftyfivenm_lcell_comb \ula|Mux8~7 (
// Equation(s):
// \ula|Mux8~7_combout  = (\ula|Mux13~7_combout  & (((\ula|Mux8~6_combout )))) # (!\ula|Mux13~7_combout  & ((\mux_in_2_ALU|saida[23]~9_combout  & ((\Regfile|ReadData1[23]~209_combout ) # (!\ula|Mux8~6_combout ))) # (!\mux_in_2_ALU|saida[23]~9_combout  & 
// (\Regfile|ReadData1[23]~209_combout  & !\ula|Mux8~6_combout ))))

	.dataa(\mux_in_2_ALU|saida[23]~9_combout ),
	.datab(\ula|Mux13~7_combout ),
	.datac(\Regfile|ReadData1[23]~209_combout ),
	.datad(\ula|Mux8~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~7 .lut_mask = 16'hEC32;
defparam \ula|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
fiftyfivenm_lcell_comb \ula|Mux8~8 (
// Equation(s):
// \ula|Mux8~8_combout  = (\ula|Mux8~1_combout ) # ((\ula|Mux8~0_combout ) # ((\ula|Mux14~6_combout  & \ula|Mux8~7_combout )))

	.dataa(\ula|Mux8~1_combout ),
	.datab(\ula|Mux14~6_combout ),
	.datac(\ula|Mux8~0_combout ),
	.datad(\ula|Mux8~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~8 .lut_mask = 16'hFEFA;
defparam \ula|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[23]~9 (
// Equation(s):
// \mux_valor_write_data|saida[23]~9_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [23])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux8~8_combout )))

	.dataa(\D_mem|ReadData [23]),
	.datab(\ula|Mux8~8_combout ),
	.datac(\uc|Decoder0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[23]~9 .lut_mask = 16'hACAC;
defparam \mux_valor_write_data|saida[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N17
dffeas \Regfile|regs[31][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][23] .is_wysiwyg = "true";
defparam \Regfile|regs[31][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~196 (
// Equation(s):
// \Regfile|ReadData1[23]~196_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[27][23]~q ) # ((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & (((!\Imem|memoria_ROM~4_combout  & \Regfile|regs[19][23]~q ))))

	.dataa(\Regfile|regs[27][23]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Regfile|regs[19][23]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~196_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~196 .lut_mask = 16'hCBC8;
defparam \Regfile|ReadData1[23]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~197 (
// Equation(s):
// \Regfile|ReadData1[23]~197_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[23]~196_combout  & (\Regfile|regs[31][23]~q )) # (!\Regfile|ReadData1[23]~196_combout  & ((\Regfile|regs[23][23]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[23]~196_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[31][23]~q ),
	.datac(\Regfile|regs[23][23]~q ),
	.datad(\Regfile|ReadData1[23]~196_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~197_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~197 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[23]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~189 (
// Equation(s):
// \Regfile|ReadData1[23]~189_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[25][23]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[17][23]~q )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[25][23]~q ),
	.datac(\Regfile|regs[17][23]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~189_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~189 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[23]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~190 (
// Equation(s):
// \Regfile|ReadData1[23]~190_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[23]~189_combout  & (\Regfile|regs[29][23]~q )) # (!\Regfile|ReadData1[23]~189_combout  & ((\Regfile|regs[21][23]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (\Regfile|ReadData1[23]~189_combout ))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|ReadData1[23]~189_combout ),
	.datac(\Regfile|regs[29][23]~q ),
	.datad(\Regfile|regs[21][23]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~190_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~190 .lut_mask = 16'hE6C4;
defparam \Regfile|ReadData1[23]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~193 (
// Equation(s):
// \Regfile|ReadData1[23]~193_combout  = (\Imem|memoria_ROM~9_combout  & (\Imem|memoria_ROM~4_combout )) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[20][23]~q ))) # (!\Imem|memoria_ROM~4_combout  & 
// (\Regfile|regs[16][23]~q ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[16][23]~q ),
	.datad(\Regfile|regs[20][23]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~193_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~193 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[23]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~194 (
// Equation(s):
// \Regfile|ReadData1[23]~194_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[23]~193_combout  & (\Regfile|regs[28][23]~q )) # (!\Regfile|ReadData1[23]~193_combout  & ((\Regfile|regs[24][23]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|ReadData1[23]~193_combout ))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|ReadData1[23]~193_combout ),
	.datac(\Regfile|regs[28][23]~q ),
	.datad(\Regfile|regs[24][23]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~194_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~194 .lut_mask = 16'hE6C4;
defparam \Regfile|ReadData1[23]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~191 (
// Equation(s):
// \Regfile|ReadData1[23]~191_combout  = (\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout ) # ((\Regfile|regs[22][23]~q )))) # (!\Imem|memoria_ROM~4_combout  & (!\Imem|memoria_ROM~9_combout  & (\Regfile|regs[18][23]~q )))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[18][23]~q ),
	.datad(\Regfile|regs[22][23]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~191_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~191 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[23]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~192 (
// Equation(s):
// \Regfile|ReadData1[23]~192_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[23]~191_combout  & ((\Regfile|regs[30][23]~q ))) # (!\Regfile|ReadData1[23]~191_combout  & (\Regfile|regs[26][23]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[23]~191_combout ))))

	.dataa(\Regfile|regs[26][23]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[30][23]~q ),
	.datad(\Regfile|ReadData1[23]~191_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~192_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~192 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[23]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~195 (
// Equation(s):
// \Regfile|ReadData1[23]~195_combout  = (\Imem|memoria_ROM~13_combout  & (((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[23]~192_combout ))) # (!\Imem|memoria_ROM~15_combout  & 
// (\Regfile|ReadData1[23]~194_combout ))))

	.dataa(\Regfile|ReadData1[23]~194_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[23]~192_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~195_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~195 .lut_mask = 16'hF2C2;
defparam \Regfile|ReadData1[23]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~198 (
// Equation(s):
// \Regfile|ReadData1[23]~198_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[23]~195_combout  & (\Regfile|ReadData1[23]~197_combout )) # (!\Regfile|ReadData1[23]~195_combout  & ((\Regfile|ReadData1[23]~190_combout ))))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[23]~195_combout ))))

	.dataa(\Regfile|ReadData1[23]~197_combout ),
	.datab(\Regfile|ReadData1[23]~190_combout ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Regfile|ReadData1[23]~195_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~198_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~198 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[23]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[23]~696 (
// Equation(s):
// \Regfile|ReadData1[23]~696_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[23]~198_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[23]~208_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[23]~198_combout ),
	.datad(\Regfile|ReadData1[23]~208_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[23]~696_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[23]~696 .lut_mask = 16'hF3C0;
defparam \Regfile|ReadData1[23]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N0
fiftyfivenm_lcell_comb \ula|ShiftRight1~13 (
// Equation(s):
// \ula|ShiftRight1~13_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[25]~689_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[23]~696_combout ))

	.dataa(gnd),
	.datab(\Regfile|ReadData1[23]~696_combout ),
	.datac(\Regfile|ReadData1[25]~689_combout ),
	.datad(\mux_in_2_ALU|saida[1]~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~13 .lut_mask = 16'hF0CC;
defparam \ula|ShiftRight1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
fiftyfivenm_lcell_comb \ula|ShiftRight1~14 (
// Equation(s):
// \ula|ShiftRight1~14_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight1~13_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight1~2_combout )))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~13_combout ),
	.datad(\ula|ShiftRight1~2_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~14 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
fiftyfivenm_lcell_comb \ula|ShiftRight1~51 (
// Equation(s):
// \ula|ShiftRight1~51_combout  = (!\mux_in_2_ALU|saida[3]~29_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight1~20_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight1~14_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\ula|ShiftRight1~14_combout ),
	.datac(\ula|ShiftRight1~20_combout ),
	.datad(\mux_in_2_ALU|saida[2]~30_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~51_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~51 .lut_mask = 16'h5044;
defparam \ula|ShiftRight1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
fiftyfivenm_lcell_comb \ula|ShiftRight1~50 (
// Equation(s):
// \ula|ShiftRight1~50_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & ((\ula|ShiftLeft0~30_combout  & (\Regfile|ReadData1[31]~692_combout )) # (!\ula|ShiftLeft0~30_combout  & ((\Regfile|ReadData1[30]~694_combout )))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\Regfile|ReadData1[31]~692_combout ),
	.datac(\Regfile|ReadData1[30]~694_combout ),
	.datad(\ula|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~50_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~50 .lut_mask = 16'h88A0;
defparam \ula|ShiftRight1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
fiftyfivenm_lcell_comb \ula|ShiftRight1~52 (
// Equation(s):
// \ula|ShiftRight1~52_combout  = (!\Regfile|Equal1~1_combout  & ((\ula|ShiftRight1~51_combout ) # (\ula|ShiftRight1~50_combout )))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~51_combout ),
	.datad(\ula|ShiftRight1~50_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~52_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~52 .lut_mask = 16'h5550;
defparam \ula|ShiftRight1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N24
fiftyfivenm_lcell_comb \ula|result~5 (
// Equation(s):
// \ula|result~5_combout  = \Regfile|ReadData1[6]~566_combout  $ (((\uc|WideOr0~2_combout  & ((\Imem|memoria_ROM~127_combout ))) # (!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[6]~567_combout ))))

	.dataa(\Regfile|ReadData2[6]~567_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Imem|memoria_ROM~127_combout ),
	.datad(\Regfile|ReadData1[6]~566_combout ),
	.cin(gnd),
	.combout(\ula|result~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~5 .lut_mask = 16'h1DE2;
defparam \ula|result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N22
fiftyfivenm_lcell_comb \ula|Mux25~2 (
// Equation(s):
// \ula|Mux25~2_combout  = (\ULA_ctrl|Mux3~10_combout  & (!\ULA_ctrl|Mux2~7_combout  & ((\mux_in_2_ALU|saida[6]~26_combout ) # (\Regfile|ReadData1[6]~566_combout )))) # (!\ULA_ctrl|Mux3~10_combout  & ((\ULA_ctrl|Mux2~7_combout ) # 
// ((\mux_in_2_ALU|saida[6]~26_combout  & \Regfile|ReadData1[6]~566_combout ))))

	.dataa(\ULA_ctrl|Mux3~10_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\mux_in_2_ALU|saida[6]~26_combout ),
	.datad(\Regfile|ReadData1[6]~566_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~2 .lut_mask = 16'h7664;
defparam \ula|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N28
fiftyfivenm_lcell_comb \ula|Mux25~3 (
// Equation(s):
// \ula|Mux25~3_combout  = (\ula|Mux25~2_combout  & (((\ula|Add0~12_combout )) # (!\ula|Mux28~5_combout ))) # (!\ula|Mux25~2_combout  & (\ula|Mux28~5_combout  & (\ula|ShiftLeft0~34_combout )))

	.dataa(\ula|Mux25~2_combout ),
	.datab(\ula|Mux28~5_combout ),
	.datac(\ula|ShiftLeft0~34_combout ),
	.datad(\ula|Add0~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~3 .lut_mask = 16'hEA62;
defparam \ula|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N26
fiftyfivenm_lcell_comb \ula|Mux25~4 (
// Equation(s):
// \ula|Mux25~4_combout  = (\ula|Mux27~11_combout  & ((\ula|Mux27~10_combout  & (\ula|result~5_combout )) # (!\ula|Mux27~10_combout  & ((\ula|Mux25~3_combout ))))) # (!\ula|Mux27~11_combout  & (((!\ula|Mux27~10_combout ))))

	.dataa(\ula|Mux27~11_combout ),
	.datab(\ula|result~5_combout ),
	.datac(\ula|Mux27~10_combout ),
	.datad(\ula|Mux25~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~4 .lut_mask = 16'h8F85;
defparam \ula|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
fiftyfivenm_lcell_comb \ula|ShiftRight1~53 (
// Equation(s):
// \ula|ShiftRight1~53_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight1~30_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight1~12_combout ))))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight1~12_combout ),
	.datad(\ula|ShiftRight1~30_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~53_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~53 .lut_mask = 16'h3210;
defparam \ula|ShiftRight1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
fiftyfivenm_lcell_comb \ula|ShiftRight1~11 (
// Equation(s):
// \ula|ShiftRight1~11_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[8]~687_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[6]~676_combout ))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[6]~676_combout ),
	.datad(\Regfile|ReadData1[8]~687_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~11 .lut_mask = 16'hFA50;
defparam \ula|ShiftRight1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
fiftyfivenm_lcell_comb \ula|ShiftRight1~25 (
// Equation(s):
// \ula|ShiftRight1~25_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight1~24_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight1~11_combout )))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\ula|ShiftRight1~24_combout ),
	.datac(\ula|ShiftRight1~11_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~25 .lut_mask = 16'h4450;
defparam \ula|ShiftRight1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
fiftyfivenm_lcell_comb \ula|Mux25~0 (
// Equation(s):
// \ula|Mux25~0_combout  = (\ula|Mux27~17_combout  & (((\ula|Mux27~4_combout ) # (\ula|ShiftRight0~73_combout )))) # (!\ula|Mux27~17_combout  & (\ula|ShiftRight1~25_combout  & (!\ula|Mux27~4_combout )))

	.dataa(\ula|ShiftRight1~25_combout ),
	.datab(\ula|Mux27~17_combout ),
	.datac(\ula|Mux27~4_combout ),
	.datad(\ula|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~0 .lut_mask = 16'hCEC2;
defparam \ula|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
fiftyfivenm_lcell_comb \ula|Mux25~1 (
// Equation(s):
// \ula|Mux25~1_combout  = (\ula|Mux27~4_combout  & ((\ula|Mux25~0_combout  & ((\ula|ShiftRight0~74_combout ))) # (!\ula|Mux25~0_combout  & (\ula|ShiftRight1~53_combout )))) # (!\ula|Mux27~4_combout  & (((\ula|Mux25~0_combout ))))

	.dataa(\ula|Mux27~4_combout ),
	.datab(\ula|ShiftRight1~53_combout ),
	.datac(\ula|ShiftRight0~74_combout ),
	.datad(\ula|Mux25~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~1 .lut_mask = 16'hF588;
defparam \ula|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N12
fiftyfivenm_lcell_comb \ula|Mux25~5 (
// Equation(s):
// \ula|Mux25~5_combout  = (\ula|Mux27~7_combout  & ((\ula|Mux25~4_combout  & ((\ula|Mux25~1_combout ))) # (!\ula|Mux25~4_combout  & (\ula|ShiftRight1~52_combout )))) # (!\ula|Mux27~7_combout  & (((\ula|Mux25~4_combout ))))

	.dataa(\ula|ShiftRight1~52_combout ),
	.datab(\ula|Mux27~7_combout ),
	.datac(\ula|Mux25~4_combout ),
	.datad(\ula|Mux25~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~5 .lut_mask = 16'hF838;
defparam \ula|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
fiftyfivenm_lcell_comb \ula|Mux25~6 (
// Equation(s):
// \ula|Mux25~6_combout  = (\ula|Mux28~18_combout  & (\ula|Mux26~0_combout  & ((\ula|Mux25~5_combout )))) # (!\ula|Mux28~18_combout  & ((\ula|Add1~12_combout ) # ((\ula|Mux26~0_combout  & \ula|Mux25~5_combout ))))

	.dataa(\ula|Mux28~18_combout ),
	.datab(\ula|Mux26~0_combout ),
	.datac(\ula|Add1~12_combout ),
	.datad(\ula|Mux25~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~6 .lut_mask = 16'hDC50;
defparam \ula|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
fiftyfivenm_lcell_comb \ula|Mux25~7 (
// Equation(s):
// \ula|Mux25~7_combout  = (\ula|Mux25~6_combout ) # ((!\mux_in_2_ALU|saida[6]~26_combout  & (\ula|Mux27~15_combout  & !\Regfile|ReadData1[6]~566_combout )))

	.dataa(\mux_in_2_ALU|saida[6]~26_combout ),
	.datab(\ula|Mux27~15_combout ),
	.datac(\Regfile|ReadData1[6]~566_combout ),
	.datad(\ula|Mux25~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~7 .lut_mask = 16'hFF04;
defparam \ula|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[6]~26 (
// Equation(s):
// \mux_valor_write_data|saida[6]~26_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [6])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux25~7_combout )))

	.dataa(\D_mem|ReadData [6]),
	.datab(\uc|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\ula|Mux25~7_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[6]~26 .lut_mask = 16'hBB88;
defparam \mux_valor_write_data|saida[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \Regfile|regs[15][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][6] .is_wysiwyg = "true";
defparam \Regfile|regs[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~563 (
// Equation(s):
// \Regfile|ReadData1[6]~563_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[13][6]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[12][6]~q )))))

	.dataa(\Regfile|regs[13][6]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[12][6]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~563_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~563 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData1[6]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~564 (
// Equation(s):
// \Regfile|ReadData1[6]~564_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[6]~563_combout  & (\Regfile|regs[15][6]~q )) # (!\Regfile|ReadData1[6]~563_combout  & ((\Regfile|regs[14][6]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[6]~563_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[15][6]~q ),
	.datac(\Regfile|regs[14][6]~q ),
	.datad(\Regfile|ReadData1[6]~563_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~564_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~564 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[6]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~556 (
// Equation(s):
// \Regfile|ReadData1[6]~556_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[10][6]~q ) # ((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[8][6]~q  & !\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[10][6]~q ),
	.datab(\Regfile|regs[8][6]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~556_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~556 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData1[6]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~557 (
// Equation(s):
// \Regfile|ReadData1[6]~557_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[6]~556_combout  & ((\Regfile|regs[11][6]~q ))) # (!\Regfile|ReadData1[6]~556_combout  & (\Regfile|regs[9][6]~q )))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[6]~556_combout ))))

	.dataa(\Regfile|regs[9][6]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[11][6]~q ),
	.datad(\Regfile|ReadData1[6]~556_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~557_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~557 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[6]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~560 (
// Equation(s):
// \Regfile|ReadData1[6]~560_combout  = (\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][6]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][6]~q ))))

	.dataa(\Regfile|regs[1][6]~q ),
	.datab(\Regfile|regs[3][6]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~560_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~560 .lut_mask = 16'hCA00;
defparam \Regfile|ReadData1[6]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~561 (
// Equation(s):
// \Regfile|ReadData1[6]~561_combout  = (\Regfile|ReadData1[6]~560_combout ) # ((!\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout  & \Regfile|regs[2][6]~q )))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[2][6]~q ),
	.datad(\Regfile|ReadData1[6]~560_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~561_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~561 .lut_mask = 16'hFF40;
defparam \Regfile|ReadData1[6]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~558 (
// Equation(s):
// \Regfile|ReadData1[6]~558_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & (\Regfile|regs[5][6]~q )) # (!\Imem|memoria_ROM~13_combout  & 
// ((\Regfile|regs[4][6]~q )))))

	.dataa(\Regfile|regs[5][6]~q ),
	.datab(\Regfile|regs[4][6]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~558_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~558 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData1[6]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~559 (
// Equation(s):
// \Regfile|ReadData1[6]~559_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[6]~558_combout  & (\Regfile|regs[7][6]~q )) # (!\Regfile|ReadData1[6]~558_combout  & ((\Regfile|regs[6][6]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[6]~558_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[7][6]~q ),
	.datac(\Regfile|ReadData1[6]~558_combout ),
	.datad(\Regfile|regs[6][6]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~559_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~559 .lut_mask = 16'hDAD0;
defparam \Regfile|ReadData1[6]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~562 (
// Equation(s):
// \Regfile|ReadData1[6]~562_combout  = (\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout ) # ((\Regfile|ReadData1[6]~559_combout )))) # (!\Imem|memoria_ROM~4_combout  & (!\Imem|memoria_ROM~9_combout  & (\Regfile|ReadData1[6]~561_combout )))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[6]~561_combout ),
	.datad(\Regfile|ReadData1[6]~559_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~562_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~562 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[6]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~565 (
// Equation(s):
// \Regfile|ReadData1[6]~565_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[6]~562_combout  & (\Regfile|ReadData1[6]~564_combout )) # (!\Regfile|ReadData1[6]~562_combout  & ((\Regfile|ReadData1[6]~557_combout ))))) # 
// (!\Imem|memoria_ROM~9_combout  & (((\Regfile|ReadData1[6]~562_combout ))))

	.dataa(\Regfile|ReadData1[6]~564_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[6]~557_combout ),
	.datad(\Regfile|ReadData1[6]~562_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~565_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~565 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[6]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[6]~676 (
// Equation(s):
// \Regfile|ReadData1[6]~676_combout  = (\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[6]~555_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[6]~565_combout ))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[6]~565_combout ),
	.datad(\Regfile|ReadData1[6]~555_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[6]~676_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[6]~676 .lut_mask = 16'hFA50;
defparam \Regfile|ReadData1[6]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft0~39 (
// Equation(s):
// \ula|ShiftLeft0~39_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[6]~676_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[8]~687_combout )))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[6]~676_combout ),
	.datad(\Regfile|ReadData1[8]~687_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~39 .lut_mask = 16'hF5A0;
defparam \ula|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~44 (
// Equation(s):
// \ula|ShiftLeft0~44_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~39_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~43_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftLeft0~39_combout ),
	.datad(\ula|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~44 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft0~45 (
// Equation(s):
// \ula|ShiftLeft0~45_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~28_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~44_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftLeft0~44_combout ),
	.datad(\ula|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~45 .lut_mask = 16'h5410;
defparam \ula|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~46 (
// Equation(s):
// \ula|ShiftLeft0~46_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & (\ula|ShiftLeft0~31_combout  & ((\ula|ShiftLeft0~15_combout )))) # (!\mux_in_2_ALU|saida[3]~29_combout  & ((\ula|ShiftLeft0~45_combout ) # ((\ula|ShiftLeft0~31_combout  & 
// \ula|ShiftLeft0~15_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\ula|ShiftLeft0~31_combout ),
	.datac(\ula|ShiftLeft0~45_combout ),
	.datad(\ula|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~46 .lut_mask = 16'hDC50;
defparam \ula|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~102 (
// Equation(s):
// \ula|ShiftLeft0~102_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~85_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~88_combout )))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftLeft0~85_combout ),
	.datad(\ula|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~102 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
fiftyfivenm_lcell_comb \ula|ShiftLeft0~103 (
// Equation(s):
// \ula|ShiftLeft0~103_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[23]~696_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[25]~689_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[25]~689_combout ),
	.datad(\Regfile|ReadData1[23]~696_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~103 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~104 (
// Equation(s):
// \ula|ShiftLeft0~104_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~100_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~103_combout ))))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftLeft0~103_combout ),
	.datad(\ula|ShiftLeft0~100_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~104 .lut_mask = 16'h3210;
defparam \ula|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
fiftyfivenm_lcell_comb \ula|Mux6~1 (
// Equation(s):
// \ula|Mux6~1_combout  = (\ula|Mux5~6_combout  & (\ula|Mux27~17_combout )) # (!\ula|Mux5~6_combout  & ((\ula|Mux27~17_combout  & ((\ula|ShiftLeft0~77_combout ))) # (!\ula|Mux27~17_combout  & (\ula|ShiftLeft0~104_combout ))))

	.dataa(\ula|Mux5~6_combout ),
	.datab(\ula|Mux27~17_combout ),
	.datac(\ula|ShiftLeft0~104_combout ),
	.datad(\ula|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~1 .lut_mask = 16'hDC98;
defparam \ula|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
fiftyfivenm_lcell_comb \ula|Mux6~2 (
// Equation(s):
// \ula|Mux6~2_combout  = (\ula|Mux5~6_combout  & ((\ula|Mux6~1_combout  & (\ula|ShiftLeft0~46_combout )) # (!\ula|Mux6~1_combout  & ((\ula|ShiftLeft0~102_combout ))))) # (!\ula|Mux5~6_combout  & (((\ula|Mux6~1_combout ))))

	.dataa(\ula|Mux5~6_combout ),
	.datab(\ula|ShiftLeft0~46_combout ),
	.datac(\ula|ShiftLeft0~102_combout ),
	.datad(\ula|Mux6~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~2 .lut_mask = 16'hDDA0;
defparam \ula|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N18
fiftyfivenm_lcell_comb \ula|Add0~50 (
// Equation(s):
// \ula|Add0~50_combout  = (\mux_in_2_ALU|saida[25]~7_combout  & ((\Regfile|ReadData1[25]~167_combout  & (\ula|Add0~49  & VCC)) # (!\Regfile|ReadData1[25]~167_combout  & (!\ula|Add0~49 )))) # (!\mux_in_2_ALU|saida[25]~7_combout  & 
// ((\Regfile|ReadData1[25]~167_combout  & (!\ula|Add0~49 )) # (!\Regfile|ReadData1[25]~167_combout  & ((\ula|Add0~49 ) # (GND)))))
// \ula|Add0~51  = CARRY((\mux_in_2_ALU|saida[25]~7_combout  & (!\Regfile|ReadData1[25]~167_combout  & !\ula|Add0~49 )) # (!\mux_in_2_ALU|saida[25]~7_combout  & ((!\ula|Add0~49 ) # (!\Regfile|ReadData1[25]~167_combout ))))

	.dataa(\mux_in_2_ALU|saida[25]~7_combout ),
	.datab(\Regfile|ReadData1[25]~167_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~49 ),
	.combout(\ula|Add0~50_combout ),
	.cout(\ula|Add0~51 ));
// synopsys translate_off
defparam \ula|Add0~50 .lut_mask = 16'h9617;
defparam \ula|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
fiftyfivenm_lcell_comb \ula|Mux6~5 (
// Equation(s):
// \ula|Mux6~5_combout  = (\ULA_ctrl|Mux2~7_combout  & ((\ula|Mux6~4_combout  & (\ula|Mux6~2_combout )) # (!\ula|Mux6~4_combout  & ((\ula|Add0~50_combout ))))) # (!\ULA_ctrl|Mux2~7_combout  & (\ula|Mux6~4_combout ))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ula|Mux6~4_combout ),
	.datac(\ula|Mux6~2_combout ),
	.datad(\ula|Add0~50_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~5 .lut_mask = 16'hE6C4;
defparam \ula|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
fiftyfivenm_lcell_comb \ula|Mux6~6 (
// Equation(s):
// \ula|Mux6~6_combout  = (\ula|Mux13~4_combout  & (\ula|ShiftRight0~82_combout  & (\ula|Mux13~3_combout ))) # (!\ula|Mux13~4_combout  & (((\ula|Mux6~5_combout ) # (!\ula|Mux13~3_combout ))))

	.dataa(\ula|Mux13~4_combout ),
	.datab(\ula|ShiftRight0~82_combout ),
	.datac(\ula|Mux13~3_combout ),
	.datad(\ula|Mux6~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~6 .lut_mask = 16'hD585;
defparam \ula|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
fiftyfivenm_lcell_comb \ula|Mux6~7 (
// Equation(s):
// \ula|Mux6~7_combout  = (\ula|Mux13~0_combout  & ((\ula|Mux6~6_combout  & ((\ula|ShiftRight1~58_combout ))) # (!\ula|Mux6~6_combout  & (\Regfile|ReadData1[31]~41_combout )))) # (!\ula|Mux13~0_combout  & (((\ula|Mux6~6_combout ))))

	.dataa(\ula|Mux13~0_combout ),
	.datab(\Regfile|ReadData1[31]~41_combout ),
	.datac(\ula|ShiftRight1~58_combout ),
	.datad(\ula|Mux6~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~7 .lut_mask = 16'hF588;
defparam \ula|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
fiftyfivenm_lcell_comb \ula|Add1~50 (
// Equation(s):
// \ula|Add1~50_combout  = (\mux_in_2_ALU|saida[25]~7_combout  & ((\Regfile|ReadData1[25]~167_combout  & (!\ula|Add1~49 )) # (!\Regfile|ReadData1[25]~167_combout  & ((\ula|Add1~49 ) # (GND))))) # (!\mux_in_2_ALU|saida[25]~7_combout  & 
// ((\Regfile|ReadData1[25]~167_combout  & (\ula|Add1~49  & VCC)) # (!\Regfile|ReadData1[25]~167_combout  & (!\ula|Add1~49 ))))
// \ula|Add1~51  = CARRY((\mux_in_2_ALU|saida[25]~7_combout  & ((!\ula|Add1~49 ) # (!\Regfile|ReadData1[25]~167_combout ))) # (!\mux_in_2_ALU|saida[25]~7_combout  & (!\Regfile|ReadData1[25]~167_combout  & !\ula|Add1~49 )))

	.dataa(\mux_in_2_ALU|saida[25]~7_combout ),
	.datab(\Regfile|ReadData1[25]~167_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~49 ),
	.combout(\ula|Add1~50_combout ),
	.cout(\ula|Add1~51 ));
// synopsys translate_off
defparam \ula|Add1~50 .lut_mask = 16'h692B;
defparam \ula|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
fiftyfivenm_lcell_comb \ula|Mux6~8 (
// Equation(s):
// \ula|Mux6~8_combout  = (\ula|Mux28~9_combout  & (!\ula|Mux28~8_combout  & ((\ula|Add1~50_combout )))) # (!\ula|Mux28~9_combout  & ((\ula|Mux28~8_combout ) # ((\ula|Mux6~7_combout ))))

	.dataa(\ula|Mux28~9_combout ),
	.datab(\ula|Mux28~8_combout ),
	.datac(\ula|Mux6~7_combout ),
	.datad(\ula|Add1~50_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~8 .lut_mask = 16'h7654;
defparam \ula|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
fiftyfivenm_lcell_comb \ula|Mux6 (
// Equation(s):
// \ula|Mux6~combout  = (\ula|Mux28~2_combout  & ((\ula|Mux6~8_combout  & (\ula|Mux6~0_combout )) # (!\ula|Mux6~8_combout  & ((!\ula|result~24_combout ))))) # (!\ula|Mux28~2_combout  & (((\ula|Mux6~8_combout ))))

	.dataa(\ula|Mux28~2_combout ),
	.datab(\ula|Mux6~0_combout ),
	.datac(\ula|result~24_combout ),
	.datad(\ula|Mux6~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6 .lut_mask = 16'hDD0A;
defparam \ula|Mux6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[25]~7 (
// Equation(s):
// \mux_valor_write_data|saida[25]~7_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [25])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux6~combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\D_mem|ReadData [25]),
	.datac(gnd),
	.datad(\ula|Mux6~combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[25]~7 .lut_mask = 16'hDD88;
defparam \mux_valor_write_data|saida[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \Regfile|regs[7][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][25] .is_wysiwyg = "true";
defparam \Regfile|regs[7][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~158 (
// Equation(s):
// \Regfile|ReadData2[25]~158_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[5][25]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[4][25]~q ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[4][25]~q ),
	.datac(\Regfile|regs[5][25]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~158_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~158 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[25]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~159 (
// Equation(s):
// \Regfile|ReadData2[25]~159_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[25]~158_combout  & (\Regfile|regs[7][25]~q )) # (!\Regfile|ReadData2[25]~158_combout  & ((\Regfile|regs[6][25]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[25]~158_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[7][25]~q ),
	.datac(\Regfile|regs[6][25]~q ),
	.datad(\Regfile|ReadData2[25]~158_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~159_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~159 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[25]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~165 (
// Equation(s):
// \Regfile|ReadData2[25]~165_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][25]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[12][25]~q ))))

	.dataa(\Regfile|regs[12][25]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[13][25]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~165_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~165 .lut_mask = 16'hFC22;
defparam \Regfile|ReadData2[25]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~166 (
// Equation(s):
// \Regfile|ReadData2[25]~166_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[25]~165_combout  & (\Regfile|regs[15][25]~q )) # (!\Regfile|ReadData2[25]~165_combout  & ((\Regfile|regs[14][25]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[25]~165_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[15][25]~q ),
	.datac(\Regfile|ReadData2[25]~165_combout ),
	.datad(\Regfile|regs[14][25]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~166_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~166 .lut_mask = 16'hDAD0;
defparam \Regfile|ReadData2[25]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~160 (
// Equation(s):
// \Regfile|ReadData2[25]~160_combout  = (\Imem|memoria_ROM~35_combout  & (((\Regfile|regs[10][25]~q ) # (\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[8][25]~q  & ((!\Imem|memoria_ROM~31_combout ))))

	.dataa(\Regfile|regs[8][25]~q ),
	.datab(\Regfile|regs[10][25]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~160_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~160 .lut_mask = 16'hF0CA;
defparam \Regfile|ReadData2[25]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~161 (
// Equation(s):
// \Regfile|ReadData2[25]~161_combout  = (\Regfile|ReadData2[25]~160_combout  & ((\Regfile|regs[11][25]~q ) # ((!\Imem|memoria_ROM~31_combout )))) # (!\Regfile|ReadData2[25]~160_combout  & (((\Regfile|regs[9][25]~q  & \Imem|memoria_ROM~31_combout ))))

	.dataa(\Regfile|regs[11][25]~q ),
	.datab(\Regfile|regs[9][25]~q ),
	.datac(\Regfile|ReadData2[25]~160_combout ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~161_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~161 .lut_mask = 16'hACF0;
defparam \Regfile|ReadData2[25]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~162 (
// Equation(s):
// \Regfile|ReadData2[25]~162_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[3][25]~q ))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[1][25]~q ))))

	.dataa(\Regfile|regs[1][25]~q ),
	.datab(\Regfile|regs[3][25]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~162_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~162 .lut_mask = 16'hCA00;
defparam \Regfile|ReadData2[25]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~163 (
// Equation(s):
// \Regfile|ReadData2[25]~163_combout  = (\Regfile|ReadData2[25]~162_combout ) # ((\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & \Regfile|regs[2][25]~q )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[2][25]~q ),
	.datad(\Regfile|ReadData2[25]~162_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~163_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~163 .lut_mask = 16'hFF20;
defparam \Regfile|ReadData2[25]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~164 (
// Equation(s):
// \Regfile|ReadData2[25]~164_combout  = (\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout ) # ((\Regfile|ReadData2[25]~161_combout )))) # (!\Imem|memoria_ROM~41_combout  & (!\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[25]~163_combout 
// ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[25]~161_combout ),
	.datad(\Regfile|ReadData2[25]~163_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~164_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~164 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData2[25]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~167 (
// Equation(s):
// \Regfile|ReadData2[25]~167_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[25]~164_combout  & ((\Regfile|ReadData2[25]~166_combout ))) # (!\Regfile|ReadData2[25]~164_combout  & (\Regfile|ReadData2[25]~159_combout )))) # 
// (!\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[25]~164_combout ))))

	.dataa(\Regfile|ReadData2[25]~159_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[25]~166_combout ),
	.datad(\Regfile|ReadData2[25]~164_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~167_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~167 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[25]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~150 (
// Equation(s):
// \Regfile|ReadData2[25]~150_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[22][25]~q ) # (\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[18][25]~q  & ((!\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[18][25]~q ),
	.datac(\Regfile|regs[22][25]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~150_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~150 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[25]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~151 (
// Equation(s):
// \Regfile|ReadData2[25]~151_combout  = (\Regfile|ReadData2[25]~150_combout  & ((\Regfile|regs[30][25]~q ) # ((!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[25]~150_combout  & (((\Regfile|regs[26][25]~q  & \Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[30][25]~q ),
	.datab(\Regfile|ReadData2[25]~150_combout ),
	.datac(\Regfile|regs[26][25]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~151_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~151 .lut_mask = 16'hB8CC;
defparam \Regfile|ReadData2[25]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~152 (
// Equation(s):
// \Regfile|ReadData2[25]~152_combout  = (\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout ) # ((\Regfile|regs[20][25]~q )))) # (!\Imem|memoria_ROM~44_combout  & (!\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[16][25]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[20][25]~q ),
	.datad(\Regfile|regs[16][25]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~152_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~152 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData2[25]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~153 (
// Equation(s):
// \Regfile|ReadData2[25]~153_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[25]~152_combout  & (\Regfile|regs[28][25]~q )) # (!\Regfile|ReadData2[25]~152_combout  & ((\Regfile|regs[24][25]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[25]~152_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[28][25]~q ),
	.datac(\Regfile|regs[24][25]~q ),
	.datad(\Regfile|ReadData2[25]~152_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~153_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~153 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[25]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~154 (
// Equation(s):
// \Regfile|ReadData2[25]~154_combout  = (\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout ) # ((\Regfile|ReadData2[25]~151_combout )))) # (!\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[25]~153_combout 
// ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[25]~151_combout ),
	.datad(\Regfile|ReadData2[25]~153_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~154_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~154 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData2[25]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~148 (
// Equation(s):
// \Regfile|ReadData2[25]~148_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[25][25]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[17][25]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[17][25]~q ),
	.datac(\Regfile|regs[25][25]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~148_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~148 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[25]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~149 (
// Equation(s):
// \Regfile|ReadData2[25]~149_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[25]~148_combout  & (\Regfile|regs[29][25]~q )) # (!\Regfile|ReadData2[25]~148_combout  & ((\Regfile|regs[21][25]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[25]~148_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[29][25]~q ),
	.datac(\Regfile|regs[21][25]~q ),
	.datad(\Regfile|ReadData2[25]~148_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~149_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~149 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[25]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~155 (
// Equation(s):
// \Regfile|ReadData2[25]~155_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[27][25]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[19][25]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[19][25]~q ),
	.datac(\Regfile|regs[27][25]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~155_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~155 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[25]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~156 (
// Equation(s):
// \Regfile|ReadData2[25]~156_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[25]~155_combout  & (\Regfile|regs[31][25]~q )) # (!\Regfile|ReadData2[25]~155_combout  & ((\Regfile|regs[23][25]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[25]~155_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[31][25]~q ),
	.datac(\Regfile|ReadData2[25]~155_combout ),
	.datad(\Regfile|regs[23][25]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~156_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~156 .lut_mask = 16'hDAD0;
defparam \Regfile|ReadData2[25]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~157 (
// Equation(s):
// \Regfile|ReadData2[25]~157_combout  = (\Regfile|ReadData2[25]~154_combout  & (((\Regfile|ReadData2[25]~156_combout )) # (!\Imem|memoria_ROM~31_combout ))) # (!\Regfile|ReadData2[25]~154_combout  & (\Imem|memoria_ROM~31_combout  & 
// (\Regfile|ReadData2[25]~149_combout )))

	.dataa(\Regfile|ReadData2[25]~154_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[25]~149_combout ),
	.datad(\Regfile|ReadData2[25]~156_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~157_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~157 .lut_mask = 16'hEA62;
defparam \Regfile|ReadData2[25]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[25]~168 (
// Equation(s):
// \Regfile|ReadData2[25]~168_combout  = (!\Regfile|Equal2~1_combout  & ((\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[25]~157_combout ))) # (!\Imem|memoria_ROM~49_combout  & (\Regfile|ReadData2[25]~167_combout ))))

	.dataa(\Regfile|Equal2~1_combout ),
	.datab(\Imem|memoria_ROM~49_combout ),
	.datac(\Regfile|ReadData2[25]~167_combout ),
	.datad(\Regfile|ReadData2[25]~157_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[25]~168_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[25]~168 .lut_mask = 16'h5410;
defparam \Regfile|ReadData2[25]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~7 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~7_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[25]~168_combout )))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData2[25]~168_combout ),
	.datad(\uc|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~7 .lut_mask = 16'hAAF0;
defparam \mux_in_2_ALU|saida[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N20
fiftyfivenm_lcell_comb \ula|Add0~52 (
// Equation(s):
// \ula|Add0~52_combout  = ((\Regfile|ReadData1[26]~146_combout  $ (\mux_in_2_ALU|saida[26]~6_combout  $ (!\ula|Add0~51 )))) # (GND)
// \ula|Add0~53  = CARRY((\Regfile|ReadData1[26]~146_combout  & ((\mux_in_2_ALU|saida[26]~6_combout ) # (!\ula|Add0~51 ))) # (!\Regfile|ReadData1[26]~146_combout  & (\mux_in_2_ALU|saida[26]~6_combout  & !\ula|Add0~51 )))

	.dataa(\Regfile|ReadData1[26]~146_combout ),
	.datab(\mux_in_2_ALU|saida[26]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~51 ),
	.combout(\ula|Add0~52_combout ),
	.cout(\ula|Add0~53 ));
// synopsys translate_off
defparam \ula|Add0~52 .lut_mask = 16'h698E;
defparam \ula|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
fiftyfivenm_lcell_comb \ula|Mux5~8 (
// Equation(s):
// \ula|Mux5~8_combout  = (\ULA_ctrl|Mux2~7_combout  & ((\ula|ShiftLeft0~50_combout ))) # (!\ULA_ctrl|Mux2~7_combout  & (\ula|result~25_combout ))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(gnd),
	.datac(\ula|result~25_combout ),
	.datad(\ula|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~8 .lut_mask = 16'hFA50;
defparam \ula|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
fiftyfivenm_lcell_comb \ula|Mux5~10 (
// Equation(s):
// \ula|Mux5~10_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~88_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~91_combout ))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~91_combout ),
	.datad(\ula|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~10 .lut_mask = 16'hFA50;
defparam \ula|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~105 (
// Equation(s):
// \ula|ShiftLeft0~105_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[24]~691_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[26]~690_combout )))

	.dataa(\Regfile|ReadData1[24]~691_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[26]~690_combout ),
	.datad(\mux_in_2_ALU|saida[1]~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~105 .lut_mask = 16'hAAF0;
defparam \ula|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
fiftyfivenm_lcell_comb \ula|Mux5~9 (
// Equation(s):
// \ula|Mux5~9_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~103_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~105_combout )))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~103_combout ),
	.datad(\ula|ShiftLeft0~105_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~9 .lut_mask = 16'hF5A0;
defparam \ula|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
fiftyfivenm_lcell_comb \ula|Mux5~4 (
// Equation(s):
// \ula|Mux5~4_combout  = (\ula|Mux5~6_combout  & (\ula|Mux27~17_combout )) # (!\ula|Mux5~6_combout  & ((\ula|Mux27~17_combout  & ((\ula|ShiftLeft0~81_combout ))) # (!\ula|Mux27~17_combout  & (\ula|Mux5~9_combout ))))

	.dataa(\ula|Mux5~6_combout ),
	.datab(\ula|Mux27~17_combout ),
	.datac(\ula|Mux5~9_combout ),
	.datad(\ula|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~4 .lut_mask = 16'hDC98;
defparam \ula|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
fiftyfivenm_lcell_comb \ula|Mux5~5 (
// Equation(s):
// \ula|Mux5~5_combout  = (\ula|Mux5~6_combout  & ((\ula|Mux5~4_combout  & ((\ula|Mux5~8_combout ))) # (!\ula|Mux5~4_combout  & (\ula|Mux5~10_combout )))) # (!\ula|Mux5~6_combout  & (((\ula|Mux5~4_combout ))))

	.dataa(\ula|Mux5~10_combout ),
	.datab(\ula|Mux5~6_combout ),
	.datac(\ula|Mux5~8_combout ),
	.datad(\ula|Mux5~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~5 .lut_mask = 16'hF388;
defparam \ula|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
fiftyfivenm_lcell_comb \ula|Mux5~11 (
// Equation(s):
// \ula|Mux5~11_combout  = (\ula|Mux5~5_combout  & ((\ula|Mux27~17_combout ) # (!\Regfile|Equal1~1_combout )))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(gnd),
	.datac(\ula|Mux5~5_combout ),
	.datad(\ula|Mux27~17_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~11 .lut_mask = 16'hF050;
defparam \ula|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
fiftyfivenm_lcell_comb \ula|Mux5~12 (
// Equation(s):
// \ula|Mux5~12_combout  = (\ULA_ctrl|Mux2~7_combout  & (((\ula|Mux5~11_combout )) # (!\ULA_ctrl|Mux3~10_combout ))) # (!\ULA_ctrl|Mux2~7_combout  & (\ULA_ctrl|Mux3~10_combout  & (\ula|Mux5~8_combout )))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ula|Mux5~8_combout ),
	.datad(\ula|Mux5~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~12 .lut_mask = 16'hEA62;
defparam \ula|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
fiftyfivenm_lcell_comb \ula|Mux5~13 (
// Equation(s):
// \ula|Mux5~13_combout  = (\ULA_ctrl|Mux3~10_combout  & (((\ula|Mux5~12_combout )))) # (!\ULA_ctrl|Mux3~10_combout  & ((\ula|Mux5~12_combout  & ((\ula|Add0~52_combout ))) # (!\ula|Mux5~12_combout  & (\ula|result~26_combout ))))

	.dataa(\ula|result~26_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ula|Add0~52_combout ),
	.datad(\ula|Mux5~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~13 .lut_mask = 16'hFC22;
defparam \ula|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
fiftyfivenm_lcell_comb \ula|Mux5~14 (
// Equation(s):
// \ula|Mux5~14_combout  = (\ula|Mux13~3_combout  & ((\ula|Mux13~4_combout  & (\ula|ShiftRight0~89_combout )) # (!\ula|Mux13~4_combout  & ((\ula|Mux5~13_combout ))))) # (!\ula|Mux13~3_combout  & (!\ula|Mux13~4_combout ))

	.dataa(\ula|Mux13~3_combout ),
	.datab(\ula|Mux13~4_combout ),
	.datac(\ula|ShiftRight0~89_combout ),
	.datad(\ula|Mux5~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~14 .lut_mask = 16'hB391;
defparam \ula|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
fiftyfivenm_lcell_comb \ula|Mux5~15 (
// Equation(s):
// \ula|Mux5~15_combout  = (\ula|Mux13~0_combout  & ((\ula|Mux5~14_combout  & ((\ula|ShiftRight1~59_combout ))) # (!\ula|Mux5~14_combout  & (\Regfile|ReadData1[31]~41_combout )))) # (!\ula|Mux13~0_combout  & (((\ula|Mux5~14_combout ))))

	.dataa(\Regfile|ReadData1[31]~41_combout ),
	.datab(\ula|ShiftRight1~59_combout ),
	.datac(\ula|Mux13~0_combout ),
	.datad(\ula|Mux5~14_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~15 .lut_mask = 16'hCFA0;
defparam \ula|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
fiftyfivenm_lcell_comb \ula|Add1~52 (
// Equation(s):
// \ula|Add1~52_combout  = ((\Regfile|ReadData1[26]~146_combout  $ (\mux_in_2_ALU|saida[26]~6_combout  $ (\ula|Add1~51 )))) # (GND)
// \ula|Add1~53  = CARRY((\Regfile|ReadData1[26]~146_combout  & ((!\ula|Add1~51 ) # (!\mux_in_2_ALU|saida[26]~6_combout ))) # (!\Regfile|ReadData1[26]~146_combout  & (!\mux_in_2_ALU|saida[26]~6_combout  & !\ula|Add1~51 )))

	.dataa(\Regfile|ReadData1[26]~146_combout ),
	.datab(\mux_in_2_ALU|saida[26]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~51 ),
	.combout(\ula|Add1~52_combout ),
	.cout(\ula|Add1~53 ));
// synopsys translate_off
defparam \ula|Add1~52 .lut_mask = 16'h962B;
defparam \ula|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
fiftyfivenm_lcell_comb \ula|Mux5~16 (
// Equation(s):
// \ula|Mux5~16_combout  = (\ula|Mux28~8_combout  & (!\ula|Mux28~9_combout )) # (!\ula|Mux28~8_combout  & ((\ula|Mux28~9_combout  & ((\ula|Add1~52_combout ))) # (!\ula|Mux28~9_combout  & (\ula|Mux5~15_combout ))))

	.dataa(\ula|Mux28~8_combout ),
	.datab(\ula|Mux28~9_combout ),
	.datac(\ula|Mux5~15_combout ),
	.datad(\ula|Add1~52_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~16 .lut_mask = 16'h7632;
defparam \ula|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
fiftyfivenm_lcell_comb \ula|Mux5 (
// Equation(s):
// \ula|Mux5~combout  = (\ula|Mux28~2_combout  & ((\ula|Mux5~16_combout  & (\ula|Mux5~7_combout )) # (!\ula|Mux5~16_combout  & ((!\ula|result~25_combout ))))) # (!\ula|Mux28~2_combout  & (((\ula|Mux5~16_combout ))))

	.dataa(\ula|Mux5~7_combout ),
	.datab(\ula|result~25_combout ),
	.datac(\ula|Mux28~2_combout ),
	.datad(\ula|Mux5~16_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5 .lut_mask = 16'hAF30;
defparam \ula|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N30
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[26]~6 (
// Equation(s):
// \mux_valor_write_data|saida[26]~6_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [26])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux5~combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\D_mem|ReadData [26]),
	.datad(\ula|Mux5~combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[26]~6 .lut_mask = 16'hF5A0;
defparam \mux_valor_write_data|saida[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N13
dffeas \Regfile|regs[25][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[25][26] .is_wysiwyg = "true";
defparam \Regfile|regs[25][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~126 (
// Equation(s):
// \Regfile|ReadData1[26]~126_combout  = (\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout ) # ((\Regfile|regs[21][26]~q )))) # (!\Imem|memoria_ROM~4_combout  & (!\Imem|memoria_ROM~9_combout  & (\Regfile|regs[17][26]~q )))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[17][26]~q ),
	.datad(\Regfile|regs[21][26]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~126_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~126 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[26]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~127 (
// Equation(s):
// \Regfile|ReadData1[26]~127_combout  = (\Regfile|ReadData1[26]~126_combout  & (((\Regfile|regs[29][26]~q ) # (!\Imem|memoria_ROM~9_combout )))) # (!\Regfile|ReadData1[26]~126_combout  & (\Regfile|regs[25][26]~q  & ((\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[25][26]~q ),
	.datab(\Regfile|ReadData1[26]~126_combout ),
	.datac(\Regfile|regs[29][26]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~127_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~127 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData1[26]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~128 (
// Equation(s):
// \Regfile|ReadData1[26]~128_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[26][26]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[18][26]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[18][26]~q ),
	.datad(\Regfile|regs[26][26]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~128_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~128 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[26]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~129 (
// Equation(s):
// \Regfile|ReadData1[26]~129_combout  = (\Regfile|ReadData1[26]~128_combout  & (((\Regfile|regs[30][26]~q ) # (!\Imem|memoria_ROM~4_combout )))) # (!\Regfile|ReadData1[26]~128_combout  & (\Regfile|regs[22][26]~q  & ((\Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|regs[22][26]~q ),
	.datab(\Regfile|ReadData1[26]~128_combout ),
	.datac(\Regfile|regs[30][26]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~129_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~129 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData1[26]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~130 (
// Equation(s):
// \Regfile|ReadData1[26]~130_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[24][26]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[16][26]~q )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[24][26]~q ),
	.datac(\Regfile|regs[16][26]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~130_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~130 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[26]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~131 (
// Equation(s):
// \Regfile|ReadData1[26]~131_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[26]~130_combout  & ((\Regfile|regs[28][26]~q ))) # (!\Regfile|ReadData1[26]~130_combout  & (\Regfile|regs[20][26]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[26]~130_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[20][26]~q ),
	.datac(\Regfile|regs[28][26]~q ),
	.datad(\Regfile|ReadData1[26]~130_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~131_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~131 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[26]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~132 (
// Equation(s):
// \Regfile|ReadData1[26]~132_combout  = (\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout ) # ((\Regfile|ReadData1[26]~129_combout )))) # (!\Imem|memoria_ROM~15_combout  & (!\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[26]~131_combout 
// ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[26]~129_combout ),
	.datad(\Regfile|ReadData1[26]~131_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~132_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~132 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData1[26]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~133 (
// Equation(s):
// \Regfile|ReadData1[26]~133_combout  = (\Imem|memoria_ROM~9_combout  & (((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & (\Regfile|regs[23][26]~q )) # (!\Imem|memoria_ROM~4_combout  & 
// ((\Regfile|regs[19][26]~q )))))

	.dataa(\Regfile|regs[23][26]~q ),
	.datab(\Regfile|regs[19][26]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~133_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~133 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData1[26]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~134 (
// Equation(s):
// \Regfile|ReadData1[26]~134_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[26]~133_combout  & ((\Regfile|regs[31][26]~q ))) # (!\Regfile|ReadData1[26]~133_combout  & (\Regfile|regs[27][26]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[26]~133_combout ))))

	.dataa(\Regfile|regs[27][26]~q ),
	.datab(\Regfile|regs[31][26]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|ReadData1[26]~133_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~134_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~134 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[26]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N22
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~135 (
// Equation(s):
// \Regfile|ReadData1[26]~135_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[26]~132_combout  & ((\Regfile|ReadData1[26]~134_combout ))) # (!\Regfile|ReadData1[26]~132_combout  & (\Regfile|ReadData1[26]~127_combout )))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[26]~132_combout ))))

	.dataa(\Regfile|ReadData1[26]~127_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[26]~132_combout ),
	.datad(\Regfile|ReadData1[26]~134_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~135_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~135 .lut_mask = 16'hF838;
defparam \Regfile|ReadData1[26]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[26]~146 (
// Equation(s):
// \Regfile|ReadData1[26]~146_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[26]~135_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[26]~145_combout )))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[26]~135_combout ),
	.datad(\Regfile|ReadData1[26]~145_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[26]~146_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[26]~146 .lut_mask = 16'h3120;
defparam \Regfile|ReadData1[26]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
fiftyfivenm_lcell_comb \ula|Add1~54 (
// Equation(s):
// \ula|Add1~54_combout  = (\Regfile|ReadData1[27]~125_combout  & ((\mux_in_2_ALU|saida[27]~5_combout  & (!\ula|Add1~53 )) # (!\mux_in_2_ALU|saida[27]~5_combout  & (\ula|Add1~53  & VCC)))) # (!\Regfile|ReadData1[27]~125_combout  & 
// ((\mux_in_2_ALU|saida[27]~5_combout  & ((\ula|Add1~53 ) # (GND))) # (!\mux_in_2_ALU|saida[27]~5_combout  & (!\ula|Add1~53 ))))
// \ula|Add1~55  = CARRY((\Regfile|ReadData1[27]~125_combout  & (\mux_in_2_ALU|saida[27]~5_combout  & !\ula|Add1~53 )) # (!\Regfile|ReadData1[27]~125_combout  & ((\mux_in_2_ALU|saida[27]~5_combout ) # (!\ula|Add1~53 ))))

	.dataa(\Regfile|ReadData1[27]~125_combout ),
	.datab(\mux_in_2_ALU|saida[27]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~53 ),
	.combout(\ula|Add1~54_combout ),
	.cout(\ula|Add1~55 ));
// synopsys translate_off
defparam \ula|Add1~54 .lut_mask = 16'h694D;
defparam \ula|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
fiftyfivenm_lcell_comb \ula|Mux4~11 (
// Equation(s):
// \ula|Mux4~11_combout  = (\ULA_ctrl|Mux3~10_combout ) # ((\ULA_ctrl|Mux1~11_combout ) # (!\ULA_ctrl|Mux2~7_combout ))

	.dataa(\ULA_ctrl|Mux3~10_combout ),
	.datab(gnd),
	.datac(\ULA_ctrl|Mux1~11_combout ),
	.datad(\ULA_ctrl|Mux2~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~11 .lut_mask = 16'hFAFF;
defparam \ula|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N22
fiftyfivenm_lcell_comb \ula|Add0~54 (
// Equation(s):
// \ula|Add0~54_combout  = (\Regfile|ReadData1[27]~125_combout  & ((\mux_in_2_ALU|saida[27]~5_combout  & (\ula|Add0~53  & VCC)) # (!\mux_in_2_ALU|saida[27]~5_combout  & (!\ula|Add0~53 )))) # (!\Regfile|ReadData1[27]~125_combout  & 
// ((\mux_in_2_ALU|saida[27]~5_combout  & (!\ula|Add0~53 )) # (!\mux_in_2_ALU|saida[27]~5_combout  & ((\ula|Add0~53 ) # (GND)))))
// \ula|Add0~55  = CARRY((\Regfile|ReadData1[27]~125_combout  & (!\mux_in_2_ALU|saida[27]~5_combout  & !\ula|Add0~53 )) # (!\Regfile|ReadData1[27]~125_combout  & ((!\ula|Add0~53 ) # (!\mux_in_2_ALU|saida[27]~5_combout ))))

	.dataa(\Regfile|ReadData1[27]~125_combout ),
	.datab(\mux_in_2_ALU|saida[27]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~53 ),
	.combout(\ula|Add0~54_combout ),
	.cout(\ula|Add0~55 ));
// synopsys translate_off
defparam \ula|Add0~54 .lut_mask = 16'h9617;
defparam \ula|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
fiftyfivenm_lcell_comb \ula|result~28 (
// Equation(s):
// \ula|result~28_combout  = (\Regfile|ReadData1[27]~125_combout  & ((\uc|WideOr0~2_combout  & ((\Imem|memoria_ROM~100_combout ))) # (!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[27]~126_combout ))))

	.dataa(\Regfile|ReadData2[27]~126_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Regfile|ReadData1[27]~125_combout ),
	.datad(\Imem|memoria_ROM~100_combout ),
	.cin(gnd),
	.combout(\ula|result~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~28 .lut_mask = 16'hE020;
defparam \ula|result~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
fiftyfivenm_lcell_comb \ula|Mux4~5 (
// Equation(s):
// \ula|Mux4~5_combout  = (\ULA_ctrl|Mux3~10_combout  & ((\ula|result~27_combout ))) # (!\ULA_ctrl|Mux3~10_combout  & (\ula|result~28_combout ))

	.dataa(gnd),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ula|result~28_combout ),
	.datad(\ula|result~27_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~5 .lut_mask = 16'hFC30;
defparam \ula|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~106 (
// Equation(s):
// \ula|ShiftLeft0~106_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~91_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~95_combout ))))

	.dataa(\ula|ShiftLeft0~95_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftLeft0~91_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~106 .lut_mask = 16'h3022;
defparam \ula|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
fiftyfivenm_lcell_comb \ula|ShiftLeft0~107 (
// Equation(s):
// \ula|ShiftLeft0~107_combout  = (!\mux_in_2_ALU|saida[0]~0_combout  & ((\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[25]~689_combout ))) # (!\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[27]~688_combout ))))

	.dataa(\Regfile|ReadData1[27]~688_combout ),
	.datab(\Regfile|ReadData1[25]~689_combout ),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~107 .lut_mask = 16'h00CA;
defparam \ula|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~108 (
// Equation(s):
// \ula|ShiftLeft0~108_combout  = (!\Regfile|Equal1~1_combout  & ((\ula|ShiftLeft0~107_combout ) # ((\mux_in_2_ALU|saida[0]~0_combout  & \ula|ShiftLeft0~105_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftLeft0~105_combout ),
	.datad(\ula|ShiftLeft0~107_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~108 .lut_mask = 16'h5540;
defparam \ula|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
fiftyfivenm_lcell_comb \ula|Mux4~3 (
// Equation(s):
// \ula|Mux4~3_combout  = (\ula|Mux5~6_combout  & (!\ula|Mux27~17_combout )) # (!\ula|Mux5~6_combout  & ((\ula|Mux27~17_combout  & ((\ula|ShiftLeft0~84_combout ))) # (!\ula|Mux27~17_combout  & (\ula|ShiftLeft0~108_combout ))))

	.dataa(\ula|Mux5~6_combout ),
	.datab(\ula|Mux27~17_combout ),
	.datac(\ula|ShiftLeft0~108_combout ),
	.datad(\ula|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~3 .lut_mask = 16'h7632;
defparam \ula|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
fiftyfivenm_lcell_comb \ula|Mux4~4 (
// Equation(s):
// \ula|Mux4~4_combout  = (\ula|Mux5~6_combout  & ((\ula|Mux4~3_combout  & ((\ula|ShiftLeft0~106_combout ))) # (!\ula|Mux4~3_combout  & (\ula|ShiftLeft0~54_combout )))) # (!\ula|Mux5~6_combout  & (((\ula|Mux4~3_combout ))))

	.dataa(\ula|Mux5~6_combout ),
	.datab(\ula|ShiftLeft0~54_combout ),
	.datac(\ula|ShiftLeft0~106_combout ),
	.datad(\ula|Mux4~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~4 .lut_mask = 16'hF588;
defparam \ula|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
fiftyfivenm_lcell_comb \ula|Mux4~6 (
// Equation(s):
// \ula|Mux4~6_combout  = (\ULA_ctrl|Mux2~7_combout  & (((\ula|Mux4~4_combout )) # (!\ULA_ctrl|Mux3~10_combout ))) # (!\ULA_ctrl|Mux2~7_combout  & (((\ula|Mux4~5_combout ))))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ula|Mux4~5_combout ),
	.datad(\ula|Mux4~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~6 .lut_mask = 16'hFA72;
defparam \ula|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
fiftyfivenm_lcell_comb \ula|Mux4~7 (
// Equation(s):
// \ula|Mux4~7_combout  = (\ula|Mux13~3_combout  & ((\ula|Mux13~4_combout  & ((\ula|ShiftRight0~90_combout ))) # (!\ula|Mux13~4_combout  & (\ula|Mux4~6_combout )))) # (!\ula|Mux13~3_combout  & (!\ula|Mux13~4_combout ))

	.dataa(\ula|Mux13~3_combout ),
	.datab(\ula|Mux13~4_combout ),
	.datac(\ula|Mux4~6_combout ),
	.datad(\ula|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~7 .lut_mask = 16'hB931;
defparam \ula|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
fiftyfivenm_lcell_comb \ula|Mux4~8 (
// Equation(s):
// \ula|Mux4~8_combout  = (\ula|Mux4~7_combout  & ((\ula|Mux13~4_combout ) # ((\ula|Mux4~11_combout ) # (\ula|Add0~54_combout ))))

	.dataa(\ula|Mux13~4_combout ),
	.datab(\ula|Mux4~11_combout ),
	.datac(\ula|Add0~54_combout ),
	.datad(\ula|Mux4~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~8 .lut_mask = 16'hFE00;
defparam \ula|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
fiftyfivenm_lcell_comb \ula|Mux4~9 (
// Equation(s):
// \ula|Mux4~9_combout  = (\ula|Mux13~0_combout  & ((\ula|Mux4~8_combout  & ((\ula|ShiftRight1~60_combout ))) # (!\ula|Mux4~8_combout  & (\Regfile|ReadData1[31]~41_combout )))) # (!\ula|Mux13~0_combout  & (((\ula|Mux4~8_combout ))))

	.dataa(\Regfile|ReadData1[31]~41_combout ),
	.datab(\ula|Mux13~0_combout ),
	.datac(\ula|ShiftRight1~60_combout ),
	.datad(\ula|Mux4~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~9 .lut_mask = 16'hF388;
defparam \ula|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
fiftyfivenm_lcell_comb \ula|Mux4~10 (
// Equation(s):
// \ula|Mux4~10_combout  = (\ula|Mux28~9_combout  & (!\ula|Mux28~8_combout  & (\ula|Add1~54_combout ))) # (!\ula|Mux28~9_combout  & ((\ula|Mux28~8_combout ) # ((\ula|Mux4~9_combout ))))

	.dataa(\ula|Mux28~9_combout ),
	.datab(\ula|Mux28~8_combout ),
	.datac(\ula|Add1~54_combout ),
	.datad(\ula|Mux4~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~10 .lut_mask = 16'h7564;
defparam \ula|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
fiftyfivenm_lcell_comb \ula|Mux4 (
// Equation(s):
// \ula|Mux4~combout  = (\ula|Mux28~2_combout  & ((\ula|Mux4~10_combout  & ((\ula|Mux4~2_combout ))) # (!\ula|Mux4~10_combout  & (!\ula|result~27_combout )))) # (!\ula|Mux28~2_combout  & (((\ula|Mux4~10_combout ))))

	.dataa(\ula|result~27_combout ),
	.datab(\ula|Mux28~2_combout ),
	.datac(\ula|Mux4~2_combout ),
	.datad(\ula|Mux4~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4 .lut_mask = 16'hF344;
defparam \ula|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[27]~5 (
// Equation(s):
// \mux_valor_write_data|saida[27]~5_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [27])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux4~combout )))

	.dataa(\D_mem|ReadData [27]),
	.datab(gnd),
	.datac(\uc|Decoder0~1_combout ),
	.datad(\ula|Mux4~combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[27]~5 .lut_mask = 16'hAFA0;
defparam \mux_valor_write_data|saida[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N25
dffeas \Regfile|regs[23][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[23][27] .is_wysiwyg = "true";
defparam \Regfile|regs[23][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~112 (
// Equation(s):
// \Regfile|ReadData1[27]~112_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[27][27]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[19][27]~q )))))

	.dataa(\Regfile|regs[27][27]~q ),
	.datab(\Regfile|regs[19][27]~q ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~112_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~112 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData1[27]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~113 (
// Equation(s):
// \Regfile|ReadData1[27]~113_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[27]~112_combout  & ((\Regfile|regs[31][27]~q ))) # (!\Regfile|ReadData1[27]~112_combout  & (\Regfile|regs[23][27]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[27]~112_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[23][27]~q ),
	.datac(\Regfile|regs[31][27]~q ),
	.datad(\Regfile|ReadData1[27]~112_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~113_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~113 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[27]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~105 (
// Equation(s):
// \Regfile|ReadData1[27]~105_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[25][27]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[17][27]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[17][27]~q ),
	.datad(\Regfile|regs[25][27]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~105_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~105 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[27]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~106 (
// Equation(s):
// \Regfile|ReadData1[27]~106_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[27]~105_combout  & ((\Regfile|regs[29][27]~q ))) # (!\Regfile|ReadData1[27]~105_combout  & (\Regfile|regs[21][27]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[27]~105_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[21][27]~q ),
	.datac(\Regfile|regs[29][27]~q ),
	.datad(\Regfile|ReadData1[27]~105_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~106_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~106 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[27]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~107 (
// Equation(s):
// \Regfile|ReadData1[27]~107_combout  = (\Imem|memoria_ROM~9_combout  & (((\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & ((\Imem|memoria_ROM~4_combout  & (\Regfile|regs[22][27]~q )) # (!\Imem|memoria_ROM~4_combout  & 
// ((\Regfile|regs[18][27]~q )))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[22][27]~q ),
	.datac(\Regfile|regs[18][27]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~107_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~107 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData1[27]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~108 (
// Equation(s):
// \Regfile|ReadData1[27]~108_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[27]~107_combout  & ((\Regfile|regs[30][27]~q ))) # (!\Regfile|ReadData1[27]~107_combout  & (\Regfile|regs[26][27]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[27]~107_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[26][27]~q ),
	.datac(\Regfile|regs[30][27]~q ),
	.datad(\Regfile|ReadData1[27]~107_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~108_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~108 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[27]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~109 (
// Equation(s):
// \Regfile|ReadData1[27]~109_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[20][27]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[16][27]~q  & !\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[20][27]~q ),
	.datac(\Regfile|regs[16][27]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~109_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~109 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[27]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~110 (
// Equation(s):
// \Regfile|ReadData1[27]~110_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[27]~109_combout  & (\Regfile|regs[28][27]~q )) # (!\Regfile|ReadData1[27]~109_combout  & ((\Regfile|regs[24][27]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[27]~109_combout ))))

	.dataa(\Regfile|regs[28][27]~q ),
	.datab(\Regfile|regs[24][27]~q ),
	.datac(\Imem|memoria_ROM~9_combout ),
	.datad(\Regfile|ReadData1[27]~109_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~110_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~110 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[27]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~111 (
// Equation(s):
// \Regfile|ReadData1[27]~111_combout  = (\Imem|memoria_ROM~13_combout  & (((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & (\Regfile|ReadData1[27]~108_combout )) # (!\Imem|memoria_ROM~15_combout  & 
// ((\Regfile|ReadData1[27]~110_combout )))))

	.dataa(\Regfile|ReadData1[27]~108_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[27]~110_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~111_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~111 .lut_mask = 16'hE3E0;
defparam \Regfile|ReadData1[27]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~114 (
// Equation(s):
// \Regfile|ReadData1[27]~114_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[27]~111_combout  & (\Regfile|ReadData1[27]~113_combout )) # (!\Regfile|ReadData1[27]~111_combout  & ((\Regfile|ReadData1[27]~106_combout ))))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[27]~111_combout ))))

	.dataa(\Regfile|ReadData1[27]~113_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[27]~106_combout ),
	.datad(\Regfile|ReadData1[27]~111_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~114_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~114 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[27]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[27]~125 (
// Equation(s):
// \Regfile|ReadData1[27]~125_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[27]~114_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[27]~124_combout )))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[27]~114_combout ),
	.datad(\Regfile|ReadData1[27]~124_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[27]~125_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[27]~125 .lut_mask = 16'h5140;
defparam \Regfile|ReadData1[27]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
fiftyfivenm_lcell_comb \ula|Add1~56 (
// Equation(s):
// \ula|Add1~56_combout  = ((\mux_in_2_ALU|saida[28]~4_combout  $ (\Regfile|ReadData1[28]~104_combout  $ (\ula|Add1~55 )))) # (GND)
// \ula|Add1~57  = CARRY((\mux_in_2_ALU|saida[28]~4_combout  & (\Regfile|ReadData1[28]~104_combout  & !\ula|Add1~55 )) # (!\mux_in_2_ALU|saida[28]~4_combout  & ((\Regfile|ReadData1[28]~104_combout ) # (!\ula|Add1~55 ))))

	.dataa(\mux_in_2_ALU|saida[28]~4_combout ),
	.datab(\Regfile|ReadData1[28]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~55 ),
	.combout(\ula|Add1~56_combout ),
	.cout(\ula|Add1~57 ));
// synopsys translate_off
defparam \ula|Add1~56 .lut_mask = 16'h964D;
defparam \ula|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
fiftyfivenm_lcell_comb \ula|result~29 (
// Equation(s):
// \ula|result~29_combout  = (\Regfile|ReadData1[28]~104_combout ) # ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[28]~105_combout ))))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\Regfile|ReadData1[28]~104_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[28]~105_combout ),
	.cin(gnd),
	.combout(\ula|result~29_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~29 .lut_mask = 16'hEFEC;
defparam \ula|result~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
fiftyfivenm_lcell_comb \ula|Mux3~0 (
// Equation(s):
// \ula|Mux3~0_combout  = (\ula|Mux28~19_combout  & (\Regfile|ReadData1[28]~104_combout  $ (\mux_in_2_ALU|saida[28]~4_combout )))

	.dataa(gnd),
	.datab(\Regfile|ReadData1[28]~104_combout ),
	.datac(\mux_in_2_ALU|saida[28]~4_combout ),
	.datad(\ula|Mux28~19_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~0 .lut_mask = 16'h3C00;
defparam \ula|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
fiftyfivenm_lcell_comb \ula|Mux2~3 (
// Equation(s):
// \ula|Mux2~3_combout  = (\ULA_ctrl|Mux0~9_combout  & (((\ULA_ctrl|Mux1~11_combout )))) # (!\ULA_ctrl|Mux0~9_combout  & (!\ULA_ctrl|Mux2~7_combout  & (\ULA_ctrl|Mux3~10_combout  & !\ULA_ctrl|Mux1~11_combout )))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ULA_ctrl|Mux0~9_combout ),
	.datad(\ULA_ctrl|Mux1~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~3 .lut_mask = 16'hF004;
defparam \ula|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
fiftyfivenm_lcell_comb \ula|result~30 (
// Equation(s):
// \ula|result~30_combout  = (\Regfile|ReadData1[28]~104_combout  & ((\uc|WideOr0~2_combout  & ((\Imem|memoria_ROM~100_combout ))) # (!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[28]~105_combout ))))

	.dataa(\Regfile|ReadData2[28]~105_combout ),
	.datab(\Imem|memoria_ROM~100_combout ),
	.datac(\Regfile|ReadData1[28]~104_combout ),
	.datad(\uc|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\ula|result~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~30 .lut_mask = 16'hC0A0;
defparam \ula|result~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
fiftyfivenm_lcell_comb \ula|Mux2~2 (
// Equation(s):
// \ula|Mux2~2_combout  = (\ULA_ctrl|Mux2~7_combout  & ((\mux_in_2_ALU|saida[4]~28_combout ) # (!\ULA_ctrl|Mux3~10_combout )))

	.dataa(\mux_in_2_ALU|saida[4]~28_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(gnd),
	.datad(\ULA_ctrl|Mux2~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~2 .lut_mask = 16'hBB00;
defparam \ula|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
fiftyfivenm_lcell_comb \ula|Mux28~4 (
// Equation(s):
// \ula|Mux28~4_combout  = (\mux_in_2_ALU|saida[3]~29_combout ) # ((!\mux_in_2_ALU|saida[2]~30_combout  & \mux_in_2_ALU|saida[1]~32_combout ))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[3]~29_combout ),
	.datad(\mux_in_2_ALU|saida[1]~32_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~4 .lut_mask = 16'hF5F0;
defparam \ula|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~109 (
// Equation(s):
// \ula|ShiftLeft0~109_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & (\Regfile|ReadData1[25]~689_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\Regfile|ReadData1[26]~690_combout )))))

	.dataa(\Regfile|ReadData1[25]~689_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\Regfile|ReadData1[26]~690_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~109 .lut_mask = 16'h2320;
defparam \ula|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~110 (
// Equation(s):
// \ula|ShiftLeft0~110_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & (\Regfile|ReadData1[27]~688_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\Regfile|ReadData1[28]~695_combout )))))

	.dataa(\Regfile|ReadData1[27]~688_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[28]~695_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~110 .lut_mask = 16'h2230;
defparam \ula|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
fiftyfivenm_lcell_comb \ula|Mux3~1 (
// Equation(s):
// \ula|Mux3~1_combout  = (\ula|Mux13~4_combout  & (\ula|Mux28~4_combout  $ ((\ula|ShiftRight1~61_combout )))) # (!\ula|Mux13~4_combout  & (!\ula|Mux28~4_combout  & ((\ula|ShiftLeft0~110_combout ))))

	.dataa(\ula|Mux28~4_combout ),
	.datab(\ula|Mux13~4_combout ),
	.datac(\ula|ShiftRight1~61_combout ),
	.datad(\ula|ShiftLeft0~110_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~1 .lut_mask = 16'h5948;
defparam \ula|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
fiftyfivenm_lcell_comb \ula|Mux3~2 (
// Equation(s):
// \ula|Mux3~2_combout  = (\ula|Mux28~4_combout  & (((\ula|ShiftLeft0~109_combout  & !\ula|Mux3~1_combout )) # (!\ula|ShiftLeft0~124_combout ))) # (!\ula|Mux28~4_combout  & (((\ula|ShiftLeft0~124_combout  & \ula|Mux3~1_combout ))))

	.dataa(\ula|Mux28~4_combout ),
	.datab(\ula|ShiftLeft0~109_combout ),
	.datac(\ula|ShiftLeft0~124_combout ),
	.datad(\ula|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~2 .lut_mask = 16'h5A8A;
defparam \ula|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
fiftyfivenm_lcell_comb \ula|Mux3~3 (
// Equation(s):
// \ula|Mux3~3_combout  = (\ula|ShiftLeft0~124_combout  & (((\ula|Mux3~2_combout )))) # (!\ula|ShiftLeft0~124_combout  & ((\ula|Mux3~2_combout  & ((\ula|ShiftLeft0~87_combout ))) # (!\ula|Mux3~2_combout  & (\ula|ShiftLeft0~101_combout ))))

	.dataa(\ula|ShiftLeft0~124_combout ),
	.datab(\ula|ShiftLeft0~101_combout ),
	.datac(\ula|Mux3~2_combout ),
	.datad(\ula|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~3 .lut_mask = 16'hF4A4;
defparam \ula|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
fiftyfivenm_lcell_comb \ula|Mux3~4 (
// Equation(s):
// \ula|Mux3~4_combout  = (\ula|Mux28~19_combout  & (((!\ula|Mux2~2_combout  & \ula|Mux3~3_combout )))) # (!\ula|Mux28~19_combout  & ((\ula|result~30_combout ) # ((\ula|Mux2~2_combout ))))

	.dataa(\ula|result~30_combout ),
	.datab(\ula|Mux28~19_combout ),
	.datac(\ula|Mux2~2_combout ),
	.datad(\ula|Mux3~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~4 .lut_mask = 16'h3E32;
defparam \ula|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N24
fiftyfivenm_lcell_comb \ula|Add0~56 (
// Equation(s):
// \ula|Add0~56_combout  = ((\mux_in_2_ALU|saida[28]~4_combout  $ (\Regfile|ReadData1[28]~104_combout  $ (!\ula|Add0~55 )))) # (GND)
// \ula|Add0~57  = CARRY((\mux_in_2_ALU|saida[28]~4_combout  & ((\Regfile|ReadData1[28]~104_combout ) # (!\ula|Add0~55 ))) # (!\mux_in_2_ALU|saida[28]~4_combout  & (\Regfile|ReadData1[28]~104_combout  & !\ula|Add0~55 )))

	.dataa(\mux_in_2_ALU|saida[28]~4_combout ),
	.datab(\Regfile|ReadData1[28]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~55 ),
	.combout(\ula|Add0~56_combout ),
	.cout(\ula|Add0~57 ));
// synopsys translate_off
defparam \ula|Add0~56 .lut_mask = 16'h698E;
defparam \ula|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
fiftyfivenm_lcell_comb \ula|Mux3~5 (
// Equation(s):
// \ula|Mux3~5_combout  = (\ula|Mux28~19_combout  & (\ula|Mux2~2_combout )) # (!\ula|Mux28~19_combout  & (!\ula|Mux2~2_combout  & \ula|result~30_combout ))

	.dataa(gnd),
	.datab(\ula|Mux28~19_combout ),
	.datac(\ula|Mux2~2_combout ),
	.datad(\ula|result~30_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~5 .lut_mask = 16'hC3C0;
defparam \ula|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
fiftyfivenm_lcell_comb \ula|Mux3~6 (
// Equation(s):
// \ula|Mux3~6_combout  = (\ula|Mux28~19_combout  & ((\ula|Mux3~5_combout  & (\ula|ShiftLeft0~58_combout )) # (!\ula|Mux3~5_combout  & ((\ula|Mux3~3_combout ))))) # (!\ula|Mux28~19_combout  & (((\ula|Mux3~5_combout ))))

	.dataa(\ula|Mux28~19_combout ),
	.datab(\ula|ShiftLeft0~58_combout ),
	.datac(\ula|Mux3~5_combout ),
	.datad(\ula|Mux3~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~6 .lut_mask = 16'hDAD0;
defparam \ula|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
fiftyfivenm_lcell_comb \ula|Mux3~7 (
// Equation(s):
// \ula|Mux3~7_combout  = (\ula|Mux13~4_combout  & (\ula|ShiftRight1~61_combout  & (\ula|Mux13~3_combout ))) # (!\ula|Mux13~4_combout  & (((\ula|Mux3~6_combout ) # (!\ula|Mux13~3_combout ))))

	.dataa(\ula|ShiftRight1~61_combout ),
	.datab(\ula|Mux13~4_combout ),
	.datac(\ula|Mux13~3_combout ),
	.datad(\ula|Mux3~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~7 .lut_mask = 16'hB383;
defparam \ula|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
fiftyfivenm_lcell_comb \ula|Mux3~8 (
// Equation(s):
// \ula|Mux3~8_combout  = (\ula|Mux3~7_combout ) # ((\ula|Mux3~4_combout  & (\ula|Add0~56_combout  & !\ula|Mux13~4_combout )))

	.dataa(\ula|Mux3~4_combout ),
	.datab(\ula|Add0~56_combout ),
	.datac(\ula|Mux13~4_combout ),
	.datad(\ula|Mux3~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~8 .lut_mask = 16'hFF08;
defparam \ula|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
fiftyfivenm_lcell_comb \ula|Mux3~9 (
// Equation(s):
// \ula|Mux3~9_combout  = (\ula|Mux13~0_combout  & ((\ula|Mux3~8_combout  & ((\ula|ShiftRight1~62_combout ))) # (!\ula|Mux3~8_combout  & (\Regfile|ReadData1[31]~41_combout )))) # (!\ula|Mux13~0_combout  & (((\ula|Mux3~8_combout ))))

	.dataa(\ula|Mux13~0_combout ),
	.datab(\Regfile|ReadData1[31]~41_combout ),
	.datac(\ula|ShiftRight1~62_combout ),
	.datad(\ula|Mux3~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~9 .lut_mask = 16'hF588;
defparam \ula|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
fiftyfivenm_lcell_comb \ula|Mux3~10 (
// Equation(s):
// \ula|Mux3~10_combout  = (\ula|Mux2~3_combout  & (!\ULA_ctrl|Mux0~9_combout  & (\ula|result~29_combout ))) # (!\ula|Mux2~3_combout  & ((\ULA_ctrl|Mux0~9_combout ) # ((\ula|Mux3~9_combout ))))

	.dataa(\ula|Mux2~3_combout ),
	.datab(\ULA_ctrl|Mux0~9_combout ),
	.datac(\ula|result~29_combout ),
	.datad(\ula|Mux3~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~10 .lut_mask = 16'h7564;
defparam \ula|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
fiftyfivenm_lcell_comb \ula|Mux3~11 (
// Equation(s):
// \ula|Mux3~11_combout  = (\ula|Mux23~1_combout  & ((\ula|Mux3~10_combout  & ((\ula|Mux3~0_combout ))) # (!\ula|Mux3~10_combout  & (!\ula|result~29_combout )))) # (!\ula|Mux23~1_combout  & (((\ula|Mux3~10_combout ))))

	.dataa(\ula|Mux23~1_combout ),
	.datab(\ula|result~29_combout ),
	.datac(\ula|Mux3~0_combout ),
	.datad(\ula|Mux3~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~11 .lut_mask = 16'hF522;
defparam \ula|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
fiftyfivenm_lcell_comb \ula|Mux3~12 (
// Equation(s):
// \ula|Mux3~12_combout  = (\ula|Mux28~18_combout  & ((\ula|Mux3~11_combout ))) # (!\ula|Mux28~18_combout  & (\ula|Add1~56_combout ))

	.dataa(gnd),
	.datab(\ula|Add1~56_combout ),
	.datac(\ula|Mux28~18_combout ),
	.datad(\ula|Mux3~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~12 .lut_mask = 16'hFC0C;
defparam \ula|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[28]~4 (
// Equation(s):
// \mux_valor_write_data|saida[28]~4_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [28])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux3~12_combout )))

	.dataa(gnd),
	.datab(\D_mem|ReadData [28]),
	.datac(\uc|Decoder0~1_combout ),
	.datad(\ula|Mux3~12_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[28]~4 .lut_mask = 16'hCFC0;
defparam \mux_valor_write_data|saida[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N20
fiftyfivenm_lcell_comb \Regfile|regs[31][28]~feeder (
// Equation(s):
// \Regfile|regs[31][28]~feeder_combout  = \mux_valor_write_data|saida[28]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~4_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[31][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[31][28]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[31][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N21
dffeas \Regfile|regs[31][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[31][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[31][28] .is_wysiwyg = "true";
defparam \Regfile|regs[31][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~92 (
// Equation(s):
// \Regfile|ReadData2[28]~92_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[23][28]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[19][28]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[23][28]~q ),
	.datab(\Regfile|regs[19][28]~q ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~92_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~92 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData2[28]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~93 (
// Equation(s):
// \Regfile|ReadData2[28]~93_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[28]~92_combout  & (\Regfile|regs[31][28]~q )) # (!\Regfile|ReadData2[28]~92_combout  & ((\Regfile|regs[27][28]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[28]~92_combout ))))

	.dataa(\Regfile|regs[31][28]~q ),
	.datab(\Regfile|regs[27][28]~q ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Regfile|ReadData2[28]~92_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~93_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~93 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[28]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~85 (
// Equation(s):
// \Regfile|ReadData2[28]~85_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[21][28]~q ) # (\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[17][28]~q  & ((!\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[17][28]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[21][28]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~85 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[28]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~86 (
// Equation(s):
// \Regfile|ReadData2[28]~86_combout  = (\Regfile|ReadData2[28]~85_combout  & ((\Regfile|regs[29][28]~q ) # ((!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[28]~85_combout  & (((\Regfile|regs[25][28]~q  & \Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|ReadData2[28]~85_combout ),
	.datab(\Regfile|regs[29][28]~q ),
	.datac(\Regfile|regs[25][28]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~86 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~87 (
// Equation(s):
// \Regfile|ReadData2[28]~87_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[26][28]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[18][28]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[18][28]~q ),
	.datac(\Regfile|regs[26][28]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~87_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~87 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[28]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~88 (
// Equation(s):
// \Regfile|ReadData2[28]~88_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[28]~87_combout  & (\Regfile|regs[30][28]~q )) # (!\Regfile|ReadData2[28]~87_combout  & ((\Regfile|regs[22][28]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[28]~87_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[30][28]~q ),
	.datac(\Regfile|regs[22][28]~q ),
	.datad(\Regfile|ReadData2[28]~87_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~88_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~88 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[28]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~89 (
// Equation(s):
// \Regfile|ReadData2[28]~89_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[24][28]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[16][28]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[16][28]~q ),
	.datac(\Regfile|regs[24][28]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~89_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~89 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[28]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~90 (
// Equation(s):
// \Regfile|ReadData2[28]~90_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[28]~89_combout  & (\Regfile|regs[28][28]~q )) # (!\Regfile|ReadData2[28]~89_combout  & ((\Regfile|regs[20][28]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[28]~89_combout ))))

	.dataa(\Regfile|regs[28][28]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[20][28]~q ),
	.datad(\Regfile|ReadData2[28]~89_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~90_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~90 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[28]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~91 (
// Equation(s):
// \Regfile|ReadData2[28]~91_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[28]~88_combout ) # ((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & (((!\Imem|memoria_ROM~31_combout  & \Regfile|ReadData2[28]~90_combout 
// ))))

	.dataa(\Regfile|ReadData2[28]~88_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[28]~90_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~91_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~91 .lut_mask = 16'hCBC8;
defparam \Regfile|ReadData2[28]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~94 (
// Equation(s):
// \Regfile|ReadData2[28]~94_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[28]~91_combout  & (\Regfile|ReadData2[28]~93_combout )) # (!\Regfile|ReadData2[28]~91_combout  & ((\Regfile|ReadData2[28]~86_combout ))))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[28]~91_combout ))))

	.dataa(\Regfile|ReadData2[28]~93_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[28]~86_combout ),
	.datad(\Regfile|ReadData2[28]~91_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~94_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~94 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[28]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~95 (
// Equation(s):
// \Regfile|ReadData2[28]~95_combout  = (\Imem|memoria_ROM~35_combout  & (((\Regfile|regs[10][28]~q ) # (\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[8][28]~q  & ((!\Imem|memoria_ROM~31_combout ))))

	.dataa(\Regfile|regs[8][28]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[10][28]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~95_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~95 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[28]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~96 (
// Equation(s):
// \Regfile|ReadData2[28]~96_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[28]~95_combout  & (\Regfile|regs[11][28]~q )) # (!\Regfile|ReadData2[28]~95_combout  & ((\Regfile|regs[9][28]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[28]~95_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[11][28]~q ),
	.datac(\Regfile|regs[9][28]~q ),
	.datad(\Regfile|ReadData2[28]~95_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~96_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~96 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[28]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~102 (
// Equation(s):
// \Regfile|ReadData2[28]~102_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[13][28]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[12][28]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[12][28]~q ),
	.datac(\Regfile|regs[13][28]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~102_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~102 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[28]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~103 (
// Equation(s):
// \Regfile|ReadData2[28]~103_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[28]~102_combout  & ((\Regfile|regs[15][28]~q ))) # (!\Regfile|ReadData2[28]~102_combout  & (\Regfile|regs[14][28]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[28]~102_combout ))))

	.dataa(\Regfile|regs[14][28]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|ReadData2[28]~102_combout ),
	.datad(\Regfile|regs[15][28]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~103_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~103 .lut_mask = 16'hF838;
defparam \Regfile|ReadData2[28]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~99 (
// Equation(s):
// \Regfile|ReadData2[28]~99_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[3][28]~q ))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|regs[1][28]~q ))))

	.dataa(\Regfile|regs[1][28]~q ),
	.datab(\Regfile|regs[3][28]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~99_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~99 .lut_mask = 16'hCA00;
defparam \Regfile|ReadData2[28]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~100 (
// Equation(s):
// \Regfile|ReadData2[28]~100_combout  = (\Regfile|ReadData2[28]~99_combout ) # ((!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[2][28]~q  & \Imem|memoria_ROM~35_combout )))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[2][28]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|ReadData2[28]~99_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~100_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~100 .lut_mask = 16'hFF40;
defparam \Regfile|ReadData2[28]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~97 (
// Equation(s):
// \Regfile|ReadData2[28]~97_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[5][28]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[4][28]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[4][28]~q ),
	.datac(\Regfile|regs[5][28]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~97 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[28]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~98 (
// Equation(s):
// \Regfile|ReadData2[28]~98_combout  = (\Regfile|ReadData2[28]~97_combout  & ((\Regfile|regs[7][28]~q ) # ((!\Imem|memoria_ROM~35_combout )))) # (!\Regfile|ReadData2[28]~97_combout  & (((\Regfile|regs[6][28]~q  & \Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|ReadData2[28]~97_combout ),
	.datab(\Regfile|regs[7][28]~q ),
	.datac(\Regfile|regs[6][28]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~98_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~98 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[28]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~101 (
// Equation(s):
// \Regfile|ReadData2[28]~101_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[28]~98_combout ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|ReadData2[28]~100_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|ReadData2[28]~100_combout ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Regfile|ReadData2[28]~98_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~101_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~101 .lut_mask = 16'hF4A4;
defparam \Regfile|ReadData2[28]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~104 (
// Equation(s):
// \Regfile|ReadData2[28]~104_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[28]~101_combout  & ((\Regfile|ReadData2[28]~103_combout ))) # (!\Regfile|ReadData2[28]~101_combout  & (\Regfile|ReadData2[28]~96_combout )))) # 
// (!\Imem|memoria_ROM~41_combout  & (((\Regfile|ReadData2[28]~101_combout ))))

	.dataa(\Regfile|ReadData2[28]~96_combout ),
	.datab(\Regfile|ReadData2[28]~103_combout ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Regfile|ReadData2[28]~101_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~104_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~104 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData2[28]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[28]~105 (
// Equation(s):
// \Regfile|ReadData2[28]~105_combout  = (!\Regfile|Equal2~1_combout  & ((\Imem|memoria_ROM~49_combout  & (\Regfile|ReadData2[28]~94_combout )) # (!\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[28]~104_combout )))))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|Equal2~1_combout ),
	.datac(\Regfile|ReadData2[28]~94_combout ),
	.datad(\Regfile|ReadData2[28]~104_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[28]~105_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[28]~105 .lut_mask = 16'h3120;
defparam \Regfile|ReadData2[28]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~4 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~4_combout  = (\uc|WideOr0~2_combout  & ((\Imem|memoria_ROM~100_combout ))) # (!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[28]~105_combout ))

	.dataa(\Regfile|ReadData2[28]~105_combout ),
	.datab(gnd),
	.datac(\Imem|memoria_ROM~100_combout ),
	.datad(\uc|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~4 .lut_mask = 16'hF0AA;
defparam \mux_in_2_ALU|saida[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
fiftyfivenm_lcell_comb \ula|Add1~58 (
// Equation(s):
// \ula|Add1~58_combout  = (\mux_in_2_ALU|saida[29]~3_combout  & ((\Regfile|ReadData1[29]~83_combout  & (!\ula|Add1~57 )) # (!\Regfile|ReadData1[29]~83_combout  & ((\ula|Add1~57 ) # (GND))))) # (!\mux_in_2_ALU|saida[29]~3_combout  & 
// ((\Regfile|ReadData1[29]~83_combout  & (\ula|Add1~57  & VCC)) # (!\Regfile|ReadData1[29]~83_combout  & (!\ula|Add1~57 ))))
// \ula|Add1~59  = CARRY((\mux_in_2_ALU|saida[29]~3_combout  & ((!\ula|Add1~57 ) # (!\Regfile|ReadData1[29]~83_combout ))) # (!\mux_in_2_ALU|saida[29]~3_combout  & (!\Regfile|ReadData1[29]~83_combout  & !\ula|Add1~57 )))

	.dataa(\mux_in_2_ALU|saida[29]~3_combout ),
	.datab(\Regfile|ReadData1[29]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~57 ),
	.combout(\ula|Add1~58_combout ),
	.cout(\ula|Add1~59 ));
// synopsys translate_off
defparam \ula|Add1~58 .lut_mask = 16'h692B;
defparam \ula|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
fiftyfivenm_lcell_comb \ula|result~31 (
// Equation(s):
// \ula|result~31_combout  = (\Regfile|ReadData1[29]~83_combout ) # ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[29]~84_combout ))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Regfile|ReadData1[29]~83_combout ),
	.datac(\Imem|memoria_ROM~100_combout ),
	.datad(\Regfile|ReadData2[29]~84_combout ),
	.cin(gnd),
	.combout(\ula|result~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~31 .lut_mask = 16'hFDEC;
defparam \ula|result~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
fiftyfivenm_lcell_comb \ula|Mux2~4 (
// Equation(s):
// \ula|Mux2~4_combout  = (\ula|Mux28~19_combout  & (\mux_in_2_ALU|saida[29]~3_combout  $ (\Regfile|ReadData1[29]~83_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[29]~3_combout ),
	.datac(\ula|Mux28~19_combout ),
	.datad(\Regfile|ReadData1[29]~83_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~4 .lut_mask = 16'h30C0;
defparam \ula|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
fiftyfivenm_lcell_comb \ula|result~32 (
// Equation(s):
// \ula|result~32_combout  = (\Regfile|ReadData1[29]~83_combout  & ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[29]~84_combout )))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Regfile|ReadData1[29]~83_combout ),
	.datac(\Imem|memoria_ROM~100_combout ),
	.datad(\Regfile|ReadData2[29]~84_combout ),
	.cin(gnd),
	.combout(\ula|result~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~32 .lut_mask = 16'hC480;
defparam \ula|result~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft0~111 (
// Equation(s):
// \ula|ShiftLeft0~111_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & (\Regfile|ReadData1[26]~690_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\Regfile|ReadData1[27]~688_combout )))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\Regfile|ReadData1[26]~690_combout ),
	.datad(\Regfile|ReadData1[27]~688_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~111 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~112 (
// Equation(s):
// \ula|ShiftLeft0~112_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & (\Regfile|ReadData1[28]~695_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\Regfile|ReadData1[29]~693_combout )))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Regfile|ReadData1[28]~695_combout ),
	.datac(\Regfile|ReadData1[29]~693_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~112 .lut_mask = 16'h4450;
defparam \ula|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
fiftyfivenm_lcell_comb \ula|Mux2~16 (
// Equation(s):
// \ula|Mux2~16_combout  = (\ula|Mux13~4_combout  & (((\ula|ShiftRight0~48_combout )) # (!\ula|ShiftLeft0~124_combout ))) # (!\ula|Mux13~4_combout  & (\ula|ShiftLeft0~124_combout  & (\ula|ShiftLeft0~112_combout )))

	.dataa(\ula|Mux13~4_combout ),
	.datab(\ula|ShiftLeft0~124_combout ),
	.datac(\ula|ShiftLeft0~112_combout ),
	.datad(\ula|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~16 .lut_mask = 16'hEA62;
defparam \ula|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
fiftyfivenm_lcell_comb \ula|Mux2~5 (
// Equation(s):
// \ula|Mux2~5_combout  = (\ula|ShiftLeft0~124_combout  & (!\ula|Mux28~4_combout  & (\ula|Mux2~16_combout ))) # (!\ula|ShiftLeft0~124_combout  & ((\ula|Mux28~4_combout ) # ((!\ula|Mux2~16_combout  & \ula|ShiftLeft0~104_combout ))))

	.dataa(\ula|ShiftLeft0~124_combout ),
	.datab(\ula|Mux28~4_combout ),
	.datac(\ula|Mux2~16_combout ),
	.datad(\ula|ShiftLeft0~104_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~5 .lut_mask = 16'h6564;
defparam \ula|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
fiftyfivenm_lcell_comb \ula|Mux2~6 (
// Equation(s):
// \ula|Mux2~6_combout  = (\ula|Mux28~4_combout  & ((\ula|Mux2~5_combout  & ((\ula|ShiftLeft0~90_combout ))) # (!\ula|Mux2~5_combout  & (\ula|ShiftLeft0~111_combout )))) # (!\ula|Mux28~4_combout  & (((\ula|Mux2~5_combout ))))

	.dataa(\ula|ShiftLeft0~111_combout ),
	.datab(\ula|Mux28~4_combout ),
	.datac(\ula|ShiftLeft0~90_combout ),
	.datad(\ula|Mux2~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~6 .lut_mask = 16'hF388;
defparam \ula|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
fiftyfivenm_lcell_comb \ula|Mux2~7 (
// Equation(s):
// \ula|Mux2~7_combout  = (\ula|Mux28~19_combout  & (!\ula|Mux2~2_combout  & ((\ula|Mux2~6_combout )))) # (!\ula|Mux28~19_combout  & ((\ula|Mux2~2_combout ) # ((\ula|result~32_combout ))))

	.dataa(\ula|Mux28~19_combout ),
	.datab(\ula|Mux2~2_combout ),
	.datac(\ula|result~32_combout ),
	.datad(\ula|Mux2~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~7 .lut_mask = 16'h7654;
defparam \ula|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
fiftyfivenm_lcell_comb \ula|Mux2~8 (
// Equation(s):
// \ula|Mux2~8_combout  = (\ula|Mux28~19_combout  & ((\ula|Mux2~2_combout ))) # (!\ula|Mux28~19_combout  & (\ula|result~32_combout  & !\ula|Mux2~2_combout ))

	.dataa(gnd),
	.datab(\ula|result~32_combout ),
	.datac(\ula|Mux28~19_combout ),
	.datad(\ula|Mux2~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~8 .lut_mask = 16'hF00C;
defparam \ula|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
fiftyfivenm_lcell_comb \ula|Mux2~9 (
// Equation(s):
// \ula|Mux2~9_combout  = (\ula|Mux28~19_combout  & ((\ula|Mux2~8_combout  & (\ula|ShiftLeft0~62_combout )) # (!\ula|Mux2~8_combout  & ((\ula|Mux2~6_combout ))))) # (!\ula|Mux28~19_combout  & (((\ula|Mux2~8_combout ))))

	.dataa(\ula|Mux28~19_combout ),
	.datab(\ula|ShiftLeft0~62_combout ),
	.datac(\ula|Mux2~8_combout ),
	.datad(\ula|Mux2~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~9 .lut_mask = 16'hDAD0;
defparam \ula|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
fiftyfivenm_lcell_comb \ula|Mux2~10 (
// Equation(s):
// \ula|Mux2~10_combout  = (\ula|Mux13~4_combout  & (\ula|ShiftRight0~84_combout  & (\ula|Mux13~3_combout ))) # (!\ula|Mux13~4_combout  & (((\ula|Mux2~9_combout ) # (!\ula|Mux13~3_combout ))))

	.dataa(\ula|Mux13~4_combout ),
	.datab(\ula|ShiftRight0~84_combout ),
	.datac(\ula|Mux13~3_combout ),
	.datad(\ula|Mux2~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~10 .lut_mask = 16'hD585;
defparam \ula|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N26
fiftyfivenm_lcell_comb \ula|Add0~58 (
// Equation(s):
// \ula|Add0~58_combout  = (\mux_in_2_ALU|saida[29]~3_combout  & ((\Regfile|ReadData1[29]~83_combout  & (\ula|Add0~57  & VCC)) # (!\Regfile|ReadData1[29]~83_combout  & (!\ula|Add0~57 )))) # (!\mux_in_2_ALU|saida[29]~3_combout  & 
// ((\Regfile|ReadData1[29]~83_combout  & (!\ula|Add0~57 )) # (!\Regfile|ReadData1[29]~83_combout  & ((\ula|Add0~57 ) # (GND)))))
// \ula|Add0~59  = CARRY((\mux_in_2_ALU|saida[29]~3_combout  & (!\Regfile|ReadData1[29]~83_combout  & !\ula|Add0~57 )) # (!\mux_in_2_ALU|saida[29]~3_combout  & ((!\ula|Add0~57 ) # (!\Regfile|ReadData1[29]~83_combout ))))

	.dataa(\mux_in_2_ALU|saida[29]~3_combout ),
	.datab(\Regfile|ReadData1[29]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~57 ),
	.combout(\ula|Add0~58_combout ),
	.cout(\ula|Add0~59 ));
// synopsys translate_off
defparam \ula|Add0~58 .lut_mask = 16'h9617;
defparam \ula|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
fiftyfivenm_lcell_comb \ula|Mux2~11 (
// Equation(s):
// \ula|Mux2~11_combout  = (\ula|Mux2~10_combout ) # ((!\ula|Mux13~4_combout  & (\ula|Mux2~7_combout  & \ula|Add0~58_combout )))

	.dataa(\ula|Mux13~4_combout ),
	.datab(\ula|Mux2~7_combout ),
	.datac(\ula|Mux2~10_combout ),
	.datad(\ula|Add0~58_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~11 .lut_mask = 16'hF4F0;
defparam \ula|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
fiftyfivenm_lcell_comb \ula|Mux2~12 (
// Equation(s):
// \ula|Mux2~12_combout  = (\ula|Mux13~0_combout  & ((\ula|Mux2~11_combout  & (\ula|ShiftRight1~66_combout )) # (!\ula|Mux2~11_combout  & ((\Regfile|ReadData1[31]~41_combout ))))) # (!\ula|Mux13~0_combout  & (((\ula|Mux2~11_combout ))))

	.dataa(\ula|ShiftRight1~66_combout ),
	.datab(\ula|Mux13~0_combout ),
	.datac(\Regfile|ReadData1[31]~41_combout ),
	.datad(\ula|Mux2~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~12 .lut_mask = 16'hBBC0;
defparam \ula|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
fiftyfivenm_lcell_comb \ula|Mux2~13 (
// Equation(s):
// \ula|Mux2~13_combout  = (\ULA_ctrl|Mux0~9_combout  & (((!\ula|Mux2~3_combout )))) # (!\ULA_ctrl|Mux0~9_combout  & ((\ula|Mux2~3_combout  & (\ula|result~31_combout )) # (!\ula|Mux2~3_combout  & ((\ula|Mux2~12_combout )))))

	.dataa(\ula|result~31_combout ),
	.datab(\ULA_ctrl|Mux0~9_combout ),
	.datac(\ula|Mux2~3_combout ),
	.datad(\ula|Mux2~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~13 .lut_mask = 16'h2F2C;
defparam \ula|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
fiftyfivenm_lcell_comb \ula|Mux2~14 (
// Equation(s):
// \ula|Mux2~14_combout  = (\ula|Mux23~1_combout  & ((\ula|Mux2~13_combout  & ((\ula|Mux2~4_combout ))) # (!\ula|Mux2~13_combout  & (!\ula|result~31_combout )))) # (!\ula|Mux23~1_combout  & (((\ula|Mux2~13_combout ))))

	.dataa(\ula|result~31_combout ),
	.datab(\ula|Mux23~1_combout ),
	.datac(\ula|Mux2~4_combout ),
	.datad(\ula|Mux2~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~14 .lut_mask = 16'hF344;
defparam \ula|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
fiftyfivenm_lcell_comb \ula|Mux2~15 (
// Equation(s):
// \ula|Mux2~15_combout  = (\ula|Mux28~18_combout  & ((\ula|Mux2~14_combout ))) # (!\ula|Mux28~18_combout  & (\ula|Add1~58_combout ))

	.dataa(gnd),
	.datab(\ula|Mux28~18_combout ),
	.datac(\ula|Add1~58_combout ),
	.datad(\ula|Mux2~14_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~15 .lut_mask = 16'hFC30;
defparam \ula|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N12
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[29]~3 (
// Equation(s):
// \mux_valor_write_data|saida[29]~3_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [29])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux2~15_combout )))

	.dataa(gnd),
	.datab(\D_mem|ReadData [29]),
	.datac(\uc|Decoder0~1_combout ),
	.datad(\ula|Mux2~15_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[29]~3 .lut_mask = 16'hCFC0;
defparam \mux_valor_write_data|saida[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N5
dffeas \Regfile|regs[21][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[21][29] .is_wysiwyg = "true";
defparam \Regfile|regs[21][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~63 (
// Equation(s):
// \Regfile|ReadData1[29]~63_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[25][29]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[17][29]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[17][29]~q ),
	.datad(\Regfile|regs[25][29]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~63 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData1[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~64 (
// Equation(s):
// \Regfile|ReadData1[29]~64_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[29]~63_combout  & ((\Regfile|regs[29][29]~q ))) # (!\Regfile|ReadData1[29]~63_combout  & (\Regfile|regs[21][29]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[29]~63_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[21][29]~q ),
	.datac(\Regfile|regs[29][29]~q ),
	.datad(\Regfile|ReadData1[29]~63_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~64 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~65 (
// Equation(s):
// \Regfile|ReadData1[29]~65_combout  = (\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout ) # ((\Regfile|regs[22][29]~q )))) # (!\Imem|memoria_ROM~4_combout  & (!\Imem|memoria_ROM~9_combout  & (\Regfile|regs[18][29]~q )))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[18][29]~q ),
	.datad(\Regfile|regs[22][29]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~65 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData1[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~66 (
// Equation(s):
// \Regfile|ReadData1[29]~66_combout  = (\Regfile|ReadData1[29]~65_combout  & (((\Regfile|regs[30][29]~q ) # (!\Imem|memoria_ROM~9_combout )))) # (!\Regfile|ReadData1[29]~65_combout  & (\Regfile|regs[26][29]~q  & ((\Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|regs[26][29]~q ),
	.datab(\Regfile|ReadData1[29]~65_combout ),
	.datac(\Regfile|regs[30][29]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~66 .lut_mask = 16'hE2CC;
defparam \Regfile|ReadData1[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~67 (
// Equation(s):
// \Regfile|ReadData1[29]~67_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|regs[20][29]~q ) # ((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[16][29]~q  & !\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[20][29]~q ),
	.datac(\Regfile|regs[16][29]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~67 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData1[29]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~68 (
// Equation(s):
// \Regfile|ReadData1[29]~68_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[29]~67_combout  & ((\Regfile|regs[28][29]~q ))) # (!\Regfile|ReadData1[29]~67_combout  & (\Regfile|regs[24][29]~q )))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[29]~67_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[24][29]~q ),
	.datac(\Regfile|regs[28][29]~q ),
	.datad(\Regfile|ReadData1[29]~67_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~68 .lut_mask = 16'hF588;
defparam \Regfile|ReadData1[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~69 (
// Equation(s):
// \Regfile|ReadData1[29]~69_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[29]~66_combout ) # ((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (((!\Imem|memoria_ROM~13_combout  & \Regfile|ReadData1[29]~68_combout 
// ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|ReadData1[29]~66_combout ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Regfile|ReadData1[29]~68_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~69 .lut_mask = 16'hADA8;
defparam \Regfile|ReadData1[29]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~70 (
// Equation(s):
// \Regfile|ReadData1[29]~70_combout  = (\Imem|memoria_ROM~9_combout  & (((\Regfile|regs[27][29]~q ) # (\Imem|memoria_ROM~4_combout )))) # (!\Imem|memoria_ROM~9_combout  & (\Regfile|regs[19][29]~q  & ((!\Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|regs[19][29]~q ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|regs[27][29]~q ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~70 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData1[29]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~71 (
// Equation(s):
// \Regfile|ReadData1[29]~71_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[29]~70_combout  & ((\Regfile|regs[31][29]~q ))) # (!\Regfile|ReadData1[29]~70_combout  & (\Regfile|regs[23][29]~q )))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[29]~70_combout ))))

	.dataa(\Regfile|regs[23][29]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[31][29]~q ),
	.datad(\Regfile|ReadData1[29]~70_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~71 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[29]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~72 (
// Equation(s):
// \Regfile|ReadData1[29]~72_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[29]~69_combout  & ((\Regfile|ReadData1[29]~71_combout ))) # (!\Regfile|ReadData1[29]~69_combout  & (\Regfile|ReadData1[29]~64_combout )))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[29]~69_combout ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|ReadData1[29]~64_combout ),
	.datac(\Regfile|ReadData1[29]~69_combout ),
	.datad(\Regfile|ReadData1[29]~71_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~72 .lut_mask = 16'hF858;
defparam \Regfile|ReadData1[29]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
fiftyfivenm_lcell_comb \Regfile|ReadData1[29]~693 (
// Equation(s):
// \Regfile|ReadData1[29]~693_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[29]~72_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[29]~82_combout )))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|ReadData1[29]~72_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData1[29]~82_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[29]~693_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[29]~693 .lut_mask = 16'hDD88;
defparam \Regfile|ReadData1[29]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
fiftyfivenm_lcell_comb \ula|ShiftRight1~5 (
// Equation(s):
// \ula|ShiftRight1~5_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\Regfile|ReadData1[30]~694_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\Regfile|ReadData1[29]~693_combout ))

	.dataa(gnd),
	.datab(\Regfile|ReadData1[29]~693_combout ),
	.datac(\Regfile|ReadData1[30]~694_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~5 .lut_mask = 16'hF0CC;
defparam \ula|ShiftRight1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
fiftyfivenm_lcell_comb \ula|ShiftRight1~48 (
// Equation(s):
// \ula|ShiftRight1~48_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (((\Regfile|ReadData1[31]~692_combout )))) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\Regfile|ReadData1[31]~692_combout ))) # 
// (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight1~5_combout ))))

	.dataa(\ula|ShiftRight1~5_combout ),
	.datab(\Regfile|ReadData1[31]~692_combout ),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\mux_in_2_ALU|saida[2]~30_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~48_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~48 .lut_mask = 16'hCCCA;
defparam \ula|ShiftRight1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N12
fiftyfivenm_lcell_comb \ula|ShiftRight1~47 (
// Equation(s):
// \ula|ShiftRight1~47_combout  = (!\mux_in_2_ALU|saida[3]~29_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight0~37_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight0~35_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\ula|ShiftRight0~35_combout ),
	.datad(\ula|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~47_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~47 .lut_mask = 16'h5410;
defparam \ula|ShiftRight1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N2
fiftyfivenm_lcell_comb \ula|ShiftRight1~49 (
// Equation(s):
// \ula|ShiftRight1~49_combout  = (!\Regfile|Equal1~1_combout  & ((\ula|ShiftRight1~47_combout ) # ((\mux_in_2_ALU|saida[3]~29_combout  & \ula|ShiftRight1~48_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\ula|ShiftRight1~48_combout ),
	.datac(\Regfile|Equal1~1_combout ),
	.datad(\ula|ShiftRight1~47_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~49_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~49 .lut_mask = 16'h0F08;
defparam \ula|ShiftRight1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
fiftyfivenm_lcell_comb \ula|ShiftRight0~67 (
// Equation(s):
// \ula|ShiftRight0~67_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight1~12_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight0~16_combout )))))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight1~12_combout ),
	.datad(\ula|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~67 .lut_mask = 16'h3120;
defparam \ula|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
fiftyfivenm_lcell_comb \ula|ShiftRight0~10 (
// Equation(s):
// \ula|ShiftRight0~10_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[7]~678_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[5]~679_combout )))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[7]~678_combout ),
	.datad(\Regfile|ReadData1[5]~679_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~10 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
fiftyfivenm_lcell_comb \ula|ShiftRight0~70 (
// Equation(s):
// \ula|ShiftRight0~70_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight1~11_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight0~10_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\ula|ShiftRight0~10_combout ),
	.datac(\ula|ShiftRight1~11_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~70 .lut_mask = 16'h5044;
defparam \ula|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
fiftyfivenm_lcell_comb \ula|Mux26~1 (
// Equation(s):
// \ula|Mux26~1_combout  = (\ula|Mux27~17_combout  & (((\ula|Mux27~4_combout ) # (\ula|ShiftRight0~69_combout )))) # (!\ula|Mux27~17_combout  & (\ula|ShiftRight0~70_combout  & (!\ula|Mux27~4_combout )))

	.dataa(\ula|ShiftRight0~70_combout ),
	.datab(\ula|Mux27~17_combout ),
	.datac(\ula|Mux27~4_combout ),
	.datad(\ula|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~1 .lut_mask = 16'hCEC2;
defparam \ula|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
fiftyfivenm_lcell_comb \ula|Mux26~2 (
// Equation(s):
// \ula|Mux26~2_combout  = (\ula|Mux27~4_combout  & ((\ula|Mux26~1_combout  & (\ula|ShiftRight0~71_combout )) # (!\ula|Mux26~1_combout  & ((\ula|ShiftRight0~67_combout ))))) # (!\ula|Mux27~4_combout  & (((\ula|Mux26~1_combout ))))

	.dataa(\ula|ShiftRight0~71_combout ),
	.datab(\ula|ShiftRight0~67_combout ),
	.datac(\ula|Mux27~4_combout ),
	.datad(\ula|Mux26~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~2 .lut_mask = 16'hAFC0;
defparam \ula|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
fiftyfivenm_lcell_comb \ula|result~4 (
// Equation(s):
// \ula|result~4_combout  = \Regfile|ReadData1[5]~587_combout  $ (((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~83_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[5]~588_combout )))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Imem|memoria_ROM~83_combout ),
	.datac(\Regfile|ReadData1[5]~587_combout ),
	.datad(\Regfile|ReadData2[5]~588_combout ),
	.cin(gnd),
	.combout(\ula|result~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~4 .lut_mask = 16'h2D78;
defparam \ula|result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
fiftyfivenm_lcell_comb \ula|Mux26~3 (
// Equation(s):
// \ula|Mux26~3_combout  = (\ULA_ctrl|Mux2~7_combout  & (((!\ULA_ctrl|Mux3~10_combout )))) # (!\ULA_ctrl|Mux2~7_combout  & ((\Regfile|ReadData1[5]~587_combout  & ((\mux_in_2_ALU|saida[5]~27_combout ) # (\ULA_ctrl|Mux3~10_combout ))) # 
// (!\Regfile|ReadData1[5]~587_combout  & (\mux_in_2_ALU|saida[5]~27_combout  & \ULA_ctrl|Mux3~10_combout ))))

	.dataa(\Regfile|ReadData1[5]~587_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\mux_in_2_ALU|saida[5]~27_combout ),
	.datad(\ULA_ctrl|Mux3~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~3 .lut_mask = 16'h32EC;
defparam \ula|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
fiftyfivenm_lcell_comb \ula|Mux26~4 (
// Equation(s):
// \ula|Mux26~4_combout  = (\ula|Mux28~5_combout  & ((\ula|Mux26~3_combout  & ((\ula|Add0~10_combout ))) # (!\ula|Mux26~3_combout  & (\ula|ShiftLeft0~127_combout )))) # (!\ula|Mux28~5_combout  & (\ula|Mux26~3_combout ))

	.dataa(\ula|Mux28~5_combout ),
	.datab(\ula|Mux26~3_combout ),
	.datac(\ula|ShiftLeft0~127_combout ),
	.datad(\ula|Add0~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~4 .lut_mask = 16'hEC64;
defparam \ula|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
fiftyfivenm_lcell_comb \ula|Mux26~5 (
// Equation(s):
// \ula|Mux26~5_combout  = (\ula|Mux27~11_combout  & ((\ula|Mux27~10_combout  & (\ula|result~4_combout )) # (!\ula|Mux27~10_combout  & ((\ula|Mux26~4_combout ))))) # (!\ula|Mux27~11_combout  & (((!\ula|Mux27~10_combout ))))

	.dataa(\ula|result~4_combout ),
	.datab(\ula|Mux27~11_combout ),
	.datac(\ula|Mux26~4_combout ),
	.datad(\ula|Mux27~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~5 .lut_mask = 16'h88F3;
defparam \ula|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
fiftyfivenm_lcell_comb \ula|Mux26~6 (
// Equation(s):
// \ula|Mux26~6_combout  = (\ula|Mux27~7_combout  & ((\ula|Mux26~5_combout  & ((\ula|Mux26~2_combout ))) # (!\ula|Mux26~5_combout  & (\ula|ShiftRight1~49_combout )))) # (!\ula|Mux27~7_combout  & (((\ula|Mux26~5_combout ))))

	.dataa(\ula|Mux27~7_combout ),
	.datab(\ula|ShiftRight1~49_combout ),
	.datac(\ula|Mux26~2_combout ),
	.datad(\ula|Mux26~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~6 .lut_mask = 16'hF588;
defparam \ula|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
fiftyfivenm_lcell_comb \ula|Mux26~7 (
// Equation(s):
// \ula|Mux26~7_combout  = (\ula|Mux26~0_combout  & ((\ula|Mux26~6_combout ) # ((\ula|Add1~10_combout  & !\ula|Mux28~18_combout )))) # (!\ula|Mux26~0_combout  & (\ula|Add1~10_combout  & (!\ula|Mux28~18_combout )))

	.dataa(\ula|Mux26~0_combout ),
	.datab(\ula|Add1~10_combout ),
	.datac(\ula|Mux28~18_combout ),
	.datad(\ula|Mux26~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~7 .lut_mask = 16'hAE0C;
defparam \ula|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
fiftyfivenm_lcell_comb \ula|Mux26~8 (
// Equation(s):
// \ula|Mux26~8_combout  = (\ula|Mux26~7_combout ) # ((!\Regfile|ReadData1[5]~587_combout  & (\ula|Mux27~15_combout  & !\mux_in_2_ALU|saida[5]~27_combout )))

	.dataa(\Regfile|ReadData1[5]~587_combout ),
	.datab(\ula|Mux27~15_combout ),
	.datac(\mux_in_2_ALU|saida[5]~27_combout ),
	.datad(\ula|Mux26~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~8 .lut_mask = 16'hFF04;
defparam \ula|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N21
dffeas \D_mem|mem~741 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~741 .is_wysiwyg = "true";
defparam \D_mem|mem~741 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \D_mem|mem~997 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~997 .is_wysiwyg = "true";
defparam \D_mem|mem~997 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
fiftyfivenm_lcell_comb \D_mem|mem~869feeder (
// Equation(s):
// \D_mem|mem~869feeder_combout  = \Regfile|ReadData2[5]~588_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[5]~588_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~869feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~869feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~869feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \D_mem|mem~869 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~869feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~869 .is_wysiwyg = "true";
defparam \D_mem|mem~869 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \D_mem|mem~613 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~613 .is_wysiwyg = "true";
defparam \D_mem|mem~613 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
fiftyfivenm_lcell_comb \D_mem|mem~1131 (
// Equation(s):
// \D_mem|mem~1131_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~869_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~613_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~869_q ),
	.datac(\D_mem|mem~613_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1131_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1131 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
fiftyfivenm_lcell_comb \D_mem|mem~1132 (
// Equation(s):
// \D_mem|mem~1132_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1131_combout  & ((\D_mem|mem~997_q ))) # (!\D_mem|mem~1131_combout  & (\D_mem|mem~741_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1131_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~741_q ),
	.datac(\D_mem|mem~997_q ),
	.datad(\D_mem|mem~1131_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1132_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1132 .lut_mask = 16'hF588;
defparam \D_mem|mem~1132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N27
dffeas \D_mem|mem~933 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~933 .is_wysiwyg = "true";
defparam \D_mem|mem~933 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N31
dffeas \D_mem|mem~677 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~677 .is_wysiwyg = "true";
defparam \D_mem|mem~677 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \D_mem|mem~549 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~549 .is_wysiwyg = "true";
defparam \D_mem|mem~549 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
fiftyfivenm_lcell_comb \D_mem|mem~805feeder (
// Equation(s):
// \D_mem|mem~805feeder_combout  = \Regfile|ReadData2[5]~588_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[5]~588_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~805feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~805feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~805feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \D_mem|mem~805 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~805feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~805 .is_wysiwyg = "true";
defparam \D_mem|mem~805 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
fiftyfivenm_lcell_comb \D_mem|mem~1124 (
// Equation(s):
// \D_mem|mem~1124_combout  = (\ula|Mux28~combout  & ((\ula|Mux29~combout ) # ((\D_mem|mem~805_q )))) # (!\ula|Mux28~combout  & (!\ula|Mux29~combout  & (\D_mem|mem~549_q )))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~549_q ),
	.datad(\D_mem|mem~805_q ),
	.cin(gnd),
	.combout(\D_mem|mem~1124_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1124 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
fiftyfivenm_lcell_comb \D_mem|mem~1125 (
// Equation(s):
// \D_mem|mem~1125_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1124_combout  & (\D_mem|mem~933_q )) # (!\D_mem|mem~1124_combout  & ((\D_mem|mem~677_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1124_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~933_q ),
	.datac(\D_mem|mem~677_q ),
	.datad(\D_mem|mem~1124_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1125_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1125 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
fiftyfivenm_lcell_comb \D_mem|mem~837feeder (
// Equation(s):
// \D_mem|mem~837feeder_combout  = \Regfile|ReadData2[5]~588_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[5]~588_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~837feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~837feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~837feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N13
dffeas \D_mem|mem~837 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~837feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~837 .is_wysiwyg = "true";
defparam \D_mem|mem~837 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N15
dffeas \D_mem|mem~965 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~965 .is_wysiwyg = "true";
defparam \D_mem|mem~965 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
fiftyfivenm_lcell_comb \D_mem|mem~709feeder (
// Equation(s):
// \D_mem|mem~709feeder_combout  = \Regfile|ReadData2[5]~588_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[5]~588_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~709feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~709feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~709feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N11
dffeas \D_mem|mem~709 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~709feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~709 .is_wysiwyg = "true";
defparam \D_mem|mem~709 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N21
dffeas \D_mem|mem~581 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~581 .is_wysiwyg = "true";
defparam \D_mem|mem~581 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
fiftyfivenm_lcell_comb \D_mem|mem~1126 (
// Equation(s):
// \D_mem|mem~1126_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~709_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~581_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~709_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~581_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1126_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1126 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
fiftyfivenm_lcell_comb \D_mem|mem~1127 (
// Equation(s):
// \D_mem|mem~1127_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1126_combout  & ((\D_mem|mem~965_q ))) # (!\D_mem|mem~1126_combout  & (\D_mem|mem~837_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1126_combout ))))

	.dataa(\D_mem|mem~837_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~965_q ),
	.datad(\D_mem|mem~1126_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1127_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1127 .lut_mask = 16'hF388;
defparam \D_mem|mem~1127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
fiftyfivenm_lcell_comb \D_mem|mem~901feeder (
// Equation(s):
// \D_mem|mem~901feeder_combout  = \Regfile|ReadData2[5]~588_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[5]~588_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~901feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~901feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~901feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \D_mem|mem~901 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~901feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~901 .is_wysiwyg = "true";
defparam \D_mem|mem~901 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
fiftyfivenm_lcell_comb \D_mem|mem~773feeder (
// Equation(s):
// \D_mem|mem~773feeder_combout  = \Regfile|ReadData2[5]~588_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[5]~588_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~773feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~773feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~773feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \D_mem|mem~773 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~773feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~773 .is_wysiwyg = "true";
defparam \D_mem|mem~773 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N9
dffeas \D_mem|mem~645 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~645 .is_wysiwyg = "true";
defparam \D_mem|mem~645 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \D_mem|mem~517 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~517 .is_wysiwyg = "true";
defparam \D_mem|mem~517 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
fiftyfivenm_lcell_comb \D_mem|mem~1128 (
// Equation(s):
// \D_mem|mem~1128_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~645_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~517_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~645_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~517_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1128_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1128 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
fiftyfivenm_lcell_comb \D_mem|mem~1129 (
// Equation(s):
// \D_mem|mem~1129_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1128_combout  & (\D_mem|mem~901_q )) # (!\D_mem|mem~1128_combout  & ((\D_mem|mem~773_q ))))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1128_combout ))))

	.dataa(\D_mem|mem~901_q ),
	.datab(\D_mem|mem~773_q ),
	.datac(\ula|Mux28~combout ),
	.datad(\D_mem|mem~1128_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1129_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1129 .lut_mask = 16'hAFC0;
defparam \D_mem|mem~1129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
fiftyfivenm_lcell_comb \D_mem|mem~1130 (
// Equation(s):
// \D_mem|mem~1130_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~1127_combout )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~1129_combout )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~1127_combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\D_mem|mem~1129_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1130_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1130 .lut_mask = 16'hE5E0;
defparam \D_mem|mem~1130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
fiftyfivenm_lcell_comb \D_mem|mem~1133 (
// Equation(s):
// \D_mem|mem~1133_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1130_combout  & (\D_mem|mem~1132_combout )) # (!\D_mem|mem~1130_combout  & ((\D_mem|mem~1125_combout ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1130_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~1132_combout ),
	.datac(\D_mem|mem~1125_combout ),
	.datad(\D_mem|mem~1130_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1133_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1133 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N11
dffeas \D_mem|mem~485 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[5]~588_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~485 .is_wysiwyg = "true";
defparam \D_mem|mem~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \D_mem|mem~453 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~453 .is_wysiwyg = "true";
defparam \D_mem|mem~453 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N7
dffeas \D_mem|mem~421 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~421 .is_wysiwyg = "true";
defparam \D_mem|mem~421 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N21
dffeas \D_mem|mem~389 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~389 .is_wysiwyg = "true";
defparam \D_mem|mem~389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
fiftyfivenm_lcell_comb \D_mem|mem~1141 (
// Equation(s):
// \D_mem|mem~1141_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~421_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~389_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~421_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~389_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1141_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1141 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
fiftyfivenm_lcell_comb \D_mem|mem~1142 (
// Equation(s):
// \D_mem|mem~1142_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1141_combout  & (\D_mem|mem~485_q )) # (!\D_mem|mem~1141_combout  & ((\D_mem|mem~453_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1141_combout ))))

	.dataa(\D_mem|mem~485_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~453_q ),
	.datad(\D_mem|mem~1141_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1142_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1142 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N13
dffeas \D_mem|mem~229 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~229 .is_wysiwyg = "true";
defparam \D_mem|mem~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N31
dffeas \D_mem|mem~197 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~197 .is_wysiwyg = "true";
defparam \D_mem|mem~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N3
dffeas \D_mem|mem~165 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~165 .is_wysiwyg = "true";
defparam \D_mem|mem~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N29
dffeas \D_mem|mem~133 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~133 .is_wysiwyg = "true";
defparam \D_mem|mem~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N28
fiftyfivenm_lcell_comb \D_mem|mem~1134 (
// Equation(s):
// \D_mem|mem~1134_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~165_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~133_q )))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~165_q ),
	.datac(\D_mem|mem~133_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1134_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1134 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
fiftyfivenm_lcell_comb \D_mem|mem~1135 (
// Equation(s):
// \D_mem|mem~1135_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1134_combout  & (\D_mem|mem~229_q )) # (!\D_mem|mem~1134_combout  & ((\D_mem|mem~197_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1134_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~229_q ),
	.datac(\D_mem|mem~197_q ),
	.datad(\D_mem|mem~1134_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1135_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1135 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N17
dffeas \D_mem|mem~37 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~37 .is_wysiwyg = "true";
defparam \D_mem|mem~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N31
dffeas \D_mem|mem~101 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~101 .is_wysiwyg = "true";
defparam \D_mem|mem~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \D_mem|mem~69 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~69 .is_wysiwyg = "true";
defparam \D_mem|mem~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \D_mem|mem~5 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~5 .is_wysiwyg = "true";
defparam \D_mem|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
fiftyfivenm_lcell_comb \D_mem|mem~1138 (
// Equation(s):
// \D_mem|mem~1138_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~69_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~5_q  & !\ula|Mux31~10_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~69_q ),
	.datac(\D_mem|mem~5_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1138_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1138 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
fiftyfivenm_lcell_comb \D_mem|mem~1139 (
// Equation(s):
// \D_mem|mem~1139_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1138_combout  & ((\D_mem|mem~101_q ))) # (!\D_mem|mem~1138_combout  & (\D_mem|mem~37_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1138_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~37_q ),
	.datac(\D_mem|mem~101_q ),
	.datad(\D_mem|mem~1138_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1139_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1139 .lut_mask = 16'hF588;
defparam \D_mem|mem~1139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
fiftyfivenm_lcell_comb \D_mem|mem~293feeder (
// Equation(s):
// \D_mem|mem~293feeder_combout  = \Regfile|ReadData2[5]~588_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[5]~588_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~293feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~293feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~293feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N27
dffeas \D_mem|mem~293 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~293 .is_wysiwyg = "true";
defparam \D_mem|mem~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \D_mem|mem~357 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~357 .is_wysiwyg = "true";
defparam \D_mem|mem~357 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \D_mem|mem~325 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~325 .is_wysiwyg = "true";
defparam \D_mem|mem~325 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \D_mem|mem~261 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[5]~588_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~261 .is_wysiwyg = "true";
defparam \D_mem|mem~261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
fiftyfivenm_lcell_comb \D_mem|mem~1136 (
// Equation(s):
// \D_mem|mem~1136_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~325_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~261_q )))))

	.dataa(\D_mem|mem~325_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~261_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1136_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1136 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
fiftyfivenm_lcell_comb \D_mem|mem~1137 (
// Equation(s):
// \D_mem|mem~1137_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1136_combout  & ((\D_mem|mem~357_q ))) # (!\D_mem|mem~1136_combout  & (\D_mem|mem~293_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1136_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~293_q ),
	.datac(\D_mem|mem~357_q ),
	.datad(\D_mem|mem~1136_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1137_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1137 .lut_mask = 16'hF588;
defparam \D_mem|mem~1137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
fiftyfivenm_lcell_comb \D_mem|mem~1140 (
// Equation(s):
// \D_mem|mem~1140_combout  = (\ula|Mux29~combout  & (\ula|Mux28~combout )) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & ((\D_mem|mem~1137_combout ))) # (!\ula|Mux28~combout  & (\D_mem|mem~1139_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1139_combout ),
	.datad(\D_mem|mem~1137_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1140_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1140 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
fiftyfivenm_lcell_comb \D_mem|mem~1143 (
// Equation(s):
// \D_mem|mem~1143_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1140_combout  & (\D_mem|mem~1142_combout )) # (!\D_mem|mem~1140_combout  & ((\D_mem|mem~1135_combout ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1140_combout ))))

	.dataa(\D_mem|mem~1142_combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~1135_combout ),
	.datad(\D_mem|mem~1140_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1143_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1143 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
fiftyfivenm_lcell_comb \D_mem|ReadData~5 (
// Equation(s):
// \D_mem|ReadData~5_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & (\D_mem|mem~1133_combout )) # (!\ula|Mux27~16_combout  & ((\D_mem|mem~1143_combout )))))

	.dataa(\ula|Mux27~16_combout ),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\D_mem|mem~1133_combout ),
	.datad(\D_mem|mem~1143_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~5_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~5 .lut_mask = 16'hC480;
defparam \D_mem|ReadData~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N21
dffeas \D_mem|ReadData[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[5] .is_wysiwyg = "true";
defparam \D_mem|ReadData[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[5]~27 (
// Equation(s):
// \mux_valor_write_data|saida[5]~27_combout  = (\uc|Decoder0~1_combout  & ((\D_mem|ReadData [5]))) # (!\uc|Decoder0~1_combout  & (\ula|Mux26~8_combout ))

	.dataa(\ula|Mux26~8_combout ),
	.datab(gnd),
	.datac(\uc|Decoder0~1_combout ),
	.datad(\D_mem|ReadData [5]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[5]~27 .lut_mask = 16'hFA0A;
defparam \mux_valor_write_data|saida[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N11
dffeas \Regfile|regs[29][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[29][5] .is_wysiwyg = "true";
defparam \Regfile|regs[29][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~567 (
// Equation(s):
// \Regfile|ReadData1[5]~567_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|regs[25][5]~q )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|regs[17][5]~q )))))

	.dataa(\Regfile|regs[25][5]~q ),
	.datab(\Regfile|regs[17][5]~q ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~567_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~567 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData1[5]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~568 (
// Equation(s):
// \Regfile|ReadData1[5]~568_combout  = (\Regfile|ReadData1[5]~567_combout  & ((\Regfile|regs[29][5]~q ) # ((!\Imem|memoria_ROM~4_combout )))) # (!\Regfile|ReadData1[5]~567_combout  & (((\Regfile|regs[21][5]~q  & \Imem|memoria_ROM~4_combout ))))

	.dataa(\Regfile|regs[29][5]~q ),
	.datab(\Regfile|regs[21][5]~q ),
	.datac(\Regfile|ReadData1[5]~567_combout ),
	.datad(\Imem|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~568_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~568 .lut_mask = 16'hACF0;
defparam \Regfile|ReadData1[5]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~569 (
// Equation(s):
// \Regfile|ReadData1[5]~569_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[22][5]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[18][5]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[18][5]~q ),
	.datac(\Regfile|regs[22][5]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~569_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~569 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[5]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~570 (
// Equation(s):
// \Regfile|ReadData1[5]~570_combout  = (\Regfile|ReadData1[5]~569_combout  & ((\Regfile|regs[30][5]~q ) # ((!\Imem|memoria_ROM~9_combout )))) # (!\Regfile|ReadData1[5]~569_combout  & (((\Regfile|regs[26][5]~q  & \Imem|memoria_ROM~9_combout ))))

	.dataa(\Regfile|ReadData1[5]~569_combout ),
	.datab(\Regfile|regs[30][5]~q ),
	.datac(\Regfile|regs[26][5]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~570_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~570 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData1[5]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~571 (
// Equation(s):
// \Regfile|ReadData1[5]~571_combout  = (\Imem|memoria_ROM~4_combout  & (((\Regfile|regs[20][5]~q ) # (\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & (\Regfile|regs[16][5]~q  & ((!\Imem|memoria_ROM~9_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[16][5]~q ),
	.datac(\Regfile|regs[20][5]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~571_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~571 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[5]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~572 (
// Equation(s):
// \Regfile|ReadData1[5]~572_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[5]~571_combout  & (\Regfile|regs[28][5]~q )) # (!\Regfile|ReadData1[5]~571_combout  & ((\Regfile|regs[24][5]~q ))))) # (!\Imem|memoria_ROM~9_combout  & 
// (((\Regfile|ReadData1[5]~571_combout ))))

	.dataa(\Imem|memoria_ROM~9_combout ),
	.datab(\Regfile|regs[28][5]~q ),
	.datac(\Regfile|regs[24][5]~q ),
	.datad(\Regfile|ReadData1[5]~571_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~572_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~572 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[5]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~573 (
// Equation(s):
// \Regfile|ReadData1[5]~573_combout  = (\Imem|memoria_ROM~13_combout  & (((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & ((\Imem|memoria_ROM~15_combout  & (\Regfile|ReadData1[5]~570_combout )) # (!\Imem|memoria_ROM~15_combout  & 
// ((\Regfile|ReadData1[5]~572_combout )))))

	.dataa(\Regfile|ReadData1[5]~570_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[5]~572_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~573_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~573 .lut_mask = 16'hE3E0;
defparam \Regfile|ReadData1[5]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~574 (
// Equation(s):
// \Regfile|ReadData1[5]~574_combout  = (\Imem|memoria_ROM~4_combout  & (((\Imem|memoria_ROM~9_combout )))) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & ((\Regfile|regs[27][5]~q ))) # (!\Imem|memoria_ROM~9_combout  & 
// (\Regfile|regs[19][5]~q ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Regfile|regs[19][5]~q ),
	.datac(\Regfile|regs[27][5]~q ),
	.datad(\Imem|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~574_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~574 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[5]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~575 (
// Equation(s):
// \Regfile|ReadData1[5]~575_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[5]~574_combout  & (\Regfile|regs[31][5]~q )) # (!\Regfile|ReadData1[5]~574_combout  & ((\Regfile|regs[23][5]~q ))))) # (!\Imem|memoria_ROM~4_combout  & 
// (((\Regfile|ReadData1[5]~574_combout ))))

	.dataa(\Regfile|regs[31][5]~q ),
	.datab(\Imem|memoria_ROM~4_combout ),
	.datac(\Regfile|regs[23][5]~q ),
	.datad(\Regfile|ReadData1[5]~574_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~575_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~575 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[5]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~576 (
// Equation(s):
// \Regfile|ReadData1[5]~576_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[5]~573_combout  & ((\Regfile|ReadData1[5]~575_combout ))) # (!\Regfile|ReadData1[5]~573_combout  & (\Regfile|ReadData1[5]~568_combout )))) # 
// (!\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[5]~573_combout ))))

	.dataa(\Regfile|ReadData1[5]~568_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|ReadData1[5]~573_combout ),
	.datad(\Regfile|ReadData1[5]~575_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~576_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~576 .lut_mask = 16'hF838;
defparam \Regfile|ReadData1[5]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[5]~679 (
// Equation(s):
// \Regfile|ReadData1[5]~679_combout  = (\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[5]~576_combout )) # (!\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[5]~586_combout )))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[5]~576_combout ),
	.datad(\Regfile|ReadData1[5]~586_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[5]~679_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[5]~679 .lut_mask = 16'hF5A0;
defparam \Regfile|ReadData1[5]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~27 (
// Equation(s):
// \ula|ShiftLeft0~27_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[3]~674_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[5]~679_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[3]~674_combout ),
	.datad(\Regfile|ReadData1[5]~679_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~27 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
fiftyfivenm_lcell_comb \ula|ShiftLeft0~33 (
// Equation(s):
// \ula|ShiftLeft0~33_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~27_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~32_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftLeft0~27_combout ),
	.datad(\ula|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~33 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft0~63 (
// Equation(s):
// \ula|ShiftLeft0~63_combout  = (\ula|ShiftRight0~46_combout  & ((\ula|ShiftLeft0~33_combout ) # ((\mux_in_2_ALU|saida[2]~30_combout  & \ula|ShiftLeft0~17_combout )))) # (!\ula|ShiftRight0~46_combout  & (((\mux_in_2_ALU|saida[2]~30_combout  & 
// \ula|ShiftLeft0~17_combout ))))

	.dataa(\ula|ShiftRight0~46_combout ),
	.datab(\ula|ShiftLeft0~33_combout ),
	.datac(\mux_in_2_ALU|saida[2]~30_combout ),
	.datad(\ula|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~63 .lut_mask = 16'hF888;
defparam \ula|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~67 (
// Equation(s):
// \ula|ShiftLeft0~67_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & (\ula|ShiftLeft0~63_combout )) # (!\mux_in_2_ALU|saida[3]~29_combout  & ((\ula|ShiftLeft0~66_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(\ula|ShiftLeft0~63_combout ),
	.datad(\ula|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~67 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N10
fiftyfivenm_lcell_comb \ula|ShiftLeft0~113 (
// Equation(s):
// \ula|ShiftLeft0~113_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~80_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~92_combout )))))

	.dataa(\ula|ShiftLeft0~80_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(\mux_in_2_ALU|saida[3]~29_combout ),
	.datad(\ula|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~113 .lut_mask = 16'hB080;
defparam \ula|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft0~115 (
// Equation(s):
// \ula|ShiftLeft0~115_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[27]~688_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[29]~693_combout )))))

	.dataa(\Regfile|ReadData1[27]~688_combout ),
	.datab(\Regfile|ReadData1[29]~693_combout ),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~115 .lut_mask = 16'hAC00;
defparam \ula|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~114 (
// Equation(s):
// \ula|ShiftLeft0~114_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftLeft0~103_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftLeft0~105_combout )))

	.dataa(gnd),
	.datab(\ula|ShiftLeft0~103_combout ),
	.datac(\ula|ShiftLeft0~105_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~114 .lut_mask = 16'hCCF0;
defparam \ula|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~116 (
// Equation(s):
// \ula|ShiftLeft0~116_combout  = (!\mux_in_2_ALU|saida[0]~0_combout  & ((\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[28]~695_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[30]~694_combout )))))

	.dataa(\Regfile|ReadData1[28]~695_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[30]~694_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~116_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~116 .lut_mask = 16'h00B8;
defparam \ula|ShiftLeft0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N6
fiftyfivenm_lcell_comb \ula|ShiftLeft0~117 (
// Equation(s):
// \ula|ShiftLeft0~117_combout  = (\mux_in_2_ALU|saida[2]~30_combout  & (((\ula|ShiftLeft0~114_combout )))) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~115_combout ) # ((\ula|ShiftLeft0~116_combout ))))

	.dataa(\ula|ShiftLeft0~115_combout ),
	.datab(\ula|ShiftLeft0~114_combout ),
	.datac(\mux_in_2_ALU|saida[2]~30_combout ),
	.datad(\ula|ShiftLeft0~116_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~117_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~117 .lut_mask = 16'hCFCA;
defparam \ula|ShiftLeft0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N4
fiftyfivenm_lcell_comb \ula|Mux1~6 (
// Equation(s):
// \ula|Mux1~6_combout  = (\ula|ShiftRight0~45_combout  & ((\ula|ShiftLeft0~113_combout ) # ((!\mux_in_2_ALU|saida[3]~29_combout  & \ula|ShiftLeft0~117_combout ))))

	.dataa(\ula|ShiftLeft0~113_combout ),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(\ula|ShiftRight0~45_combout ),
	.datad(\ula|ShiftLeft0~117_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~6 .lut_mask = 16'hB0A0;
defparam \ula|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N12
fiftyfivenm_lcell_comb \ula|Mux1~7 (
// Equation(s):
// \ula|Mux1~7_combout  = (\ula|Mux1~6_combout ) # ((\ula|ShiftLeft0~67_combout  & \mux_in_2_ALU|saida[4]~28_combout ))

	.dataa(gnd),
	.datab(\ula|ShiftLeft0~67_combout ),
	.datac(\mux_in_2_ALU|saida[4]~28_combout ),
	.datad(\ula|Mux1~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~7 .lut_mask = 16'hFFC0;
defparam \ula|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
fiftyfivenm_lcell_comb \ula|Mux1~8 (
// Equation(s):
// \ula|Mux1~8_combout  = (\ula|ShiftRight0~20_combout  & ((\mux_in_2_ALU|saida[4]~28_combout  & (\Regfile|ReadData1[31]~692_combout )) # (!\mux_in_2_ALU|saida[4]~28_combout  & ((\Regfile|ReadData1[30]~694_combout ))))) # (!\ula|ShiftRight0~20_combout  & 
// (\Regfile|ReadData1[31]~692_combout ))

	.dataa(\ula|ShiftRight0~20_combout ),
	.datab(\Regfile|ReadData1[31]~692_combout ),
	.datac(\Regfile|ReadData1[30]~694_combout ),
	.datad(\mux_in_2_ALU|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~8 .lut_mask = 16'hCCE4;
defparam \ula|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
fiftyfivenm_lcell_comb \ula|Mux1~4 (
// Equation(s):
// \ula|Mux1~4_combout  = (!\Regfile|ReadData1[30]~62_combout  & ((\uc|WideOr0~2_combout  & ((!\Imem|memoria_ROM~100_combout ))) # (!\uc|WideOr0~2_combout  & (!\Regfile|ReadData2[30]~63_combout ))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Regfile|ReadData2[30]~63_combout ),
	.datac(\Imem|memoria_ROM~100_combout ),
	.datad(\Regfile|ReadData1[30]~62_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~4 .lut_mask = 16'h001B;
defparam \ula|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
fiftyfivenm_lcell_comb \ula|Mux1~9 (
// Equation(s):
// \ula|Mux1~9_combout  = (\ULA_ctrl|Mux1~11_combout  & (!\Regfile|Equal1~1_combout  & (\ula|Mux1~8_combout ))) # (!\ULA_ctrl|Mux1~11_combout  & (((!\ula|Mux1~4_combout ))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\ula|Mux1~8_combout ),
	.datad(\ula|Mux1~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~9 .lut_mask = 16'h2075;
defparam \ula|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
fiftyfivenm_lcell_comb \ula|Mux1~16 (
// Equation(s):
// \ula|Mux1~16_combout  = (\ULA_ctrl|Mux2~7_combout  & (!\ULA_ctrl|Mux1~11_combout  & (\ula|Mux1~7_combout ))) # (!\ULA_ctrl|Mux2~7_combout  & (((\ula|Mux1~9_combout ))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\ula|Mux1~7_combout ),
	.datad(\ula|Mux1~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~16 .lut_mask = 16'h7340;
defparam \ula|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
fiftyfivenm_lcell_comb \ula|Mux1~10 (
// Equation(s):
// \ula|Mux1~10_combout  = (\ula|ShiftLeft0~124_combout  & (\ula|ShiftRight1~23_combout  & (!\mux_in_2_ALU|saida[1]~32_combout  & !\mux_in_2_ALU|saida[4]~28_combout )))

	.dataa(\ula|ShiftLeft0~124_combout ),
	.datab(\ula|ShiftRight1~23_combout ),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\mux_in_2_ALU|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~10 .lut_mask = 16'h0008;
defparam \ula|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
fiftyfivenm_lcell_comb \ula|Mux1~11 (
// Equation(s):
// \ula|Mux1~11_combout  = (\Regfile|ReadData1[30]~62_combout  & ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[30]~63_combout )))))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Regfile|ReadData1[30]~62_combout ),
	.datad(\Regfile|ReadData2[30]~63_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~11 .lut_mask = 16'hB080;
defparam \ula|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
fiftyfivenm_lcell_comb \ula|Add1~60 (
// Equation(s):
// \ula|Add1~60_combout  = ((\mux_in_2_ALU|saida[30]~2_combout  $ (\Regfile|ReadData1[30]~62_combout  $ (\ula|Add1~59 )))) # (GND)
// \ula|Add1~61  = CARRY((\mux_in_2_ALU|saida[30]~2_combout  & (\Regfile|ReadData1[30]~62_combout  & !\ula|Add1~59 )) # (!\mux_in_2_ALU|saida[30]~2_combout  & ((\Regfile|ReadData1[30]~62_combout ) # (!\ula|Add1~59 ))))

	.dataa(\mux_in_2_ALU|saida[30]~2_combout ),
	.datab(\Regfile|ReadData1[30]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~59 ),
	.combout(\ula|Add1~60_combout ),
	.cout(\ula|Add1~61 ));
// synopsys translate_off
defparam \ula|Add1~60 .lut_mask = 16'h964D;
defparam \ula|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N28
fiftyfivenm_lcell_comb \ula|Add0~60 (
// Equation(s):
// \ula|Add0~60_combout  = ((\Regfile|ReadData1[30]~62_combout  $ (\mux_in_2_ALU|saida[30]~2_combout  $ (!\ula|Add0~59 )))) # (GND)
// \ula|Add0~61  = CARRY((\Regfile|ReadData1[30]~62_combout  & ((\mux_in_2_ALU|saida[30]~2_combout ) # (!\ula|Add0~59 ))) # (!\Regfile|ReadData1[30]~62_combout  & (\mux_in_2_ALU|saida[30]~2_combout  & !\ula|Add0~59 )))

	.dataa(\Regfile|ReadData1[30]~62_combout ),
	.datab(\mux_in_2_ALU|saida[30]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~59 ),
	.combout(\ula|Add0~60_combout ),
	.cout(\ula|Add0~61 ));
// synopsys translate_off
defparam \ula|Add0~60 .lut_mask = 16'h698E;
defparam \ula|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
fiftyfivenm_lcell_comb \ula|Mux1~12 (
// Equation(s):
// \ula|Mux1~12_combout  = (\ULA_ctrl|Mux1~11_combout  & (((\ula|Add1~60_combout )) # (!\ULA_ctrl|Mux2~7_combout ))) # (!\ULA_ctrl|Mux1~11_combout  & (\ULA_ctrl|Mux2~7_combout  & ((\ula|Add0~60_combout ))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\ula|Add1~60_combout ),
	.datad(\ula|Add0~60_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~12 .lut_mask = 16'hE6A2;
defparam \ula|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
fiftyfivenm_lcell_comb \ula|Mux1~13 (
// Equation(s):
// \ula|Mux1~13_combout  = (\ULA_ctrl|Mux2~7_combout  & (((\ula|Mux1~12_combout )))) # (!\ULA_ctrl|Mux2~7_combout  & ((\ula|Mux1~12_combout  & (\ula|Mux1~10_combout )) # (!\ula|Mux1~12_combout  & ((\ula|Mux1~11_combout )))))

	.dataa(\ula|Mux1~10_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\ula|Mux1~11_combout ),
	.datad(\ula|Mux1~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~13 .lut_mask = 16'hEE30;
defparam \ula|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
fiftyfivenm_lcell_comb \ula|Mux1~14 (
// Equation(s):
// \ula|Mux1~14_combout  = (\ULA_ctrl|Mux3~10_combout  & ((\ULA_ctrl|Mux0~9_combout ) # ((\ula|Mux1~16_combout )))) # (!\ULA_ctrl|Mux3~10_combout  & (!\ULA_ctrl|Mux0~9_combout  & ((\ula|Mux1~13_combout ))))

	.dataa(\ULA_ctrl|Mux3~10_combout ),
	.datab(\ULA_ctrl|Mux0~9_combout ),
	.datac(\ula|Mux1~16_combout ),
	.datad(\ula|Mux1~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~14 .lut_mask = 16'hB9A8;
defparam \ula|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
fiftyfivenm_lcell_comb \ula|Mux1~5 (
// Equation(s):
// \ula|Mux1~5_combout  = (!\ULA_ctrl|Mux2~7_combout  & ((\ULA_ctrl|Mux1~11_combout  & (\ula|Mux1~4_combout )) # (!\ULA_ctrl|Mux1~11_combout  & ((\ula|Add1~60_combout )))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ula|Mux1~4_combout ),
	.datac(\ula|Add1~60_combout ),
	.datad(\ULA_ctrl|Mux2~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~5 .lut_mask = 16'h00D8;
defparam \ula|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
fiftyfivenm_lcell_comb \ula|Mux1~15 (
// Equation(s):
// \ula|Mux1~15_combout  = (\ULA_ctrl|Mux0~9_combout  & ((\ula|Mux1~14_combout  & (\ula|Mux1~17_combout )) # (!\ula|Mux1~14_combout  & ((\ula|Mux1~5_combout ))))) # (!\ULA_ctrl|Mux0~9_combout  & (((\ula|Mux1~14_combout ))))

	.dataa(\ula|Mux1~17_combout ),
	.datab(\ULA_ctrl|Mux0~9_combout ),
	.datac(\ula|Mux1~14_combout ),
	.datad(\ula|Mux1~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~15 .lut_mask = 16'hBCB0;
defparam \ula|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[30]~2 (
// Equation(s):
// \mux_valor_write_data|saida[30]~2_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [30])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux1~15_combout )))

	.dataa(gnd),
	.datab(\D_mem|ReadData [30]),
	.datac(\uc|Decoder0~1_combout ),
	.datad(\ula|Mux1~15_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[30]~2 .lut_mask = 16'hCFC0;
defparam \mux_valor_write_data|saida[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N25
dffeas \Regfile|regs[11][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][30] .is_wysiwyg = "true";
defparam \Regfile|regs[11][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~53 (
// Equation(s):
// \Regfile|ReadData2[30]~53_combout  = (\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout )) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[10][30]~q )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|regs[8][30]~q )))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[10][30]~q ),
	.datad(\Regfile|regs[8][30]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~53 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData2[30]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~54 (
// Equation(s):
// \Regfile|ReadData2[30]~54_combout  = (\Regfile|ReadData2[30]~53_combout  & ((\Regfile|regs[11][30]~q ) # ((!\Imem|memoria_ROM~31_combout )))) # (!\Regfile|ReadData2[30]~53_combout  & (((\Regfile|regs[9][30]~q  & \Imem|memoria_ROM~31_combout ))))

	.dataa(\Regfile|regs[11][30]~q ),
	.datab(\Regfile|ReadData2[30]~53_combout ),
	.datac(\Regfile|regs[9][30]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~54 .lut_mask = 16'hB8CC;
defparam \Regfile|ReadData2[30]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~60 (
// Equation(s):
// \Regfile|ReadData2[30]~60_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][30]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[12][30]~q ))))

	.dataa(\Regfile|regs[12][30]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[13][30]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~60 .lut_mask = 16'hFC22;
defparam \Regfile|ReadData2[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~61 (
// Equation(s):
// \Regfile|ReadData2[30]~61_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[30]~60_combout  & ((\Regfile|regs[15][30]~q ))) # (!\Regfile|ReadData2[30]~60_combout  & (\Regfile|regs[14][30]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[30]~60_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[14][30]~q ),
	.datac(\Regfile|regs[15][30]~q ),
	.datad(\Regfile|ReadData2[30]~60_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~61 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~57 (
// Equation(s):
// \Regfile|ReadData2[30]~57_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][30]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][30]~q )))))

	.dataa(\Regfile|regs[3][30]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|regs[1][30]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~57 .lut_mask = 16'h8C80;
defparam \Regfile|ReadData2[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~58 (
// Equation(s):
// \Regfile|ReadData2[30]~58_combout  = (\Regfile|ReadData2[30]~57_combout ) # ((\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & \Regfile|regs[2][30]~q )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[2][30]~q ),
	.datad(\Regfile|ReadData2[30]~57_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~58 .lut_mask = 16'hFF20;
defparam \Regfile|ReadData2[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~55 (
// Equation(s):
// \Regfile|ReadData2[30]~55_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[5][30]~q ) # ((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (((!\Imem|memoria_ROM~35_combout  & \Regfile|regs[4][30]~q ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[5][30]~q ),
	.datac(\Imem|memoria_ROM~35_combout ),
	.datad(\Regfile|regs[4][30]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~55 .lut_mask = 16'hADA8;
defparam \Regfile|ReadData2[30]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~56 (
// Equation(s):
// \Regfile|ReadData2[30]~56_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[30]~55_combout  & (\Regfile|regs[7][30]~q )) # (!\Regfile|ReadData2[30]~55_combout  & ((\Regfile|regs[6][30]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[30]~55_combout ))))

	.dataa(\Regfile|regs[7][30]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[6][30]~q ),
	.datad(\Regfile|ReadData2[30]~55_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~56 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~59 (
// Equation(s):
// \Regfile|ReadData2[30]~59_combout  = (\Imem|memoria_ROM~41_combout  & (\Imem|memoria_ROM~44_combout )) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[30]~56_combout ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|ReadData2[30]~58_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[30]~58_combout ),
	.datad(\Regfile|ReadData2[30]~56_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~59 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[30]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~62 (
// Equation(s):
// \Regfile|ReadData2[30]~62_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[30]~59_combout  & ((\Regfile|ReadData2[30]~61_combout ))) # (!\Regfile|ReadData2[30]~59_combout  & (\Regfile|ReadData2[30]~54_combout )))) # 
// (!\Imem|memoria_ROM~41_combout  & (((\Regfile|ReadData2[30]~59_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|ReadData2[30]~54_combout ),
	.datac(\Regfile|ReadData2[30]~61_combout ),
	.datad(\Regfile|ReadData2[30]~59_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~62 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~50 (
// Equation(s):
// \Regfile|ReadData2[30]~50_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[23][30]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((!\Imem|memoria_ROM~41_combout  & \Regfile|regs[19][30]~q ))))

	.dataa(\Regfile|regs[23][30]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Regfile|regs[19][30]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~50 .lut_mask = 16'hCBC8;
defparam \Regfile|ReadData2[30]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~51 (
// Equation(s):
// \Regfile|ReadData2[30]~51_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[30]~50_combout  & (\Regfile|regs[31][30]~q )) # (!\Regfile|ReadData2[30]~50_combout  & ((\Regfile|regs[27][30]~q ))))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[30]~50_combout ))))

	.dataa(\Regfile|regs[31][30]~q ),
	.datab(\Regfile|regs[27][30]~q ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Regfile|ReadData2[30]~50_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~51 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[30]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~45 (
// Equation(s):
// \Regfile|ReadData2[30]~45_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[26][30]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[18][30]~q ))))

	.dataa(\Regfile|regs[18][30]~q ),
	.datab(\Regfile|regs[26][30]~q ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~45 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData2[30]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~46 (
// Equation(s):
// \Regfile|ReadData2[30]~46_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[30]~45_combout  & (\Regfile|regs[30][30]~q )) # (!\Regfile|ReadData2[30]~45_combout  & ((\Regfile|regs[22][30]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[30]~45_combout ))))

	.dataa(\Regfile|regs[30][30]~q ),
	.datab(\Regfile|regs[22][30]~q ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Regfile|ReadData2[30]~45_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~46 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[30]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~47 (
// Equation(s):
// \Regfile|ReadData2[30]~47_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[24][30]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[16][30]~q ))))

	.dataa(\Regfile|regs[16][30]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[24][30]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~47 .lut_mask = 16'hFC22;
defparam \Regfile|ReadData2[30]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~48 (
// Equation(s):
// \Regfile|ReadData2[30]~48_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[30]~47_combout  & (\Regfile|regs[28][30]~q )) # (!\Regfile|ReadData2[30]~47_combout  & ((\Regfile|regs[20][30]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[30]~47_combout ))))

	.dataa(\Regfile|regs[28][30]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[20][30]~q ),
	.datad(\Regfile|ReadData2[30]~47_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~48 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[30]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~49 (
// Equation(s):
// \Regfile|ReadData2[30]~49_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[30]~46_combout ) # ((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & (((\Regfile|ReadData2[30]~48_combout  & !\Imem|memoria_ROM~31_combout 
// ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|ReadData2[30]~46_combout ),
	.datac(\Regfile|ReadData2[30]~48_combout ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~49 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[30]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~43 (
// Equation(s):
// \Regfile|ReadData2[30]~43_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[21][30]~q ) # (\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[17][30]~q  & ((!\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[17][30]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[21][30]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~43 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData2[30]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~44 (
// Equation(s):
// \Regfile|ReadData2[30]~44_combout  = (\Regfile|ReadData2[30]~43_combout  & ((\Regfile|regs[29][30]~q ) # ((!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[30]~43_combout  & (((\Regfile|regs[25][30]~q  & \Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|ReadData2[30]~43_combout ),
	.datab(\Regfile|regs[29][30]~q ),
	.datac(\Regfile|regs[25][30]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~44 .lut_mask = 16'hD8AA;
defparam \Regfile|ReadData2[30]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~52 (
// Equation(s):
// \Regfile|ReadData2[30]~52_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[30]~49_combout  & (\Regfile|ReadData2[30]~51_combout )) # (!\Regfile|ReadData2[30]~49_combout  & ((\Regfile|ReadData2[30]~44_combout ))))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[30]~49_combout ))))

	.dataa(\Regfile|ReadData2[30]~51_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[30]~49_combout ),
	.datad(\Regfile|ReadData2[30]~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~52 .lut_mask = 16'hBCB0;
defparam \Regfile|ReadData2[30]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[30]~63 (
// Equation(s):
// \Regfile|ReadData2[30]~63_combout  = (!\Regfile|Equal2~1_combout  & ((\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[30]~52_combout ))) # (!\Imem|memoria_ROM~49_combout  & (\Regfile|ReadData2[30]~62_combout ))))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|Equal2~1_combout ),
	.datac(\Regfile|ReadData2[30]~62_combout ),
	.datad(\Regfile|ReadData2[30]~52_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[30]~63 .lut_mask = 16'h3210;
defparam \Regfile|ReadData2[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~2 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~2_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[30]~63_combout )))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\Regfile|ReadData2[30]~63_combout ),
	.datac(gnd),
	.datad(\uc|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~2 .lut_mask = 16'hAACC;
defparam \mux_in_2_ALU|saida[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
fiftyfivenm_lcell_comb \ula|Add1~62 (
// Equation(s):
// \ula|Add1~62_combout  = \Regfile|ReadData1[31]~41_combout  $ (\ula|Add1~61  $ (!\mux_in_2_ALU|saida[31]~1_combout ))

	.dataa(\Regfile|ReadData1[31]~41_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[31]~1_combout ),
	.cin(\ula|Add1~61 ),
	.combout(\ula|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add1~62 .lut_mask = 16'h5AA5;
defparam \ula|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
fiftyfivenm_lcell_comb \ula|Mux0~2 (
// Equation(s):
// \ula|Mux0~2_combout  = (\ULA_ctrl|Mux1~11_combout  & (!\mux_in_2_ALU|saida[31]~1_combout  & !\Regfile|ReadData1[31]~41_combout ))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[31]~1_combout ),
	.datad(\Regfile|ReadData1[31]~41_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~2 .lut_mask = 16'h000A;
defparam \ula|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
fiftyfivenm_lcell_comb \ula|Mux0~3 (
// Equation(s):
// \ula|Mux0~3_combout  = (!\ULA_ctrl|Mux2~7_combout  & ((\ula|Mux0~2_combout ) # ((!\ULA_ctrl|Mux1~11_combout  & \ula|Add1~62_combout ))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\ula|Add1~62_combout ),
	.datad(\ula|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~3 .lut_mask = 16'h3310;
defparam \ula|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
fiftyfivenm_lcell_comb \ula|ShiftLeft0~118 (
// Equation(s):
// \ula|ShiftLeft0~118_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~83_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~96_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\ula|ShiftLeft0~83_combout ),
	.datac(\mux_in_2_ALU|saida[3]~29_combout ),
	.datad(\ula|ShiftLeft0~96_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~118_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~118 .lut_mask = 16'hD080;
defparam \ula|ShiftLeft0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~119 (
// Equation(s):
// \ula|ShiftLeft0~119_combout  = (\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~107_combout ) # ((\ula|ShiftLeft0~105_combout  & \mux_in_2_ALU|saida[0]~0_combout )))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (((\mux_in_2_ALU|saida[0]~0_combout ))))

	.dataa(\ula|ShiftLeft0~105_combout ),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\mux_in_2_ALU|saida[2]~30_combout ),
	.datad(\ula|ShiftLeft0~107_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~119_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~119 .lut_mask = 16'hFC8C;
defparam \ula|ShiftLeft0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft0~120 (
// Equation(s):
// \ula|ShiftLeft0~120_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[28]~695_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[30]~694_combout ))))) # 
// (!\mux_in_2_ALU|saida[0]~0_combout  & (((\mux_in_2_ALU|saida[1]~32_combout ))))

	.dataa(\Regfile|ReadData1[28]~695_combout ),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\Regfile|ReadData1[30]~694_combout ),
	.datad(\mux_in_2_ALU|saida[1]~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~120_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~120 .lut_mask = 16'hBBC0;
defparam \ula|ShiftLeft0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~121 (
// Equation(s):
// \ula|ShiftLeft0~121_combout  = (\ula|ShiftLeft0~120_combout  & (((\Regfile|ReadData1[29]~693_combout ) # (\ula|ShiftLeft0~119_combout )))) # (!\ula|ShiftLeft0~120_combout  & (\Regfile|ReadData1[31]~692_combout  & ((!\ula|ShiftLeft0~119_combout ))))

	.dataa(\ula|ShiftLeft0~120_combout ),
	.datab(\Regfile|ReadData1[31]~692_combout ),
	.datac(\Regfile|ReadData1[29]~693_combout ),
	.datad(\ula|ShiftLeft0~119_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~121_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~121 .lut_mask = 16'hAAE4;
defparam \ula|ShiftLeft0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~122 (
// Equation(s):
// \ula|ShiftLeft0~122_combout  = (!\mux_in_2_ALU|saida[3]~29_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftLeft0~119_combout )) # (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftLeft0~121_combout )))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\ula|ShiftLeft0~119_combout ),
	.datac(\mux_in_2_ALU|saida[2]~30_combout ),
	.datad(\ula|ShiftLeft0~121_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~122_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~122 .lut_mask = 16'h4540;
defparam \ula|ShiftLeft0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~123 (
// Equation(s):
// \ula|ShiftLeft0~123_combout  = (\mux_in_2_ALU|saida[4]~28_combout  & (((\ula|ShiftLeft0~72_combout )))) # (!\mux_in_2_ALU|saida[4]~28_combout  & ((\ula|ShiftLeft0~118_combout ) # ((\ula|ShiftLeft0~122_combout ))))

	.dataa(\mux_in_2_ALU|saida[4]~28_combout ),
	.datab(\ula|ShiftLeft0~118_combout ),
	.datac(\ula|ShiftLeft0~72_combout ),
	.datad(\ula|ShiftLeft0~122_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~123_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~123 .lut_mask = 16'hF5E4;
defparam \ula|ShiftLeft0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
fiftyfivenm_lcell_comb \ula|Mux0~9 (
// Equation(s):
// \ula|Mux0~9_combout  = (\ULA_ctrl|Mux2~7_combout  & (!\Regfile|Equal1~1_combout  & ((\ula|ShiftLeft0~123_combout )))) # (!\ULA_ctrl|Mux2~7_combout  & (((\Regfile|ReadData1[31]~41_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Regfile|ReadData1[31]~41_combout ),
	.datac(\ULA_ctrl|Mux2~7_combout ),
	.datad(\ula|ShiftLeft0~123_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~9 .lut_mask = 16'h5C0C;
defparam \ula|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
fiftyfivenm_lcell_comb \ula|Mux0~10 (
// Equation(s):
// \ula|Mux0~10_combout  = (\ULA_ctrl|Mux1~11_combout  & (!\ULA_ctrl|Mux2~7_combout  & ((\ula|Mux0~9_combout )))) # (!\ULA_ctrl|Mux1~11_combout  & ((\ula|Mux0~9_combout ) # ((!\ULA_ctrl|Mux2~7_combout  & \mux_in_2_ALU|saida[31]~1_combout ))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\mux_in_2_ALU|saida[31]~1_combout ),
	.datad(\ula|Mux0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~10 .lut_mask = 16'h7710;
defparam \ula|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
fiftyfivenm_lcell_comb \ula|ShiftRight0~87 (
// Equation(s):
// \ula|ShiftRight0~87_combout  = (!\mux_in_2_ALU|saida[4]~28_combout  & (\ula|ShiftRight0~20_combout  & \Regfile|ReadData1[31]~41_combout ))

	.dataa(\mux_in_2_ALU|saida[4]~28_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight0~20_combout ),
	.datad(\Regfile|ReadData1[31]~41_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~87 .lut_mask = 16'h5000;
defparam \ula|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
fiftyfivenm_lcell_comb \ula|result~33 (
// Equation(s):
// \ula|result~33_combout  = (\Regfile|ReadData1[31]~41_combout  & ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~100_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[31]~42_combout )))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Imem|memoria_ROM~100_combout ),
	.datac(\Regfile|ReadData2[31]~42_combout ),
	.datad(\Regfile|ReadData1[31]~41_combout ),
	.cin(gnd),
	.combout(\ula|result~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~33 .lut_mask = 16'hD800;
defparam \ula|result~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N30
fiftyfivenm_lcell_comb \ula|Add0~62 (
// Equation(s):
// \ula|Add0~62_combout  = \mux_in_2_ALU|saida[31]~1_combout  $ (\ula|Add0~61  $ (\Regfile|ReadData1[31]~41_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[31]~1_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData1[31]~41_combout ),
	.cin(\ula|Add0~61 ),
	.combout(\ula|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~62 .lut_mask = 16'hC33C;
defparam \ula|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
fiftyfivenm_lcell_comb \ula|Mux0~4 (
// Equation(s):
// \ula|Mux0~4_combout  = (\ULA_ctrl|Mux1~11_combout  & (\ULA_ctrl|Mux2~7_combout )) # (!\ULA_ctrl|Mux1~11_combout  & ((\ULA_ctrl|Mux2~7_combout  & ((\ula|Add0~62_combout ))) # (!\ULA_ctrl|Mux2~7_combout  & (\ula|result~33_combout ))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\ula|result~33_combout ),
	.datad(\ula|Add0~62_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~4 .lut_mask = 16'hDC98;
defparam \ula|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
fiftyfivenm_lcell_comb \ula|Mux0~5 (
// Equation(s):
// \ula|Mux0~5_combout  = (\ULA_ctrl|Mux1~11_combout  & ((\ula|Mux0~4_combout  & (\ula|Add1~62_combout )) # (!\ula|Mux0~4_combout  & ((\ula|ShiftRight0~87_combout ))))) # (!\ULA_ctrl|Mux1~11_combout  & (((\ula|Mux0~4_combout ))))

	.dataa(\ula|Add1~62_combout ),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(\ula|ShiftRight0~87_combout ),
	.datad(\ula|Mux0~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~5 .lut_mask = 16'hBBC0;
defparam \ula|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
fiftyfivenm_lcell_comb \ula|Mux0~6 (
// Equation(s):
// \ula|Mux0~6_combout  = (\ULA_ctrl|Mux0~9_combout  & (\ULA_ctrl|Mux3~10_combout )) # (!\ULA_ctrl|Mux0~9_combout  & ((\ULA_ctrl|Mux3~10_combout  & (\ula|Mux0~10_combout )) # (!\ULA_ctrl|Mux3~10_combout  & ((\ula|Mux0~5_combout )))))

	.dataa(\ULA_ctrl|Mux0~9_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ula|Mux0~10_combout ),
	.datad(\ula|Mux0~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~6 .lut_mask = 16'hD9C8;
defparam \ula|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
fiftyfivenm_lcell_comb \ula|Mux0~7 (
// Equation(s):
// \ula|Mux0~7_combout  = (\ULA_ctrl|Mux0~9_combout  & ((\ula|Mux0~6_combout  & (\ula|Mux0~8_combout )) # (!\ula|Mux0~6_combout  & ((\ula|Mux0~3_combout ))))) # (!\ULA_ctrl|Mux0~9_combout  & (((\ula|Mux0~6_combout ))))

	.dataa(\ula|Mux0~8_combout ),
	.datab(\ULA_ctrl|Mux0~9_combout ),
	.datac(\ula|Mux0~3_combout ),
	.datad(\ula|Mux0~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~7 .lut_mask = 16'hBBC0;
defparam \ula|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
fiftyfivenm_lcell_comb \cabo_and_out~0 (
// Equation(s):
// \cabo_and_out~0_combout  = (!\ula|Mux23~10_combout  & (!\ula|Mux22~8_combout  & (!\ula|Mux21~8_combout  & !\ula|Mux20~8_combout )))

	.dataa(\ula|Mux23~10_combout ),
	.datab(\ula|Mux22~8_combout ),
	.datac(\ula|Mux21~8_combout ),
	.datad(\ula|Mux20~8_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~0 .lut_mask = 16'h0001;
defparam \cabo_and_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N6
fiftyfivenm_lcell_comb \cabo_and_out~1 (
// Equation(s):
// \cabo_and_out~1_combout  = (!\ula|Mux18~8_combout  & (!\ula|Mux17~8_combout  & (!\ula|Mux19~8_combout  & !\ula|Mux16~9_combout )))

	.dataa(\ula|Mux18~8_combout ),
	.datab(\ula|Mux17~8_combout ),
	.datac(\ula|Mux19~8_combout ),
	.datad(\ula|Mux16~9_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~1 .lut_mask = 16'h0001;
defparam \cabo_and_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
fiftyfivenm_lcell_comb \cabo_and_out~2 (
// Equation(s):
// \cabo_and_out~2_combout  = (!\ula|Mux24~7_combout  & (\cabo_and_out~0_combout  & (\cabo_and_out~1_combout  & !\ula|Mux25~7_combout )))

	.dataa(\ula|Mux24~7_combout ),
	.datab(\cabo_and_out~0_combout ),
	.datac(\cabo_and_out~1_combout ),
	.datad(\ula|Mux25~7_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~2 .lut_mask = 16'h0040;
defparam \cabo_and_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
fiftyfivenm_lcell_comb \cabo_and_out~3 (
// Equation(s):
// \cabo_and_out~3_combout  = (!\ula|Mux26~8_combout  & (!\ula|Mux15~14_combout  & (!\ula|Mux7~combout  & \cabo_and_out~2_combout )))

	.dataa(\ula|Mux26~8_combout ),
	.datab(\ula|Mux15~14_combout ),
	.datac(\ula|Mux7~combout ),
	.datad(\cabo_and_out~2_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~3 .lut_mask = 16'h0100;
defparam \cabo_and_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
fiftyfivenm_lcell_comb \cabo_and_out~4 (
// Equation(s):
// \cabo_and_out~4_combout  = (!\ula|Mux6~combout  & (!\ula|Mux10~7_combout  & (!\ula|Mux8~8_combout  & \cabo_and_out~3_combout )))

	.dataa(\ula|Mux6~combout ),
	.datab(\ula|Mux10~7_combout ),
	.datac(\ula|Mux8~8_combout ),
	.datad(\cabo_and_out~3_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~4 .lut_mask = 16'h0100;
defparam \cabo_and_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
fiftyfivenm_lcell_comb \cabo_and_out~5 (
// Equation(s):
// \cabo_and_out~5_combout  = (!\ula|Mux13~15_combout  & (!\ula|Mux14~8_combout  & (!\ula|Mux11~7_combout  & !\ula|Mux12~7_combout )))

	.dataa(\ula|Mux13~15_combout ),
	.datab(\ula|Mux14~8_combout ),
	.datac(\ula|Mux11~7_combout ),
	.datad(\ula|Mux12~7_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~5 .lut_mask = 16'h0001;
defparam \cabo_and_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
fiftyfivenm_lcell_comb \cabo_and_out~6 (
// Equation(s):
// \cabo_and_out~6_combout  = (!\ula|Mux5~combout  & (!\ula|Mux9~7_combout  & (!\ula|Mux4~combout  & \cabo_and_out~5_combout )))

	.dataa(\ula|Mux5~combout ),
	.datab(\ula|Mux9~7_combout ),
	.datac(\ula|Mux4~combout ),
	.datad(\cabo_and_out~5_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~6 .lut_mask = 16'h0100;
defparam \cabo_and_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
fiftyfivenm_lcell_comb \cabo_and_out~7 (
// Equation(s):
// \cabo_and_out~7_combout  = (!\ula|Mux1~15_combout  & (!\ula|Mux3~12_combout  & \cabo_and_out~6_combout ))

	.dataa(gnd),
	.datab(\ula|Mux1~15_combout ),
	.datac(\ula|Mux3~12_combout ),
	.datad(\cabo_and_out~6_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~7 .lut_mask = 16'h0300;
defparam \cabo_and_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
fiftyfivenm_lcell_comb \cabo_and_out~8 (
// Equation(s):
// \cabo_and_out~8_combout  = (!\ula|Mux0~7_combout  & (!\ula|Mux2~15_combout  & (\cabo_and_out~4_combout  & \cabo_and_out~7_combout )))

	.dataa(\ula|Mux0~7_combout ),
	.datab(\ula|Mux2~15_combout ),
	.datac(\cabo_and_out~4_combout ),
	.datad(\cabo_and_out~7_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~8 .lut_mask = 16'h1000;
defparam \cabo_and_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
fiftyfivenm_lcell_comb \D_mem|mem~1701 (
// Equation(s):
// \D_mem|mem~1701_combout  = (\D_mem|mem~1675_combout  & (\D_mem|mem~1665_combout  & (\cabo_and_out~8_combout  & !\ula|Mux27~16_combout )))

	.dataa(\D_mem|mem~1675_combout ),
	.datab(\D_mem|mem~1665_combout ),
	.datac(\cabo_and_out~8_combout ),
	.datad(\ula|Mux27~16_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1701_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1701 .lut_mask = 16'h0080;
defparam \D_mem|mem~1701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N11
dffeas \D_mem|mem~162 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~162 .is_wysiwyg = "true";
defparam \D_mem|mem~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \D_mem|mem~226 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~226 .is_wysiwyg = "true";
defparam \D_mem|mem~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N15
dffeas \D_mem|mem~194 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~194 .is_wysiwyg = "true";
defparam \D_mem|mem~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
fiftyfivenm_lcell_comb \D_mem|mem~130feeder (
// Equation(s):
// \D_mem|mem~130feeder_combout  = \Regfile|ReadData2[2]~651_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[2]~651_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~130feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~130feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~130feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \D_mem|mem~130 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~130 .is_wysiwyg = "true";
defparam \D_mem|mem~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N0
fiftyfivenm_lcell_comb \D_mem|mem~1076 (
// Equation(s):
// \D_mem|mem~1076_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~194_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~130_q )))))

	.dataa(\D_mem|mem~194_q ),
	.datab(\D_mem|mem~130_q ),
	.datac(\ula|Mux31~10_combout ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1076_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1076 .lut_mask = 16'hFA0C;
defparam \D_mem|mem~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
fiftyfivenm_lcell_comb \D_mem|mem~1077 (
// Equation(s):
// \D_mem|mem~1077_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1076_combout  & ((\D_mem|mem~226_q ))) # (!\D_mem|mem~1076_combout  & (\D_mem|mem~162_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1076_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~162_q ),
	.datac(\D_mem|mem~226_q ),
	.datad(\D_mem|mem~1076_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1077_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1077 .lut_mask = 16'hF588;
defparam \D_mem|mem~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
fiftyfivenm_lcell_comb \D_mem|mem~66feeder (
// Equation(s):
// \D_mem|mem~66feeder_combout  = \Regfile|ReadData2[2]~651_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[2]~651_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~66feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~66feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~66feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \D_mem|mem~66 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~66 .is_wysiwyg = "true";
defparam \D_mem|mem~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N13
dffeas \D_mem|mem~98 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~98 .is_wysiwyg = "true";
defparam \D_mem|mem~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \D_mem|mem~34 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~34 .is_wysiwyg = "true";
defparam \D_mem|mem~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \D_mem|mem~2 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~2 .is_wysiwyg = "true";
defparam \D_mem|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
fiftyfivenm_lcell_comb \D_mem|mem~1078 (
// Equation(s):
// \D_mem|mem~1078_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~34_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~2_q  & !\ula|Mux30~12_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~34_q ),
	.datac(\D_mem|mem~2_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1078_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1078 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
fiftyfivenm_lcell_comb \D_mem|mem~1079 (
// Equation(s):
// \D_mem|mem~1079_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1078_combout  & ((\D_mem|mem~98_q ))) # (!\D_mem|mem~1078_combout  & (\D_mem|mem~66_q )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1078_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~66_q ),
	.datac(\D_mem|mem~98_q ),
	.datad(\D_mem|mem~1078_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1079_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1079 .lut_mask = 16'hF588;
defparam \D_mem|mem~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
fiftyfivenm_lcell_comb \D_mem|mem~1080 (
// Equation(s):
// \D_mem|mem~1080_combout  = (\ula|Mux29~combout  & ((\ula|Mux28~combout ) # ((\D_mem|mem~1077_combout )))) # (!\ula|Mux29~combout  & (!\ula|Mux28~combout  & ((\D_mem|mem~1079_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1077_combout ),
	.datad(\D_mem|mem~1079_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1080_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1080 .lut_mask = 16'hB9A8;
defparam \D_mem|mem~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N13
dffeas \D_mem|mem~354 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~354 .is_wysiwyg = "true";
defparam \D_mem|mem~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N29
dffeas \D_mem|mem~322 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~322 .is_wysiwyg = "true";
defparam \D_mem|mem~322 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
fiftyfivenm_lcell_comb \D_mem|mem~290feeder (
// Equation(s):
// \D_mem|mem~290feeder_combout  = \Regfile|ReadData2[2]~651_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[2]~651_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~290feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~290feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~290feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N19
dffeas \D_mem|mem~290 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~290feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~290 .is_wysiwyg = "true";
defparam \D_mem|mem~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N3
dffeas \D_mem|mem~258 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~258 .is_wysiwyg = "true";
defparam \D_mem|mem~258 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
fiftyfivenm_lcell_comb \D_mem|mem~1074 (
// Equation(s):
// \D_mem|mem~1074_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~290_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~258_q )))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~290_q ),
	.datac(\D_mem|mem~258_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1074_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1074 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
fiftyfivenm_lcell_comb \D_mem|mem~1075 (
// Equation(s):
// \D_mem|mem~1075_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1074_combout  & (\D_mem|mem~354_q )) # (!\D_mem|mem~1074_combout  & ((\D_mem|mem~322_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1074_combout ))))

	.dataa(\D_mem|mem~354_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~322_q ),
	.datad(\D_mem|mem~1074_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1075_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1075 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N17
dffeas \D_mem|mem~482 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[2]~651_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~482 .is_wysiwyg = "true";
defparam \D_mem|mem~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \D_mem|mem~418 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~418 .is_wysiwyg = "true";
defparam \D_mem|mem~418 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N15
dffeas \D_mem|mem~450 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~450 .is_wysiwyg = "true";
defparam \D_mem|mem~450 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N29
dffeas \D_mem|mem~386 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~386 .is_wysiwyg = "true";
defparam \D_mem|mem~386 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N28
fiftyfivenm_lcell_comb \D_mem|mem~1081 (
// Equation(s):
// \D_mem|mem~1081_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~450_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~386_q )))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~450_q ),
	.datac(\D_mem|mem~386_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1081_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1081 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N26
fiftyfivenm_lcell_comb \D_mem|mem~1082 (
// Equation(s):
// \D_mem|mem~1082_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1081_combout  & (\D_mem|mem~482_q )) # (!\D_mem|mem~1081_combout  & ((\D_mem|mem~418_q ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1081_combout ))))

	.dataa(\D_mem|mem~482_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~418_q ),
	.datad(\D_mem|mem~1081_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1082_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1082 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
fiftyfivenm_lcell_comb \D_mem|mem~1083 (
// Equation(s):
// \D_mem|mem~1083_combout  = (\D_mem|mem~1080_combout  & (((\D_mem|mem~1082_combout )) # (!\ula|Mux28~combout ))) # (!\D_mem|mem~1080_combout  & (\ula|Mux28~combout  & (\D_mem|mem~1075_combout )))

	.dataa(\D_mem|mem~1080_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1075_combout ),
	.datad(\D_mem|mem~1082_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1083_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1083 .lut_mask = 16'hEA62;
defparam \D_mem|mem~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N29
dffeas \D_mem|mem~962 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~962 .is_wysiwyg = "true";
defparam \D_mem|mem~962 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N15
dffeas \D_mem|mem~706 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~706 .is_wysiwyg = "true";
defparam \D_mem|mem~706 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N23
dffeas \D_mem|mem~834 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~834 .is_wysiwyg = "true";
defparam \D_mem|mem~834 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \D_mem|mem~578 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~578 .is_wysiwyg = "true";
defparam \D_mem|mem~578 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
fiftyfivenm_lcell_comb \D_mem|mem~1064 (
// Equation(s):
// \D_mem|mem~1064_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~834_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~578_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~834_q ),
	.datac(\D_mem|mem~578_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1064_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1064 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
fiftyfivenm_lcell_comb \D_mem|mem~1065 (
// Equation(s):
// \D_mem|mem~1065_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1064_combout  & (\D_mem|mem~962_q )) # (!\D_mem|mem~1064_combout  & ((\D_mem|mem~706_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1064_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~962_q ),
	.datac(\D_mem|mem~706_q ),
	.datad(\D_mem|mem~1064_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1065_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1065 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \D_mem|mem~866 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~866 .is_wysiwyg = "true";
defparam \D_mem|mem~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \D_mem|mem~994 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~994 .is_wysiwyg = "true";
defparam \D_mem|mem~994 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \D_mem|mem~738 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~738 .is_wysiwyg = "true";
defparam \D_mem|mem~738 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \D_mem|mem~610 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~610 .is_wysiwyg = "true";
defparam \D_mem|mem~610 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
fiftyfivenm_lcell_comb \D_mem|mem~1071 (
// Equation(s):
// \D_mem|mem~1071_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~738_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~610_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~738_q ),
	.datac(\D_mem|mem~610_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1071_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1071 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
fiftyfivenm_lcell_comb \D_mem|mem~1072 (
// Equation(s):
// \D_mem|mem~1072_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1071_combout  & ((\D_mem|mem~994_q ))) # (!\D_mem|mem~1071_combout  & (\D_mem|mem~866_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1071_combout ))))

	.dataa(\D_mem|mem~866_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~994_q ),
	.datad(\D_mem|mem~1071_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1072_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1072 .lut_mask = 16'hF388;
defparam \D_mem|mem~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \D_mem|mem~642 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~642 .is_wysiwyg = "true";
defparam \D_mem|mem~642 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \D_mem|mem~898 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~898 .is_wysiwyg = "true";
defparam \D_mem|mem~898 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
fiftyfivenm_lcell_comb \D_mem|mem~770feeder (
// Equation(s):
// \D_mem|mem~770feeder_combout  = \Regfile|ReadData2[2]~651_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[2]~651_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~770feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~770feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~770feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \D_mem|mem~770 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~770feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~770 .is_wysiwyg = "true";
defparam \D_mem|mem~770 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N17
dffeas \D_mem|mem~514 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~514 .is_wysiwyg = "true";
defparam \D_mem|mem~514 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
fiftyfivenm_lcell_comb \D_mem|mem~1068 (
// Equation(s):
// \D_mem|mem~1068_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~770_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~514_q )))))

	.dataa(\D_mem|mem~770_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~514_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1068_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1068 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
fiftyfivenm_lcell_comb \D_mem|mem~1069 (
// Equation(s):
// \D_mem|mem~1069_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1068_combout  & ((\D_mem|mem~898_q ))) # (!\D_mem|mem~1068_combout  & (\D_mem|mem~642_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1068_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~642_q ),
	.datac(\D_mem|mem~898_q ),
	.datad(\D_mem|mem~1068_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1069_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1069 .lut_mask = 16'hF588;
defparam \D_mem|mem~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \D_mem|mem~802 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~802 .is_wysiwyg = "true";
defparam \D_mem|mem~802 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \D_mem|mem~930 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~930 .is_wysiwyg = "true";
defparam \D_mem|mem~930 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
fiftyfivenm_lcell_comb \D_mem|mem~674feeder (
// Equation(s):
// \D_mem|mem~674feeder_combout  = \Regfile|ReadData2[2]~651_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[2]~651_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~674feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~674feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~674feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N29
dffeas \D_mem|mem~674 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~674feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~674 .is_wysiwyg = "true";
defparam \D_mem|mem~674 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N31
dffeas \D_mem|mem~546 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[2]~651_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~546 .is_wysiwyg = "true";
defparam \D_mem|mem~546 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
fiftyfivenm_lcell_comb \D_mem|mem~1066 (
// Equation(s):
// \D_mem|mem~1066_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~674_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~546_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~674_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~546_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1066_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1066 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
fiftyfivenm_lcell_comb \D_mem|mem~1067 (
// Equation(s):
// \D_mem|mem~1067_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1066_combout  & ((\D_mem|mem~930_q ))) # (!\D_mem|mem~1066_combout  & (\D_mem|mem~802_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1066_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~802_q ),
	.datac(\D_mem|mem~930_q ),
	.datad(\D_mem|mem~1066_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1067_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1067 .lut_mask = 16'hF588;
defparam \D_mem|mem~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
fiftyfivenm_lcell_comb \D_mem|mem~1070 (
// Equation(s):
// \D_mem|mem~1070_combout  = (\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout ) # ((\D_mem|mem~1067_combout )))) # (!\ula|Mux31~10_combout  & (!\ula|Mux30~12_combout  & (\D_mem|mem~1069_combout )))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1069_combout ),
	.datad(\D_mem|mem~1067_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1070_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1070 .lut_mask = 16'hBA98;
defparam \D_mem|mem~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
fiftyfivenm_lcell_comb \D_mem|mem~1073 (
// Equation(s):
// \D_mem|mem~1073_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1070_combout  & ((\D_mem|mem~1072_combout ))) # (!\D_mem|mem~1070_combout  & (\D_mem|mem~1065_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1070_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~1065_combout ),
	.datac(\D_mem|mem~1072_combout ),
	.datad(\D_mem|mem~1070_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1073_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1073 .lut_mask = 16'hF588;
defparam \D_mem|mem~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
fiftyfivenm_lcell_comb \D_mem|ReadData~2 (
// Equation(s):
// \D_mem|ReadData~2_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1073_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1083_combout ))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1083_combout ),
	.datad(\D_mem|mem~1073_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~2_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~2 .lut_mask = 16'hA820;
defparam \D_mem|ReadData~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \D_mem|ReadData[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[2] .is_wysiwyg = "true";
defparam \D_mem|ReadData[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[2]~30 (
// Equation(s):
// \mux_valor_write_data|saida[2]~30_combout  = (\uc|Decoder0~1_combout  & ((\D_mem|ReadData [2]))) # (!\uc|Decoder0~1_combout  & (\ula|Mux29~combout ))

	.dataa(gnd),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\ula|Mux29~combout ),
	.datad(\D_mem|ReadData [2]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[2]~30 .lut_mask = 16'hFC30;
defparam \mux_valor_write_data|saida[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \Regfile|regs[15][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][2] .is_wysiwyg = "true";
defparam \Regfile|regs[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~638 (
// Equation(s):
// \Regfile|ReadData2[2]~638_combout  = (\Imem|memoria_ROM~35_combout  & (\Imem|memoria_ROM~31_combout )) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][2]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[12][2]~q ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[12][2]~q ),
	.datad(\Regfile|regs[13][2]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~638_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~638 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[2]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~639 (
// Equation(s):
// \Regfile|ReadData2[2]~639_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[2]~638_combout  & (\Regfile|regs[15][2]~q )) # (!\Regfile|ReadData2[2]~638_combout  & ((\Regfile|regs[14][2]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[2]~638_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[15][2]~q ),
	.datac(\Regfile|regs[14][2]~q ),
	.datad(\Regfile|ReadData2[2]~638_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~639_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~639 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[2]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~633 (
// Equation(s):
// \Regfile|ReadData2[2]~633_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout )))) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & (\Regfile|regs[5][2]~q )) # (!\Imem|memoria_ROM~31_combout  & 
// ((\Regfile|regs[4][2]~q )))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[5][2]~q ),
	.datac(\Regfile|regs[4][2]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~633_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~633 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[2]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~634 (
// Equation(s):
// \Regfile|ReadData2[2]~634_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[2]~633_combout  & ((\Regfile|regs[7][2]~q ))) # (!\Regfile|ReadData2[2]~633_combout  & (\Regfile|regs[6][2]~q )))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[2]~633_combout ))))

	.dataa(\Regfile|regs[6][2]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[7][2]~q ),
	.datad(\Regfile|ReadData2[2]~633_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~634_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~634 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[2]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~635 (
// Equation(s):
// \Regfile|ReadData2[2]~635_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][2]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][2]~q )))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[3][2]~q ),
	.datac(\Regfile|regs[1][2]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~635_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~635 .lut_mask = 16'hD800;
defparam \Regfile|ReadData2[2]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~636 (
// Equation(s):
// \Regfile|ReadData2[2]~636_combout  = (\Regfile|ReadData2[2]~635_combout ) # ((\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & \Regfile|regs[2][2]~q )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[2][2]~q ),
	.datad(\Regfile|ReadData2[2]~635_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~636_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~636 .lut_mask = 16'hFF20;
defparam \Regfile|ReadData2[2]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~637 (
// Equation(s):
// \Regfile|ReadData2[2]~637_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[2]~634_combout ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((!\Imem|memoria_ROM~41_combout  & \Regfile|ReadData2[2]~636_combout 
// ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|ReadData2[2]~634_combout ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Regfile|ReadData2[2]~636_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~637_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~637 .lut_mask = 16'hADA8;
defparam \Regfile|ReadData2[2]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~631 (
// Equation(s):
// \Regfile|ReadData2[2]~631_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[10][2]~q ))) # (!\Imem|memoria_ROM~35_combout  & 
// (\Regfile|regs[8][2]~q ))))

	.dataa(\Regfile|regs[8][2]~q ),
	.datab(\Regfile|regs[10][2]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~631_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~631 .lut_mask = 16'hFC0A;
defparam \Regfile|ReadData2[2]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~632 (
// Equation(s):
// \Regfile|ReadData2[2]~632_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[2]~631_combout  & (\Regfile|regs[11][2]~q )) # (!\Regfile|ReadData2[2]~631_combout  & ((\Regfile|regs[9][2]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[2]~631_combout ))))

	.dataa(\Regfile|regs[11][2]~q ),
	.datab(\Regfile|regs[9][2]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[2]~631_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~632_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~632 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[2]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~640 (
// Equation(s):
// \Regfile|ReadData2[2]~640_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[2]~637_combout  & (\Regfile|ReadData2[2]~639_combout )) # (!\Regfile|ReadData2[2]~637_combout  & ((\Regfile|ReadData2[2]~632_combout ))))) # 
// (!\Imem|memoria_ROM~41_combout  & (((\Regfile|ReadData2[2]~637_combout ))))

	.dataa(\Regfile|ReadData2[2]~639_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|ReadData2[2]~637_combout ),
	.datad(\Regfile|ReadData2[2]~632_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~640_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~640 .lut_mask = 16'hBCB0;
defparam \Regfile|ReadData2[2]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~641 (
// Equation(s):
// \Regfile|ReadData2[2]~641_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & (\Regfile|regs[21][2]~q )) # (!\Imem|memoria_ROM~44_combout  & 
// ((\Regfile|regs[17][2]~q )))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[21][2]~q ),
	.datac(\Regfile|regs[17][2]~q ),
	.datad(\Imem|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~641_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~641 .lut_mask = 16'hEE50;
defparam \Regfile|ReadData2[2]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~642 (
// Equation(s):
// \Regfile|ReadData2[2]~642_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[2]~641_combout  & ((\Regfile|regs[29][2]~q ))) # (!\Regfile|ReadData2[2]~641_combout  & (\Regfile|regs[25][2]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[2]~641_combout ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[25][2]~q ),
	.datac(\Regfile|regs[29][2]~q ),
	.datad(\Regfile|ReadData2[2]~641_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~642_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~642 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[2]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~648 (
// Equation(s):
// \Regfile|ReadData2[2]~648_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[23][2]~q ) # ((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[19][2]~q  & !\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[23][2]~q ),
	.datac(\Regfile|regs[19][2]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~648_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~648 .lut_mask = 16'hAAD8;
defparam \Regfile|ReadData2[2]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~649 (
// Equation(s):
// \Regfile|ReadData2[2]~649_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[2]~648_combout  & ((\Regfile|regs[31][2]~q ))) # (!\Regfile|ReadData2[2]~648_combout  & (\Regfile|regs[27][2]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[2]~648_combout ))))

	.dataa(\Regfile|regs[27][2]~q ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|regs[31][2]~q ),
	.datad(\Regfile|ReadData2[2]~648_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~649_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~649 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[2]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~645 (
// Equation(s):
// \Regfile|ReadData2[2]~645_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[24][2]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[16][2]~q )))))

	.dataa(\Regfile|regs[24][2]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[16][2]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~645_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~645 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData2[2]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~646 (
// Equation(s):
// \Regfile|ReadData2[2]~646_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[2]~645_combout  & ((\Regfile|regs[28][2]~q ))) # (!\Regfile|ReadData2[2]~645_combout  & (\Regfile|regs[20][2]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[2]~645_combout ))))

	.dataa(\Regfile|regs[20][2]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[28][2]~q ),
	.datad(\Regfile|ReadData2[2]~645_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~646_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~646 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[2]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~643 (
// Equation(s):
// \Regfile|ReadData2[2]~643_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[26][2]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[18][2]~q )))))

	.dataa(\Regfile|regs[26][2]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[18][2]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~643_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~643 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData2[2]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~644 (
// Equation(s):
// \Regfile|ReadData2[2]~644_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[2]~643_combout  & ((\Regfile|regs[30][2]~q ))) # (!\Regfile|ReadData2[2]~643_combout  & (\Regfile|regs[22][2]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[2]~643_combout ))))

	.dataa(\Regfile|regs[22][2]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[30][2]~q ),
	.datad(\Regfile|ReadData2[2]~643_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~644_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~644 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[2]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~647 (
// Equation(s):
// \Regfile|ReadData2[2]~647_combout  = (\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout ) # ((\Regfile|ReadData2[2]~644_combout )))) # (!\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & (\Regfile|ReadData2[2]~646_combout )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[2]~646_combout ),
	.datad(\Regfile|ReadData2[2]~644_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~647_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~647 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[2]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~650 (
// Equation(s):
// \Regfile|ReadData2[2]~650_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[2]~647_combout  & ((\Regfile|ReadData2[2]~649_combout ))) # (!\Regfile|ReadData2[2]~647_combout  & (\Regfile|ReadData2[2]~642_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[2]~647_combout ))))

	.dataa(\Regfile|ReadData2[2]~642_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[2]~649_combout ),
	.datad(\Regfile|ReadData2[2]~647_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~650_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~650 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[2]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[2]~651 (
// Equation(s):
// \Regfile|ReadData2[2]~651_combout  = (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[2]~650_combout ) # ((\Regfile|ReadData2[0]~20_combout  & \Regfile|ReadData2[2]~640_combout )))) # (!\Imem|memoria_ROM~49_combout  & 
// (\Regfile|ReadData2[0]~20_combout  & (\Regfile|ReadData2[2]~640_combout )))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|ReadData2[0]~20_combout ),
	.datac(\Regfile|ReadData2[2]~640_combout ),
	.datad(\Regfile|ReadData2[2]~650_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[2]~651_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[2]~651 .lut_mask = 16'hEAC0;
defparam \Regfile|ReadData2[2]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~30 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~30_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~77_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[2]~651_combout )))

	.dataa(gnd),
	.datab(\Imem|memoria_ROM~77_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[2]~651_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~30 .lut_mask = 16'hCFC0;
defparam \mux_in_2_ALU|saida[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
fiftyfivenm_lcell_comb \ula|Mux29~0 (
// Equation(s):
// \ula|Mux29~0_combout  = (\ula|Mux28~19_combout  & (\mux_in_2_ALU|saida[2]~30_combout  $ (\Regfile|ReadData1[2]~650_combout )))

	.dataa(gnd),
	.datab(\ula|Mux28~19_combout ),
	.datac(\mux_in_2_ALU|saida[2]~30_combout ),
	.datad(\Regfile|ReadData1[2]~650_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~0 .lut_mask = 16'h0CC0;
defparam \ula|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
fiftyfivenm_lcell_comb \ula|result~1 (
// Equation(s):
// \ula|result~1_combout  = (\Regfile|ReadData1[2]~650_combout ) # ((\uc|WideOr0~2_combout  & ((\Imem|memoria_ROM~77_combout ))) # (!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[2]~651_combout )))

	.dataa(\Regfile|ReadData2[2]~651_combout ),
	.datab(\Imem|memoria_ROM~77_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData1[2]~650_combout ),
	.cin(gnd),
	.combout(\ula|result~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~1 .lut_mask = 16'hFFCA;
defparam \ula|result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
fiftyfivenm_lcell_comb \ula|Mux28~3 (
// Equation(s):
// \ula|Mux28~3_combout  = (\mux_in_2_ALU|saida[4]~28_combout  & (\ULA_ctrl|Mux1~11_combout  & !\ULA_ctrl|Mux2~7_combout ))

	.dataa(\mux_in_2_ALU|saida[4]~28_combout ),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(gnd),
	.datad(\ULA_ctrl|Mux2~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~3 .lut_mask = 16'h0088;
defparam \ula|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
fiftyfivenm_lcell_comb \ula|Mux28~7 (
// Equation(s):
// \ula|Mux28~7_combout  = (\ULA_ctrl|Mux1~11_combout  & ((\ULA_ctrl|Mux2~7_combout ) # ((\ULA_ctrl|Mux3~10_combout ) # (!\mux_in_2_ALU|saida[4]~28_combout ))))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ULA_ctrl|Mux1~11_combout ),
	.datad(\mux_in_2_ALU|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~7 .lut_mask = 16'hE0F0;
defparam \ula|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
fiftyfivenm_lcell_comb \ula|Mux28~6 (
// Equation(s):
// \ula|Mux28~6_combout  = ((!\mux_in_2_ALU|saida[4]~28_combout  & !\ULA_ctrl|Mux2~7_combout )) # (!\ULA_ctrl|Mux1~11_combout )

	.dataa(\mux_in_2_ALU|saida[4]~28_combout ),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(gnd),
	.datad(\ULA_ctrl|Mux2~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~6 .lut_mask = 16'h3377;
defparam \ula|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
fiftyfivenm_lcell_comb \ula|Mux29~3 (
// Equation(s):
// \ula|Mux29~3_combout  = (\ULA_ctrl|Mux3~10_combout  & (!\ULA_ctrl|Mux2~7_combout  & ((\mux_in_2_ALU|saida[2]~30_combout ) # (\Regfile|ReadData1[2]~650_combout )))) # (!\ULA_ctrl|Mux3~10_combout  & ((\ULA_ctrl|Mux2~7_combout ) # 
// ((\mux_in_2_ALU|saida[2]~30_combout  & \Regfile|ReadData1[2]~650_combout ))))

	.dataa(\ULA_ctrl|Mux3~10_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\mux_in_2_ALU|saida[2]~30_combout ),
	.datad(\Regfile|ReadData1[2]~650_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~3 .lut_mask = 16'h7664;
defparam \ula|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
fiftyfivenm_lcell_comb \ula|Mux29~4 (
// Equation(s):
// \ula|Mux29~4_combout  = (\ula|Mux29~3_combout  & ((\ula|Add0~4_combout ) # ((!\ula|Mux28~5_combout )))) # (!\ula|Mux29~3_combout  & (((\ula|Mux28~5_combout  & \ula|ShiftLeft0~18_combout ))))

	.dataa(\ula|Mux29~3_combout ),
	.datab(\ula|Add0~4_combout ),
	.datac(\ula|Mux28~5_combout ),
	.datad(\ula|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~4 .lut_mask = 16'hDA8A;
defparam \ula|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
fiftyfivenm_lcell_comb \ula|ShiftRight1~26 (
// Equation(s):
// \ula|ShiftRight1~26_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (!\Regfile|Equal1~1_combout  & (\Regfile|ReadData1[5]~679_combout ))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (((\Regfile|ReadData1[4]~608_combout ))))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[5]~679_combout ),
	.datad(\Regfile|ReadData1[4]~608_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~26 .lut_mask = 16'h7520;
defparam \ula|ShiftRight1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
fiftyfivenm_lcell_comb \ula|ShiftRight1~27 (
// Equation(s):
// \ula|ShiftRight1~27_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & (\Regfile|ReadData1[3]~674_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\Regfile|ReadData1[2]~672_combout )))))

	.dataa(\Regfile|ReadData1[3]~674_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[2]~672_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~27 .lut_mask = 16'h2230;
defparam \ula|ShiftRight1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
fiftyfivenm_lcell_comb \ula|Mux29~1 (
// Equation(s):
// \ula|Mux29~1_combout  = (\ula|Mux28~4_combout  & ((\ula|ShiftRight1~26_combout ) # ((!\ula|ShiftLeft0~124_combout )))) # (!\ula|Mux28~4_combout  & (((\ula|ShiftRight1~27_combout  & \ula|ShiftLeft0~124_combout ))))

	.dataa(\ula|Mux28~4_combout ),
	.datab(\ula|ShiftRight1~26_combout ),
	.datac(\ula|ShiftRight1~27_combout ),
	.datad(\ula|ShiftLeft0~124_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~1 .lut_mask = 16'hD8AA;
defparam \ula|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
fiftyfivenm_lcell_comb \ula|Mux29~2 (
// Equation(s):
// \ula|Mux29~2_combout  = (\ula|ShiftLeft0~124_combout  & (((\ula|Mux29~1_combout )))) # (!\ula|ShiftLeft0~124_combout  & ((\ula|Mux29~1_combout  & ((\ula|ShiftRight0~56_combout ))) # (!\ula|Mux29~1_combout  & (\ula|ShiftRight1~25_combout ))))

	.dataa(\ula|ShiftRight1~25_combout ),
	.datab(\ula|ShiftLeft0~124_combout ),
	.datac(\ula|Mux29~1_combout ),
	.datad(\ula|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~2 .lut_mask = 16'hF2C2;
defparam \ula|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
fiftyfivenm_lcell_comb \ula|Mux29~5 (
// Equation(s):
// \ula|Mux29~5_combout  = (\ula|Mux28~7_combout  & (\ula|Mux28~6_combout  & ((\ula|Mux29~2_combout )))) # (!\ula|Mux28~7_combout  & (((\ula|Mux29~4_combout )) # (!\ula|Mux28~6_combout )))

	.dataa(\ula|Mux28~7_combout ),
	.datab(\ula|Mux28~6_combout ),
	.datac(\ula|Mux29~4_combout ),
	.datad(\ula|Mux29~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~5 .lut_mask = 16'hD951;
defparam \ula|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
fiftyfivenm_lcell_comb \ula|Mux29~6 (
// Equation(s):
// \ula|Mux29~6_combout  = (\ula|Mux28~3_combout  & ((\ula|Mux29~5_combout  & (\ula|ShiftRight0~55_combout )) # (!\ula|Mux29~5_combout  & ((\ula|ShiftRight1~22_combout ))))) # (!\ula|Mux28~3_combout  & (((\ula|Mux29~5_combout ))))

	.dataa(\ula|Mux28~3_combout ),
	.datab(\ula|ShiftRight0~55_combout ),
	.datac(\ula|ShiftRight1~22_combout ),
	.datad(\ula|Mux29~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~6 .lut_mask = 16'hDDA0;
defparam \ula|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
fiftyfivenm_lcell_comb \ula|Mux29~7 (
// Equation(s):
// \ula|Mux29~7_combout  = (\ula|Mux28~8_combout  & (((!\ula|Mux28~9_combout )))) # (!\ula|Mux28~8_combout  & ((\ula|Mux28~9_combout  & (\ula|Add1~4_combout )) # (!\ula|Mux28~9_combout  & ((\ula|Mux29~6_combout )))))

	.dataa(\ula|Add1~4_combout ),
	.datab(\ula|Mux28~8_combout ),
	.datac(\ula|Mux29~6_combout ),
	.datad(\ula|Mux28~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~7 .lut_mask = 16'h22FC;
defparam \ula|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
fiftyfivenm_lcell_comb \ula|Mux29 (
// Equation(s):
// \ula|Mux29~combout  = (\ula|Mux28~2_combout  & ((\ula|Mux29~7_combout  & (\ula|Mux29~0_combout )) # (!\ula|Mux29~7_combout  & ((!\ula|result~1_combout ))))) # (!\ula|Mux28~2_combout  & (((\ula|Mux29~7_combout ))))

	.dataa(\ula|Mux28~2_combout ),
	.datab(\ula|Mux29~0_combout ),
	.datac(\ula|result~1_combout ),
	.datad(\ula|Mux29~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29 .lut_mask = 16'hDD0A;
defparam \ula|Mux29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
fiftyfivenm_lcell_comb \D_mem|mem~931feeder (
// Equation(s):
// \D_mem|mem~931feeder_combout  = \Regfile|ReadData2[3]~630_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[3]~630_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~931feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~931feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~931feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N7
dffeas \D_mem|mem~931 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~931feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~931 .is_wysiwyg = "true";
defparam \D_mem|mem~931 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N29
dffeas \D_mem|mem~675 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~675 .is_wysiwyg = "true";
defparam \D_mem|mem~675 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
fiftyfivenm_lcell_comb \D_mem|mem~803feeder (
// Equation(s):
// \D_mem|mem~803feeder_combout  = \Regfile|ReadData2[3]~630_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[3]~630_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~803feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~803feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~803feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N27
dffeas \D_mem|mem~803 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~803feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~803 .is_wysiwyg = "true";
defparam \D_mem|mem~803 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N3
dffeas \D_mem|mem~547 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~547 .is_wysiwyg = "true";
defparam \D_mem|mem~547 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
fiftyfivenm_lcell_comb \D_mem|mem~1084 (
// Equation(s):
// \D_mem|mem~1084_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~803_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~547_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~803_q ),
	.datac(\D_mem|mem~547_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1084_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1084 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
fiftyfivenm_lcell_comb \D_mem|mem~1085 (
// Equation(s):
// \D_mem|mem~1085_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1084_combout  & (\D_mem|mem~931_q )) # (!\D_mem|mem~1084_combout  & ((\D_mem|mem~675_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1084_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~931_q ),
	.datac(\D_mem|mem~675_q ),
	.datad(\D_mem|mem~1084_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1085_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1085 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \D_mem|mem~739 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~739 .is_wysiwyg = "true";
defparam \D_mem|mem~739 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \D_mem|mem~995 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~995 .is_wysiwyg = "true";
defparam \D_mem|mem~995 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
fiftyfivenm_lcell_comb \D_mem|mem~867feeder (
// Equation(s):
// \D_mem|mem~867feeder_combout  = \Regfile|ReadData2[3]~630_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[3]~630_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~867feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~867feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~867feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \D_mem|mem~867 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~867feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~867 .is_wysiwyg = "true";
defparam \D_mem|mem~867 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \D_mem|mem~611 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~611 .is_wysiwyg = "true";
defparam \D_mem|mem~611 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
fiftyfivenm_lcell_comb \D_mem|mem~1091 (
// Equation(s):
// \D_mem|mem~1091_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~867_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~611_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~867_q ),
	.datac(\D_mem|mem~611_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1091_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1091 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
fiftyfivenm_lcell_comb \D_mem|mem~1092 (
// Equation(s):
// \D_mem|mem~1092_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1091_combout  & ((\D_mem|mem~995_q ))) # (!\D_mem|mem~1091_combout  & (\D_mem|mem~739_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1091_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~739_q ),
	.datac(\D_mem|mem~995_q ),
	.datad(\D_mem|mem~1091_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1092_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1092 .lut_mask = 16'hF588;
defparam \D_mem|mem~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N4
fiftyfivenm_lcell_comb \D_mem|mem~771feeder (
// Equation(s):
// \D_mem|mem~771feeder_combout  = \Regfile|ReadData2[3]~630_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[3]~630_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~771feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~771feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~771feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N5
dffeas \D_mem|mem~771 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~771feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~771 .is_wysiwyg = "true";
defparam \D_mem|mem~771 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \D_mem|mem~899 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~899 .is_wysiwyg = "true";
defparam \D_mem|mem~899 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \D_mem|mem~643 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~643 .is_wysiwyg = "true";
defparam \D_mem|mem~643 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N3
dffeas \D_mem|mem~515 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~515 .is_wysiwyg = "true";
defparam \D_mem|mem~515 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
fiftyfivenm_lcell_comb \D_mem|mem~1088 (
// Equation(s):
// \D_mem|mem~1088_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~643_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~515_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~643_q ),
	.datac(\D_mem|mem~515_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1088_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1088 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
fiftyfivenm_lcell_comb \D_mem|mem~1089 (
// Equation(s):
// \D_mem|mem~1089_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1088_combout  & ((\D_mem|mem~899_q ))) # (!\D_mem|mem~1088_combout  & (\D_mem|mem~771_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1088_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~771_q ),
	.datac(\D_mem|mem~899_q ),
	.datad(\D_mem|mem~1088_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1089_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1089 .lut_mask = 16'hF588;
defparam \D_mem|mem~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N27
dffeas \D_mem|mem~835 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~835 .is_wysiwyg = "true";
defparam \D_mem|mem~835 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \D_mem|mem~963 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~963 .is_wysiwyg = "true";
defparam \D_mem|mem~963 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
fiftyfivenm_lcell_comb \D_mem|mem~707feeder (
// Equation(s):
// \D_mem|mem~707feeder_combout  = \Regfile|ReadData2[3]~630_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[3]~630_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~707feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~707feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~707feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N1
dffeas \D_mem|mem~707 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~707feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~707 .is_wysiwyg = "true";
defparam \D_mem|mem~707 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \D_mem|mem~579 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~579 .is_wysiwyg = "true";
defparam \D_mem|mem~579 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
fiftyfivenm_lcell_comb \D_mem|mem~1086 (
// Equation(s):
// \D_mem|mem~1086_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~707_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~579_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~707_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~579_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1086_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1086 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
fiftyfivenm_lcell_comb \D_mem|mem~1087 (
// Equation(s):
// \D_mem|mem~1087_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1086_combout  & ((\D_mem|mem~963_q ))) # (!\D_mem|mem~1086_combout  & (\D_mem|mem~835_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1086_combout ))))

	.dataa(\D_mem|mem~835_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~963_q ),
	.datad(\D_mem|mem~1086_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1087_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1087 .lut_mask = 16'hF388;
defparam \D_mem|mem~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
fiftyfivenm_lcell_comb \D_mem|mem~1090 (
// Equation(s):
// \D_mem|mem~1090_combout  = (\ula|Mux30~12_combout  & (((\D_mem|mem~1087_combout ) # (\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (\D_mem|mem~1089_combout  & ((!\ula|Mux31~10_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~1089_combout ),
	.datac(\D_mem|mem~1087_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1090_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1090 .lut_mask = 16'hAAE4;
defparam \D_mem|mem~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
fiftyfivenm_lcell_comb \D_mem|mem~1093 (
// Equation(s):
// \D_mem|mem~1093_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1090_combout  & ((\D_mem|mem~1092_combout ))) # (!\D_mem|mem~1090_combout  & (\D_mem|mem~1085_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1090_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~1085_combout ),
	.datac(\D_mem|mem~1092_combout ),
	.datad(\D_mem|mem~1090_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1093_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1093 .lut_mask = 16'hF588;
defparam \D_mem|mem~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \D_mem|mem~483 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~483 .is_wysiwyg = "true";
defparam \D_mem|mem~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N9
dffeas \D_mem|mem~451 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~451 .is_wysiwyg = "true";
defparam \D_mem|mem~451 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
fiftyfivenm_lcell_comb \D_mem|mem~419feeder (
// Equation(s):
// \D_mem|mem~419feeder_combout  = \Regfile|ReadData2[3]~630_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[3]~630_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~419feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~419feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~419feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N11
dffeas \D_mem|mem~419 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~419feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~419 .is_wysiwyg = "true";
defparam \D_mem|mem~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N19
dffeas \D_mem|mem~387 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~387 .is_wysiwyg = "true";
defparam \D_mem|mem~387 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N18
fiftyfivenm_lcell_comb \D_mem|mem~1101 (
// Equation(s):
// \D_mem|mem~1101_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~419_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~387_q )))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~419_q ),
	.datac(\D_mem|mem~387_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1101_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1101 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N8
fiftyfivenm_lcell_comb \D_mem|mem~1102 (
// Equation(s):
// \D_mem|mem~1102_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1101_combout  & (\D_mem|mem~483_q )) # (!\D_mem|mem~1101_combout  & ((\D_mem|mem~451_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1101_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~483_q ),
	.datac(\D_mem|mem~451_q ),
	.datad(\D_mem|mem~1101_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1102_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1102 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N13
dffeas \D_mem|mem~291 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~291 .is_wysiwyg = "true";
defparam \D_mem|mem~291 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
fiftyfivenm_lcell_comb \D_mem|mem~323feeder (
// Equation(s):
// \D_mem|mem~323feeder_combout  = \Regfile|ReadData2[3]~630_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[3]~630_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~323feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~323feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~323feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \D_mem|mem~323 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~323feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~323 .is_wysiwyg = "true";
defparam \D_mem|mem~323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
fiftyfivenm_lcell_comb \D_mem|mem~259feeder (
// Equation(s):
// \D_mem|mem~259feeder_combout  = \Regfile|ReadData2[3]~630_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[3]~630_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~259feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~259feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~259feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N1
dffeas \D_mem|mem~259 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~259 .is_wysiwyg = "true";
defparam \D_mem|mem~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
fiftyfivenm_lcell_comb \D_mem|mem~1096 (
// Equation(s):
// \D_mem|mem~1096_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~323_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~259_q  & !\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~323_q ),
	.datab(\D_mem|mem~259_q ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1096_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1096 .lut_mask = 16'hF0AC;
defparam \D_mem|mem~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \D_mem|mem~355 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~355 .is_wysiwyg = "true";
defparam \D_mem|mem~355 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
fiftyfivenm_lcell_comb \D_mem|mem~1097 (
// Equation(s):
// \D_mem|mem~1097_combout  = (\D_mem|mem~1096_combout  & (((\D_mem|mem~355_q ) # (!\ula|Mux31~10_combout )))) # (!\D_mem|mem~1096_combout  & (\D_mem|mem~291_q  & ((\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~291_q ),
	.datab(\D_mem|mem~1096_combout ),
	.datac(\D_mem|mem~355_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1097_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1097 .lut_mask = 16'hE2CC;
defparam \D_mem|mem~1097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N29
dffeas \D_mem|mem~35 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~35 .is_wysiwyg = "true";
defparam \D_mem|mem~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N15
dffeas \D_mem|mem~99 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~99 .is_wysiwyg = "true";
defparam \D_mem|mem~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \D_mem|mem~67 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~67 .is_wysiwyg = "true";
defparam \D_mem|mem~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \D_mem|mem~3 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~3 .is_wysiwyg = "true";
defparam \D_mem|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
fiftyfivenm_lcell_comb \D_mem|mem~1098 (
// Equation(s):
// \D_mem|mem~1098_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~67_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~3_q  & !\ula|Mux31~10_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~67_q ),
	.datac(\D_mem|mem~3_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1098_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1098 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
fiftyfivenm_lcell_comb \D_mem|mem~1099 (
// Equation(s):
// \D_mem|mem~1099_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1098_combout  & ((\D_mem|mem~99_q ))) # (!\D_mem|mem~1098_combout  & (\D_mem|mem~35_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1098_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~35_q ),
	.datac(\D_mem|mem~99_q ),
	.datad(\D_mem|mem~1098_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1099_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1099 .lut_mask = 16'hF588;
defparam \D_mem|mem~1099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
fiftyfivenm_lcell_comb \D_mem|mem~1100 (
// Equation(s):
// \D_mem|mem~1100_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1097_combout ) # ((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & (((!\ula|Mux29~combout  & \D_mem|mem~1099_combout ))))

	.dataa(\D_mem|mem~1097_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\ula|Mux29~combout ),
	.datad(\D_mem|mem~1099_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1100_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1100 .lut_mask = 16'hCBC8;
defparam \D_mem|mem~1100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \D_mem|mem~227 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~227 .is_wysiwyg = "true";
defparam \D_mem|mem~227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
fiftyfivenm_lcell_comb \D_mem|mem~195feeder (
// Equation(s):
// \D_mem|mem~195feeder_combout  = \Regfile|ReadData2[3]~630_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[3]~630_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~195feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~195feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~195feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \D_mem|mem~195 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~195 .is_wysiwyg = "true";
defparam \D_mem|mem~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N31
dffeas \D_mem|mem~163 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~163 .is_wysiwyg = "true";
defparam \D_mem|mem~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N17
dffeas \D_mem|mem~131 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[3]~630_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~131 .is_wysiwyg = "true";
defparam \D_mem|mem~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
fiftyfivenm_lcell_comb \D_mem|mem~1094 (
// Equation(s):
// \D_mem|mem~1094_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~163_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~131_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~163_q ),
	.datab(\D_mem|mem~131_q ),
	.datac(\ula|Mux31~10_combout ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1094_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1094 .lut_mask = 16'hF0AC;
defparam \D_mem|mem~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
fiftyfivenm_lcell_comb \D_mem|mem~1095 (
// Equation(s):
// \D_mem|mem~1095_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1094_combout  & (\D_mem|mem~227_q )) # (!\D_mem|mem~1094_combout  & ((\D_mem|mem~195_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1094_combout ))))

	.dataa(\D_mem|mem~227_q ),
	.datab(\D_mem|mem~195_q ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\D_mem|mem~1094_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1095_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1095 .lut_mask = 16'hAFC0;
defparam \D_mem|mem~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N6
fiftyfivenm_lcell_comb \D_mem|mem~1103 (
// Equation(s):
// \D_mem|mem~1103_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1100_combout  & (\D_mem|mem~1102_combout )) # (!\D_mem|mem~1100_combout  & ((\D_mem|mem~1095_combout ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1100_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~1102_combout ),
	.datac(\D_mem|mem~1100_combout ),
	.datad(\D_mem|mem~1095_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1103_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1103 .lut_mask = 16'hDAD0;
defparam \D_mem|mem~1103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N8
fiftyfivenm_lcell_comb \D_mem|ReadData~3 (
// Equation(s):
// \D_mem|ReadData~3_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & (\D_mem|mem~1093_combout )) # (!\ula|Mux27~16_combout  & ((\D_mem|mem~1103_combout )))))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\D_mem|mem~1093_combout ),
	.datad(\D_mem|mem~1103_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~3_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~3 .lut_mask = 16'hA280;
defparam \D_mem|ReadData~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N9
dffeas \D_mem|ReadData[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[3] .is_wysiwyg = "true";
defparam \D_mem|ReadData[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N24
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[3]~29 (
// Equation(s):
// \mux_valor_write_data|saida[3]~29_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [3])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux28~combout )))

	.dataa(gnd),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\D_mem|ReadData [3]),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[3]~29 .lut_mask = 16'hF3C0;
defparam \mux_valor_write_data|saida[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N16
fiftyfivenm_lcell_comb \Regfile|regs[15][3]~feeder (
// Equation(s):
// \Regfile|regs[15][3]~feeder_combout  = \mux_valor_write_data|saida[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[3]~29_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[15][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[15][3]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[15][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N17
dffeas \Regfile|regs[15][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[15][3] .is_wysiwyg = "true";
defparam \Regfile|regs[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N6
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~626 (
// Equation(s):
// \Regfile|ReadData1[3]~626_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[13][3]~q ) # ((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (((\Regfile|regs[12][3]~q  & !\Imem|memoria_ROM~15_combout ))))

	.dataa(\Regfile|regs[13][3]~q ),
	.datab(\Regfile|regs[12][3]~q ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~626_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~626 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData1[3]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~627 (
// Equation(s):
// \Regfile|ReadData1[3]~627_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[3]~626_combout  & (\Regfile|regs[15][3]~q )) # (!\Regfile|ReadData1[3]~626_combout  & ((\Regfile|regs[14][3]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[3]~626_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[15][3]~q ),
	.datac(\Regfile|regs[14][3]~q ),
	.datad(\Regfile|ReadData1[3]~626_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~627_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~627 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[3]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N10
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~619 (
// Equation(s):
// \Regfile|ReadData1[3]~619_combout  = (\Imem|memoria_ROM~15_combout  & (((\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & ((\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][3]~q ))) # (!\Imem|memoria_ROM~13_combout  & 
// (\Regfile|regs[4][3]~q ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[4][3]~q ),
	.datac(\Regfile|regs[5][3]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~619_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~619 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData1[3]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~620 (
// Equation(s):
// \Regfile|ReadData1[3]~620_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[3]~619_combout  & ((\Regfile|regs[7][3]~q ))) # (!\Regfile|ReadData1[3]~619_combout  & (\Regfile|regs[6][3]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[3]~619_combout ))))

	.dataa(\Regfile|regs[6][3]~q ),
	.datab(\Regfile|regs[7][3]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[3]~619_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~620_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~620 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[3]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~621 (
// Equation(s):
// \Regfile|ReadData1[3]~621_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[10][3]~q ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[8][3]~q  & ((!\Imem|memoria_ROM~13_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[8][3]~q ),
	.datac(\Regfile|regs[10][3]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~621_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~621 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData1[3]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~622 (
// Equation(s):
// \Regfile|ReadData1[3]~622_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|ReadData1[3]~621_combout  & (\Regfile|regs[11][3]~q )) # (!\Regfile|ReadData1[3]~621_combout  & ((\Regfile|regs[9][3]~q ))))) # (!\Imem|memoria_ROM~13_combout  & 
// (((\Regfile|ReadData1[3]~621_combout ))))

	.dataa(\Regfile|regs[11][3]~q ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[9][3]~q ),
	.datad(\Regfile|ReadData1[3]~621_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~622_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~622 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData1[3]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N28
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~623 (
// Equation(s):
// \Regfile|ReadData1[3]~623_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[3][3]~q ))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[1][3]~q ))

	.dataa(\Regfile|regs[1][3]~q ),
	.datab(gnd),
	.datac(\Regfile|regs[3][3]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~623_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~623 .lut_mask = 16'hF0AA;
defparam \Regfile|ReadData1[3]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~624 (
// Equation(s):
// \Regfile|ReadData1[3]~624_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[3]~623_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[2][3]~q )))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Imem|memoria_ROM~13_combout ),
	.datac(\Regfile|regs[2][3]~q ),
	.datad(\Regfile|ReadData1[3]~623_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~624_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~624 .lut_mask = 16'hEC20;
defparam \Regfile|ReadData1[3]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N2
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~625 (
// Equation(s):
// \Regfile|ReadData1[3]~625_combout  = (\Imem|memoria_ROM~4_combout  & (\Imem|memoria_ROM~9_combout )) # (!\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout  & (\Regfile|ReadData1[3]~622_combout )) # (!\Imem|memoria_ROM~9_combout  & 
// ((\Regfile|ReadData1[3]~624_combout )))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[3]~622_combout ),
	.datad(\Regfile|ReadData1[3]~624_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~625_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~625 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData1[3]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~628 (
// Equation(s):
// \Regfile|ReadData1[3]~628_combout  = (\Imem|memoria_ROM~4_combout  & ((\Regfile|ReadData1[3]~625_combout  & (\Regfile|ReadData1[3]~627_combout )) # (!\Regfile|ReadData1[3]~625_combout  & ((\Regfile|ReadData1[3]~620_combout ))))) # 
// (!\Imem|memoria_ROM~4_combout  & (((\Regfile|ReadData1[3]~625_combout ))))

	.dataa(\Regfile|ReadData1[3]~627_combout ),
	.datab(\Regfile|ReadData1[3]~620_combout ),
	.datac(\Imem|memoria_ROM~4_combout ),
	.datad(\Regfile|ReadData1[3]~625_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~628_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~628 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData1[3]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[3]~629 (
// Equation(s):
// \Regfile|ReadData1[3]~629_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[3]~618_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[3]~628_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Imem|memoria_ROM~20_combout ),
	.datac(\Regfile|ReadData1[3]~628_combout ),
	.datad(\Regfile|ReadData1[3]~618_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[3]~629_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[3]~629 .lut_mask = 16'h5410;
defparam \Regfile|ReadData1[3]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
fiftyfivenm_lcell_comb \ula|Mux28~10 (
// Equation(s):
// \ula|Mux28~10_combout  = (\Regfile|ReadData1[3]~629_combout  $ (!\mux_in_2_ALU|saida[3]~29_combout )) # (!\ula|Mux28~19_combout )

	.dataa(gnd),
	.datab(\Regfile|ReadData1[3]~629_combout ),
	.datac(\ula|Mux28~19_combout ),
	.datad(\mux_in_2_ALU|saida[3]~29_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~10 .lut_mask = 16'hCF3F;
defparam \ula|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
fiftyfivenm_lcell_comb \ula|result~2 (
// Equation(s):
// \ula|result~2_combout  = (\Regfile|ReadData1[3]~629_combout ) # ((\uc|WideOr0~2_combout  & ((\Imem|memoria_ROM~95_combout ))) # (!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[3]~630_combout )))

	.dataa(\Regfile|ReadData2[3]~630_combout ),
	.datab(\Imem|memoria_ROM~95_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData1[3]~629_combout ),
	.cin(gnd),
	.combout(\ula|result~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~2 .lut_mask = 16'hFFCA;
defparam \ula|result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
fiftyfivenm_lcell_comb \ula|ShiftRight1~39 (
// Equation(s):
// \ula|ShiftRight1~39_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (!\Regfile|Equal1~1_combout  & ((\Regfile|ReadData1[6]~676_combout )))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (((\Regfile|ReadData1[5]~587_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Regfile|ReadData1[5]~587_combout ),
	.datac(\Regfile|ReadData1[6]~676_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~39_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~39 .lut_mask = 16'h50CC;
defparam \ula|ShiftRight1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
fiftyfivenm_lcell_comb \ula|ShiftRight1~41 (
// Equation(s):
// \ula|ShiftRight1~41_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (!\Regfile|Equal1~1_combout  & ((\Regfile|ReadData1[4]~677_combout )))) # (!\mux_in_2_ALU|saida[0]~0_combout  & (((\Regfile|ReadData1[3]~629_combout ))))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\Regfile|ReadData1[3]~629_combout ),
	.datac(\Regfile|ReadData1[4]~677_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~41_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~41 .lut_mask = 16'h50CC;
defparam \ula|ShiftRight1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
fiftyfivenm_lcell_comb \ula|Mux28~11 (
// Equation(s):
// \ula|Mux28~11_combout  = (\ula|ShiftLeft0~124_combout  & (((\ula|ShiftRight1~41_combout  & !\ula|Mux28~4_combout )))) # (!\ula|ShiftLeft0~124_combout  & ((\ula|ShiftRight1~40_combout ) # ((\ula|Mux28~4_combout ))))

	.dataa(\ula|ShiftRight1~40_combout ),
	.datab(\ula|ShiftRight1~41_combout ),
	.datac(\ula|ShiftLeft0~124_combout ),
	.datad(\ula|Mux28~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~11 .lut_mask = 16'h0FCA;
defparam \ula|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
fiftyfivenm_lcell_comb \ula|Mux28~12 (
// Equation(s):
// \ula|Mux28~12_combout  = (\ula|Mux28~4_combout  & ((\ula|Mux28~11_combout  & ((\ula|ShiftRight0~60_combout ))) # (!\ula|Mux28~11_combout  & (\ula|ShiftRight1~39_combout )))) # (!\ula|Mux28~4_combout  & (((\ula|Mux28~11_combout ))))

	.dataa(\ula|ShiftRight1~39_combout ),
	.datab(\ula|Mux28~4_combout ),
	.datac(\ula|ShiftRight0~60_combout ),
	.datad(\ula|Mux28~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~12 .lut_mask = 16'hF388;
defparam \ula|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
fiftyfivenm_lcell_comb \ula|Mux28~13 (
// Equation(s):
// \ula|Mux28~13_combout  = (\ULA_ctrl|Mux3~10_combout  & (!\ULA_ctrl|Mux2~7_combout  & ((\mux_in_2_ALU|saida[3]~29_combout ) # (\Regfile|ReadData1[3]~629_combout )))) # (!\ULA_ctrl|Mux3~10_combout  & ((\ULA_ctrl|Mux2~7_combout ) # 
// ((\mux_in_2_ALU|saida[3]~29_combout  & \Regfile|ReadData1[3]~629_combout ))))

	.dataa(\ULA_ctrl|Mux3~10_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\mux_in_2_ALU|saida[3]~29_combout ),
	.datad(\Regfile|ReadData1[3]~629_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~13 .lut_mask = 16'h7664;
defparam \ula|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
fiftyfivenm_lcell_comb \ula|Mux28~14 (
// Equation(s):
// \ula|Mux28~14_combout  = (\ula|Mux28~13_combout  & (((\ula|Add0~6_combout ) # (!\ula|Mux28~5_combout )))) # (!\ula|Mux28~13_combout  & (\ula|ShiftLeft0~23_combout  & (\ula|Mux28~5_combout )))

	.dataa(\ula|Mux28~13_combout ),
	.datab(\ula|ShiftLeft0~23_combout ),
	.datac(\ula|Mux28~5_combout ),
	.datad(\ula|Add0~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~14 .lut_mask = 16'hEA4A;
defparam \ula|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N8
fiftyfivenm_lcell_comb \ula|Mux28~15 (
// Equation(s):
// \ula|Mux28~15_combout  = (\ula|Mux28~6_combout  & ((\ula|Mux28~7_combout  & (\ula|Mux28~12_combout )) # (!\ula|Mux28~7_combout  & ((\ula|Mux28~14_combout ))))) # (!\ula|Mux28~6_combout  & (((!\ula|Mux28~7_combout ))))

	.dataa(\ula|Mux28~6_combout ),
	.datab(\ula|Mux28~12_combout ),
	.datac(\ula|Mux28~7_combout ),
	.datad(\ula|Mux28~14_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~15 .lut_mask = 16'h8F85;
defparam \ula|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N6
fiftyfivenm_lcell_comb \ula|Mux28~16 (
// Equation(s):
// \ula|Mux28~16_combout  = (\ula|Mux28~3_combout  & ((\ula|Mux28~15_combout  & (\ula|ShiftRight0~59_combout )) # (!\ula|Mux28~15_combout  & ((\ula|ShiftRight1~38_combout ))))) # (!\ula|Mux28~3_combout  & (((\ula|Mux28~15_combout ))))

	.dataa(\ula|ShiftRight0~59_combout ),
	.datab(\ula|Mux28~3_combout ),
	.datac(\ula|Mux28~15_combout ),
	.datad(\ula|ShiftRight1~38_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~16 .lut_mask = 16'hBCB0;
defparam \ula|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N16
fiftyfivenm_lcell_comb \ula|Mux28~17 (
// Equation(s):
// \ula|Mux28~17_combout  = (\ula|Mux28~9_combout  & (!\ula|Mux28~8_combout  & (\ula|Add1~6_combout ))) # (!\ula|Mux28~9_combout  & ((\ula|Mux28~8_combout ) # ((\ula|Mux28~16_combout ))))

	.dataa(\ula|Mux28~9_combout ),
	.datab(\ula|Mux28~8_combout ),
	.datac(\ula|Add1~6_combout ),
	.datad(\ula|Mux28~16_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~17 .lut_mask = 16'h7564;
defparam \ula|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N18
fiftyfivenm_lcell_comb \ula|Mux28 (
// Equation(s):
// \ula|Mux28~combout  = (\ula|Mux28~2_combout  & ((\ula|Mux28~17_combout  & (!\ula|Mux28~10_combout )) # (!\ula|Mux28~17_combout  & ((!\ula|result~2_combout ))))) # (!\ula|Mux28~2_combout  & (((\ula|Mux28~17_combout ))))

	.dataa(\ula|Mux28~10_combout ),
	.datab(\ula|Mux28~2_combout ),
	.datac(\ula|result~2_combout ),
	.datad(\ula|Mux28~17_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28 .lut_mask = 16'h770C;
defparam \ula|Mux28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N25
dffeas \D_mem|mem~352 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~352 .is_wysiwyg = "true";
defparam \D_mem|mem~352 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \D_mem|mem~320 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~320 .is_wysiwyg = "true";
defparam \D_mem|mem~320 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N29
dffeas \D_mem|mem~288 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~288 .is_wysiwyg = "true";
defparam \D_mem|mem~288 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N9
dffeas \D_mem|mem~256 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~256 .is_wysiwyg = "true";
defparam \D_mem|mem~256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N8
fiftyfivenm_lcell_comb \D_mem|mem~1034 (
// Equation(s):
// \D_mem|mem~1034_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~288_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~256_q  & !\ula|Mux30~12_combout ))))

	.dataa(\D_mem|mem~288_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~256_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1034_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1034 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
fiftyfivenm_lcell_comb \D_mem|mem~1035 (
// Equation(s):
// \D_mem|mem~1035_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1034_combout  & (\D_mem|mem~352_q )) # (!\D_mem|mem~1034_combout  & ((\D_mem|mem~320_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1034_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~352_q ),
	.datac(\D_mem|mem~320_q ),
	.datad(\D_mem|mem~1034_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1035_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1035 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \D_mem|mem~64 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~64 .is_wysiwyg = "true";
defparam \D_mem|mem~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
fiftyfivenm_lcell_comb \D_mem|mem~96feeder (
// Equation(s):
// \D_mem|mem~96feeder_combout  = \Regfile|ReadData2[0]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[0]~21_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~96feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~96feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~96feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \D_mem|mem~96 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~96 .is_wysiwyg = "true";
defparam \D_mem|mem~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
fiftyfivenm_lcell_comb \D_mem|mem~32feeder (
// Equation(s):
// \D_mem|mem~32feeder_combout  = \Regfile|ReadData2[0]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[0]~21_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~32feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \D_mem|mem~32 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~32 .is_wysiwyg = "true";
defparam \D_mem|mem~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \D_mem|mem~0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~0 .is_wysiwyg = "true";
defparam \D_mem|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
fiftyfivenm_lcell_comb \D_mem|mem~1038 (
// Equation(s):
// \D_mem|mem~1038_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~32_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~0_q  & !\ula|Mux30~12_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~32_q ),
	.datac(\D_mem|mem~0_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1038_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1038 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
fiftyfivenm_lcell_comb \D_mem|mem~1039 (
// Equation(s):
// \D_mem|mem~1039_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1038_combout  & ((\D_mem|mem~96_q ))) # (!\D_mem|mem~1038_combout  & (\D_mem|mem~64_q )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1038_combout ))))

	.dataa(\D_mem|mem~64_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~96_q ),
	.datad(\D_mem|mem~1038_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1039_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1039 .lut_mask = 16'hF388;
defparam \D_mem|mem~1039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N5
dffeas \D_mem|mem~160 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~160 .is_wysiwyg = "true";
defparam \D_mem|mem~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
fiftyfivenm_lcell_comb \D_mem|mem~224feeder (
// Equation(s):
// \D_mem|mem~224feeder_combout  = \Regfile|ReadData2[0]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[0]~21_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~224feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~224feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~224feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \D_mem|mem~224 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~224 .is_wysiwyg = "true";
defparam \D_mem|mem~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N29
dffeas \D_mem|mem~192 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~192 .is_wysiwyg = "true";
defparam \D_mem|mem~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N3
dffeas \D_mem|mem~128 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~128 .is_wysiwyg = "true";
defparam \D_mem|mem~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
fiftyfivenm_lcell_comb \D_mem|mem~1036 (
// Equation(s):
// \D_mem|mem~1036_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~192_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~128_q  & !\ula|Mux31~10_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~192_q ),
	.datac(\D_mem|mem~128_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1036_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1036 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
fiftyfivenm_lcell_comb \D_mem|mem~1037 (
// Equation(s):
// \D_mem|mem~1037_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1036_combout  & ((\D_mem|mem~224_q ))) # (!\D_mem|mem~1036_combout  & (\D_mem|mem~160_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1036_combout ))))

	.dataa(\D_mem|mem~160_q ),
	.datab(\D_mem|mem~224_q ),
	.datac(\ula|Mux31~10_combout ),
	.datad(\D_mem|mem~1036_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1037_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1037 .lut_mask = 16'hCFA0;
defparam \D_mem|mem~1037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
fiftyfivenm_lcell_comb \D_mem|mem~1040 (
// Equation(s):
// \D_mem|mem~1040_combout  = (\ula|Mux28~combout  & (\ula|Mux29~combout )) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & ((\D_mem|mem~1037_combout ))) # (!\ula|Mux29~combout  & (\D_mem|mem~1039_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~1039_combout ),
	.datad(\D_mem|mem~1037_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1040_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1040 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N23
dffeas \D_mem|mem~448 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~448 .is_wysiwyg = "true";
defparam \D_mem|mem~448 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N17
dffeas \D_mem|mem~384 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~384 .is_wysiwyg = "true";
defparam \D_mem|mem~384 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N16
fiftyfivenm_lcell_comb \D_mem|mem~1041 (
// Equation(s):
// \D_mem|mem~1041_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & ((\ula|Mux30~12_combout  & (\D_mem|mem~448_q )) # (!\ula|Mux30~12_combout  & ((\D_mem|mem~384_q )))))

	.dataa(\D_mem|mem~448_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~384_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1041_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1041 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N25
dffeas \D_mem|mem~480 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[0]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~480 .is_wysiwyg = "true";
defparam \D_mem|mem~480 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N1
dffeas \D_mem|mem~416 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~416 .is_wysiwyg = "true";
defparam \D_mem|mem~416 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
fiftyfivenm_lcell_comb \D_mem|mem~1042 (
// Equation(s):
// \D_mem|mem~1042_combout  = (\D_mem|mem~1041_combout  & ((\D_mem|mem~480_q ) # ((!\ula|Mux31~10_combout )))) # (!\D_mem|mem~1041_combout  & (((\D_mem|mem~416_q  & \ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~1041_combout ),
	.datab(\D_mem|mem~480_q ),
	.datac(\D_mem|mem~416_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1042_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1042 .lut_mask = 16'hD8AA;
defparam \D_mem|mem~1042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
fiftyfivenm_lcell_comb \D_mem|mem~1043 (
// Equation(s):
// \D_mem|mem~1043_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1040_combout  & ((\D_mem|mem~1042_combout ))) # (!\D_mem|mem~1040_combout  & (\D_mem|mem~1035_combout )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1040_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~1035_combout ),
	.datac(\D_mem|mem~1040_combout ),
	.datad(\D_mem|mem~1042_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1043_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1043 .lut_mask = 16'hF858;
defparam \D_mem|mem~1043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \D_mem|mem~864 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~864 .is_wysiwyg = "true";
defparam \D_mem|mem~864 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N15
dffeas \D_mem|mem~992 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~992 .is_wysiwyg = "true";
defparam \D_mem|mem~992 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \D_mem|mem~736 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~736 .is_wysiwyg = "true";
defparam \D_mem|mem~736 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \D_mem|mem~608 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~608 .is_wysiwyg = "true";
defparam \D_mem|mem~608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
fiftyfivenm_lcell_comb \D_mem|mem~1031 (
// Equation(s):
// \D_mem|mem~1031_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~736_q )) # (!\ula|Mux29~combout  & ((\D_mem|mem~608_q )))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~736_q ),
	.datac(\D_mem|mem~608_q ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1031_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1031 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
fiftyfivenm_lcell_comb \D_mem|mem~1032 (
// Equation(s):
// \D_mem|mem~1032_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1031_combout  & ((\D_mem|mem~992_q ))) # (!\D_mem|mem~1031_combout  & (\D_mem|mem~864_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1031_combout ))))

	.dataa(\D_mem|mem~864_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~992_q ),
	.datad(\D_mem|mem~1031_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1032_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1032 .lut_mask = 16'hF388;
defparam \D_mem|mem~1032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
fiftyfivenm_lcell_comb \D_mem|mem~960feeder (
// Equation(s):
// \D_mem|mem~960feeder_combout  = \Regfile|ReadData2[0]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[0]~21_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~960feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~960feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~960feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N13
dffeas \D_mem|mem~960 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~960feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~960 .is_wysiwyg = "true";
defparam \D_mem|mem~960 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \D_mem|mem~704 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~704 .is_wysiwyg = "true";
defparam \D_mem|mem~704 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \D_mem|mem~832 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~832 .is_wysiwyg = "true";
defparam \D_mem|mem~832 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \D_mem|mem~576 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~576 .is_wysiwyg = "true";
defparam \D_mem|mem~576 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
fiftyfivenm_lcell_comb \D_mem|mem~1024 (
// Equation(s):
// \D_mem|mem~1024_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~832_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~576_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~832_q ),
	.datac(\D_mem|mem~576_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1024_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1024 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
fiftyfivenm_lcell_comb \D_mem|mem~1025 (
// Equation(s):
// \D_mem|mem~1025_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1024_combout  & (\D_mem|mem~960_q )) # (!\D_mem|mem~1024_combout  & ((\D_mem|mem~704_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1024_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~960_q ),
	.datac(\D_mem|mem~704_q ),
	.datad(\D_mem|mem~1024_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1025_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1025 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \D_mem|mem~640 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~640 .is_wysiwyg = "true";
defparam \D_mem|mem~640 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N3
dffeas \D_mem|mem~896 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~896 .is_wysiwyg = "true";
defparam \D_mem|mem~896 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
fiftyfivenm_lcell_comb \D_mem|mem~768feeder (
// Equation(s):
// \D_mem|mem~768feeder_combout  = \Regfile|ReadData2[0]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[0]~21_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~768feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~768feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~768feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \D_mem|mem~768 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~768feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~768 .is_wysiwyg = "true";
defparam \D_mem|mem~768 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N19
dffeas \D_mem|mem~512 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~512 .is_wysiwyg = "true";
defparam \D_mem|mem~512 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
fiftyfivenm_lcell_comb \D_mem|mem~1028 (
// Equation(s):
// \D_mem|mem~1028_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~768_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~512_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~768_q ),
	.datac(\D_mem|mem~512_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1028_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1028 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
fiftyfivenm_lcell_comb \D_mem|mem~1029 (
// Equation(s):
// \D_mem|mem~1029_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1028_combout  & ((\D_mem|mem~896_q ))) # (!\D_mem|mem~1028_combout  & (\D_mem|mem~640_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1028_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~640_q ),
	.datac(\D_mem|mem~896_q ),
	.datad(\D_mem|mem~1028_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1029_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1029 .lut_mask = 16'hF588;
defparam \D_mem|mem~1029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
fiftyfivenm_lcell_comb \D_mem|mem~672feeder (
// Equation(s):
// \D_mem|mem~672feeder_combout  = \Regfile|ReadData2[0]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[0]~21_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~672feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~672feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~672feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \D_mem|mem~672 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~672feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~672 .is_wysiwyg = "true";
defparam \D_mem|mem~672 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N13
dffeas \D_mem|mem~544 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~544 .is_wysiwyg = "true";
defparam \D_mem|mem~544 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
fiftyfivenm_lcell_comb \D_mem|mem~1026 (
// Equation(s):
// \D_mem|mem~1026_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~672_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~544_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~672_q ),
	.datac(\D_mem|mem~544_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1026_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1026 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \D_mem|mem~928 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~928 .is_wysiwyg = "true";
defparam \D_mem|mem~928 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \D_mem|mem~800 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~800 .is_wysiwyg = "true";
defparam \D_mem|mem~800 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
fiftyfivenm_lcell_comb \D_mem|mem~1027 (
// Equation(s):
// \D_mem|mem~1027_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1026_combout  & (\D_mem|mem~928_q )) # (!\D_mem|mem~1026_combout  & ((\D_mem|mem~800_q ))))) # (!\ula|Mux28~combout  & (\D_mem|mem~1026_combout ))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~1026_combout ),
	.datac(\D_mem|mem~928_q ),
	.datad(\D_mem|mem~800_q ),
	.cin(gnd),
	.combout(\D_mem|mem~1027_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1027 .lut_mask = 16'hE6C4;
defparam \D_mem|mem~1027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
fiftyfivenm_lcell_comb \D_mem|mem~1030 (
// Equation(s):
// \D_mem|mem~1030_combout  = (\ula|Mux30~12_combout  & (\ula|Mux31~10_combout )) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & ((\D_mem|mem~1027_combout ))) # (!\ula|Mux31~10_combout  & (\D_mem|mem~1029_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~1029_combout ),
	.datad(\D_mem|mem~1027_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1030_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1030 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
fiftyfivenm_lcell_comb \D_mem|mem~1033 (
// Equation(s):
// \D_mem|mem~1033_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1030_combout  & (\D_mem|mem~1032_combout )) # (!\D_mem|mem~1030_combout  & ((\D_mem|mem~1025_combout ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1030_combout ))))

	.dataa(\D_mem|mem~1032_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1025_combout ),
	.datad(\D_mem|mem~1030_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1033_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1033 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
fiftyfivenm_lcell_comb \D_mem|ReadData~0 (
// Equation(s):
// \D_mem|ReadData~0_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & ((\D_mem|mem~1033_combout ))) # (!\ula|Mux27~16_combout  & (\D_mem|mem~1043_combout ))))

	.dataa(\ula|Mux27~16_combout ),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\D_mem|mem~1043_combout ),
	.datad(\D_mem|mem~1033_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~0 .lut_mask = 16'hC840;
defparam \D_mem|ReadData~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N17
dffeas \D_mem|ReadData[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[0] .is_wysiwyg = "true";
defparam \D_mem|ReadData[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N20
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[0]~0 (
// Equation(s):
// \mux_valor_write_data|saida[0]~0_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [0])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux31~10_combout )))

	.dataa(gnd),
	.datab(\D_mem|ReadData [0]),
	.datac(\uc|Decoder0~1_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[0]~0 .lut_mask = 16'hCFC0;
defparam \mux_valor_write_data|saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N27
dffeas \Regfile|regs[11][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][0] .is_wysiwyg = "true";
defparam \Regfile|regs[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~10 (
// Equation(s):
// \Regfile|ReadData1[0]~10_combout  = (\Imem|memoria_ROM~15_combout  & (((\Regfile|regs[10][0]~q ) # (\Imem|memoria_ROM~13_combout )))) # (!\Imem|memoria_ROM~15_combout  & (\Regfile|regs[8][0]~q  & ((!\Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[8][0]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Regfile|regs[10][0]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~10 .lut_mask = 16'hCCE2;
defparam \Regfile|ReadData1[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N8
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~11 (
// Equation(s):
// \Regfile|ReadData1[0]~11_combout  = (\Regfile|ReadData1[0]~10_combout  & ((\Regfile|regs[11][0]~q ) # ((!\Imem|memoria_ROM~13_combout )))) # (!\Regfile|ReadData1[0]~10_combout  & (((\Regfile|regs[9][0]~q  & \Imem|memoria_ROM~13_combout ))))

	.dataa(\Regfile|regs[11][0]~q ),
	.datab(\Regfile|ReadData1[0]~10_combout ),
	.datac(\Regfile|regs[9][0]~q ),
	.datad(\Imem|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~11 .lut_mask = 16'hB8CC;
defparam \Regfile|ReadData1[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~17 (
// Equation(s):
// \Regfile|ReadData1[0]~17_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[13][0]~q ) # ((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (((!\Imem|memoria_ROM~15_combout  & \Regfile|regs[12][0]~q ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[13][0]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|regs[12][0]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~17 .lut_mask = 16'hADA8;
defparam \Regfile|ReadData1[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N30
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~18 (
// Equation(s):
// \Regfile|ReadData1[0]~18_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[0]~17_combout  & ((\Regfile|regs[15][0]~q ))) # (!\Regfile|ReadData1[0]~17_combout  & (\Regfile|regs[14][0]~q )))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[0]~17_combout ))))

	.dataa(\Regfile|regs[14][0]~q ),
	.datab(\Regfile|regs[15][0]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|ReadData1[0]~17_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~18 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData1[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N26
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~12 (
// Equation(s):
// \Regfile|ReadData1[0]~12_combout  = (\Imem|memoria_ROM~13_combout  & ((\Regfile|regs[5][0]~q ) # ((\Imem|memoria_ROM~15_combout )))) # (!\Imem|memoria_ROM~13_combout  & (((!\Imem|memoria_ROM~15_combout  & \Regfile|regs[4][0]~q ))))

	.dataa(\Imem|memoria_ROM~13_combout ),
	.datab(\Regfile|regs[5][0]~q ),
	.datac(\Imem|memoria_ROM~15_combout ),
	.datad(\Regfile|regs[4][0]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~12 .lut_mask = 16'hADA8;
defparam \Regfile|ReadData1[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~13 (
// Equation(s):
// \Regfile|ReadData1[0]~13_combout  = (\Imem|memoria_ROM~15_combout  & ((\Regfile|ReadData1[0]~12_combout  & (\Regfile|regs[7][0]~q )) # (!\Regfile|ReadData1[0]~12_combout  & ((\Regfile|regs[6][0]~q ))))) # (!\Imem|memoria_ROM~15_combout  & 
// (((\Regfile|ReadData1[0]~12_combout ))))

	.dataa(\Imem|memoria_ROM~15_combout ),
	.datab(\Regfile|regs[7][0]~q ),
	.datac(\Regfile|regs[6][0]~q ),
	.datad(\Regfile|ReadData1[0]~12_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~13 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData1[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N14
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~14 (
// Equation(s):
// \Regfile|ReadData1[0]~14_combout  = (\Imem|memoria_ROM~15_combout  & (\Regfile|regs[3][0]~q )) # (!\Imem|memoria_ROM~15_combout  & ((\Regfile|regs[1][0]~q )))

	.dataa(gnd),
	.datab(\Regfile|regs[3][0]~q ),
	.datac(\Regfile|regs[1][0]~q ),
	.datad(\Imem|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~14 .lut_mask = 16'hCCF0;
defparam \Regfile|ReadData1[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N16
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~15 (
// Equation(s):
// \Regfile|ReadData1[0]~15_combout  = (\Imem|memoria_ROM~13_combout  & (((\Regfile|ReadData1[0]~14_combout )))) # (!\Imem|memoria_ROM~13_combout  & (\Regfile|regs[2][0]~q  & (\Imem|memoria_ROM~15_combout )))

	.dataa(\Regfile|regs[2][0]~q ),
	.datab(\Imem|memoria_ROM~15_combout ),
	.datac(\Imem|memoria_ROM~13_combout ),
	.datad(\Regfile|ReadData1[0]~14_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~15 .lut_mask = 16'hF808;
defparam \Regfile|ReadData1[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N12
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~16 (
// Equation(s):
// \Regfile|ReadData1[0]~16_combout  = (\Imem|memoria_ROM~4_combout  & ((\Imem|memoria_ROM~9_combout ) # ((\Regfile|ReadData1[0]~13_combout )))) # (!\Imem|memoria_ROM~4_combout  & (!\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[0]~15_combout ))))

	.dataa(\Imem|memoria_ROM~4_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[0]~13_combout ),
	.datad(\Regfile|ReadData1[0]~15_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~16 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData1[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N4
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~19 (
// Equation(s):
// \Regfile|ReadData1[0]~19_combout  = (\Imem|memoria_ROM~9_combout  & ((\Regfile|ReadData1[0]~16_combout  & ((\Regfile|ReadData1[0]~18_combout ))) # (!\Regfile|ReadData1[0]~16_combout  & (\Regfile|ReadData1[0]~11_combout )))) # (!\Imem|memoria_ROM~9_combout 
//  & (((\Regfile|ReadData1[0]~16_combout ))))

	.dataa(\Regfile|ReadData1[0]~11_combout ),
	.datab(\Imem|memoria_ROM~9_combout ),
	.datac(\Regfile|ReadData1[0]~18_combout ),
	.datad(\Regfile|ReadData1[0]~16_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~19 .lut_mask = 16'hF388;
defparam \Regfile|ReadData1[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N18
fiftyfivenm_lcell_comb \Regfile|ReadData1[0]~20 (
// Equation(s):
// \Regfile|ReadData1[0]~20_combout  = (!\Regfile|Equal1~1_combout  & ((\Imem|memoria_ROM~20_combout  & ((\Regfile|ReadData1[0]~9_combout ))) # (!\Imem|memoria_ROM~20_combout  & (\Regfile|ReadData1[0]~19_combout ))))

	.dataa(\Imem|memoria_ROM~20_combout ),
	.datab(\Regfile|Equal1~1_combout ),
	.datac(\Regfile|ReadData1[0]~19_combout ),
	.datad(\Regfile|ReadData1[0]~9_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData1[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData1[0]~20 .lut_mask = 16'h3210;
defparam \Regfile|ReadData1[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
fiftyfivenm_lcell_comb \ula|Mux31~2 (
// Equation(s):
// \ula|Mux31~2_combout  = (\ULA_ctrl|Mux1~11_combout  & (!\Regfile|ReadData1[0]~20_combout  & ((!\mux_in_2_ALU|saida[0]~0_combout )))) # (!\ULA_ctrl|Mux1~11_combout  & (((\ula|Add1~0_combout ))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\Regfile|ReadData1[0]~20_combout ),
	.datac(\ula|Add1~0_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~2 .lut_mask = 16'h5072;
defparam \ula|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
fiftyfivenm_lcell_comb \ula|Mux31~11 (
// Equation(s):
// \ula|Mux31~11_combout  = (\ula|Mux31~2_combout  & (((\Imem|memoria_ROM~51_combout ) # (\uc|WideOr2~0_combout )) # (!\ULA_ctrl|Mux3~9_combout )))

	.dataa(\ULA_ctrl|Mux3~9_combout ),
	.datab(\Imem|memoria_ROM~51_combout ),
	.datac(\uc|WideOr2~0_combout ),
	.datad(\ula|Mux31~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~11 .lut_mask = 16'hFD00;
defparam \ula|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
fiftyfivenm_lcell_comb \ula|ShiftRight0~19 (
// Equation(s):
// \ula|ShiftRight0~19_combout  = (\mux_in_2_ALU|saida[3]~29_combout  & ((\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight0~15_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (\ula|ShiftRight0~18_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\ula|ShiftRight0~18_combout ),
	.datac(\mux_in_2_ALU|saida[3]~29_combout ),
	.datad(\ula|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~19 .lut_mask = 16'hE040;
defparam \ula|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
fiftyfivenm_lcell_comb \ula|ShiftRight0~9 (
// Equation(s):
// \ula|ShiftRight0~9_combout  = (!\mux_in_2_ALU|saida[0]~0_combout  & ((\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[6]~676_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[4]~677_combout )))))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(\Regfile|ReadData1[6]~676_combout ),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\Regfile|ReadData1[4]~677_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~9 .lut_mask = 16'h0D08;
defparam \ula|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
fiftyfivenm_lcell_comb \ula|ShiftRight0~11 (
// Equation(s):
// \ula|ShiftRight0~11_combout  = (\ula|ShiftRight0~9_combout ) # ((\mux_in_2_ALU|saida[0]~0_combout  & \ula|ShiftRight0~10_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftRight0~9_combout ),
	.datad(\ula|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~11 .lut_mask = 16'hFCF0;
defparam \ula|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
fiftyfivenm_lcell_comb \ula|ShiftRight0~7 (
// Equation(s):
// \ula|ShiftRight0~7_combout  = (\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[3]~674_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[1]~675_combout )))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(gnd),
	.datac(\Regfile|ReadData1[3]~674_combout ),
	.datad(\Regfile|ReadData1[1]~675_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~7 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
fiftyfivenm_lcell_comb \ula|ShiftRight0~6 (
// Equation(s):
// \ula|ShiftRight0~6_combout  = (!\mux_in_2_ALU|saida[0]~0_combout  & ((\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[2]~672_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[0]~673_combout )))))

	.dataa(\Regfile|ReadData1[2]~672_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\Regfile|ReadData1[0]~673_combout ),
	.datad(\mux_in_2_ALU|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~6 .lut_mask = 16'h00B8;
defparam \ula|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
fiftyfivenm_lcell_comb \ula|ShiftRight0~8 (
// Equation(s):
// \ula|ShiftRight0~8_combout  = (!\mux_in_2_ALU|saida[2]~30_combout  & ((\ula|ShiftRight0~6_combout ) # ((\mux_in_2_ALU|saida[0]~0_combout  & \ula|ShiftRight0~7_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftRight0~7_combout ),
	.datad(\ula|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~8 .lut_mask = 16'h5540;
defparam \ula|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
fiftyfivenm_lcell_comb \ula|ShiftRight0~12 (
// Equation(s):
// \ula|ShiftRight0~12_combout  = (!\mux_in_2_ALU|saida[3]~29_combout  & ((\ula|ShiftRight0~8_combout ) # ((\mux_in_2_ALU|saida[2]~30_combout  & \ula|ShiftRight0~11_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(\ula|ShiftRight0~11_combout ),
	.datad(\ula|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~12 .lut_mask = 16'h3320;
defparam \ula|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
fiftyfivenm_lcell_comb \ula|Mux31~3 (
// Equation(s):
// \ula|Mux31~3_combout  = (\ULA_ctrl|Mux2~7_combout  & (\ula|Add1~0_combout )) # (!\ULA_ctrl|Mux2~7_combout  & (((\ula|ShiftRight0~19_combout ) # (\ula|ShiftRight0~12_combout ))))

	.dataa(\ula|Add1~0_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\ula|ShiftRight0~19_combout ),
	.datad(\ula|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~3 .lut_mask = 16'hBBB8;
defparam \ula|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft0~14 (
// Equation(s):
// \ula|ShiftLeft0~14_combout  = (!\mux_in_2_ALU|saida[4]~28_combout  & (\ula|ShiftRight0~20_combout  & \Regfile|ReadData1[0]~20_combout ))

	.dataa(\mux_in_2_ALU|saida[4]~28_combout ),
	.datab(\ula|ShiftRight0~20_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData1[0]~20_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~14 .lut_mask = 16'h4400;
defparam \ula|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
fiftyfivenm_lcell_comb \ula|Mux31~4 (
// Equation(s):
// \ula|Mux31~4_combout  = (\ULA_ctrl|Mux3~10_combout  & (\ula|ShiftLeft0~14_combout )) # (!\ULA_ctrl|Mux3~10_combout  & ((\ula|Add0~0_combout )))

	.dataa(\ULA_ctrl|Mux3~10_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~14_combout ),
	.datad(\ula|Add0~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~4 .lut_mask = 16'hF5A0;
defparam \ula|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
fiftyfivenm_lcell_comb \ula|Mux31~5 (
// Equation(s):
// \ula|Mux31~5_combout  = (\ULA_ctrl|Mux1~11_combout  & ((\ULA_ctrl|Mux3~10_combout ) # ((\ula|Mux31~3_combout )))) # (!\ULA_ctrl|Mux1~11_combout  & (((\ula|Mux31~4_combout ))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ula|Mux31~3_combout ),
	.datad(\ula|Mux31~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~5 .lut_mask = 16'hFDA8;
defparam \ula|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
fiftyfivenm_lcell_comb \ula|LessThan0~1 (
// Equation(s):
// \ula|LessThan0~1_cout  = CARRY((!\Regfile|ReadData1[0]~20_combout  & \mux_in_2_ALU|saida[0]~0_combout ))

	.dataa(\Regfile|ReadData1[0]~20_combout ),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ula|LessThan0~1_cout ));
// synopsys translate_off
defparam \ula|LessThan0~1 .lut_mask = 16'h0044;
defparam \ula|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
fiftyfivenm_lcell_comb \ula|LessThan0~3 (
// Equation(s):
// \ula|LessThan0~3_cout  = CARRY((\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[1]~671_combout  & !\ula|LessThan0~1_cout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[1]~671_combout ) # (!\ula|LessThan0~1_cout ))))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(\Regfile|ReadData1[1]~671_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~1_cout ),
	.combout(),
	.cout(\ula|LessThan0~3_cout ));
// synopsys translate_off
defparam \ula|LessThan0~3 .lut_mask = 16'h004D;
defparam \ula|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
fiftyfivenm_lcell_comb \ula|LessThan0~5 (
// Equation(s):
// \ula|LessThan0~5_cout  = CARRY((\mux_in_2_ALU|saida[2]~30_combout  & ((!\ula|LessThan0~3_cout ) # (!\Regfile|ReadData1[2]~650_combout ))) # (!\mux_in_2_ALU|saida[2]~30_combout  & (!\Regfile|ReadData1[2]~650_combout  & !\ula|LessThan0~3_cout )))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\Regfile|ReadData1[2]~650_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~3_cout ),
	.combout(),
	.cout(\ula|LessThan0~5_cout ));
// synopsys translate_off
defparam \ula|LessThan0~5 .lut_mask = 16'h002B;
defparam \ula|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
fiftyfivenm_lcell_comb \ula|LessThan0~7 (
// Equation(s):
// \ula|LessThan0~7_cout  = CARRY((\Regfile|ReadData1[3]~629_combout  & ((!\ula|LessThan0~5_cout ) # (!\mux_in_2_ALU|saida[3]~29_combout ))) # (!\Regfile|ReadData1[3]~629_combout  & (!\mux_in_2_ALU|saida[3]~29_combout  & !\ula|LessThan0~5_cout )))

	.dataa(\Regfile|ReadData1[3]~629_combout ),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~5_cout ),
	.combout(),
	.cout(\ula|LessThan0~7_cout ));
// synopsys translate_off
defparam \ula|LessThan0~7 .lut_mask = 16'h002B;
defparam \ula|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
fiftyfivenm_lcell_comb \ula|LessThan0~9 (
// Equation(s):
// \ula|LessThan0~9_cout  = CARRY((\mux_in_2_ALU|saida[4]~28_combout  & ((!\ula|LessThan0~7_cout ) # (!\Regfile|ReadData1[4]~608_combout ))) # (!\mux_in_2_ALU|saida[4]~28_combout  & (!\Regfile|ReadData1[4]~608_combout  & !\ula|LessThan0~7_cout )))

	.dataa(\mux_in_2_ALU|saida[4]~28_combout ),
	.datab(\Regfile|ReadData1[4]~608_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~7_cout ),
	.combout(),
	.cout(\ula|LessThan0~9_cout ));
// synopsys translate_off
defparam \ula|LessThan0~9 .lut_mask = 16'h002B;
defparam \ula|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
fiftyfivenm_lcell_comb \ula|LessThan0~11 (
// Equation(s):
// \ula|LessThan0~11_cout  = CARRY((\Regfile|ReadData1[5]~587_combout  & ((!\ula|LessThan0~9_cout ) # (!\mux_in_2_ALU|saida[5]~27_combout ))) # (!\Regfile|ReadData1[5]~587_combout  & (!\mux_in_2_ALU|saida[5]~27_combout  & !\ula|LessThan0~9_cout )))

	.dataa(\Regfile|ReadData1[5]~587_combout ),
	.datab(\mux_in_2_ALU|saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~9_cout ),
	.combout(),
	.cout(\ula|LessThan0~11_cout ));
// synopsys translate_off
defparam \ula|LessThan0~11 .lut_mask = 16'h002B;
defparam \ula|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
fiftyfivenm_lcell_comb \ula|LessThan0~13 (
// Equation(s):
// \ula|LessThan0~13_cout  = CARRY((\mux_in_2_ALU|saida[6]~26_combout  & ((!\ula|LessThan0~11_cout ) # (!\Regfile|ReadData1[6]~566_combout ))) # (!\mux_in_2_ALU|saida[6]~26_combout  & (!\Regfile|ReadData1[6]~566_combout  & !\ula|LessThan0~11_cout )))

	.dataa(\mux_in_2_ALU|saida[6]~26_combout ),
	.datab(\Regfile|ReadData1[6]~566_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~11_cout ),
	.combout(),
	.cout(\ula|LessThan0~13_cout ));
// synopsys translate_off
defparam \ula|LessThan0~13 .lut_mask = 16'h002B;
defparam \ula|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
fiftyfivenm_lcell_comb \ula|LessThan0~15 (
// Equation(s):
// \ula|LessThan0~15_cout  = CARRY((\mux_in_2_ALU|saida[7]~25_combout  & (\Regfile|ReadData1[7]~545_combout  & !\ula|LessThan0~13_cout )) # (!\mux_in_2_ALU|saida[7]~25_combout  & ((\Regfile|ReadData1[7]~545_combout ) # (!\ula|LessThan0~13_cout ))))

	.dataa(\mux_in_2_ALU|saida[7]~25_combout ),
	.datab(\Regfile|ReadData1[7]~545_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~13_cout ),
	.combout(),
	.cout(\ula|LessThan0~15_cout ));
// synopsys translate_off
defparam \ula|LessThan0~15 .lut_mask = 16'h004D;
defparam \ula|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
fiftyfivenm_lcell_comb \ula|LessThan0~17 (
// Equation(s):
// \ula|LessThan0~17_cout  = CARRY((\Regfile|ReadData1[8]~524_combout  & (\mux_in_2_ALU|saida[8]~24_combout  & !\ula|LessThan0~15_cout )) # (!\Regfile|ReadData1[8]~524_combout  & ((\mux_in_2_ALU|saida[8]~24_combout ) # (!\ula|LessThan0~15_cout ))))

	.dataa(\Regfile|ReadData1[8]~524_combout ),
	.datab(\mux_in_2_ALU|saida[8]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~15_cout ),
	.combout(),
	.cout(\ula|LessThan0~17_cout ));
// synopsys translate_off
defparam \ula|LessThan0~17 .lut_mask = 16'h004D;
defparam \ula|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
fiftyfivenm_lcell_comb \ula|LessThan0~19 (
// Equation(s):
// \ula|LessThan0~19_cout  = CARRY((\mux_in_2_ALU|saida[9]~23_combout  & (\Regfile|ReadData1[9]~503_combout  & !\ula|LessThan0~17_cout )) # (!\mux_in_2_ALU|saida[9]~23_combout  & ((\Regfile|ReadData1[9]~503_combout ) # (!\ula|LessThan0~17_cout ))))

	.dataa(\mux_in_2_ALU|saida[9]~23_combout ),
	.datab(\Regfile|ReadData1[9]~503_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~17_cout ),
	.combout(),
	.cout(\ula|LessThan0~19_cout ));
// synopsys translate_off
defparam \ula|LessThan0~19 .lut_mask = 16'h004D;
defparam \ula|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
fiftyfivenm_lcell_comb \ula|LessThan0~21 (
// Equation(s):
// \ula|LessThan0~21_cout  = CARRY((\mux_in_2_ALU|saida[10]~22_combout  & ((!\ula|LessThan0~19_cout ) # (!\Regfile|ReadData1[10]~482_combout ))) # (!\mux_in_2_ALU|saida[10]~22_combout  & (!\Regfile|ReadData1[10]~482_combout  & !\ula|LessThan0~19_cout )))

	.dataa(\mux_in_2_ALU|saida[10]~22_combout ),
	.datab(\Regfile|ReadData1[10]~482_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~19_cout ),
	.combout(),
	.cout(\ula|LessThan0~21_cout ));
// synopsys translate_off
defparam \ula|LessThan0~21 .lut_mask = 16'h002B;
defparam \ula|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
fiftyfivenm_lcell_comb \ula|LessThan0~23 (
// Equation(s):
// \ula|LessThan0~23_cout  = CARRY((\mux_in_2_ALU|saida[11]~21_combout  & (\Regfile|ReadData1[11]~461_combout  & !\ula|LessThan0~21_cout )) # (!\mux_in_2_ALU|saida[11]~21_combout  & ((\Regfile|ReadData1[11]~461_combout ) # (!\ula|LessThan0~21_cout ))))

	.dataa(\mux_in_2_ALU|saida[11]~21_combout ),
	.datab(\Regfile|ReadData1[11]~461_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~21_cout ),
	.combout(),
	.cout(\ula|LessThan0~23_cout ));
// synopsys translate_off
defparam \ula|LessThan0~23 .lut_mask = 16'h004D;
defparam \ula|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
fiftyfivenm_lcell_comb \ula|LessThan0~25 (
// Equation(s):
// \ula|LessThan0~25_cout  = CARRY((\mux_in_2_ALU|saida[12]~20_combout  & ((!\ula|LessThan0~23_cout ) # (!\Regfile|ReadData1[12]~440_combout ))) # (!\mux_in_2_ALU|saida[12]~20_combout  & (!\Regfile|ReadData1[12]~440_combout  & !\ula|LessThan0~23_cout )))

	.dataa(\mux_in_2_ALU|saida[12]~20_combout ),
	.datab(\Regfile|ReadData1[12]~440_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~23_cout ),
	.combout(),
	.cout(\ula|LessThan0~25_cout ));
// synopsys translate_off
defparam \ula|LessThan0~25 .lut_mask = 16'h002B;
defparam \ula|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
fiftyfivenm_lcell_comb \ula|LessThan0~27 (
// Equation(s):
// \ula|LessThan0~27_cout  = CARRY((\mux_in_2_ALU|saida[13]~19_combout  & (\Regfile|ReadData1[13]~419_combout  & !\ula|LessThan0~25_cout )) # (!\mux_in_2_ALU|saida[13]~19_combout  & ((\Regfile|ReadData1[13]~419_combout ) # (!\ula|LessThan0~25_cout ))))

	.dataa(\mux_in_2_ALU|saida[13]~19_combout ),
	.datab(\Regfile|ReadData1[13]~419_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~25_cout ),
	.combout(),
	.cout(\ula|LessThan0~27_cout ));
// synopsys translate_off
defparam \ula|LessThan0~27 .lut_mask = 16'h004D;
defparam \ula|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
fiftyfivenm_lcell_comb \ula|LessThan0~29 (
// Equation(s):
// \ula|LessThan0~29_cout  = CARRY((\mux_in_2_ALU|saida[14]~18_combout  & ((!\ula|LessThan0~27_cout ) # (!\Regfile|ReadData1[14]~398_combout ))) # (!\mux_in_2_ALU|saida[14]~18_combout  & (!\Regfile|ReadData1[14]~398_combout  & !\ula|LessThan0~27_cout )))

	.dataa(\mux_in_2_ALU|saida[14]~18_combout ),
	.datab(\Regfile|ReadData1[14]~398_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~27_cout ),
	.combout(),
	.cout(\ula|LessThan0~29_cout ));
// synopsys translate_off
defparam \ula|LessThan0~29 .lut_mask = 16'h002B;
defparam \ula|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
fiftyfivenm_lcell_comb \ula|LessThan0~31 (
// Equation(s):
// \ula|LessThan0~31_cout  = CARRY((\mux_in_2_ALU|saida[15]~17_combout  & (\Regfile|ReadData1[15]~377_combout  & !\ula|LessThan0~29_cout )) # (!\mux_in_2_ALU|saida[15]~17_combout  & ((\Regfile|ReadData1[15]~377_combout ) # (!\ula|LessThan0~29_cout ))))

	.dataa(\mux_in_2_ALU|saida[15]~17_combout ),
	.datab(\Regfile|ReadData1[15]~377_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~29_cout ),
	.combout(),
	.cout(\ula|LessThan0~31_cout ));
// synopsys translate_off
defparam \ula|LessThan0~31 .lut_mask = 16'h004D;
defparam \ula|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
fiftyfivenm_lcell_comb \ula|LessThan0~33 (
// Equation(s):
// \ula|LessThan0~33_cout  = CARRY((\Regfile|ReadData1[16]~356_combout  & (\mux_in_2_ALU|saida[16]~16_combout  & !\ula|LessThan0~31_cout )) # (!\Regfile|ReadData1[16]~356_combout  & ((\mux_in_2_ALU|saida[16]~16_combout ) # (!\ula|LessThan0~31_cout ))))

	.dataa(\Regfile|ReadData1[16]~356_combout ),
	.datab(\mux_in_2_ALU|saida[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~31_cout ),
	.combout(),
	.cout(\ula|LessThan0~33_cout ));
// synopsys translate_off
defparam \ula|LessThan0~33 .lut_mask = 16'h004D;
defparam \ula|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
fiftyfivenm_lcell_comb \ula|LessThan0~35 (
// Equation(s):
// \ula|LessThan0~35_cout  = CARRY((\Regfile|ReadData1[17]~335_combout  & ((!\ula|LessThan0~33_cout ) # (!\mux_in_2_ALU|saida[17]~15_combout ))) # (!\Regfile|ReadData1[17]~335_combout  & (!\mux_in_2_ALU|saida[17]~15_combout  & !\ula|LessThan0~33_cout )))

	.dataa(\Regfile|ReadData1[17]~335_combout ),
	.datab(\mux_in_2_ALU|saida[17]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~33_cout ),
	.combout(),
	.cout(\ula|LessThan0~35_cout ));
// synopsys translate_off
defparam \ula|LessThan0~35 .lut_mask = 16'h002B;
defparam \ula|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
fiftyfivenm_lcell_comb \ula|LessThan0~37 (
// Equation(s):
// \ula|LessThan0~37_cout  = CARRY((\Regfile|ReadData1[18]~314_combout  & (\mux_in_2_ALU|saida[18]~14_combout  & !\ula|LessThan0~35_cout )) # (!\Regfile|ReadData1[18]~314_combout  & ((\mux_in_2_ALU|saida[18]~14_combout ) # (!\ula|LessThan0~35_cout ))))

	.dataa(\Regfile|ReadData1[18]~314_combout ),
	.datab(\mux_in_2_ALU|saida[18]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~35_cout ),
	.combout(),
	.cout(\ula|LessThan0~37_cout ));
// synopsys translate_off
defparam \ula|LessThan0~37 .lut_mask = 16'h004D;
defparam \ula|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
fiftyfivenm_lcell_comb \ula|LessThan0~39 (
// Equation(s):
// \ula|LessThan0~39_cout  = CARRY((\Regfile|ReadData1[19]~293_combout  & ((!\ula|LessThan0~37_cout ) # (!\mux_in_2_ALU|saida[19]~13_combout ))) # (!\Regfile|ReadData1[19]~293_combout  & (!\mux_in_2_ALU|saida[19]~13_combout  & !\ula|LessThan0~37_cout )))

	.dataa(\Regfile|ReadData1[19]~293_combout ),
	.datab(\mux_in_2_ALU|saida[19]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~37_cout ),
	.combout(),
	.cout(\ula|LessThan0~39_cout ));
// synopsys translate_off
defparam \ula|LessThan0~39 .lut_mask = 16'h002B;
defparam \ula|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
fiftyfivenm_lcell_comb \ula|LessThan0~41 (
// Equation(s):
// \ula|LessThan0~41_cout  = CARRY((\Regfile|ReadData1[20]~272_combout  & (\mux_in_2_ALU|saida[20]~12_combout  & !\ula|LessThan0~39_cout )) # (!\Regfile|ReadData1[20]~272_combout  & ((\mux_in_2_ALU|saida[20]~12_combout ) # (!\ula|LessThan0~39_cout ))))

	.dataa(\Regfile|ReadData1[20]~272_combout ),
	.datab(\mux_in_2_ALU|saida[20]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~39_cout ),
	.combout(),
	.cout(\ula|LessThan0~41_cout ));
// synopsys translate_off
defparam \ula|LessThan0~41 .lut_mask = 16'h004D;
defparam \ula|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
fiftyfivenm_lcell_comb \ula|LessThan0~43 (
// Equation(s):
// \ula|LessThan0~43_cout  = CARRY((\mux_in_2_ALU|saida[21]~11_combout  & (\Regfile|ReadData1[21]~251_combout  & !\ula|LessThan0~41_cout )) # (!\mux_in_2_ALU|saida[21]~11_combout  & ((\Regfile|ReadData1[21]~251_combout ) # (!\ula|LessThan0~41_cout ))))

	.dataa(\mux_in_2_ALU|saida[21]~11_combout ),
	.datab(\Regfile|ReadData1[21]~251_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~41_cout ),
	.combout(),
	.cout(\ula|LessThan0~43_cout ));
// synopsys translate_off
defparam \ula|LessThan0~43 .lut_mask = 16'h004D;
defparam \ula|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
fiftyfivenm_lcell_comb \ula|LessThan0~45 (
// Equation(s):
// \ula|LessThan0~45_cout  = CARRY((\Regfile|ReadData1[22]~230_combout  & (\mux_in_2_ALU|saida[22]~10_combout  & !\ula|LessThan0~43_cout )) # (!\Regfile|ReadData1[22]~230_combout  & ((\mux_in_2_ALU|saida[22]~10_combout ) # (!\ula|LessThan0~43_cout ))))

	.dataa(\Regfile|ReadData1[22]~230_combout ),
	.datab(\mux_in_2_ALU|saida[22]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~43_cout ),
	.combout(),
	.cout(\ula|LessThan0~45_cout ));
// synopsys translate_off
defparam \ula|LessThan0~45 .lut_mask = 16'h004D;
defparam \ula|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
fiftyfivenm_lcell_comb \ula|LessThan0~47 (
// Equation(s):
// \ula|LessThan0~47_cout  = CARRY((\mux_in_2_ALU|saida[23]~9_combout  & (\Regfile|ReadData1[23]~209_combout  & !\ula|LessThan0~45_cout )) # (!\mux_in_2_ALU|saida[23]~9_combout  & ((\Regfile|ReadData1[23]~209_combout ) # (!\ula|LessThan0~45_cout ))))

	.dataa(\mux_in_2_ALU|saida[23]~9_combout ),
	.datab(\Regfile|ReadData1[23]~209_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~45_cout ),
	.combout(),
	.cout(\ula|LessThan0~47_cout ));
// synopsys translate_off
defparam \ula|LessThan0~47 .lut_mask = 16'h004D;
defparam \ula|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
fiftyfivenm_lcell_comb \ula|LessThan0~49 (
// Equation(s):
// \ula|LessThan0~49_cout  = CARRY((\mux_in_2_ALU|saida[24]~8_combout  & ((!\ula|LessThan0~47_cout ) # (!\Regfile|ReadData1[24]~188_combout ))) # (!\mux_in_2_ALU|saida[24]~8_combout  & (!\Regfile|ReadData1[24]~188_combout  & !\ula|LessThan0~47_cout )))

	.dataa(\mux_in_2_ALU|saida[24]~8_combout ),
	.datab(\Regfile|ReadData1[24]~188_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~47_cout ),
	.combout(),
	.cout(\ula|LessThan0~49_cout ));
// synopsys translate_off
defparam \ula|LessThan0~49 .lut_mask = 16'h002B;
defparam \ula|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
fiftyfivenm_lcell_comb \ula|LessThan0~51 (
// Equation(s):
// \ula|LessThan0~51_cout  = CARRY((\mux_in_2_ALU|saida[25]~7_combout  & (\Regfile|ReadData1[25]~167_combout  & !\ula|LessThan0~49_cout )) # (!\mux_in_2_ALU|saida[25]~7_combout  & ((\Regfile|ReadData1[25]~167_combout ) # (!\ula|LessThan0~49_cout ))))

	.dataa(\mux_in_2_ALU|saida[25]~7_combout ),
	.datab(\Regfile|ReadData1[25]~167_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~49_cout ),
	.combout(),
	.cout(\ula|LessThan0~51_cout ));
// synopsys translate_off
defparam \ula|LessThan0~51 .lut_mask = 16'h004D;
defparam \ula|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
fiftyfivenm_lcell_comb \ula|LessThan0~53 (
// Equation(s):
// \ula|LessThan0~53_cout  = CARRY((\mux_in_2_ALU|saida[26]~6_combout  & ((!\ula|LessThan0~51_cout ) # (!\Regfile|ReadData1[26]~146_combout ))) # (!\mux_in_2_ALU|saida[26]~6_combout  & (!\Regfile|ReadData1[26]~146_combout  & !\ula|LessThan0~51_cout )))

	.dataa(\mux_in_2_ALU|saida[26]~6_combout ),
	.datab(\Regfile|ReadData1[26]~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~51_cout ),
	.combout(),
	.cout(\ula|LessThan0~53_cout ));
// synopsys translate_off
defparam \ula|LessThan0~53 .lut_mask = 16'h002B;
defparam \ula|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
fiftyfivenm_lcell_comb \ula|LessThan0~55 (
// Equation(s):
// \ula|LessThan0~55_cout  = CARRY((\Regfile|ReadData1[27]~125_combout  & ((!\ula|LessThan0~53_cout ) # (!\mux_in_2_ALU|saida[27]~5_combout ))) # (!\Regfile|ReadData1[27]~125_combout  & (!\mux_in_2_ALU|saida[27]~5_combout  & !\ula|LessThan0~53_cout )))

	.dataa(\Regfile|ReadData1[27]~125_combout ),
	.datab(\mux_in_2_ALU|saida[27]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~53_cout ),
	.combout(),
	.cout(\ula|LessThan0~55_cout ));
// synopsys translate_off
defparam \ula|LessThan0~55 .lut_mask = 16'h002B;
defparam \ula|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
fiftyfivenm_lcell_comb \ula|LessThan0~57 (
// Equation(s):
// \ula|LessThan0~57_cout  = CARRY((\mux_in_2_ALU|saida[28]~4_combout  & ((!\ula|LessThan0~55_cout ) # (!\Regfile|ReadData1[28]~104_combout ))) # (!\mux_in_2_ALU|saida[28]~4_combout  & (!\Regfile|ReadData1[28]~104_combout  & !\ula|LessThan0~55_cout )))

	.dataa(\mux_in_2_ALU|saida[28]~4_combout ),
	.datab(\Regfile|ReadData1[28]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~55_cout ),
	.combout(),
	.cout(\ula|LessThan0~57_cout ));
// synopsys translate_off
defparam \ula|LessThan0~57 .lut_mask = 16'h002B;
defparam \ula|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
fiftyfivenm_lcell_comb \ula|LessThan0~59 (
// Equation(s):
// \ula|LessThan0~59_cout  = CARRY((\mux_in_2_ALU|saida[29]~3_combout  & (\Regfile|ReadData1[29]~83_combout  & !\ula|LessThan0~57_cout )) # (!\mux_in_2_ALU|saida[29]~3_combout  & ((\Regfile|ReadData1[29]~83_combout ) # (!\ula|LessThan0~57_cout ))))

	.dataa(\mux_in_2_ALU|saida[29]~3_combout ),
	.datab(\Regfile|ReadData1[29]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~57_cout ),
	.combout(),
	.cout(\ula|LessThan0~59_cout ));
// synopsys translate_off
defparam \ula|LessThan0~59 .lut_mask = 16'h004D;
defparam \ula|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
fiftyfivenm_lcell_comb \ula|LessThan0~61 (
// Equation(s):
// \ula|LessThan0~61_cout  = CARRY((\Regfile|ReadData1[30]~62_combout  & (\mux_in_2_ALU|saida[30]~2_combout  & !\ula|LessThan0~59_cout )) # (!\Regfile|ReadData1[30]~62_combout  & ((\mux_in_2_ALU|saida[30]~2_combout ) # (!\ula|LessThan0~59_cout ))))

	.dataa(\Regfile|ReadData1[30]~62_combout ),
	.datab(\mux_in_2_ALU|saida[30]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~59_cout ),
	.combout(),
	.cout(\ula|LessThan0~61_cout ));
// synopsys translate_off
defparam \ula|LessThan0~61 .lut_mask = 16'h004D;
defparam \ula|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
fiftyfivenm_lcell_comb \ula|LessThan0~62 (
// Equation(s):
// \ula|LessThan0~62_combout  = (\mux_in_2_ALU|saida[31]~1_combout  & (\ula|LessThan0~61_cout  & \Regfile|ReadData1[31]~41_combout )) # (!\mux_in_2_ALU|saida[31]~1_combout  & ((\ula|LessThan0~61_cout ) # (\Regfile|ReadData1[31]~41_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[31]~1_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData1[31]~41_combout ),
	.cin(\ula|LessThan0~61_cout ),
	.combout(\ula|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ula|LessThan0~62 .lut_mask = 16'hF330;
defparam \ula|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
fiftyfivenm_lcell_comb \ula|Mux31~12 (
// Equation(s):
// \ula|Mux31~12_combout  = (\ula|Mux31~5_combout  & (((\ula|LessThan0~62_combout ) # (!\ULA_ctrl|Mux3~10_combout )) # (!\ULA_ctrl|Mux1~11_combout )))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ula|Mux31~5_combout ),
	.datac(\ULA_ctrl|Mux3~10_combout ),
	.datad(\ula|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~12 .lut_mask = 16'hCC4C;
defparam \ula|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
fiftyfivenm_lcell_comb \ula|Mux31~6 (
// Equation(s):
// \ula|Mux31~6_combout  = (!\ULA_ctrl|Mux1~11_combout  & ((\Regfile|ReadData1[0]~20_combout  & ((\ULA_ctrl|Mux3~10_combout ) # (\mux_in_2_ALU|saida[0]~0_combout ))) # (!\Regfile|ReadData1[0]~20_combout  & (\ULA_ctrl|Mux3~10_combout  & 
// \mux_in_2_ALU|saida[0]~0_combout ))))

	.dataa(\Regfile|ReadData1[0]~20_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\ULA_ctrl|Mux1~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~6 .lut_mask = 16'h00E8;
defparam \ula|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
fiftyfivenm_lcell_comb \ula|Mux31~7 (
// Equation(s):
// \ula|Mux31~7_combout  = (\ULA_ctrl|Mux1~11_combout  & ((\mux_in_2_ALU|saida[4]~28_combout  & ((\ula|ShiftRight0~34_combout ))) # (!\mux_in_2_ALU|saida[4]~28_combout  & (\ula|Mux31~3_combout ))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\mux_in_2_ALU|saida[4]~28_combout ),
	.datac(\ula|Mux31~3_combout ),
	.datad(\ula|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~7 .lut_mask = 16'hA820;
defparam \ula|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
fiftyfivenm_lcell_comb \ula|Mux31~8 (
// Equation(s):
// \ula|Mux31~8_combout  = (\ula|Mux31~6_combout ) # ((!\Regfile|Equal1~1_combout  & \ula|Mux31~7_combout ))

	.dataa(\Regfile|Equal1~1_combout ),
	.datab(\ula|Mux31~6_combout ),
	.datac(gnd),
	.datad(\ula|Mux31~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~8 .lut_mask = 16'hDDCC;
defparam \ula|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
fiftyfivenm_lcell_comb \ula|Mux31~13 (
// Equation(s):
// \ula|Mux31~13_combout  = (\ULA_ctrl|Mux0~9_combout  & (\ULA_ctrl|Mux2~7_combout )) # (!\ULA_ctrl|Mux0~9_combout  & ((\ULA_ctrl|Mux2~7_combout  & (\ula|Mux31~12_combout )) # (!\ULA_ctrl|Mux2~7_combout  & ((\ula|Mux31~8_combout )))))

	.dataa(\ULA_ctrl|Mux0~9_combout ),
	.datab(\ULA_ctrl|Mux2~7_combout ),
	.datac(\ula|Mux31~12_combout ),
	.datad(\ula|Mux31~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~13 .lut_mask = 16'hD9C8;
defparam \ula|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
fiftyfivenm_lcell_comb \ula|LessThan1~1 (
// Equation(s):
// \ula|LessThan1~1_cout  = CARRY((\mux_in_2_ALU|saida[0]~0_combout  & !\Regfile|ReadData1[0]~20_combout ))

	.dataa(\mux_in_2_ALU|saida[0]~0_combout ),
	.datab(\Regfile|ReadData1[0]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ula|LessThan1~1_cout ));
// synopsys translate_off
defparam \ula|LessThan1~1 .lut_mask = 16'h0022;
defparam \ula|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
fiftyfivenm_lcell_comb \ula|LessThan1~3 (
// Equation(s):
// \ula|LessThan1~3_cout  = CARRY((\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[1]~671_combout  & !\ula|LessThan1~1_cout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[1]~671_combout ) # (!\ula|LessThan1~1_cout ))))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(\Regfile|ReadData1[1]~671_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~1_cout ),
	.combout(),
	.cout(\ula|LessThan1~3_cout ));
// synopsys translate_off
defparam \ula|LessThan1~3 .lut_mask = 16'h004D;
defparam \ula|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
fiftyfivenm_lcell_comb \ula|LessThan1~5 (
// Equation(s):
// \ula|LessThan1~5_cout  = CARRY((\Regfile|ReadData1[2]~650_combout  & (\mux_in_2_ALU|saida[2]~30_combout  & !\ula|LessThan1~3_cout )) # (!\Regfile|ReadData1[2]~650_combout  & ((\mux_in_2_ALU|saida[2]~30_combout ) # (!\ula|LessThan1~3_cout ))))

	.dataa(\Regfile|ReadData1[2]~650_combout ),
	.datab(\mux_in_2_ALU|saida[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~3_cout ),
	.combout(),
	.cout(\ula|LessThan1~5_cout ));
// synopsys translate_off
defparam \ula|LessThan1~5 .lut_mask = 16'h004D;
defparam \ula|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
fiftyfivenm_lcell_comb \ula|LessThan1~7 (
// Equation(s):
// \ula|LessThan1~7_cout  = CARRY((\mux_in_2_ALU|saida[3]~29_combout  & (\Regfile|ReadData1[3]~629_combout  & !\ula|LessThan1~5_cout )) # (!\mux_in_2_ALU|saida[3]~29_combout  & ((\Regfile|ReadData1[3]~629_combout ) # (!\ula|LessThan1~5_cout ))))

	.dataa(\mux_in_2_ALU|saida[3]~29_combout ),
	.datab(\Regfile|ReadData1[3]~629_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~5_cout ),
	.combout(),
	.cout(\ula|LessThan1~7_cout ));
// synopsys translate_off
defparam \ula|LessThan1~7 .lut_mask = 16'h004D;
defparam \ula|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
fiftyfivenm_lcell_comb \ula|LessThan1~9 (
// Equation(s):
// \ula|LessThan1~9_cout  = CARRY((\mux_in_2_ALU|saida[4]~28_combout  & ((!\ula|LessThan1~7_cout ) # (!\Regfile|ReadData1[4]~608_combout ))) # (!\mux_in_2_ALU|saida[4]~28_combout  & (!\Regfile|ReadData1[4]~608_combout  & !\ula|LessThan1~7_cout )))

	.dataa(\mux_in_2_ALU|saida[4]~28_combout ),
	.datab(\Regfile|ReadData1[4]~608_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~7_cout ),
	.combout(),
	.cout(\ula|LessThan1~9_cout ));
// synopsys translate_off
defparam \ula|LessThan1~9 .lut_mask = 16'h002B;
defparam \ula|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
fiftyfivenm_lcell_comb \ula|LessThan1~11 (
// Equation(s):
// \ula|LessThan1~11_cout  = CARRY((\Regfile|ReadData1[5]~587_combout  & ((!\ula|LessThan1~9_cout ) # (!\mux_in_2_ALU|saida[5]~27_combout ))) # (!\Regfile|ReadData1[5]~587_combout  & (!\mux_in_2_ALU|saida[5]~27_combout  & !\ula|LessThan1~9_cout )))

	.dataa(\Regfile|ReadData1[5]~587_combout ),
	.datab(\mux_in_2_ALU|saida[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~9_cout ),
	.combout(),
	.cout(\ula|LessThan1~11_cout ));
// synopsys translate_off
defparam \ula|LessThan1~11 .lut_mask = 16'h002B;
defparam \ula|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
fiftyfivenm_lcell_comb \ula|LessThan1~13 (
// Equation(s):
// \ula|LessThan1~13_cout  = CARRY((\mux_in_2_ALU|saida[6]~26_combout  & ((!\ula|LessThan1~11_cout ) # (!\Regfile|ReadData1[6]~566_combout ))) # (!\mux_in_2_ALU|saida[6]~26_combout  & (!\Regfile|ReadData1[6]~566_combout  & !\ula|LessThan1~11_cout )))

	.dataa(\mux_in_2_ALU|saida[6]~26_combout ),
	.datab(\Regfile|ReadData1[6]~566_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~11_cout ),
	.combout(),
	.cout(\ula|LessThan1~13_cout ));
// synopsys translate_off
defparam \ula|LessThan1~13 .lut_mask = 16'h002B;
defparam \ula|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
fiftyfivenm_lcell_comb \ula|LessThan1~15 (
// Equation(s):
// \ula|LessThan1~15_cout  = CARRY((\mux_in_2_ALU|saida[7]~25_combout  & (\Regfile|ReadData1[7]~545_combout  & !\ula|LessThan1~13_cout )) # (!\mux_in_2_ALU|saida[7]~25_combout  & ((\Regfile|ReadData1[7]~545_combout ) # (!\ula|LessThan1~13_cout ))))

	.dataa(\mux_in_2_ALU|saida[7]~25_combout ),
	.datab(\Regfile|ReadData1[7]~545_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~13_cout ),
	.combout(),
	.cout(\ula|LessThan1~15_cout ));
// synopsys translate_off
defparam \ula|LessThan1~15 .lut_mask = 16'h004D;
defparam \ula|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
fiftyfivenm_lcell_comb \ula|LessThan1~17 (
// Equation(s):
// \ula|LessThan1~17_cout  = CARRY((\Regfile|ReadData1[8]~524_combout  & (\mux_in_2_ALU|saida[8]~24_combout  & !\ula|LessThan1~15_cout )) # (!\Regfile|ReadData1[8]~524_combout  & ((\mux_in_2_ALU|saida[8]~24_combout ) # (!\ula|LessThan1~15_cout ))))

	.dataa(\Regfile|ReadData1[8]~524_combout ),
	.datab(\mux_in_2_ALU|saida[8]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~15_cout ),
	.combout(),
	.cout(\ula|LessThan1~17_cout ));
// synopsys translate_off
defparam \ula|LessThan1~17 .lut_mask = 16'h004D;
defparam \ula|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
fiftyfivenm_lcell_comb \ula|LessThan1~19 (
// Equation(s):
// \ula|LessThan1~19_cout  = CARRY((\Regfile|ReadData1[9]~503_combout  & ((!\ula|LessThan1~17_cout ) # (!\mux_in_2_ALU|saida[9]~23_combout ))) # (!\Regfile|ReadData1[9]~503_combout  & (!\mux_in_2_ALU|saida[9]~23_combout  & !\ula|LessThan1~17_cout )))

	.dataa(\Regfile|ReadData1[9]~503_combout ),
	.datab(\mux_in_2_ALU|saida[9]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~17_cout ),
	.combout(),
	.cout(\ula|LessThan1~19_cout ));
// synopsys translate_off
defparam \ula|LessThan1~19 .lut_mask = 16'h002B;
defparam \ula|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
fiftyfivenm_lcell_comb \ula|LessThan1~21 (
// Equation(s):
// \ula|LessThan1~21_cout  = CARRY((\mux_in_2_ALU|saida[10]~22_combout  & ((!\ula|LessThan1~19_cout ) # (!\Regfile|ReadData1[10]~482_combout ))) # (!\mux_in_2_ALU|saida[10]~22_combout  & (!\Regfile|ReadData1[10]~482_combout  & !\ula|LessThan1~19_cout )))

	.dataa(\mux_in_2_ALU|saida[10]~22_combout ),
	.datab(\Regfile|ReadData1[10]~482_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~19_cout ),
	.combout(),
	.cout(\ula|LessThan1~21_cout ));
// synopsys translate_off
defparam \ula|LessThan1~21 .lut_mask = 16'h002B;
defparam \ula|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
fiftyfivenm_lcell_comb \ula|LessThan1~23 (
// Equation(s):
// \ula|LessThan1~23_cout  = CARRY((\mux_in_2_ALU|saida[11]~21_combout  & (\Regfile|ReadData1[11]~461_combout  & !\ula|LessThan1~21_cout )) # (!\mux_in_2_ALU|saida[11]~21_combout  & ((\Regfile|ReadData1[11]~461_combout ) # (!\ula|LessThan1~21_cout ))))

	.dataa(\mux_in_2_ALU|saida[11]~21_combout ),
	.datab(\Regfile|ReadData1[11]~461_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~21_cout ),
	.combout(),
	.cout(\ula|LessThan1~23_cout ));
// synopsys translate_off
defparam \ula|LessThan1~23 .lut_mask = 16'h004D;
defparam \ula|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
fiftyfivenm_lcell_comb \ula|LessThan1~25 (
// Equation(s):
// \ula|LessThan1~25_cout  = CARRY((\Regfile|ReadData1[12]~440_combout  & (\mux_in_2_ALU|saida[12]~20_combout  & !\ula|LessThan1~23_cout )) # (!\Regfile|ReadData1[12]~440_combout  & ((\mux_in_2_ALU|saida[12]~20_combout ) # (!\ula|LessThan1~23_cout ))))

	.dataa(\Regfile|ReadData1[12]~440_combout ),
	.datab(\mux_in_2_ALU|saida[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~23_cout ),
	.combout(),
	.cout(\ula|LessThan1~25_cout ));
// synopsys translate_off
defparam \ula|LessThan1~25 .lut_mask = 16'h004D;
defparam \ula|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
fiftyfivenm_lcell_comb \ula|LessThan1~27 (
// Equation(s):
// \ula|LessThan1~27_cout  = CARRY((\Regfile|ReadData1[13]~419_combout  & ((!\ula|LessThan1~25_cout ) # (!\mux_in_2_ALU|saida[13]~19_combout ))) # (!\Regfile|ReadData1[13]~419_combout  & (!\mux_in_2_ALU|saida[13]~19_combout  & !\ula|LessThan1~25_cout )))

	.dataa(\Regfile|ReadData1[13]~419_combout ),
	.datab(\mux_in_2_ALU|saida[13]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~25_cout ),
	.combout(),
	.cout(\ula|LessThan1~27_cout ));
// synopsys translate_off
defparam \ula|LessThan1~27 .lut_mask = 16'h002B;
defparam \ula|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
fiftyfivenm_lcell_comb \ula|LessThan1~29 (
// Equation(s):
// \ula|LessThan1~29_cout  = CARRY((\mux_in_2_ALU|saida[14]~18_combout  & ((!\ula|LessThan1~27_cout ) # (!\Regfile|ReadData1[14]~398_combout ))) # (!\mux_in_2_ALU|saida[14]~18_combout  & (!\Regfile|ReadData1[14]~398_combout  & !\ula|LessThan1~27_cout )))

	.dataa(\mux_in_2_ALU|saida[14]~18_combout ),
	.datab(\Regfile|ReadData1[14]~398_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~27_cout ),
	.combout(),
	.cout(\ula|LessThan1~29_cout ));
// synopsys translate_off
defparam \ula|LessThan1~29 .lut_mask = 16'h002B;
defparam \ula|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
fiftyfivenm_lcell_comb \ula|LessThan1~31 (
// Equation(s):
// \ula|LessThan1~31_cout  = CARRY((\mux_in_2_ALU|saida[15]~17_combout  & (\Regfile|ReadData1[15]~377_combout  & !\ula|LessThan1~29_cout )) # (!\mux_in_2_ALU|saida[15]~17_combout  & ((\Regfile|ReadData1[15]~377_combout ) # (!\ula|LessThan1~29_cout ))))

	.dataa(\mux_in_2_ALU|saida[15]~17_combout ),
	.datab(\Regfile|ReadData1[15]~377_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~29_cout ),
	.combout(),
	.cout(\ula|LessThan1~31_cout ));
// synopsys translate_off
defparam \ula|LessThan1~31 .lut_mask = 16'h004D;
defparam \ula|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
fiftyfivenm_lcell_comb \ula|LessThan1~33 (
// Equation(s):
// \ula|LessThan1~33_cout  = CARRY((\Regfile|ReadData1[16]~356_combout  & (\mux_in_2_ALU|saida[16]~16_combout  & !\ula|LessThan1~31_cout )) # (!\Regfile|ReadData1[16]~356_combout  & ((\mux_in_2_ALU|saida[16]~16_combout ) # (!\ula|LessThan1~31_cout ))))

	.dataa(\Regfile|ReadData1[16]~356_combout ),
	.datab(\mux_in_2_ALU|saida[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~31_cout ),
	.combout(),
	.cout(\ula|LessThan1~33_cout ));
// synopsys translate_off
defparam \ula|LessThan1~33 .lut_mask = 16'h004D;
defparam \ula|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
fiftyfivenm_lcell_comb \ula|LessThan1~35 (
// Equation(s):
// \ula|LessThan1~35_cout  = CARRY((\Regfile|ReadData1[17]~335_combout  & ((!\ula|LessThan1~33_cout ) # (!\mux_in_2_ALU|saida[17]~15_combout ))) # (!\Regfile|ReadData1[17]~335_combout  & (!\mux_in_2_ALU|saida[17]~15_combout  & !\ula|LessThan1~33_cout )))

	.dataa(\Regfile|ReadData1[17]~335_combout ),
	.datab(\mux_in_2_ALU|saida[17]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~33_cout ),
	.combout(),
	.cout(\ula|LessThan1~35_cout ));
// synopsys translate_off
defparam \ula|LessThan1~35 .lut_mask = 16'h002B;
defparam \ula|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
fiftyfivenm_lcell_comb \ula|LessThan1~37 (
// Equation(s):
// \ula|LessThan1~37_cout  = CARRY((\Regfile|ReadData1[18]~314_combout  & (\mux_in_2_ALU|saida[18]~14_combout  & !\ula|LessThan1~35_cout )) # (!\Regfile|ReadData1[18]~314_combout  & ((\mux_in_2_ALU|saida[18]~14_combout ) # (!\ula|LessThan1~35_cout ))))

	.dataa(\Regfile|ReadData1[18]~314_combout ),
	.datab(\mux_in_2_ALU|saida[18]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~35_cout ),
	.combout(),
	.cout(\ula|LessThan1~37_cout ));
// synopsys translate_off
defparam \ula|LessThan1~37 .lut_mask = 16'h004D;
defparam \ula|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
fiftyfivenm_lcell_comb \ula|LessThan1~39 (
// Equation(s):
// \ula|LessThan1~39_cout  = CARRY((\mux_in_2_ALU|saida[19]~13_combout  & (\Regfile|ReadData1[19]~293_combout  & !\ula|LessThan1~37_cout )) # (!\mux_in_2_ALU|saida[19]~13_combout  & ((\Regfile|ReadData1[19]~293_combout ) # (!\ula|LessThan1~37_cout ))))

	.dataa(\mux_in_2_ALU|saida[19]~13_combout ),
	.datab(\Regfile|ReadData1[19]~293_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~37_cout ),
	.combout(),
	.cout(\ula|LessThan1~39_cout ));
// synopsys translate_off
defparam \ula|LessThan1~39 .lut_mask = 16'h004D;
defparam \ula|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
fiftyfivenm_lcell_comb \ula|LessThan1~41 (
// Equation(s):
// \ula|LessThan1~41_cout  = CARRY((\mux_in_2_ALU|saida[20]~12_combout  & ((!\ula|LessThan1~39_cout ) # (!\Regfile|ReadData1[20]~272_combout ))) # (!\mux_in_2_ALU|saida[20]~12_combout  & (!\Regfile|ReadData1[20]~272_combout  & !\ula|LessThan1~39_cout )))

	.dataa(\mux_in_2_ALU|saida[20]~12_combout ),
	.datab(\Regfile|ReadData1[20]~272_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~39_cout ),
	.combout(),
	.cout(\ula|LessThan1~41_cout ));
// synopsys translate_off
defparam \ula|LessThan1~41 .lut_mask = 16'h002B;
defparam \ula|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
fiftyfivenm_lcell_comb \ula|LessThan1~43 (
// Equation(s):
// \ula|LessThan1~43_cout  = CARRY((\mux_in_2_ALU|saida[21]~11_combout  & (\Regfile|ReadData1[21]~251_combout  & !\ula|LessThan1~41_cout )) # (!\mux_in_2_ALU|saida[21]~11_combout  & ((\Regfile|ReadData1[21]~251_combout ) # (!\ula|LessThan1~41_cout ))))

	.dataa(\mux_in_2_ALU|saida[21]~11_combout ),
	.datab(\Regfile|ReadData1[21]~251_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~41_cout ),
	.combout(),
	.cout(\ula|LessThan1~43_cout ));
// synopsys translate_off
defparam \ula|LessThan1~43 .lut_mask = 16'h004D;
defparam \ula|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
fiftyfivenm_lcell_comb \ula|LessThan1~45 (
// Equation(s):
// \ula|LessThan1~45_cout  = CARRY((\Regfile|ReadData1[22]~230_combout  & (\mux_in_2_ALU|saida[22]~10_combout  & !\ula|LessThan1~43_cout )) # (!\Regfile|ReadData1[22]~230_combout  & ((\mux_in_2_ALU|saida[22]~10_combout ) # (!\ula|LessThan1~43_cout ))))

	.dataa(\Regfile|ReadData1[22]~230_combout ),
	.datab(\mux_in_2_ALU|saida[22]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~43_cout ),
	.combout(),
	.cout(\ula|LessThan1~45_cout ));
// synopsys translate_off
defparam \ula|LessThan1~45 .lut_mask = 16'h004D;
defparam \ula|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
fiftyfivenm_lcell_comb \ula|LessThan1~47 (
// Equation(s):
// \ula|LessThan1~47_cout  = CARRY((\Regfile|ReadData1[23]~209_combout  & ((!\ula|LessThan1~45_cout ) # (!\mux_in_2_ALU|saida[23]~9_combout ))) # (!\Regfile|ReadData1[23]~209_combout  & (!\mux_in_2_ALU|saida[23]~9_combout  & !\ula|LessThan1~45_cout )))

	.dataa(\Regfile|ReadData1[23]~209_combout ),
	.datab(\mux_in_2_ALU|saida[23]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~45_cout ),
	.combout(),
	.cout(\ula|LessThan1~47_cout ));
// synopsys translate_off
defparam \ula|LessThan1~47 .lut_mask = 16'h002B;
defparam \ula|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
fiftyfivenm_lcell_comb \ula|LessThan1~49 (
// Equation(s):
// \ula|LessThan1~49_cout  = CARRY((\mux_in_2_ALU|saida[24]~8_combout  & ((!\ula|LessThan1~47_cout ) # (!\Regfile|ReadData1[24]~188_combout ))) # (!\mux_in_2_ALU|saida[24]~8_combout  & (!\Regfile|ReadData1[24]~188_combout  & !\ula|LessThan1~47_cout )))

	.dataa(\mux_in_2_ALU|saida[24]~8_combout ),
	.datab(\Regfile|ReadData1[24]~188_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~47_cout ),
	.combout(),
	.cout(\ula|LessThan1~49_cout ));
// synopsys translate_off
defparam \ula|LessThan1~49 .lut_mask = 16'h002B;
defparam \ula|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
fiftyfivenm_lcell_comb \ula|LessThan1~51 (
// Equation(s):
// \ula|LessThan1~51_cout  = CARRY((\Regfile|ReadData1[25]~167_combout  & ((!\ula|LessThan1~49_cout ) # (!\mux_in_2_ALU|saida[25]~7_combout ))) # (!\Regfile|ReadData1[25]~167_combout  & (!\mux_in_2_ALU|saida[25]~7_combout  & !\ula|LessThan1~49_cout )))

	.dataa(\Regfile|ReadData1[25]~167_combout ),
	.datab(\mux_in_2_ALU|saida[25]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~49_cout ),
	.combout(),
	.cout(\ula|LessThan1~51_cout ));
// synopsys translate_off
defparam \ula|LessThan1~51 .lut_mask = 16'h002B;
defparam \ula|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
fiftyfivenm_lcell_comb \ula|LessThan1~53 (
// Equation(s):
// \ula|LessThan1~53_cout  = CARRY((\mux_in_2_ALU|saida[26]~6_combout  & ((!\ula|LessThan1~51_cout ) # (!\Regfile|ReadData1[26]~146_combout ))) # (!\mux_in_2_ALU|saida[26]~6_combout  & (!\Regfile|ReadData1[26]~146_combout  & !\ula|LessThan1~51_cout )))

	.dataa(\mux_in_2_ALU|saida[26]~6_combout ),
	.datab(\Regfile|ReadData1[26]~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~51_cout ),
	.combout(),
	.cout(\ula|LessThan1~53_cout ));
// synopsys translate_off
defparam \ula|LessThan1~53 .lut_mask = 16'h002B;
defparam \ula|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
fiftyfivenm_lcell_comb \ula|LessThan1~55 (
// Equation(s):
// \ula|LessThan1~55_cout  = CARRY((\Regfile|ReadData1[27]~125_combout  & ((!\ula|LessThan1~53_cout ) # (!\mux_in_2_ALU|saida[27]~5_combout ))) # (!\Regfile|ReadData1[27]~125_combout  & (!\mux_in_2_ALU|saida[27]~5_combout  & !\ula|LessThan1~53_cout )))

	.dataa(\Regfile|ReadData1[27]~125_combout ),
	.datab(\mux_in_2_ALU|saida[27]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~53_cout ),
	.combout(),
	.cout(\ula|LessThan1~55_cout ));
// synopsys translate_off
defparam \ula|LessThan1~55 .lut_mask = 16'h002B;
defparam \ula|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
fiftyfivenm_lcell_comb \ula|LessThan1~57 (
// Equation(s):
// \ula|LessThan1~57_cout  = CARRY((\mux_in_2_ALU|saida[28]~4_combout  & ((!\ula|LessThan1~55_cout ) # (!\Regfile|ReadData1[28]~104_combout ))) # (!\mux_in_2_ALU|saida[28]~4_combout  & (!\Regfile|ReadData1[28]~104_combout  & !\ula|LessThan1~55_cout )))

	.dataa(\mux_in_2_ALU|saida[28]~4_combout ),
	.datab(\Regfile|ReadData1[28]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~55_cout ),
	.combout(),
	.cout(\ula|LessThan1~57_cout ));
// synopsys translate_off
defparam \ula|LessThan1~57 .lut_mask = 16'h002B;
defparam \ula|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
fiftyfivenm_lcell_comb \ula|LessThan1~59 (
// Equation(s):
// \ula|LessThan1~59_cout  = CARRY((\mux_in_2_ALU|saida[29]~3_combout  & (\Regfile|ReadData1[29]~83_combout  & !\ula|LessThan1~57_cout )) # (!\mux_in_2_ALU|saida[29]~3_combout  & ((\Regfile|ReadData1[29]~83_combout ) # (!\ula|LessThan1~57_cout ))))

	.dataa(\mux_in_2_ALU|saida[29]~3_combout ),
	.datab(\Regfile|ReadData1[29]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~57_cout ),
	.combout(),
	.cout(\ula|LessThan1~59_cout ));
// synopsys translate_off
defparam \ula|LessThan1~59 .lut_mask = 16'h004D;
defparam \ula|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
fiftyfivenm_lcell_comb \ula|LessThan1~61 (
// Equation(s):
// \ula|LessThan1~61_cout  = CARRY((\mux_in_2_ALU|saida[30]~2_combout  & ((!\ula|LessThan1~59_cout ) # (!\Regfile|ReadData1[30]~62_combout ))) # (!\mux_in_2_ALU|saida[30]~2_combout  & (!\Regfile|ReadData1[30]~62_combout  & !\ula|LessThan1~59_cout )))

	.dataa(\mux_in_2_ALU|saida[30]~2_combout ),
	.datab(\Regfile|ReadData1[30]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~59_cout ),
	.combout(),
	.cout(\ula|LessThan1~61_cout ));
// synopsys translate_off
defparam \ula|LessThan1~61 .lut_mask = 16'h002B;
defparam \ula|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
fiftyfivenm_lcell_comb \ula|LessThan1~62 (
// Equation(s):
// \ula|LessThan1~62_combout  = (\Regfile|ReadData1[31]~41_combout  & (\ula|LessThan1~61_cout  & \mux_in_2_ALU|saida[31]~1_combout )) # (!\Regfile|ReadData1[31]~41_combout  & ((\ula|LessThan1~61_cout ) # (\mux_in_2_ALU|saida[31]~1_combout )))

	.dataa(gnd),
	.datab(\Regfile|ReadData1[31]~41_combout ),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[31]~1_combout ),
	.cin(\ula|LessThan1~61_cout ),
	.combout(\ula|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ula|LessThan1~62 .lut_mask = 16'hF330;
defparam \ula|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
fiftyfivenm_lcell_comb \ula|Mux31~9 (
// Equation(s):
// \ula|Mux31~9_combout  = (\ULA_ctrl|Mux3~10_combout  & ((\ULA_ctrl|Mux1~11_combout  & (\ula|LessThan1~62_combout )) # (!\ULA_ctrl|Mux1~11_combout  & ((\ula|Add0~0_combout )))))

	.dataa(\ULA_ctrl|Mux1~11_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ula|LessThan1~62_combout ),
	.datad(\ula|Add0~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~9 .lut_mask = 16'hC480;
defparam \ula|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
fiftyfivenm_lcell_comb \ula|Mux31~10 (
// Equation(s):
// \ula|Mux31~10_combout  = (\ULA_ctrl|Mux0~9_combout  & ((\ula|Mux31~13_combout  & ((\ula|Mux31~9_combout ))) # (!\ula|Mux31~13_combout  & (\ula|Mux31~11_combout )))) # (!\ULA_ctrl|Mux0~9_combout  & (((\ula|Mux31~13_combout ))))

	.dataa(\ULA_ctrl|Mux0~9_combout ),
	.datab(\ula|Mux31~11_combout ),
	.datac(\ula|Mux31~13_combout ),
	.datad(\ula|Mux31~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~10 .lut_mask = 16'hF858;
defparam \ula|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~666 (
// Equation(s):
// \Regfile|ReadData2[1]~666_combout  = (\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[28][1]~q )) # (!\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[20][1]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[28][1]~q ),
	.datab(\Regfile|regs[20][1]~q ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~666_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~666 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[1]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~667 (
// Equation(s):
// \Regfile|ReadData2[1]~667_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[1]~666_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[1]~666_combout  & (\Regfile|regs[24][1]~q )) # (!\Regfile|ReadData2[1]~666_combout  & 
// ((\Regfile|regs[16][1]~q )))))

	.dataa(\Regfile|regs[24][1]~q ),
	.datab(\Regfile|regs[16][1]~q ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Regfile|ReadData2[1]~666_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~667_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~667 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData2[1]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~664 (
// Equation(s):
// \Regfile|ReadData2[1]~664_combout  = (\Imem|memoria_ROM~41_combout  & (((\Regfile|regs[30][1]~q )) # (!\Imem|memoria_ROM~44_combout ))) # (!\Imem|memoria_ROM~41_combout  & (\Imem|memoria_ROM~44_combout  & (\Regfile|regs[22][1]~q )))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[22][1]~q ),
	.datad(\Regfile|regs[30][1]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~664_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~664 .lut_mask = 16'hEA62;
defparam \Regfile|ReadData2[1]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~665 (
// Equation(s):
// \Regfile|ReadData2[1]~665_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[1]~664_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[1]~664_combout  & (\Regfile|regs[26][1]~q )) # (!\Regfile|ReadData2[1]~664_combout  & 
// ((\Regfile|regs[18][1]~q )))))

	.dataa(\Regfile|regs[26][1]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[18][1]~q ),
	.datad(\Regfile|ReadData2[1]~664_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~665_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~665 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData2[1]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~668 (
// Equation(s):
// \Regfile|ReadData2[1]~668_combout  = (\Imem|memoria_ROM~35_combout  & (((\Imem|memoria_ROM~31_combout ) # (\Regfile|ReadData2[1]~665_combout )))) # (!\Imem|memoria_ROM~35_combout  & (\Regfile|ReadData2[1]~667_combout  & (!\Imem|memoria_ROM~31_combout )))

	.dataa(\Regfile|ReadData2[1]~667_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[1]~665_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~668_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~668 .lut_mask = 16'hCEC2;
defparam \Regfile|ReadData2[1]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~662 (
// Equation(s):
// \Regfile|ReadData2[1]~662_combout  = (\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout ) # ((\Regfile|regs[25][1]~q )))) # (!\Imem|memoria_ROM~41_combout  & (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[17][1]~q )))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[17][1]~q ),
	.datad(\Regfile|regs[25][1]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~662_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~662 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[1]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~663 (
// Equation(s):
// \Regfile|ReadData2[1]~663_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[1]~662_combout  & ((\Regfile|regs[29][1]~q ))) # (!\Regfile|ReadData2[1]~662_combout  & (\Regfile|regs[21][1]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[1]~662_combout ))))

	.dataa(\Regfile|regs[21][1]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[29][1]~q ),
	.datad(\Regfile|ReadData2[1]~662_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~663_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~663 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[1]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~669 (
// Equation(s):
// \Regfile|ReadData2[1]~669_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & (\Regfile|regs[27][1]~q )) # (!\Imem|memoria_ROM~41_combout  & 
// ((\Regfile|regs[19][1]~q )))))

	.dataa(\Regfile|regs[27][1]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[19][1]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~669_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~669 .lut_mask = 16'hEE30;
defparam \Regfile|ReadData2[1]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~670 (
// Equation(s):
// \Regfile|ReadData2[1]~670_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[1]~669_combout  & ((\Regfile|regs[31][1]~q ))) # (!\Regfile|ReadData2[1]~669_combout  & (\Regfile|regs[23][1]~q )))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[1]~669_combout ))))

	.dataa(\Regfile|regs[23][1]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[31][1]~q ),
	.datad(\Regfile|ReadData2[1]~669_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~670_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~670 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[1]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~671 (
// Equation(s):
// \Regfile|ReadData2[1]~671_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[1]~668_combout  & ((\Regfile|ReadData2[1]~670_combout ))) # (!\Regfile|ReadData2[1]~668_combout  & (\Regfile|ReadData2[1]~663_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (\Regfile|ReadData2[1]~668_combout ))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|ReadData2[1]~668_combout ),
	.datac(\Regfile|ReadData2[1]~663_combout ),
	.datad(\Regfile|ReadData2[1]~670_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~671_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~671 .lut_mask = 16'hEC64;
defparam \Regfile|ReadData2[1]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~672 (
// Equation(s):
// \Regfile|ReadData2[1]~672_combout  = (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[1]~671_combout ) # ((\Regfile|ReadData2[0]~20_combout  & \Regfile|ReadData2[1]~661_combout )))) # (!\Imem|memoria_ROM~49_combout  & 
// (\Regfile|ReadData2[0]~20_combout  & ((\Regfile|ReadData2[1]~661_combout ))))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|ReadData2[0]~20_combout ),
	.datac(\Regfile|ReadData2[1]~671_combout ),
	.datad(\Regfile|ReadData2[1]~661_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~672_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~672 .lut_mask = 16'hECA0;
defparam \Regfile|ReadData2[1]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N29
dffeas \D_mem|mem~929 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~929 .is_wysiwyg = "true";
defparam \D_mem|mem~929 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \D_mem|mem~673 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~673 .is_wysiwyg = "true";
defparam \D_mem|mem~673 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N29
dffeas \D_mem|mem~801 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~801 .is_wysiwyg = "true";
defparam \D_mem|mem~801 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N11
dffeas \D_mem|mem~545 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~545 .is_wysiwyg = "true";
defparam \D_mem|mem~545 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
fiftyfivenm_lcell_comb \D_mem|mem~1044 (
// Equation(s):
// \D_mem|mem~1044_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~801_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~545_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~801_q ),
	.datac(\D_mem|mem~545_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1044_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1044 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
fiftyfivenm_lcell_comb \D_mem|mem~1045 (
// Equation(s):
// \D_mem|mem~1045_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1044_combout  & (\D_mem|mem~929_q )) # (!\D_mem|mem~1044_combout  & ((\D_mem|mem~673_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1044_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~929_q ),
	.datac(\D_mem|mem~673_q ),
	.datad(\D_mem|mem~1044_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1045_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1045 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
fiftyfivenm_lcell_comb \D_mem|mem~737feeder (
// Equation(s):
// \D_mem|mem~737feeder_combout  = \Regfile|ReadData2[1]~672_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[1]~672_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~737feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~737feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~737feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N17
dffeas \D_mem|mem~737 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~737feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~737 .is_wysiwyg = "true";
defparam \D_mem|mem~737 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \D_mem|mem~993 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~993 .is_wysiwyg = "true";
defparam \D_mem|mem~993 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \D_mem|mem~865 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~865 .is_wysiwyg = "true";
defparam \D_mem|mem~865 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \D_mem|mem~609 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~609 .is_wysiwyg = "true";
defparam \D_mem|mem~609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
fiftyfivenm_lcell_comb \D_mem|mem~1051 (
// Equation(s):
// \D_mem|mem~1051_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~865_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~609_q )))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~865_q ),
	.datac(\D_mem|mem~609_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1051_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1051 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
fiftyfivenm_lcell_comb \D_mem|mem~1052 (
// Equation(s):
// \D_mem|mem~1052_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1051_combout  & ((\D_mem|mem~993_q ))) # (!\D_mem|mem~1051_combout  & (\D_mem|mem~737_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1051_combout ))))

	.dataa(\D_mem|mem~737_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~993_q ),
	.datad(\D_mem|mem~1051_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1052_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1052 .lut_mask = 16'hF388;
defparam \D_mem|mem~1052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \D_mem|mem~961 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~961 .is_wysiwyg = "true";
defparam \D_mem|mem~961 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
fiftyfivenm_lcell_comb \D_mem|mem~833feeder (
// Equation(s):
// \D_mem|mem~833feeder_combout  = \Regfile|ReadData2[1]~672_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[1]~672_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~833feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~833feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~833feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \D_mem|mem~833 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~833feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~833 .is_wysiwyg = "true";
defparam \D_mem|mem~833 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \D_mem|mem~577 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~577 .is_wysiwyg = "true";
defparam \D_mem|mem~577 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
fiftyfivenm_lcell_comb \D_mem|mem~705feeder (
// Equation(s):
// \D_mem|mem~705feeder_combout  = \Regfile|ReadData2[1]~672_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[1]~672_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~705feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~705feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~705feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \D_mem|mem~705 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~705feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~705 .is_wysiwyg = "true";
defparam \D_mem|mem~705 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
fiftyfivenm_lcell_comb \D_mem|mem~1046 (
// Equation(s):
// \D_mem|mem~1046_combout  = (\ula|Mux29~combout  & (((\D_mem|mem~705_q ) # (\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (\D_mem|mem~577_q  & ((!\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~577_q ),
	.datab(\D_mem|mem~705_q ),
	.datac(\ula|Mux29~combout ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1046_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1046 .lut_mask = 16'hF0CA;
defparam \D_mem|mem~1046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
fiftyfivenm_lcell_comb \D_mem|mem~1047 (
// Equation(s):
// \D_mem|mem~1047_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1046_combout  & (\D_mem|mem~961_q )) # (!\D_mem|mem~1046_combout  & ((\D_mem|mem~833_q ))))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1046_combout ))))

	.dataa(\D_mem|mem~961_q ),
	.datab(\D_mem|mem~833_q ),
	.datac(\ula|Mux28~combout ),
	.datad(\D_mem|mem~1046_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1047_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1047 .lut_mask = 16'hAFC0;
defparam \D_mem|mem~1047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
fiftyfivenm_lcell_comb \D_mem|mem~769feeder (
// Equation(s):
// \D_mem|mem~769feeder_combout  = \Regfile|ReadData2[1]~672_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[1]~672_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~769feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~769feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~769feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \D_mem|mem~769 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~769feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~769 .is_wysiwyg = "true";
defparam \D_mem|mem~769 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \D_mem|mem~897 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~897 .is_wysiwyg = "true";
defparam \D_mem|mem~897 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \D_mem|mem~641 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~641 .is_wysiwyg = "true";
defparam \D_mem|mem~641 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N29
dffeas \D_mem|mem~513 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~513 .is_wysiwyg = "true";
defparam \D_mem|mem~513 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
fiftyfivenm_lcell_comb \D_mem|mem~1048 (
// Equation(s):
// \D_mem|mem~1048_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~641_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~513_q  & !\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~641_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~513_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1048_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1048 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
fiftyfivenm_lcell_comb \D_mem|mem~1049 (
// Equation(s):
// \D_mem|mem~1049_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1048_combout  & ((\D_mem|mem~897_q ))) # (!\D_mem|mem~1048_combout  & (\D_mem|mem~769_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1048_combout ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\D_mem|mem~769_q ),
	.datac(\D_mem|mem~897_q ),
	.datad(\D_mem|mem~1048_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1049_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1049 .lut_mask = 16'hF588;
defparam \D_mem|mem~1049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
fiftyfivenm_lcell_comb \D_mem|mem~1050 (
// Equation(s):
// \D_mem|mem~1050_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1047_combout ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1049_combout  & !\ula|Mux31~10_combout ))))

	.dataa(\D_mem|mem~1047_combout ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~1049_combout ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1050_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1050 .lut_mask = 16'hCCB8;
defparam \D_mem|mem~1050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
fiftyfivenm_lcell_comb \D_mem|mem~1053 (
// Equation(s):
// \D_mem|mem~1053_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1050_combout  & ((\D_mem|mem~1052_combout ))) # (!\D_mem|mem~1050_combout  & (\D_mem|mem~1045_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1050_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~1045_combout ),
	.datac(\D_mem|mem~1052_combout ),
	.datad(\D_mem|mem~1050_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1053_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1053 .lut_mask = 16'hF588;
defparam \D_mem|mem~1053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \D_mem|mem~481 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[1]~672_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~481 .is_wysiwyg = "true";
defparam \D_mem|mem~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N21
dffeas \D_mem|mem~449 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~449 .is_wysiwyg = "true";
defparam \D_mem|mem~449 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N18
fiftyfivenm_lcell_comb \D_mem|mem~417feeder (
// Equation(s):
// \D_mem|mem~417feeder_combout  = \Regfile|ReadData2[1]~672_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[1]~672_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~417feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~417feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~417feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N19
dffeas \D_mem|mem~417 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~417feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~417 .is_wysiwyg = "true";
defparam \D_mem|mem~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N7
dffeas \D_mem|mem~385 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~385 .is_wysiwyg = "true";
defparam \D_mem|mem~385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N6
fiftyfivenm_lcell_comb \D_mem|mem~1061 (
// Equation(s):
// \D_mem|mem~1061_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~417_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~385_q )))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~417_q ),
	.datac(\D_mem|mem~385_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1061_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1061 .lut_mask = 16'hEE50;
defparam \D_mem|mem~1061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N20
fiftyfivenm_lcell_comb \D_mem|mem~1062 (
// Equation(s):
// \D_mem|mem~1062_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1061_combout  & (\D_mem|mem~481_q )) # (!\D_mem|mem~1061_combout  & ((\D_mem|mem~449_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1061_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~481_q ),
	.datac(\D_mem|mem~449_q ),
	.datad(\D_mem|mem~1061_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1062_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1062 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
fiftyfivenm_lcell_comb \D_mem|mem~225feeder (
// Equation(s):
// \D_mem|mem~225feeder_combout  = \Regfile|ReadData2[1]~672_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[1]~672_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~225feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~225feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~225feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \D_mem|mem~225 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~225feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~225 .is_wysiwyg = "true";
defparam \D_mem|mem~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N1
dffeas \D_mem|mem~193 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~193 .is_wysiwyg = "true";
defparam \D_mem|mem~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N0
fiftyfivenm_lcell_comb \D_mem|mem~161feeder (
// Equation(s):
// \D_mem|mem~161feeder_combout  = \Regfile|ReadData2[1]~672_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[1]~672_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~161feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~161feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~161feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N1
dffeas \D_mem|mem~161 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~161 .is_wysiwyg = "true";
defparam \D_mem|mem~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N7
dffeas \D_mem|mem~129 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~129 .is_wysiwyg = "true";
defparam \D_mem|mem~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
fiftyfivenm_lcell_comb \D_mem|mem~1054 (
// Equation(s):
// \D_mem|mem~1054_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & (\D_mem|mem~161_q )) # (!\ula|Mux31~10_combout  & ((\D_mem|mem~129_q )))))

	.dataa(\D_mem|mem~161_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~129_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1054_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1054 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
fiftyfivenm_lcell_comb \D_mem|mem~1055 (
// Equation(s):
// \D_mem|mem~1055_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1054_combout  & (\D_mem|mem~225_q )) # (!\D_mem|mem~1054_combout  & ((\D_mem|mem~193_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1054_combout ))))

	.dataa(\D_mem|mem~225_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~193_q ),
	.datad(\D_mem|mem~1054_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1055_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1055 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \D_mem|mem~33 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~33 .is_wysiwyg = "true";
defparam \D_mem|mem~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \D_mem|mem~97 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~97 .is_wysiwyg = "true";
defparam \D_mem|mem~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \D_mem|mem~65 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~65 .is_wysiwyg = "true";
defparam \D_mem|mem~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \D_mem|mem~1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~1 .is_wysiwyg = "true";
defparam \D_mem|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
fiftyfivenm_lcell_comb \D_mem|mem~1058 (
// Equation(s):
// \D_mem|mem~1058_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~65_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1_q  & !\ula|Mux31~10_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~65_q ),
	.datac(\D_mem|mem~1_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1058_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1058 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
fiftyfivenm_lcell_comb \D_mem|mem~1059 (
// Equation(s):
// \D_mem|mem~1059_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1058_combout  & ((\D_mem|mem~97_q ))) # (!\D_mem|mem~1058_combout  & (\D_mem|mem~33_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1058_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~33_q ),
	.datac(\D_mem|mem~97_q ),
	.datad(\D_mem|mem~1058_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1059_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1059 .lut_mask = 16'hF588;
defparam \D_mem|mem~1059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N3
dffeas \D_mem|mem~289 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~289 .is_wysiwyg = "true";
defparam \D_mem|mem~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N9
dffeas \D_mem|mem~353 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~353 .is_wysiwyg = "true";
defparam \D_mem|mem~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N21
dffeas \D_mem|mem~321 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~321 .is_wysiwyg = "true";
defparam \D_mem|mem~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N15
dffeas \D_mem|mem~257 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[1]~672_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~257 .is_wysiwyg = "true";
defparam \D_mem|mem~257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
fiftyfivenm_lcell_comb \D_mem|mem~1056 (
// Equation(s):
// \D_mem|mem~1056_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~321_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~257_q  & !\ula|Mux31~10_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~321_q ),
	.datac(\D_mem|mem~257_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1056_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1056 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
fiftyfivenm_lcell_comb \D_mem|mem~1057 (
// Equation(s):
// \D_mem|mem~1057_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1056_combout  & ((\D_mem|mem~353_q ))) # (!\D_mem|mem~1056_combout  & (\D_mem|mem~289_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1056_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~289_q ),
	.datac(\D_mem|mem~353_q ),
	.datad(\D_mem|mem~1056_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1057_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1057 .lut_mask = 16'hF588;
defparam \D_mem|mem~1057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
fiftyfivenm_lcell_comb \D_mem|mem~1060 (
// Equation(s):
// \D_mem|mem~1060_combout  = (\ula|Mux29~combout  & (\ula|Mux28~combout )) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & ((\D_mem|mem~1057_combout ))) # (!\ula|Mux28~combout  & (\D_mem|mem~1059_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1059_combout ),
	.datad(\D_mem|mem~1057_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1060_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1060 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
fiftyfivenm_lcell_comb \D_mem|mem~1063 (
// Equation(s):
// \D_mem|mem~1063_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1060_combout  & (\D_mem|mem~1062_combout )) # (!\D_mem|mem~1060_combout  & ((\D_mem|mem~1055_combout ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1060_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~1062_combout ),
	.datac(\D_mem|mem~1055_combout ),
	.datad(\D_mem|mem~1060_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1063_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1063 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
fiftyfivenm_lcell_comb \D_mem|ReadData~1 (
// Equation(s):
// \D_mem|ReadData~1_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & (\D_mem|mem~1053_combout )) # (!\ula|Mux27~16_combout  & ((\D_mem|mem~1063_combout )))))

	.dataa(\D_mem|mem~1053_combout ),
	.datab(\ula|Mux27~16_combout ),
	.datac(\uc|Decoder0~1_combout ),
	.datad(\D_mem|mem~1063_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~1_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~1 .lut_mask = 16'hB080;
defparam \D_mem|ReadData~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \D_mem|ReadData[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[1] .is_wysiwyg = "true";
defparam \D_mem|ReadData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[1]~31 (
// Equation(s):
// \mux_valor_write_data|saida[1]~31_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [1])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux30~12_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\D_mem|ReadData [1]),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[1]~31 .lut_mask = 16'hF5A0;
defparam \mux_valor_write_data|saida[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N24
fiftyfivenm_lcell_comb \Regfile|regs[7][1]~feeder (
// Equation(s):
// \Regfile|regs[7][1]~feeder_combout  = \mux_valor_write_data|saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[7][1]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y8_N25
dffeas \Regfile|regs[7][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[7][1] .is_wysiwyg = "true";
defparam \Regfile|regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~652 (
// Equation(s):
// \Regfile|ReadData2[1]~652_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[5][1]~q ) # ((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[4][1]~q  & !\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[5][1]~q ),
	.datab(\Regfile|regs[4][1]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~652_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~652 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData2[1]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~653 (
// Equation(s):
// \Regfile|ReadData2[1]~653_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[1]~652_combout  & (\Regfile|regs[7][1]~q )) # (!\Regfile|ReadData2[1]~652_combout  & ((\Regfile|regs[6][1]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[1]~652_combout ))))

	.dataa(\Regfile|regs[7][1]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[6][1]~q ),
	.datad(\Regfile|ReadData2[1]~652_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~653_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~653 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[1]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N30
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~659 (
// Equation(s):
// \Regfile|ReadData2[1]~659_combout  = (\Imem|memoria_ROM~35_combout  & (\Imem|memoria_ROM~31_combout )) # (!\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][1]~q ))) # (!\Imem|memoria_ROM~31_combout  & 
// (\Regfile|regs[12][1]~q ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[12][1]~q ),
	.datad(\Regfile|regs[13][1]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~659_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~659 .lut_mask = 16'hDC98;
defparam \Regfile|ReadData2[1]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N4
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~660 (
// Equation(s):
// \Regfile|ReadData2[1]~660_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[1]~659_combout  & (\Regfile|regs[15][1]~q )) # (!\Regfile|ReadData2[1]~659_combout  & ((\Regfile|regs[14][1]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[1]~659_combout ))))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Regfile|regs[15][1]~q ),
	.datac(\Regfile|regs[14][1]~q ),
	.datad(\Regfile|ReadData2[1]~659_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~660_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~660 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[1]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~654 (
// Equation(s):
// \Regfile|ReadData2[1]~654_combout  = (\Imem|memoria_ROM~31_combout  & (((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[10][1]~q )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|regs[8][1]~q )))))

	.dataa(\Regfile|regs[10][1]~q ),
	.datab(\Regfile|regs[8][1]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~654_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~654 .lut_mask = 16'hFA0C;
defparam \Regfile|ReadData2[1]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~655 (
// Equation(s):
// \Regfile|ReadData2[1]~655_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[1]~654_combout  & (\Regfile|regs[11][1]~q )) # (!\Regfile|ReadData2[1]~654_combout  & ((\Regfile|regs[9][1]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[1]~654_combout ))))

	.dataa(\Regfile|regs[11][1]~q ),
	.datab(\Regfile|regs[9][1]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Regfile|ReadData2[1]~654_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~655_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~655 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[1]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~656 (
// Equation(s):
// \Regfile|ReadData2[1]~656_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][1]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][1]~q )))))

	.dataa(\Regfile|regs[3][1]~q ),
	.datab(\Regfile|regs[1][1]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~656_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~656 .lut_mask = 16'hA0C0;
defparam \Regfile|ReadData2[1]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~657 (
// Equation(s):
// \Regfile|ReadData2[1]~657_combout  = (\Regfile|ReadData2[1]~656_combout ) # ((!\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout  & \Regfile|regs[2][1]~q )))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[2][1]~q ),
	.datad(\Regfile|ReadData2[1]~656_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~657_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~657 .lut_mask = 16'hFF40;
defparam \Regfile|ReadData2[1]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~658 (
// Equation(s):
// \Regfile|ReadData2[1]~658_combout  = (\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout ) # ((\Regfile|ReadData2[1]~655_combout )))) # (!\Imem|memoria_ROM~41_combout  & (!\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[1]~657_combout 
// ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[1]~655_combout ),
	.datad(\Regfile|ReadData2[1]~657_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~658_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~658 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData2[1]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[1]~661 (
// Equation(s):
// \Regfile|ReadData2[1]~661_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[1]~658_combout  & ((\Regfile|ReadData2[1]~660_combout ))) # (!\Regfile|ReadData2[1]~658_combout  & (\Regfile|ReadData2[1]~653_combout )))) # 
// (!\Imem|memoria_ROM~44_combout  & (((\Regfile|ReadData2[1]~658_combout ))))

	.dataa(\Regfile|ReadData2[1]~653_combout ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|ReadData2[1]~660_combout ),
	.datad(\Regfile|ReadData2[1]~658_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[1]~661_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[1]~661 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[1]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~31 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~31_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~71_combout )) # (!\uc|WideOr0~2_combout  & (((\Imem|memoria_ROM~49_combout  & \Regfile|ReadData2[1]~671_combout ))))

	.dataa(\Imem|memoria_ROM~71_combout ),
	.datab(\Imem|memoria_ROM~49_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\Regfile|ReadData2[1]~671_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~31 .lut_mask = 16'hACA0;
defparam \mux_in_2_ALU|saida[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~32 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~32_combout  = (\mux_in_2_ALU|saida[1]~31_combout ) # ((!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[0]~20_combout  & \Regfile|ReadData2[1]~661_combout )))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Regfile|ReadData2[0]~20_combout ),
	.datac(\Regfile|ReadData2[1]~661_combout ),
	.datad(\mux_in_2_ALU|saida[1]~31_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~32 .lut_mask = 16'hFF40;
defparam \mux_in_2_ALU|saida[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
fiftyfivenm_lcell_comb \ula|Mux30~13 (
// Equation(s):
// \ula|Mux30~13_combout  = (\ULA_ctrl|Mux2~7_combout  & (!\ULA_ctrl|Mux1~11_combout  & (\mux_in_2_ALU|saida[1]~32_combout  $ (\Regfile|ReadData1[1]~671_combout ))))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(\mux_in_2_ALU|saida[1]~32_combout ),
	.datad(\Regfile|ReadData1[1]~671_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~13 .lut_mask = 16'h0220;
defparam \ula|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
fiftyfivenm_lcell_comb \ula|Mux30~2 (
// Equation(s):
// \ula|Mux30~2_combout  = (!\Regfile|ReadData1[1]~671_combout  & ((\uc|WideOr0~2_combout  & (!\Imem|memoria_ROM~71_combout )) # (!\uc|WideOr0~2_combout  & ((!\Regfile|ReadData2[1]~672_combout )))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Regfile|ReadData1[1]~671_combout ),
	.datac(\Imem|memoria_ROM~71_combout ),
	.datad(\Regfile|ReadData2[1]~672_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~2 .lut_mask = 16'h0213;
defparam \ula|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
fiftyfivenm_lcell_comb \ula|Mux30~3 (
// Equation(s):
// \ula|Mux30~3_combout  = (!\ULA_ctrl|Mux2~7_combout  & ((\ULA_ctrl|Mux1~11_combout  & ((\ula|Mux30~2_combout ))) # (!\ULA_ctrl|Mux1~11_combout  & (\ula|Add1~2_combout ))))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ula|Add1~2_combout ),
	.datac(\ULA_ctrl|Mux1~11_combout ),
	.datad(\ula|Mux30~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~3 .lut_mask = 16'h5404;
defparam \ula|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
fiftyfivenm_lcell_comb \ula|Mux30~6 (
// Equation(s):
// \ula|Mux30~6_combout  = (!\mux_in_2_ALU|saida[4]~28_combout  & (!\mux_in_2_ALU|saida[1]~32_combout  & (\ula|ShiftLeft0~124_combout  & \ULA_ctrl|Mux2~7_combout )))

	.dataa(\mux_in_2_ALU|saida[4]~28_combout ),
	.datab(\mux_in_2_ALU|saida[1]~32_combout ),
	.datac(\ula|ShiftLeft0~124_combout ),
	.datad(\ULA_ctrl|Mux2~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~6 .lut_mask = 16'h1000;
defparam \ula|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
fiftyfivenm_lcell_comb \ula|Mux30~7 (
// Equation(s):
// \ula|Mux30~7_combout  = (\ULA_ctrl|Mux2~7_combout  & (\ula|ShiftLeft0~15_combout  & (\ula|Mux30~6_combout ))) # (!\ULA_ctrl|Mux2~7_combout  & (((\ula|ShiftLeft0~15_combout  & \ula|Mux30~6_combout )) # (!\ula|Mux30~2_combout )))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ula|ShiftLeft0~15_combout ),
	.datac(\ula|Mux30~6_combout ),
	.datad(\ula|Mux30~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~7 .lut_mask = 16'hC0D5;
defparam \ula|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
fiftyfivenm_lcell_comb \ula|ShiftRight0~41 (
// Equation(s):
// \ula|ShiftRight0~41_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & ((\mux_in_2_ALU|saida[1]~32_combout  & (\Regfile|ReadData1[4]~677_combout )) # (!\mux_in_2_ALU|saida[1]~32_combout  & ((\Regfile|ReadData1[2]~672_combout )))))

	.dataa(\mux_in_2_ALU|saida[1]~32_combout ),
	.datab(\Regfile|ReadData1[4]~677_combout ),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\Regfile|ReadData1[2]~672_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~41 .lut_mask = 16'hD080;
defparam \ula|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
fiftyfivenm_lcell_comb \ula|ShiftRight0~42 (
// Equation(s):
// \ula|ShiftRight0~42_combout  = (\ula|ShiftLeft0~124_combout  & ((\ula|ShiftRight0~41_combout ) # ((\ula|ShiftRight0~7_combout  & !\mux_in_2_ALU|saida[0]~0_combout ))))

	.dataa(\ula|ShiftRight0~7_combout ),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftLeft0~124_combout ),
	.datad(\ula|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~42 .lut_mask = 16'hF020;
defparam \ula|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
fiftyfivenm_lcell_comb \ula|ShiftRight0~39 (
// Equation(s):
// \ula|ShiftRight0~39_combout  = (\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight1~11_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight0~10_combout )))

	.dataa(\ula|ShiftRight1~11_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[0]~0_combout ),
	.datad(\ula|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~39 .lut_mask = 16'hAFA0;
defparam \ula|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
fiftyfivenm_lcell_comb \ula|ShiftRight0~40 (
// Equation(s):
// \ula|ShiftRight0~40_combout  = (\mux_in_2_ALU|saida[2]~30_combout  & ((\mux_in_2_ALU|saida[3]~29_combout  & (\ula|ShiftRight0~38_combout )) # (!\mux_in_2_ALU|saida[3]~29_combout  & ((\ula|ShiftRight0~39_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~30_combout ),
	.datab(\mux_in_2_ALU|saida[3]~29_combout ),
	.datac(\ula|ShiftRight0~38_combout ),
	.datad(\ula|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~40 .lut_mask = 16'hA280;
defparam \ula|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
fiftyfivenm_lcell_comb \ula|ShiftRight0~44 (
// Equation(s):
// \ula|ShiftRight0~44_combout  = (\ula|ShiftRight0~42_combout ) # ((\ula|ShiftRight0~40_combout ) # ((\ula|ShiftRight0~43_combout  & \ula|ShiftLeft0~125_combout )))

	.dataa(\ula|ShiftRight0~42_combout ),
	.datab(\ula|ShiftRight0~43_combout ),
	.datac(\ula|ShiftLeft0~125_combout ),
	.datad(\ula|ShiftRight0~40_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~44 .lut_mask = 16'hFFEA;
defparam \ula|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
fiftyfivenm_lcell_comb \ula|ShiftRight1~9 (
// Equation(s):
// \ula|ShiftRight1~9_combout  = (\ula|ShiftRight1~4_combout ) # ((\ula|ShiftRight1~8_combout  & \mux_in_2_ALU|saida[3]~29_combout ))

	.dataa(\ula|ShiftRight1~8_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[3]~29_combout ),
	.datad(\ula|ShiftRight1~4_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~9 .lut_mask = 16'hFFA0;
defparam \ula|ShiftRight1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
fiftyfivenm_lcell_comb \ula|Mux30~5 (
// Equation(s):
// \ula|Mux30~5_combout  = (\ula|Mux30~4_combout  & ((\mux_in_2_ALU|saida[4]~28_combout  & ((\ula|ShiftRight1~9_combout ))) # (!\mux_in_2_ALU|saida[4]~28_combout  & (\ula|ShiftRight0~44_combout ))))

	.dataa(\ula|Mux30~4_combout ),
	.datab(\ula|ShiftRight0~44_combout ),
	.datac(\mux_in_2_ALU|saida[4]~28_combout ),
	.datad(\ula|ShiftRight1~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~5 .lut_mask = 16'hA808;
defparam \ula|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
fiftyfivenm_lcell_comb \ula|Mux30~8 (
// Equation(s):
// \ula|Mux30~8_combout  = (\ula|Mux30~5_combout ) # ((!\ULA_ctrl|Mux1~11_combout  & \ula|Mux30~7_combout ))

	.dataa(gnd),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(\ula|Mux30~7_combout ),
	.datad(\ula|Mux30~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~8 .lut_mask = 16'hFF30;
defparam \ula|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
fiftyfivenm_lcell_comb \ula|result~0 (
// Equation(s):
// \ula|result~0_combout  = (\Regfile|ReadData1[1]~671_combout  & ((\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~71_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[1]~672_combout )))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\Regfile|ReadData1[1]~671_combout ),
	.datac(\Imem|memoria_ROM~71_combout ),
	.datad(\Regfile|ReadData2[1]~672_combout ),
	.cin(gnd),
	.combout(\ula|result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~0 .lut_mask = 16'hC480;
defparam \ula|result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
fiftyfivenm_lcell_comb \ula|Mux30~9 (
// Equation(s):
// \ula|Mux30~9_combout  = (\ULA_ctrl|Mux2~7_combout  & (((\ULA_ctrl|Mux1~11_combout ) # (\ula|Add0~2_combout )))) # (!\ULA_ctrl|Mux2~7_combout  & (\ula|result~0_combout  & (!\ULA_ctrl|Mux1~11_combout )))

	.dataa(\ULA_ctrl|Mux2~7_combout ),
	.datab(\ula|result~0_combout ),
	.datac(\ULA_ctrl|Mux1~11_combout ),
	.datad(\ula|Add0~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~9 .lut_mask = 16'hAEA4;
defparam \ula|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
fiftyfivenm_lcell_comb \ula|ShiftRight0~52 (
// Equation(s):
// \ula|ShiftRight0~52_combout  = (\ula|ShiftRight0~45_combout  & ((\ula|ShiftRight0~44_combout ) # ((\ula|ShiftRight0~51_combout  & \mux_in_2_ALU|saida[4]~28_combout )))) # (!\ula|ShiftRight0~45_combout  & (((\ula|ShiftRight0~51_combout  & 
// \mux_in_2_ALU|saida[4]~28_combout ))))

	.dataa(\ula|ShiftRight0~45_combout ),
	.datab(\ula|ShiftRight0~44_combout ),
	.datac(\ula|ShiftRight0~51_combout ),
	.datad(\mux_in_2_ALU|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~52 .lut_mask = 16'hF888;
defparam \ula|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
fiftyfivenm_lcell_comb \ula|Mux30~10 (
// Equation(s):
// \ula|Mux30~10_combout  = (\ula|Mux30~9_combout  & (((\ula|Add1~2_combout )) # (!\ULA_ctrl|Mux1~11_combout ))) # (!\ula|Mux30~9_combout  & (\ULA_ctrl|Mux1~11_combout  & ((\ula|ShiftRight0~52_combout ))))

	.dataa(\ula|Mux30~9_combout ),
	.datab(\ULA_ctrl|Mux1~11_combout ),
	.datac(\ula|Add1~2_combout ),
	.datad(\ula|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~10 .lut_mask = 16'hE6A2;
defparam \ula|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
fiftyfivenm_lcell_comb \ula|Mux30~11 (
// Equation(s):
// \ula|Mux30~11_combout  = (\ULA_ctrl|Mux0~9_combout  & (\ULA_ctrl|Mux3~10_combout )) # (!\ULA_ctrl|Mux0~9_combout  & ((\ULA_ctrl|Mux3~10_combout  & (\ula|Mux30~8_combout )) # (!\ULA_ctrl|Mux3~10_combout  & ((\ula|Mux30~10_combout )))))

	.dataa(\ULA_ctrl|Mux0~9_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\ula|Mux30~8_combout ),
	.datad(\ula|Mux30~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~11 .lut_mask = 16'hD9C8;
defparam \ula|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
fiftyfivenm_lcell_comb \ula|Mux30~12 (
// Equation(s):
// \ula|Mux30~12_combout  = (\ULA_ctrl|Mux0~9_combout  & ((\ula|Mux30~11_combout  & (\ula|Mux30~13_combout )) # (!\ula|Mux30~11_combout  & ((\ula|Mux30~3_combout ))))) # (!\ULA_ctrl|Mux0~9_combout  & (((\ula|Mux30~11_combout ))))

	.dataa(\ULA_ctrl|Mux0~9_combout ),
	.datab(\ula|Mux30~13_combout ),
	.datac(\ula|Mux30~3_combout ),
	.datad(\ula|Mux30~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~12 .lut_mask = 16'hDDA0;
defparam \ula|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
fiftyfivenm_lcell_comb \D_mem|mem~868feeder (
// Equation(s):
// \D_mem|mem~868feeder_combout  = \Regfile|ReadData2[4]~609_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[4]~609_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~868feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~868feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~868feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \D_mem|mem~868 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~868feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~868 .is_wysiwyg = "true";
defparam \D_mem|mem~868 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \D_mem|mem~996 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~996 .is_wysiwyg = "true";
defparam \D_mem|mem~996 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N3
dffeas \D_mem|mem~612 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~612 .is_wysiwyg = "true";
defparam \D_mem|mem~612 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \D_mem|mem~740 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~740 .is_wysiwyg = "true";
defparam \D_mem|mem~740 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
fiftyfivenm_lcell_comb \D_mem|mem~1111 (
// Equation(s):
// \D_mem|mem~1111_combout  = (\ula|Mux28~combout  & (\ula|Mux29~combout )) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & ((\D_mem|mem~740_q ))) # (!\ula|Mux29~combout  & (\D_mem|mem~612_q ))))

	.dataa(\ula|Mux28~combout ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~612_q ),
	.datad(\D_mem|mem~740_q ),
	.cin(gnd),
	.combout(\D_mem|mem~1111_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1111 .lut_mask = 16'hDC98;
defparam \D_mem|mem~1111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
fiftyfivenm_lcell_comb \D_mem|mem~1112 (
// Equation(s):
// \D_mem|mem~1112_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1111_combout  & ((\D_mem|mem~996_q ))) # (!\D_mem|mem~1111_combout  & (\D_mem|mem~868_q )))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1111_combout ))))

	.dataa(\D_mem|mem~868_q ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~996_q ),
	.datad(\D_mem|mem~1111_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1112_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1112 .lut_mask = 16'hF388;
defparam \D_mem|mem~1112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
fiftyfivenm_lcell_comb \D_mem|mem~964feeder (
// Equation(s):
// \D_mem|mem~964feeder_combout  = \Regfile|ReadData2[4]~609_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[4]~609_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~964feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~964feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~964feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N31
dffeas \D_mem|mem~964 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~964feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~964 .is_wysiwyg = "true";
defparam \D_mem|mem~964 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \D_mem|mem~708 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~708 .is_wysiwyg = "true";
defparam \D_mem|mem~708 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
fiftyfivenm_lcell_comb \D_mem|mem~836feeder (
// Equation(s):
// \D_mem|mem~836feeder_combout  = \Regfile|ReadData2[4]~609_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[4]~609_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~836feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~836feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~836feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \D_mem|mem~836 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~836feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~836 .is_wysiwyg = "true";
defparam \D_mem|mem~836 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \D_mem|mem~580 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~580 .is_wysiwyg = "true";
defparam \D_mem|mem~580 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
fiftyfivenm_lcell_comb \D_mem|mem~1104 (
// Equation(s):
// \D_mem|mem~1104_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~836_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~580_q )))))

	.dataa(\D_mem|mem~836_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~580_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1104_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1104 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
fiftyfivenm_lcell_comb \D_mem|mem~1105 (
// Equation(s):
// \D_mem|mem~1105_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1104_combout  & (\D_mem|mem~964_q )) # (!\D_mem|mem~1104_combout  & ((\D_mem|mem~708_q ))))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1104_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~964_q ),
	.datac(\D_mem|mem~708_q ),
	.datad(\D_mem|mem~1104_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1105_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1105 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N1
dffeas \D_mem|mem~644 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~644 .is_wysiwyg = "true";
defparam \D_mem|mem~644 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \D_mem|mem~900 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~900 .is_wysiwyg = "true";
defparam \D_mem|mem~900 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
fiftyfivenm_lcell_comb \D_mem|mem~772feeder (
// Equation(s):
// \D_mem|mem~772feeder_combout  = \Regfile|ReadData2[4]~609_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[4]~609_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~772feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~772feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~772feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N15
dffeas \D_mem|mem~772 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~772feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~772 .is_wysiwyg = "true";
defparam \D_mem|mem~772 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N23
dffeas \D_mem|mem~516 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~516 .is_wysiwyg = "true";
defparam \D_mem|mem~516 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
fiftyfivenm_lcell_comb \D_mem|mem~1108 (
// Equation(s):
// \D_mem|mem~1108_combout  = (\ula|Mux29~combout  & (((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & ((\ula|Mux28~combout  & (\D_mem|mem~772_q )) # (!\ula|Mux28~combout  & ((\D_mem|mem~516_q )))))

	.dataa(\D_mem|mem~772_q ),
	.datab(\ula|Mux29~combout ),
	.datac(\D_mem|mem~516_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1108_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1108 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
fiftyfivenm_lcell_comb \D_mem|mem~1109 (
// Equation(s):
// \D_mem|mem~1109_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~1108_combout  & ((\D_mem|mem~900_q ))) # (!\D_mem|mem~1108_combout  & (\D_mem|mem~644_q )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~1108_combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~644_q ),
	.datac(\D_mem|mem~900_q ),
	.datad(\D_mem|mem~1108_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1109_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1109 .lut_mask = 16'hF588;
defparam \D_mem|mem~1109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
fiftyfivenm_lcell_comb \D_mem|mem~676feeder (
// Equation(s):
// \D_mem|mem~676feeder_combout  = \Regfile|ReadData2[4]~609_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[4]~609_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~676feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~676feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~676feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \D_mem|mem~676 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~676feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~676 .is_wysiwyg = "true";
defparam \D_mem|mem~676 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N1
dffeas \D_mem|mem~548 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~548 .is_wysiwyg = "true";
defparam \D_mem|mem~548 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
fiftyfivenm_lcell_comb \D_mem|mem~1106 (
// Equation(s):
// \D_mem|mem~1106_combout  = (\ula|Mux29~combout  & ((\D_mem|mem~676_q ) # ((\ula|Mux28~combout )))) # (!\ula|Mux29~combout  & (((\D_mem|mem~548_q  & !\ula|Mux28~combout ))))

	.dataa(\ula|Mux29~combout ),
	.datab(\D_mem|mem~676_q ),
	.datac(\D_mem|mem~548_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1106_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1106 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
fiftyfivenm_lcell_comb \D_mem|mem~804feeder (
// Equation(s):
// \D_mem|mem~804feeder_combout  = \Regfile|ReadData2[4]~609_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[4]~609_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~804feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~804feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~804feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N21
dffeas \D_mem|mem~804 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~804feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~804 .is_wysiwyg = "true";
defparam \D_mem|mem~804 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \D_mem|mem~932 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~932 .is_wysiwyg = "true";
defparam \D_mem|mem~932 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
fiftyfivenm_lcell_comb \D_mem|mem~1107 (
// Equation(s):
// \D_mem|mem~1107_combout  = (\D_mem|mem~1106_combout  & (((\D_mem|mem~932_q ) # (!\ula|Mux28~combout )))) # (!\D_mem|mem~1106_combout  & (\D_mem|mem~804_q  & ((\ula|Mux28~combout ))))

	.dataa(\D_mem|mem~1106_combout ),
	.datab(\D_mem|mem~804_q ),
	.datac(\D_mem|mem~932_q ),
	.datad(\ula|Mux28~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1107_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1107 .lut_mask = 16'hE4AA;
defparam \D_mem|mem~1107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
fiftyfivenm_lcell_comb \D_mem|mem~1110 (
// Equation(s):
// \D_mem|mem~1110_combout  = (\ula|Mux31~10_combout  & (((\ula|Mux30~12_combout ) # (\D_mem|mem~1107_combout )))) # (!\ula|Mux31~10_combout  & (\D_mem|mem~1109_combout  & (!\ula|Mux30~12_combout )))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~1109_combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\D_mem|mem~1107_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1110_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1110 .lut_mask = 16'hAEA4;
defparam \D_mem|mem~1110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
fiftyfivenm_lcell_comb \D_mem|mem~1113 (
// Equation(s):
// \D_mem|mem~1113_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1110_combout  & (\D_mem|mem~1112_combout )) # (!\D_mem|mem~1110_combout  & ((\D_mem|mem~1105_combout ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1110_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~1112_combout ),
	.datac(\D_mem|mem~1105_combout ),
	.datad(\D_mem|mem~1110_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1113_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1113 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N21
dffeas \D_mem|mem~484 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|ReadData2[4]~609_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~484 .is_wysiwyg = "true";
defparam \D_mem|mem~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N1
dffeas \D_mem|mem~420 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~420 .is_wysiwyg = "true";
defparam \D_mem|mem~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N25
dffeas \D_mem|mem~452 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~452 .is_wysiwyg = "true";
defparam \D_mem|mem~452 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N23
dffeas \D_mem|mem~388 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~388 .is_wysiwyg = "true";
defparam \D_mem|mem~388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N22
fiftyfivenm_lcell_comb \D_mem|mem~1121 (
// Equation(s):
// \D_mem|mem~1121_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~452_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~388_q  & !\ula|Mux31~10_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~452_q ),
	.datac(\D_mem|mem~388_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1121_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1121 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
fiftyfivenm_lcell_comb \D_mem|mem~1122 (
// Equation(s):
// \D_mem|mem~1122_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1121_combout  & (\D_mem|mem~484_q )) # (!\D_mem|mem~1121_combout  & ((\D_mem|mem~420_q ))))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1121_combout ))))

	.dataa(\D_mem|mem~484_q ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\D_mem|mem~420_q ),
	.datad(\D_mem|mem~1121_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1122_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1122 .lut_mask = 16'hBBC0;
defparam \D_mem|mem~1122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N7
dffeas \D_mem|mem~164 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~164 .is_wysiwyg = "true";
defparam \D_mem|mem~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \D_mem|mem~228 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~228 .is_wysiwyg = "true";
defparam \D_mem|mem~228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
fiftyfivenm_lcell_comb \D_mem|mem~196feeder (
// Equation(s):
// \D_mem|mem~196feeder_combout  = \Regfile|ReadData2[4]~609_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[4]~609_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~196feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~196feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~196feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N1
dffeas \D_mem|mem~196 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~196feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~196 .is_wysiwyg = "true";
defparam \D_mem|mem~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N25
dffeas \D_mem|mem~132 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~132 .is_wysiwyg = "true";
defparam \D_mem|mem~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N24
fiftyfivenm_lcell_comb \D_mem|mem~1116 (
// Equation(s):
// \D_mem|mem~1116_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~196_q ) # ((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~132_q  & !\ula|Mux31~10_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~196_q ),
	.datac(\D_mem|mem~132_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1116_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1116 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
fiftyfivenm_lcell_comb \D_mem|mem~1117 (
// Equation(s):
// \D_mem|mem~1117_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~1116_combout  & ((\D_mem|mem~228_q ))) # (!\D_mem|mem~1116_combout  & (\D_mem|mem~164_q )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~1116_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~164_q ),
	.datac(\D_mem|mem~228_q ),
	.datad(\D_mem|mem~1116_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1117_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1117 .lut_mask = 16'hF588;
defparam \D_mem|mem~1117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
fiftyfivenm_lcell_comb \D_mem|mem~68feeder (
// Equation(s):
// \D_mem|mem~68feeder_combout  = \Regfile|ReadData2[4]~609_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[4]~609_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~68feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~68feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~68feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N13
dffeas \D_mem|mem~68 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~68 .is_wysiwyg = "true";
defparam \D_mem|mem~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y18_N1
dffeas \D_mem|mem~100 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~100 .is_wysiwyg = "true";
defparam \D_mem|mem~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \D_mem|mem~36 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~36 .is_wysiwyg = "true";
defparam \D_mem|mem~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \D_mem|mem~4 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~4 .is_wysiwyg = "true";
defparam \D_mem|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
fiftyfivenm_lcell_comb \D_mem|mem~1118 (
// Equation(s):
// \D_mem|mem~1118_combout  = (\ula|Mux31~10_combout  & ((\D_mem|mem~36_q ) # ((\ula|Mux30~12_combout )))) # (!\ula|Mux31~10_combout  & (((\D_mem|mem~4_q  & !\ula|Mux30~12_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\D_mem|mem~36_q ),
	.datac(\D_mem|mem~4_q ),
	.datad(\ula|Mux30~12_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1118_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1118 .lut_mask = 16'hAAD8;
defparam \D_mem|mem~1118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N0
fiftyfivenm_lcell_comb \D_mem|mem~1119 (
// Equation(s):
// \D_mem|mem~1119_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1118_combout  & ((\D_mem|mem~100_q ))) # (!\D_mem|mem~1118_combout  & (\D_mem|mem~68_q )))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1118_combout ))))

	.dataa(\D_mem|mem~68_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~100_q ),
	.datad(\D_mem|mem~1118_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1119_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1119 .lut_mask = 16'hF388;
defparam \D_mem|mem~1119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
fiftyfivenm_lcell_comb \D_mem|mem~1120 (
// Equation(s):
// \D_mem|mem~1120_combout  = (\ula|Mux28~combout  & (((\ula|Mux29~combout )))) # (!\ula|Mux28~combout  & ((\ula|Mux29~combout  & (\D_mem|mem~1117_combout )) # (!\ula|Mux29~combout  & ((\D_mem|mem~1119_combout )))))

	.dataa(\D_mem|mem~1117_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1119_combout ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1120_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1120 .lut_mask = 16'hEE30;
defparam \D_mem|mem~1120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N29
dffeas \D_mem|mem~356 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~356 .is_wysiwyg = "true";
defparam \D_mem|mem~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y21_N31
dffeas \D_mem|mem~324 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Regfile|ReadData2[4]~609_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D_mem|mem~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~324 .is_wysiwyg = "true";
defparam \D_mem|mem~324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
fiftyfivenm_lcell_comb \D_mem|mem~260feeder (
// Equation(s):
// \D_mem|mem~260feeder_combout  = \Regfile|ReadData2[4]~609_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[4]~609_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~260feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~260feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~260feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \D_mem|mem~260 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~260 .is_wysiwyg = "true";
defparam \D_mem|mem~260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
fiftyfivenm_lcell_comb \D_mem|mem~292feeder (
// Equation(s):
// \D_mem|mem~292feeder_combout  = \Regfile|ReadData2[4]~609_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Regfile|ReadData2[4]~609_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~292feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~292feeder .lut_mask = 16'hFF00;
defparam \D_mem|mem~292feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \D_mem|mem~292 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|mem~292feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_mem|mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|mem~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|mem~292 .is_wysiwyg = "true";
defparam \D_mem|mem~292 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
fiftyfivenm_lcell_comb \D_mem|mem~1114 (
// Equation(s):
// \D_mem|mem~1114_combout  = (\ula|Mux30~12_combout  & (((\ula|Mux31~10_combout )))) # (!\ula|Mux30~12_combout  & ((\ula|Mux31~10_combout  & ((\D_mem|mem~292_q ))) # (!\ula|Mux31~10_combout  & (\D_mem|mem~260_q ))))

	.dataa(\D_mem|mem~260_q ),
	.datab(\ula|Mux30~12_combout ),
	.datac(\D_mem|mem~292_q ),
	.datad(\ula|Mux31~10_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1114_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1114 .lut_mask = 16'hFC22;
defparam \D_mem|mem~1114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N30
fiftyfivenm_lcell_comb \D_mem|mem~1115 (
// Equation(s):
// \D_mem|mem~1115_combout  = (\ula|Mux30~12_combout  & ((\D_mem|mem~1114_combout  & (\D_mem|mem~356_q )) # (!\D_mem|mem~1114_combout  & ((\D_mem|mem~324_q ))))) # (!\ula|Mux30~12_combout  & (((\D_mem|mem~1114_combout ))))

	.dataa(\ula|Mux30~12_combout ),
	.datab(\D_mem|mem~356_q ),
	.datac(\D_mem|mem~324_q ),
	.datad(\D_mem|mem~1114_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1115_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1115 .lut_mask = 16'hDDA0;
defparam \D_mem|mem~1115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
fiftyfivenm_lcell_comb \D_mem|mem~1123 (
// Equation(s):
// \D_mem|mem~1123_combout  = (\ula|Mux28~combout  & ((\D_mem|mem~1120_combout  & (\D_mem|mem~1122_combout )) # (!\D_mem|mem~1120_combout  & ((\D_mem|mem~1115_combout ))))) # (!\ula|Mux28~combout  & (((\D_mem|mem~1120_combout ))))

	.dataa(\D_mem|mem~1122_combout ),
	.datab(\ula|Mux28~combout ),
	.datac(\D_mem|mem~1120_combout ),
	.datad(\D_mem|mem~1115_combout ),
	.cin(gnd),
	.combout(\D_mem|mem~1123_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|mem~1123 .lut_mask = 16'hBCB0;
defparam \D_mem|mem~1123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
fiftyfivenm_lcell_comb \D_mem|ReadData~4 (
// Equation(s):
// \D_mem|ReadData~4_combout  = (\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout  & (\D_mem|mem~1113_combout )) # (!\ula|Mux27~16_combout  & ((\D_mem|mem~1123_combout )))))

	.dataa(\ula|Mux27~16_combout ),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\D_mem|mem~1113_combout ),
	.datad(\D_mem|mem~1123_combout ),
	.cin(gnd),
	.combout(\D_mem|ReadData~4_combout ),
	.cout());
// synopsys translate_off
defparam \D_mem|ReadData~4 .lut_mask = 16'hC480;
defparam \D_mem|ReadData~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N9
dffeas \D_mem|ReadData[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\D_mem|ReadData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cabo_and_out~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_mem|ReadData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D_mem|ReadData[4] .is_wysiwyg = "true";
defparam \D_mem|ReadData[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[4]~28 (
// Equation(s):
// \mux_valor_write_data|saida[4]~28_combout  = (\uc|Decoder0~1_combout  & (\D_mem|ReadData [4])) # (!\uc|Decoder0~1_combout  & ((\ula|Mux27~16_combout )))

	.dataa(\D_mem|ReadData [4]),
	.datab(gnd),
	.datac(\uc|Decoder0~1_combout ),
	.datad(\ula|Mux27~16_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[4]~28 .lut_mask = 16'hAFA0;
defparam \mux_valor_write_data|saida[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N24
fiftyfivenm_lcell_comb \Regfile|regs[11][4]~feeder (
// Equation(s):
// \Regfile|regs[11][4]~feeder_combout  = \mux_valor_write_data|saida[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~28_combout ),
	.cin(gnd),
	.combout(\Regfile|regs[11][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|regs[11][4]~feeder .lut_mask = 16'hFF00;
defparam \Regfile|regs[11][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N25
dffeas \Regfile|regs[11][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Regfile|regs[11][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Regfile|regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Regfile|regs[11][4] .is_wysiwyg = "true";
defparam \Regfile|regs[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~589 (
// Equation(s):
// \Regfile|ReadData2[4]~589_combout  = (\Imem|memoria_ROM~31_combout  & (\Imem|memoria_ROM~35_combout )) # (!\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[10][4]~q )) # (!\Imem|memoria_ROM~35_combout  & 
// ((\Regfile|regs[8][4]~q )))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[10][4]~q ),
	.datad(\Regfile|regs[8][4]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~589_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~589 .lut_mask = 16'hD9C8;
defparam \Regfile|ReadData2[4]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N28
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~590 (
// Equation(s):
// \Regfile|ReadData2[4]~590_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[4]~589_combout  & (\Regfile|regs[11][4]~q )) # (!\Regfile|ReadData2[4]~589_combout  & ((\Regfile|regs[9][4]~q ))))) # (!\Imem|memoria_ROM~31_combout  & 
// (((\Regfile|ReadData2[4]~589_combout ))))

	.dataa(\Regfile|regs[11][4]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|regs[9][4]~q ),
	.datad(\Regfile|ReadData2[4]~589_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~590_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~590 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[4]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~596 (
// Equation(s):
// \Regfile|ReadData2[4]~596_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|regs[13][4]~q ) # ((\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[12][4]~q  & !\Imem|memoria_ROM~35_combout ))))

	.dataa(\Regfile|regs[13][4]~q ),
	.datab(\Regfile|regs[12][4]~q ),
	.datac(\Imem|memoria_ROM~31_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~596_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~596 .lut_mask = 16'hF0AC;
defparam \Regfile|ReadData2[4]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~597 (
// Equation(s):
// \Regfile|ReadData2[4]~597_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[4]~596_combout  & (\Regfile|regs[15][4]~q )) # (!\Regfile|ReadData2[4]~596_combout  & ((\Regfile|regs[14][4]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[4]~596_combout ))))

	.dataa(\Regfile|regs[15][4]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[14][4]~q ),
	.datad(\Regfile|ReadData2[4]~596_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~597_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~597 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[4]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~591 (
// Equation(s):
// \Regfile|ReadData2[4]~591_combout  = (\Imem|memoria_ROM~31_combout  & (((\Regfile|regs[5][4]~q ) # (\Imem|memoria_ROM~35_combout )))) # (!\Imem|memoria_ROM~31_combout  & (\Regfile|regs[4][4]~q  & ((!\Imem|memoria_ROM~35_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|regs[4][4]~q ),
	.datac(\Regfile|regs[5][4]~q ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~591_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~591 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[4]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~592 (
// Equation(s):
// \Regfile|ReadData2[4]~592_combout  = (\Imem|memoria_ROM~35_combout  & ((\Regfile|ReadData2[4]~591_combout  & (\Regfile|regs[7][4]~q )) # (!\Regfile|ReadData2[4]~591_combout  & ((\Regfile|regs[6][4]~q ))))) # (!\Imem|memoria_ROM~35_combout  & 
// (((\Regfile|ReadData2[4]~591_combout ))))

	.dataa(\Regfile|regs[7][4]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[6][4]~q ),
	.datad(\Regfile|ReadData2[4]~591_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~592_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~592 .lut_mask = 16'hBBC0;
defparam \Regfile|ReadData2[4]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N14
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~593 (
// Equation(s):
// \Regfile|ReadData2[4]~593_combout  = (\Imem|memoria_ROM~31_combout  & ((\Imem|memoria_ROM~35_combout  & (\Regfile|regs[3][4]~q )) # (!\Imem|memoria_ROM~35_combout  & ((\Regfile|regs[1][4]~q )))))

	.dataa(\Regfile|regs[3][4]~q ),
	.datab(\Imem|memoria_ROM~35_combout ),
	.datac(\Regfile|regs[1][4]~q ),
	.datad(\Imem|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~593_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~593 .lut_mask = 16'hB800;
defparam \Regfile|ReadData2[4]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~594 (
// Equation(s):
// \Regfile|ReadData2[4]~594_combout  = (\Regfile|ReadData2[4]~593_combout ) # ((\Regfile|regs[2][4]~q  & (!\Imem|memoria_ROM~31_combout  & \Imem|memoria_ROM~35_combout )))

	.dataa(\Regfile|regs[2][4]~q ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[4]~593_combout ),
	.datad(\Imem|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~594_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~594 .lut_mask = 16'hF2F0;
defparam \Regfile|ReadData2[4]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~595 (
// Equation(s):
// \Regfile|ReadData2[4]~595_combout  = (\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout ) # ((\Regfile|ReadData2[4]~592_combout )))) # (!\Imem|memoria_ROM~44_combout  & (!\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[4]~594_combout 
// ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|ReadData2[4]~592_combout ),
	.datad(\Regfile|ReadData2[4]~594_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~595_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~595 .lut_mask = 16'hB9A8;
defparam \Regfile|ReadData2[4]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~598 (
// Equation(s):
// \Regfile|ReadData2[4]~598_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[4]~595_combout  & ((\Regfile|ReadData2[4]~597_combout ))) # (!\Regfile|ReadData2[4]~595_combout  & (\Regfile|ReadData2[4]~590_combout )))) # 
// (!\Imem|memoria_ROM~41_combout  & (((\Regfile|ReadData2[4]~595_combout ))))

	.dataa(\Regfile|ReadData2[4]~590_combout ),
	.datab(\Imem|memoria_ROM~41_combout ),
	.datac(\Regfile|ReadData2[4]~597_combout ),
	.datad(\Regfile|ReadData2[4]~595_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~598_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~598 .lut_mask = 16'hF388;
defparam \Regfile|ReadData2[4]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~599 (
// Equation(s):
// \Regfile|ReadData2[4]~599_combout  = (\Imem|memoria_ROM~41_combout  & (((\Imem|memoria_ROM~44_combout )))) # (!\Imem|memoria_ROM~41_combout  & ((\Imem|memoria_ROM~44_combout  & ((\Regfile|regs[21][4]~q ))) # (!\Imem|memoria_ROM~44_combout  & 
// (\Regfile|regs[17][4]~q ))))

	.dataa(\Imem|memoria_ROM~41_combout ),
	.datab(\Regfile|regs[17][4]~q ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Regfile|regs[21][4]~q ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~599_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~599 .lut_mask = 16'hF4A4;
defparam \Regfile|ReadData2[4]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~600 (
// Equation(s):
// \Regfile|ReadData2[4]~600_combout  = (\Imem|memoria_ROM~41_combout  & ((\Regfile|ReadData2[4]~599_combout  & ((\Regfile|regs[29][4]~q ))) # (!\Regfile|ReadData2[4]~599_combout  & (\Regfile|regs[25][4]~q )))) # (!\Imem|memoria_ROM~41_combout  & 
// (((\Regfile|ReadData2[4]~599_combout ))))

	.dataa(\Regfile|regs[25][4]~q ),
	.datab(\Regfile|regs[29][4]~q ),
	.datac(\Imem|memoria_ROM~41_combout ),
	.datad(\Regfile|ReadData2[4]~599_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~600_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~600 .lut_mask = 16'hCFA0;
defparam \Regfile|ReadData2[4]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N16
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~606 (
// Equation(s):
// \Regfile|ReadData2[4]~606_combout  = (\Imem|memoria_ROM~44_combout  & (((\Regfile|regs[23][4]~q ) # (\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & (\Regfile|regs[19][4]~q  & ((!\Imem|memoria_ROM~41_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[19][4]~q ),
	.datac(\Regfile|regs[23][4]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~606_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~606 .lut_mask = 16'hAAE4;
defparam \Regfile|ReadData2[4]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N18
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~607 (
// Equation(s):
// \Regfile|ReadData2[4]~607_combout  = (\Regfile|ReadData2[4]~606_combout  & ((\Regfile|regs[31][4]~q ) # ((!\Imem|memoria_ROM~41_combout )))) # (!\Regfile|ReadData2[4]~606_combout  & (((\Regfile|regs[27][4]~q  & \Imem|memoria_ROM~41_combout ))))

	.dataa(\Regfile|regs[31][4]~q ),
	.datab(\Regfile|ReadData2[4]~606_combout ),
	.datac(\Regfile|regs[27][4]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~607_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~607 .lut_mask = 16'hB8CC;
defparam \Regfile|ReadData2[4]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N12
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~603 (
// Equation(s):
// \Regfile|ReadData2[4]~603_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[24][4]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[16][4]~q ))))

	.dataa(\Regfile|regs[16][4]~q ),
	.datab(\Imem|memoria_ROM~44_combout ),
	.datac(\Regfile|regs[24][4]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~603_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~603 .lut_mask = 16'hFC22;
defparam \Regfile|ReadData2[4]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N22
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~604 (
// Equation(s):
// \Regfile|ReadData2[4]~604_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[4]~603_combout  & (\Regfile|regs[28][4]~q )) # (!\Regfile|ReadData2[4]~603_combout  & ((\Regfile|regs[20][4]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[4]~603_combout ))))

	.dataa(\Regfile|regs[28][4]~q ),
	.datab(\Regfile|regs[20][4]~q ),
	.datac(\Imem|memoria_ROM~44_combout ),
	.datad(\Regfile|ReadData2[4]~603_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~604_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~604 .lut_mask = 16'hAFC0;
defparam \Regfile|ReadData2[4]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N24
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~601 (
// Equation(s):
// \Regfile|ReadData2[4]~601_combout  = (\Imem|memoria_ROM~44_combout  & (((\Imem|memoria_ROM~41_combout )))) # (!\Imem|memoria_ROM~44_combout  & ((\Imem|memoria_ROM~41_combout  & ((\Regfile|regs[26][4]~q ))) # (!\Imem|memoria_ROM~41_combout  & 
// (\Regfile|regs[18][4]~q ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[18][4]~q ),
	.datac(\Regfile|regs[26][4]~q ),
	.datad(\Imem|memoria_ROM~41_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~601_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~601 .lut_mask = 16'hFA44;
defparam \Regfile|ReadData2[4]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N6
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~602 (
// Equation(s):
// \Regfile|ReadData2[4]~602_combout  = (\Imem|memoria_ROM~44_combout  & ((\Regfile|ReadData2[4]~601_combout  & (\Regfile|regs[30][4]~q )) # (!\Regfile|ReadData2[4]~601_combout  & ((\Regfile|regs[22][4]~q ))))) # (!\Imem|memoria_ROM~44_combout  & 
// (((\Regfile|ReadData2[4]~601_combout ))))

	.dataa(\Imem|memoria_ROM~44_combout ),
	.datab(\Regfile|regs[30][4]~q ),
	.datac(\Regfile|regs[22][4]~q ),
	.datad(\Regfile|ReadData2[4]~601_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~602_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~602 .lut_mask = 16'hDDA0;
defparam \Regfile|ReadData2[4]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N10
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~605 (
// Equation(s):
// \Regfile|ReadData2[4]~605_combout  = (\Imem|memoria_ROM~35_combout  & ((\Imem|memoria_ROM~31_combout ) # ((\Regfile|ReadData2[4]~602_combout )))) # (!\Imem|memoria_ROM~35_combout  & (!\Imem|memoria_ROM~31_combout  & (\Regfile|ReadData2[4]~604_combout )))

	.dataa(\Imem|memoria_ROM~35_combout ),
	.datab(\Imem|memoria_ROM~31_combout ),
	.datac(\Regfile|ReadData2[4]~604_combout ),
	.datad(\Regfile|ReadData2[4]~602_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~605_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~605 .lut_mask = 16'hBA98;
defparam \Regfile|ReadData2[4]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~608 (
// Equation(s):
// \Regfile|ReadData2[4]~608_combout  = (\Imem|memoria_ROM~31_combout  & ((\Regfile|ReadData2[4]~605_combout  & ((\Regfile|ReadData2[4]~607_combout ))) # (!\Regfile|ReadData2[4]~605_combout  & (\Regfile|ReadData2[4]~600_combout )))) # 
// (!\Imem|memoria_ROM~31_combout  & (((\Regfile|ReadData2[4]~605_combout ))))

	.dataa(\Imem|memoria_ROM~31_combout ),
	.datab(\Regfile|ReadData2[4]~600_combout ),
	.datac(\Regfile|ReadData2[4]~607_combout ),
	.datad(\Regfile|ReadData2[4]~605_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~608_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~608 .lut_mask = 16'hF588;
defparam \Regfile|ReadData2[4]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
fiftyfivenm_lcell_comb \Regfile|ReadData2[4]~609 (
// Equation(s):
// \Regfile|ReadData2[4]~609_combout  = (\Imem|memoria_ROM~49_combout  & ((\Regfile|ReadData2[4]~608_combout ) # ((\Regfile|ReadData2[0]~20_combout  & \Regfile|ReadData2[4]~598_combout )))) # (!\Imem|memoria_ROM~49_combout  & 
// (\Regfile|ReadData2[0]~20_combout  & (\Regfile|ReadData2[4]~598_combout )))

	.dataa(\Imem|memoria_ROM~49_combout ),
	.datab(\Regfile|ReadData2[0]~20_combout ),
	.datac(\Regfile|ReadData2[4]~598_combout ),
	.datad(\Regfile|ReadData2[4]~608_combout ),
	.cin(gnd),
	.combout(\Regfile|ReadData2[4]~609_combout ),
	.cout());
// synopsys translate_off
defparam \Regfile|ReadData2[4]~609 .lut_mask = 16'hEAC0;
defparam \Regfile|ReadData2[4]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~28 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~28_combout  = (\uc|WideOr0~2_combout  & (\Imem|memoria_ROM~89_combout )) # (!\uc|WideOr0~2_combout  & ((\Regfile|ReadData2[4]~609_combout )))

	.dataa(\Imem|memoria_ROM~89_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(gnd),
	.datad(\Regfile|ReadData2[4]~609_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~28 .lut_mask = 16'hBB88;
defparam \mux_in_2_ALU|saida[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
fiftyfivenm_lcell_comb \ula|ShiftRight0~62 (
// Equation(s):
// \ula|ShiftRight0~62_combout  = (!\Regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~0_combout  & (\ula|ShiftRight0~16_combout )) # (!\mux_in_2_ALU|saida[0]~0_combout  & ((\ula|ShiftRight0~17_combout )))))

	.dataa(\ula|ShiftRight0~16_combout ),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftRight0~17_combout ),
	.datad(\Regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~62 .lut_mask = 16'h00B8;
defparam \ula|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
fiftyfivenm_lcell_comb \ula|ShiftRight0~65 (
// Equation(s):
// \ula|ShiftRight0~65_combout  = (!\Regfile|Equal1~1_combout  & ((\ula|ShiftRight0~9_combout ) # ((\mux_in_2_ALU|saida[0]~0_combout  & \ula|ShiftRight0~10_combout ))))

	.dataa(\ula|ShiftRight0~9_combout ),
	.datab(\mux_in_2_ALU|saida[0]~0_combout ),
	.datac(\ula|ShiftRight0~10_combout ),
	.datad(\Regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~65 .lut_mask = 16'h00EA;
defparam \ula|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
fiftyfivenm_lcell_comb \ula|Mux27~5 (
// Equation(s):
// \ula|Mux27~5_combout  = (\ula|Mux27~4_combout  & (((\ula|Mux27~17_combout )))) # (!\ula|Mux27~4_combout  & ((\ula|Mux27~17_combout  & ((\ula|ShiftRight0~64_combout ))) # (!\ula|Mux27~17_combout  & (\ula|ShiftRight0~65_combout ))))

	.dataa(\ula|Mux27~4_combout ),
	.datab(\ula|ShiftRight0~65_combout ),
	.datac(\ula|ShiftRight0~64_combout ),
	.datad(\ula|Mux27~17_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~5 .lut_mask = 16'hFA44;
defparam \ula|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
fiftyfivenm_lcell_comb \ula|Mux27~6 (
// Equation(s):
// \ula|Mux27~6_combout  = (\ula|Mux27~4_combout  & ((\ula|Mux27~5_combout  & (\ula|ShiftRight0~66_combout )) # (!\ula|Mux27~5_combout  & ((\ula|ShiftRight0~62_combout ))))) # (!\ula|Mux27~4_combout  & (((\ula|Mux27~5_combout ))))

	.dataa(\ula|Mux27~4_combout ),
	.datab(\ula|ShiftRight0~66_combout ),
	.datac(\ula|ShiftRight0~62_combout ),
	.datad(\ula|Mux27~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~6 .lut_mask = 16'hDDA0;
defparam \ula|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
fiftyfivenm_lcell_comb \ula|result~3 (
// Equation(s):
// \ula|result~3_combout  = \Regfile|ReadData1[4]~608_combout  $ (((\uc|WideOr0~2_combout  & ((\Imem|memoria_ROM~89_combout ))) # (!\uc|WideOr0~2_combout  & (\Regfile|ReadData2[4]~609_combout ))))

	.dataa(\Regfile|ReadData2[4]~609_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\Regfile|ReadData1[4]~608_combout ),
	.datad(\Imem|memoria_ROM~89_combout ),
	.cin(gnd),
	.combout(\ula|result~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~3 .lut_mask = 16'h1ED2;
defparam \ula|result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
fiftyfivenm_lcell_comb \ula|Mux27~8 (
// Equation(s):
// \ula|Mux27~8_combout  = (\ULA_ctrl|Mux3~10_combout  & (!\ULA_ctrl|Mux2~7_combout  & ((\Regfile|ReadData1[4]~608_combout ) # (\mux_in_2_ALU|saida[4]~28_combout )))) # (!\ULA_ctrl|Mux3~10_combout  & ((\ULA_ctrl|Mux2~7_combout ) # 
// ((\Regfile|ReadData1[4]~608_combout  & \mux_in_2_ALU|saida[4]~28_combout ))))

	.dataa(\Regfile|ReadData1[4]~608_combout ),
	.datab(\ULA_ctrl|Mux3~10_combout ),
	.datac(\mux_in_2_ALU|saida[4]~28_combout ),
	.datad(\ULA_ctrl|Mux2~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~8 .lut_mask = 16'h33E8;
defparam \ula|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
fiftyfivenm_lcell_comb \ula|Mux27~9 (
// Equation(s):
// \ula|Mux27~9_combout  = (\ula|Mux27~8_combout  & ((\ula|Add0~8_combout ) # ((!\ula|Mux28~5_combout )))) # (!\ula|Mux27~8_combout  & (((\ula|ShiftLeft0~126_combout  & \ula|Mux28~5_combout ))))

	.dataa(\ula|Mux27~8_combout ),
	.datab(\ula|Add0~8_combout ),
	.datac(\ula|ShiftLeft0~126_combout ),
	.datad(\ula|Mux28~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~9 .lut_mask = 16'hD8AA;
defparam \ula|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
fiftyfivenm_lcell_comb \ula|Mux27~12 (
// Equation(s):
// \ula|Mux27~12_combout  = (\ula|Mux27~11_combout  & ((\ula|Mux27~10_combout  & (\ula|result~3_combout )) # (!\ula|Mux27~10_combout  & ((\ula|Mux27~9_combout ))))) # (!\ula|Mux27~11_combout  & (!\ula|Mux27~10_combout ))

	.dataa(\ula|Mux27~11_combout ),
	.datab(\ula|Mux27~10_combout ),
	.datac(\ula|result~3_combout ),
	.datad(\ula|Mux27~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~12 .lut_mask = 16'hB391;
defparam \ula|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
fiftyfivenm_lcell_comb \ula|Mux27~13 (
// Equation(s):
// \ula|Mux27~13_combout  = (\ula|Mux27~7_combout  & ((\ula|Mux27~12_combout  & ((\ula|Mux27~6_combout ))) # (!\ula|Mux27~12_combout  & (\ula|ShiftRight1~46_combout )))) # (!\ula|Mux27~7_combout  & (((\ula|Mux27~12_combout ))))

	.dataa(\ula|Mux27~7_combout ),
	.datab(\ula|ShiftRight1~46_combout ),
	.datac(\ula|Mux27~6_combout ),
	.datad(\ula|Mux27~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~13 .lut_mask = 16'hF588;
defparam \ula|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
fiftyfivenm_lcell_comb \ula|Mux27~14 (
// Equation(s):
// \ula|Mux27~14_combout  = (\ula|Mux28~18_combout  & (\ula|Mux26~0_combout  & ((\ula|Mux27~13_combout )))) # (!\ula|Mux28~18_combout  & ((\ula|Add1~8_combout ) # ((\ula|Mux26~0_combout  & \ula|Mux27~13_combout ))))

	.dataa(\ula|Mux28~18_combout ),
	.datab(\ula|Mux26~0_combout ),
	.datac(\ula|Add1~8_combout ),
	.datad(\ula|Mux27~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~14 .lut_mask = 16'hDC50;
defparam \ula|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
fiftyfivenm_lcell_comb \ula|Mux27~16 (
// Equation(s):
// \ula|Mux27~16_combout  = (\ula|Mux27~14_combout ) # ((!\mux_in_2_ALU|saida[4]~28_combout  & (\ula|Mux27~15_combout  & !\Regfile|ReadData1[4]~608_combout )))

	.dataa(\mux_in_2_ALU|saida[4]~28_combout ),
	.datab(\ula|Mux27~15_combout ),
	.datac(\Regfile|ReadData1[4]~608_combout ),
	.datad(\ula|Mux27~14_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~16 .lut_mask = 16'hFF04;
defparam \ula|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
fiftyfivenm_lcell_comb \cabo_and_out~9 (
// Equation(s):
// \cabo_and_out~9_combout  = (!\Imem|memoria_ROM~63_combout  & (!\ula|Mux31~10_combout  & (!\ula|Mux30~12_combout  & !\ula|Mux29~combout )))

	.dataa(\Imem|memoria_ROM~63_combout ),
	.datab(\ula|Mux31~10_combout ),
	.datac(\ula|Mux30~12_combout ),
	.datad(\ula|Mux29~combout ),
	.cin(gnd),
	.combout(\cabo_and_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~9 .lut_mask = 16'h0001;
defparam \cabo_and_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
fiftyfivenm_lcell_comb \cabo_and_out~10 (
// Equation(s):
// \cabo_and_out~10_combout  = (!\ula|Mux28~combout  & (!\Imem|memoria_ROM~66_combout  & (!\Imem|memoria_ROM~51_combout  & \cabo_and_out~9_combout )))

	.dataa(\ula|Mux28~combout ),
	.datab(\Imem|memoria_ROM~66_combout ),
	.datac(\Imem|memoria_ROM~51_combout ),
	.datad(\cabo_and_out~9_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~10 .lut_mask = 16'h0100;
defparam \cabo_and_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N30
fiftyfivenm_lcell_comb cabo_and_out(
// Equation(s):
// \cabo_and_out~combout  = (\ula|Mux27~16_combout ) # (((!\cabo_and_out~8_combout ) # (!\cabo_and_out~10_combout )) # (!\Imem|memoria_ROM~57_combout ))

	.dataa(\ula|Mux27~16_combout ),
	.datab(\Imem|memoria_ROM~57_combout ),
	.datac(\cabo_and_out~10_combout ),
	.datad(\cabo_and_out~8_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~combout ),
	.cout());
// synopsys translate_off
defparam cabo_and_out.lut_mask = 16'hBFFF;
defparam cabo_and_out.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N5
dffeas \pc|PC[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[3]~32_combout ),
	.asdata(\somador_pc4|somador_out[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[3] .is_wysiwyg = "true";
defparam \pc|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N12
fiftyfivenm_lcell_comb \Imem|memoria_ROM~94 (
// Equation(s):
// \Imem|memoria_ROM~94_combout  = (\pc|PC [4] & (\pc|PC [3] $ (((!\pc|PC [2]) # (!\pc|PC [5]))))) # (!\pc|PC [4] & ((\pc|PC [5]) # ((\pc|PC [3]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~94_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~94 .lut_mask = 16'hD65E;
defparam \Imem|memoria_ROM~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N4
fiftyfivenm_lcell_comb \Imem|memoria_ROM~90 (
// Equation(s):
// \Imem|memoria_ROM~90_combout  = (\pc|PC [3] & (((\pc|PC [5]) # (!\pc|PC [2])))) # (!\pc|PC [3] & (\pc|PC [4] & ((\pc|PC [5]) # (\pc|PC [2]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~90_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~90 .lut_mask = 16'hCAF8;
defparam \Imem|memoria_ROM~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N28
fiftyfivenm_lcell_comb \Imem|memoria_ROM~92 (
// Equation(s):
// \Imem|memoria_ROM~92_combout  = (\pc|PC [3]) # ((\pc|PC [5]) # (\pc|PC [4] $ (\pc|PC [2])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~92_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~92 .lut_mask = 16'hEFFE;
defparam \Imem|memoria_ROM~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N22
fiftyfivenm_lcell_comb \Imem|memoria_ROM~91 (
// Equation(s):
// \Imem|memoria_ROM~91_combout  = (\pc|PC [3] & ((\pc|PC [4] & ((\pc|PC [2]))) # (!\pc|PC [4] & (\pc|PC [5] & !\pc|PC [2])))) # (!\pc|PC [3] & ((\pc|PC [4] & (\pc|PC [5])) # (!\pc|PC [4] & ((\pc|PC [2])))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~91_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~91 .lut_mask = 16'hE548;
defparam \Imem|memoria_ROM~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N6
fiftyfivenm_lcell_comb \Imem|memoria_ROM~93 (
// Equation(s):
// \Imem|memoria_ROM~93_combout  = (\pc|PC [6] & (((\Imem|memoria_ROM~91_combout ) # (\pc|PC [7])))) # (!\pc|PC [6] & (!\Imem|memoria_ROM~92_combout  & ((!\pc|PC [7]))))

	.dataa(\Imem|memoria_ROM~92_combout ),
	.datab(\pc|PC [6]),
	.datac(\Imem|memoria_ROM~91_combout ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~93_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~93 .lut_mask = 16'hCCD1;
defparam \Imem|memoria_ROM~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N2
fiftyfivenm_lcell_comb \Imem|memoria_ROM~95 (
// Equation(s):
// \Imem|memoria_ROM~95_combout  = (\pc|PC [7] & ((\Imem|memoria_ROM~93_combout  & (\Imem|memoria_ROM~94_combout )) # (!\Imem|memoria_ROM~93_combout  & ((!\Imem|memoria_ROM~90_combout ))))) # (!\pc|PC [7] & (((\Imem|memoria_ROM~93_combout ))))

	.dataa(\pc|PC [7]),
	.datab(\Imem|memoria_ROM~94_combout ),
	.datac(\Imem|memoria_ROM~90_combout ),
	.datad(\Imem|memoria_ROM~93_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~95_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~95 .lut_mask = 16'hDD0A;
defparam \Imem|memoria_ROM~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N6
fiftyfivenm_lcell_comb \somador_pc4|somador_out[4]~4 (
// Equation(s):
// \somador_pc4|somador_out[4]~4_combout  = (\pc|PC [4] & (\somador_pc4|somador_out[3]~3  $ (GND))) # (!\pc|PC [4] & (!\somador_pc4|somador_out[3]~3  & VCC))
// \somador_pc4|somador_out[4]~5  = CARRY((\pc|PC [4] & !\somador_pc4|somador_out[3]~3 ))

	.dataa(gnd),
	.datab(\pc|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[3]~3 ),
	.combout(\somador_pc4|somador_out[4]~4_combout ),
	.cout(\somador_pc4|somador_out[4]~5 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[4]~4 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N8
fiftyfivenm_lcell_comb \somador_pc4|somador_out[5]~6 (
// Equation(s):
// \somador_pc4|somador_out[5]~6_combout  = (\pc|PC [5] & (!\somador_pc4|somador_out[4]~5 )) # (!\pc|PC [5] & ((\somador_pc4|somador_out[4]~5 ) # (GND)))
// \somador_pc4|somador_out[5]~7  = CARRY((!\somador_pc4|somador_out[4]~5 ) # (!\pc|PC [5]))

	.dataa(gnd),
	.datab(\pc|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[4]~5 ),
	.combout(\somador_pc4|somador_out[5]~6_combout ),
	.cout(\somador_pc4|somador_out[5]~7 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[5]~6 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
fiftyfivenm_lcell_comb \pc|PC[4]~34 (
// Equation(s):
// \pc|PC[4]~34_combout  = ((\Imem|memoria_ROM~77_combout  $ (\somador_pc4|somador_out[4]~4_combout  $ (!\pc|PC[3]~33 )))) # (GND)
// \pc|PC[4]~35  = CARRY((\Imem|memoria_ROM~77_combout  & ((\somador_pc4|somador_out[4]~4_combout ) # (!\pc|PC[3]~33 ))) # (!\Imem|memoria_ROM~77_combout  & (\somador_pc4|somador_out[4]~4_combout  & !\pc|PC[3]~33 )))

	.dataa(\Imem|memoria_ROM~77_combout ),
	.datab(\somador_pc4|somador_out[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[3]~33 ),
	.combout(\pc|PC[4]~34_combout ),
	.cout(\pc|PC[4]~35 ));
// synopsys translate_off
defparam \pc|PC[4]~34 .lut_mask = 16'h698E;
defparam \pc|PC[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
fiftyfivenm_lcell_comb \pc|PC[5]~36 (
// Equation(s):
// \pc|PC[5]~36_combout  = (\Imem|memoria_ROM~95_combout  & ((\somador_pc4|somador_out[5]~6_combout  & (\pc|PC[4]~35  & VCC)) # (!\somador_pc4|somador_out[5]~6_combout  & (!\pc|PC[4]~35 )))) # (!\Imem|memoria_ROM~95_combout  & 
// ((\somador_pc4|somador_out[5]~6_combout  & (!\pc|PC[4]~35 )) # (!\somador_pc4|somador_out[5]~6_combout  & ((\pc|PC[4]~35 ) # (GND)))))
// \pc|PC[5]~37  = CARRY((\Imem|memoria_ROM~95_combout  & (!\somador_pc4|somador_out[5]~6_combout  & !\pc|PC[4]~35 )) # (!\Imem|memoria_ROM~95_combout  & ((!\pc|PC[4]~35 ) # (!\somador_pc4|somador_out[5]~6_combout ))))

	.dataa(\Imem|memoria_ROM~95_combout ),
	.datab(\somador_pc4|somador_out[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[4]~35 ),
	.combout(\pc|PC[5]~36_combout ),
	.cout(\pc|PC[5]~37 ));
// synopsys translate_off
defparam \pc|PC[5]~36 .lut_mask = 16'h9617;
defparam \pc|PC[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N9
dffeas \pc|PC[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[5]~36_combout ),
	.asdata(\somador_pc4|somador_out[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[5] .is_wysiwyg = "true";
defparam \pc|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
fiftyfivenm_lcell_comb \Imem|memoria_ROM~76 (
// Equation(s):
// \Imem|memoria_ROM~76_combout  = (\pc|PC [3] & ((\pc|PC [7]) # ((!\pc|PC [2] & \pc|PC [6])))) # (!\pc|PC [3] & (\pc|PC [7] $ (\pc|PC [2] $ (\pc|PC [6]))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~76_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~76 .lut_mask = 16'hAD9A;
defparam \Imem|memoria_ROM~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
fiftyfivenm_lcell_comb \Imem|memoria_ROM~73 (
// Equation(s):
// \Imem|memoria_ROM~73_combout  = (\pc|PC [7] & ((\pc|PC [3] & ((\pc|PC [2]) # (\pc|PC [6]))) # (!\pc|PC [3] & ((!\pc|PC [6]))))) # (!\pc|PC [7] & (\pc|PC [3] $ (((\pc|PC [6])))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~73_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~73 .lut_mask = 16'h99E6;
defparam \Imem|memoria_ROM~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N4
fiftyfivenm_lcell_comb \Imem|memoria_ROM~74 (
// Equation(s):
// \Imem|memoria_ROM~74_combout  = (\pc|PC [7] & (!\pc|PC [3] & ((!\pc|PC [6]) # (!\pc|PC [2])))) # (!\pc|PC [7] & ((\pc|PC [2] & ((!\pc|PC [6]))) # (!\pc|PC [2] & ((\pc|PC [3]) # (\pc|PC [6])))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~74_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~74 .lut_mask = 16'h0776;
defparam \Imem|memoria_ROM~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
fiftyfivenm_lcell_comb \Imem|memoria_ROM~75 (
// Equation(s):
// \Imem|memoria_ROM~75_combout  = (\pc|PC [5] & (\pc|PC [4])) # (!\pc|PC [5] & ((\pc|PC [4] & (!\Imem|memoria_ROM~73_combout )) # (!\pc|PC [4] & ((!\Imem|memoria_ROM~74_combout )))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\Imem|memoria_ROM~73_combout ),
	.datad(\Imem|memoria_ROM~74_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~75_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~75 .lut_mask = 16'h8C9D;
defparam \Imem|memoria_ROM~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
fiftyfivenm_lcell_comb \Imem|memoria_ROM~72 (
// Equation(s):
// \Imem|memoria_ROM~72_combout  = (\pc|PC [7] & (\pc|PC [3] & ((!\pc|PC [6])))) # (!\pc|PC [7] & (\pc|PC [6] & ((\pc|PC [3]) # (!\pc|PC [2]))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~72_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~72 .lut_mask = 16'h4588;
defparam \Imem|memoria_ROM~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
fiftyfivenm_lcell_comb \Imem|memoria_ROM~77 (
// Equation(s):
// \Imem|memoria_ROM~77_combout  = (\pc|PC [5] & ((\Imem|memoria_ROM~75_combout  & (!\Imem|memoria_ROM~76_combout )) # (!\Imem|memoria_ROM~75_combout  & ((!\Imem|memoria_ROM~72_combout ))))) # (!\pc|PC [5] & (((\Imem|memoria_ROM~75_combout ))))

	.dataa(\pc|PC [5]),
	.datab(\Imem|memoria_ROM~76_combout ),
	.datac(\Imem|memoria_ROM~75_combout ),
	.datad(\Imem|memoria_ROM~72_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~77_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~77 .lut_mask = 16'h707A;
defparam \Imem|memoria_ROM~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N7
dffeas \pc|PC[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[4]~34_combout ),
	.asdata(\somador_pc4|somador_out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[4] .is_wysiwyg = "true";
defparam \pc|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
fiftyfivenm_lcell_comb \Imem|memoria_ROM~78 (
// Equation(s):
// \Imem|memoria_ROM~78_combout  = (\pc|PC [4] & ((\pc|PC [3]) # ((\pc|PC [2] & !\pc|PC [6])))) # (!\pc|PC [4] & (\pc|PC [6] $ (((\pc|PC [3]) # (\pc|PC [2])))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~78_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~78 .lut_mask = 16'h89FC;
defparam \Imem|memoria_ROM~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
fiftyfivenm_lcell_comb \Imem|memoria_ROM~82 (
// Equation(s):
// \Imem|memoria_ROM~82_combout  = (\pc|PC [4] & (((!\pc|PC [2])) # (!\pc|PC [6]))) # (!\pc|PC [4] & ((\pc|PC [6]) # ((\pc|PC [2] & \pc|PC [3]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~82_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~82 .lut_mask = 16'h7E6E;
defparam \Imem|memoria_ROM~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N2
fiftyfivenm_lcell_comb \Imem|memoria_ROM~79 (
// Equation(s):
// \Imem|memoria_ROM~79_combout  = (\pc|PC [2] & ((\pc|PC [6] & ((!\pc|PC [3]))) # (!\pc|PC [6] & (!\pc|PC [4])))) # (!\pc|PC [2] & (\pc|PC [4] $ ((\pc|PC [3]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~79_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~79 .lut_mask = 16'h3656;
defparam \Imem|memoria_ROM~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
fiftyfivenm_lcell_comb \Imem|memoria_ROM~80 (
// Equation(s):
// \Imem|memoria_ROM~80_combout  = (\pc|PC [6] & (\pc|PC [2] & (\pc|PC [4] $ (!\pc|PC [3])))) # (!\pc|PC [6] & (\pc|PC [3] & ((\pc|PC [4]) # (!\pc|PC [2]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~80_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~80 .lut_mask = 16'hA340;
defparam \Imem|memoria_ROM~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
fiftyfivenm_lcell_comb \Imem|memoria_ROM~81 (
// Equation(s):
// \Imem|memoria_ROM~81_combout  = (\pc|PC [7] & (((\pc|PC [5])))) # (!\pc|PC [7] & ((\pc|PC [5] & (\Imem|memoria_ROM~79_combout )) # (!\pc|PC [5] & ((\Imem|memoria_ROM~80_combout )))))

	.dataa(\pc|PC [7]),
	.datab(\Imem|memoria_ROM~79_combout ),
	.datac(\Imem|memoria_ROM~80_combout ),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~81_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~81 .lut_mask = 16'hEE50;
defparam \Imem|memoria_ROM~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
fiftyfivenm_lcell_comb \Imem|memoria_ROM~83 (
// Equation(s):
// \Imem|memoria_ROM~83_combout  = (\pc|PC [7] & ((\Imem|memoria_ROM~81_combout  & ((\Imem|memoria_ROM~82_combout ))) # (!\Imem|memoria_ROM~81_combout  & (!\Imem|memoria_ROM~78_combout )))) # (!\pc|PC [7] & (((\Imem|memoria_ROM~81_combout ))))

	.dataa(\pc|PC [7]),
	.datab(\Imem|memoria_ROM~78_combout ),
	.datac(\Imem|memoria_ROM~82_combout ),
	.datad(\Imem|memoria_ROM~81_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~83_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~83 .lut_mask = 16'hF522;
defparam \Imem|memoria_ROM~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N10
fiftyfivenm_lcell_comb \somador_pc4|somador_out[6]~8 (
// Equation(s):
// \somador_pc4|somador_out[6]~8_combout  = (\pc|PC [6] & (\somador_pc4|somador_out[5]~7  $ (GND))) # (!\pc|PC [6] & (!\somador_pc4|somador_out[5]~7  & VCC))
// \somador_pc4|somador_out[6]~9  = CARRY((\pc|PC [6] & !\somador_pc4|somador_out[5]~7 ))

	.dataa(gnd),
	.datab(\pc|PC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[5]~7 ),
	.combout(\somador_pc4|somador_out[6]~8_combout ),
	.cout(\somador_pc4|somador_out[6]~9 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[6]~8 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N12
fiftyfivenm_lcell_comb \somador_pc4|somador_out[7]~10 (
// Equation(s):
// \somador_pc4|somador_out[7]~10_combout  = (\pc|PC [7] & (!\somador_pc4|somador_out[6]~9 )) # (!\pc|PC [7] & ((\somador_pc4|somador_out[6]~9 ) # (GND)))
// \somador_pc4|somador_out[7]~11  = CARRY((!\somador_pc4|somador_out[6]~9 ) # (!\pc|PC [7]))

	.dataa(gnd),
	.datab(\pc|PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[6]~9 ),
	.combout(\somador_pc4|somador_out[7]~10_combout ),
	.cout(\somador_pc4|somador_out[7]~11 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[7]~10 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
fiftyfivenm_lcell_comb \pc|PC[6]~38 (
// Equation(s):
// \pc|PC[6]~38_combout  = ((\Imem|memoria_ROM~89_combout  $ (\somador_pc4|somador_out[6]~8_combout  $ (!\pc|PC[5]~37 )))) # (GND)
// \pc|PC[6]~39  = CARRY((\Imem|memoria_ROM~89_combout  & ((\somador_pc4|somador_out[6]~8_combout ) # (!\pc|PC[5]~37 ))) # (!\Imem|memoria_ROM~89_combout  & (\somador_pc4|somador_out[6]~8_combout  & !\pc|PC[5]~37 )))

	.dataa(\Imem|memoria_ROM~89_combout ),
	.datab(\somador_pc4|somador_out[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[5]~37 ),
	.combout(\pc|PC[6]~38_combout ),
	.cout(\pc|PC[6]~39 ));
// synopsys translate_off
defparam \pc|PC[6]~38 .lut_mask = 16'h698E;
defparam \pc|PC[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
fiftyfivenm_lcell_comb \pc|PC[7]~40 (
// Equation(s):
// \pc|PC[7]~40_combout  = (\Imem|memoria_ROM~83_combout  & ((\somador_pc4|somador_out[7]~10_combout  & (\pc|PC[6]~39  & VCC)) # (!\somador_pc4|somador_out[7]~10_combout  & (!\pc|PC[6]~39 )))) # (!\Imem|memoria_ROM~83_combout  & 
// ((\somador_pc4|somador_out[7]~10_combout  & (!\pc|PC[6]~39 )) # (!\somador_pc4|somador_out[7]~10_combout  & ((\pc|PC[6]~39 ) # (GND)))))
// \pc|PC[7]~41  = CARRY((\Imem|memoria_ROM~83_combout  & (!\somador_pc4|somador_out[7]~10_combout  & !\pc|PC[6]~39 )) # (!\Imem|memoria_ROM~83_combout  & ((!\pc|PC[6]~39 ) # (!\somador_pc4|somador_out[7]~10_combout ))))

	.dataa(\Imem|memoria_ROM~83_combout ),
	.datab(\somador_pc4|somador_out[7]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[6]~39 ),
	.combout(\pc|PC[7]~40_combout ),
	.cout(\pc|PC[7]~41 ));
// synopsys translate_off
defparam \pc|PC[7]~40 .lut_mask = 16'h9617;
defparam \pc|PC[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N13
dffeas \pc|PC[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[7]~40_combout ),
	.asdata(\somador_pc4|somador_out[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[7] .is_wysiwyg = "true";
defparam \pc|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N4
fiftyfivenm_lcell_comb \Imem|memoria_ROM~86 (
// Equation(s):
// \Imem|memoria_ROM~86_combout  = (\pc|PC [3] & (\pc|PC [4] & (\pc|PC [5] & \pc|PC [2]))) # (!\pc|PC [3] & (!\pc|PC [2] & (\pc|PC [4] $ (\pc|PC [5]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~86_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~86 .lut_mask = 16'h8006;
defparam \Imem|memoria_ROM~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N18
fiftyfivenm_lcell_comb \Imem|memoria_ROM~85 (
// Equation(s):
// \Imem|memoria_ROM~85_combout  = (\pc|PC [3] & ((\pc|PC [4] & (!\pc|PC [5] & \pc|PC [2])) # (!\pc|PC [4] & (\pc|PC [5] & !\pc|PC [2])))) # (!\pc|PC [3] & (\pc|PC [2] $ (((\pc|PC [4] & !\pc|PC [5])))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~85_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~85 .lut_mask = 16'h2D42;
defparam \Imem|memoria_ROM~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N6
fiftyfivenm_lcell_comb \Imem|memoria_ROM~87 (
// Equation(s):
// \Imem|memoria_ROM~87_combout  = (\pc|PC [6] & ((\pc|PC [7]) # ((\Imem|memoria_ROM~85_combout )))) # (!\pc|PC [6] & (!\pc|PC [7] & (\Imem|memoria_ROM~86_combout )))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\Imem|memoria_ROM~86_combout ),
	.datad(\Imem|memoria_ROM~85_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~87_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~87 .lut_mask = 16'hBA98;
defparam \Imem|memoria_ROM~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N8
fiftyfivenm_lcell_comb \Imem|memoria_ROM~88 (
// Equation(s):
// \Imem|memoria_ROM~88_combout  = (\pc|PC [4] & (!\pc|PC [3] & ((!\pc|PC [2]) # (!\pc|PC [5])))) # (!\pc|PC [4] & ((\pc|PC [5]) # ((\pc|PC [3]) # (\pc|PC [2]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~88_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~88 .lut_mask = 16'h575E;
defparam \Imem|memoria_ROM~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N0
fiftyfivenm_lcell_comb \Imem|memoria_ROM~84 (
// Equation(s):
// \Imem|memoria_ROM~84_combout  = (\pc|PC [4] & (\pc|PC [5] & (!\pc|PC [3]))) # (!\pc|PC [4] & (\pc|PC [3] & ((!\pc|PC [2]) # (!\pc|PC [5]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~84_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~84 .lut_mask = 16'h1858;
defparam \Imem|memoria_ROM~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N22
fiftyfivenm_lcell_comb \Imem|memoria_ROM~89 (
// Equation(s):
// \Imem|memoria_ROM~89_combout  = (\Imem|memoria_ROM~87_combout  & (((\Imem|memoria_ROM~88_combout )) # (!\pc|PC [7]))) # (!\Imem|memoria_ROM~87_combout  & (\pc|PC [7] & ((\Imem|memoria_ROM~84_combout ))))

	.dataa(\Imem|memoria_ROM~87_combout ),
	.datab(\pc|PC [7]),
	.datac(\Imem|memoria_ROM~88_combout ),
	.datad(\Imem|memoria_ROM~84_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~89_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~89 .lut_mask = 16'hE6A2;
defparam \Imem|memoria_ROM~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \pc|PC[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[6]~38_combout ),
	.asdata(\somador_pc4|somador_out[6]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[6] .is_wysiwyg = "true";
defparam \pc|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
fiftyfivenm_lcell_comb \Imem|memoria_ROM~25 (
// Equation(s):
// \Imem|memoria_ROM~25_combout  = (\pc|PC [5] & ((\pc|PC [4]) # ((!\pc|PC [2])))) # (!\pc|PC [5] & (\pc|PC [2] & ((!\pc|PC [3]) # (!\pc|PC [4]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~25_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~25 .lut_mask = 16'h9DAA;
defparam \Imem|memoria_ROM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N4
fiftyfivenm_lcell_comb \Imem|memoria_ROM~21 (
// Equation(s):
// \Imem|memoria_ROM~21_combout  = (\pc|PC [5] & (\pc|PC [3] $ (\pc|PC [4] $ (!\pc|PC [2])))) # (!\pc|PC [5] & (\pc|PC [3] & (!\pc|PC [4])))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~21_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~21 .lut_mask = 16'h2C86;
defparam \Imem|memoria_ROM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N2
fiftyfivenm_lcell_comb \Imem|memoria_ROM~22 (
// Equation(s):
// \Imem|memoria_ROM~22_combout  = (\pc|PC [3] & ((\pc|PC [5] & ((\pc|PC [2]))) # (!\pc|PC [5] & ((\pc|PC [4]) # (!\pc|PC [2]))))) # (!\pc|PC [3] & (\pc|PC [4] $ (((\pc|PC [5]) # (\pc|PC [2])))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~22_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~22 .lut_mask = 16'hCB56;
defparam \Imem|memoria_ROM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N20
fiftyfivenm_lcell_comb \Imem|memoria_ROM~23 (
// Equation(s):
// \Imem|memoria_ROM~23_combout  = (!\pc|PC [7] & ((\pc|PC [6] & (\Imem|memoria_ROM~21_combout )) # (!\pc|PC [6] & ((!\Imem|memoria_ROM~22_combout )))))

	.dataa(\pc|PC [6]),
	.datab(\Imem|memoria_ROM~21_combout ),
	.datac(\pc|PC [7]),
	.datad(\Imem|memoria_ROM~22_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~23_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~23 .lut_mask = 16'h080D;
defparam \Imem|memoria_ROM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
fiftyfivenm_lcell_comb \Imem|memoria_ROM~128 (
// Equation(s):
// \Imem|memoria_ROM~128_combout  = (\Imem|memoria_ROM~23_combout ) # ((\pc|PC [6] & (\pc|PC [7] & !\Imem|memoria_ROM~25_combout )))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\Imem|memoria_ROM~25_combout ),
	.datad(\Imem|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\Imem|memoria_ROM~128_combout ),
	.cout());
// synopsys translate_off
defparam \Imem|memoria_ROM~128 .lut_mask = 16'hFF08;
defparam \Imem|memoria_ROM~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N3
dffeas \pc|PC[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[2]~30_combout ),
	.asdata(\somador_pc4|somador_out[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[2] .is_wysiwyg = "true";
defparam \pc|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N14
fiftyfivenm_lcell_comb \somador_pc4|somador_out[8]~12 (
// Equation(s):
// \somador_pc4|somador_out[8]~12_combout  = (\pc|PC [8] & (\somador_pc4|somador_out[7]~11  $ (GND))) # (!\pc|PC [8] & (!\somador_pc4|somador_out[7]~11  & VCC))
// \somador_pc4|somador_out[8]~13  = CARRY((\pc|PC [8] & !\somador_pc4|somador_out[7]~11 ))

	.dataa(\pc|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[7]~11 ),
	.combout(\somador_pc4|somador_out[8]~12_combout ),
	.cout(\somador_pc4|somador_out[8]~13 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[8]~12 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N14
fiftyfivenm_lcell_comb \pc|PC[8]~42 (
// Equation(s):
// \pc|PC[8]~42_combout  = ((\somador_pc4|somador_out[8]~12_combout  $ (\Imem|memoria_ROM~127_combout  $ (!\pc|PC[7]~41 )))) # (GND)
// \pc|PC[8]~43  = CARRY((\somador_pc4|somador_out[8]~12_combout  & ((\Imem|memoria_ROM~127_combout ) # (!\pc|PC[7]~41 ))) # (!\somador_pc4|somador_out[8]~12_combout  & (\Imem|memoria_ROM~127_combout  & !\pc|PC[7]~41 )))

	.dataa(\somador_pc4|somador_out[8]~12_combout ),
	.datab(\Imem|memoria_ROM~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[7]~41 ),
	.combout(\pc|PC[8]~42_combout ),
	.cout(\pc|PC[8]~43 ));
// synopsys translate_off
defparam \pc|PC[8]~42 .lut_mask = 16'h698E;
defparam \pc|PC[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N15
dffeas \pc|PC[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[8]~42_combout ),
	.asdata(\somador_pc4|somador_out[8]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[8] .is_wysiwyg = "true";
defparam \pc|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N16
fiftyfivenm_lcell_comb \somador_pc4|somador_out[9]~14 (
// Equation(s):
// \somador_pc4|somador_out[9]~14_combout  = (\pc|PC [9] & (!\somador_pc4|somador_out[8]~13 )) # (!\pc|PC [9] & ((\somador_pc4|somador_out[8]~13 ) # (GND)))
// \somador_pc4|somador_out[9]~15  = CARRY((!\somador_pc4|somador_out[8]~13 ) # (!\pc|PC [9]))

	.dataa(\pc|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[8]~13 ),
	.combout(\somador_pc4|somador_out[9]~14_combout ),
	.cout(\somador_pc4|somador_out[9]~15 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[9]~14 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
fiftyfivenm_lcell_comb \pc|PC[9]~44 (
// Equation(s):
// \pc|PC[9]~44_combout  = (\somador_pc4|somador_out[9]~14_combout  & ((\Imem|memoria_ROM~124_combout  & (\pc|PC[8]~43  & VCC)) # (!\Imem|memoria_ROM~124_combout  & (!\pc|PC[8]~43 )))) # (!\somador_pc4|somador_out[9]~14_combout  & 
// ((\Imem|memoria_ROM~124_combout  & (!\pc|PC[8]~43 )) # (!\Imem|memoria_ROM~124_combout  & ((\pc|PC[8]~43 ) # (GND)))))
// \pc|PC[9]~45  = CARRY((\somador_pc4|somador_out[9]~14_combout  & (!\Imem|memoria_ROM~124_combout  & !\pc|PC[8]~43 )) # (!\somador_pc4|somador_out[9]~14_combout  & ((!\pc|PC[8]~43 ) # (!\Imem|memoria_ROM~124_combout ))))

	.dataa(\somador_pc4|somador_out[9]~14_combout ),
	.datab(\Imem|memoria_ROM~124_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[8]~43 ),
	.combout(\pc|PC[9]~44_combout ),
	.cout(\pc|PC[9]~45 ));
// synopsys translate_off
defparam \pc|PC[9]~44 .lut_mask = 16'h9617;
defparam \pc|PC[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N17
dffeas \pc|PC[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[9]~44_combout ),
	.asdata(\somador_pc4|somador_out[9]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[9] .is_wysiwyg = "true";
defparam \pc|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N18
fiftyfivenm_lcell_comb \somador_pc4|somador_out[10]~16 (
// Equation(s):
// \somador_pc4|somador_out[10]~16_combout  = (\pc|PC [10] & (\somador_pc4|somador_out[9]~15  $ (GND))) # (!\pc|PC [10] & (!\somador_pc4|somador_out[9]~15  & VCC))
// \somador_pc4|somador_out[10]~17  = CARRY((\pc|PC [10] & !\somador_pc4|somador_out[9]~15 ))

	.dataa(\pc|PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[9]~15 ),
	.combout(\somador_pc4|somador_out[10]~16_combout ),
	.cout(\somador_pc4|somador_out[10]~17 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[10]~16 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
fiftyfivenm_lcell_comb \pc|PC[10]~46 (
// Equation(s):
// \pc|PC[10]~46_combout  = ((\somador_pc4|somador_out[10]~16_combout  $ (\Imem|memoria_ROM~122_combout  $ (!\pc|PC[9]~45 )))) # (GND)
// \pc|PC[10]~47  = CARRY((\somador_pc4|somador_out[10]~16_combout  & ((\Imem|memoria_ROM~122_combout ) # (!\pc|PC[9]~45 ))) # (!\somador_pc4|somador_out[10]~16_combout  & (\Imem|memoria_ROM~122_combout  & !\pc|PC[9]~45 )))

	.dataa(\somador_pc4|somador_out[10]~16_combout ),
	.datab(\Imem|memoria_ROM~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[9]~45 ),
	.combout(\pc|PC[10]~46_combout ),
	.cout(\pc|PC[10]~47 ));
// synopsys translate_off
defparam \pc|PC[10]~46 .lut_mask = 16'h698E;
defparam \pc|PC[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N19
dffeas \pc|PC[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[10]~46_combout ),
	.asdata(\somador_pc4|somador_out[10]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[10] .is_wysiwyg = "true";
defparam \pc|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N20
fiftyfivenm_lcell_comb \somador_pc4|somador_out[11]~18 (
// Equation(s):
// \somador_pc4|somador_out[11]~18_combout  = (\pc|PC [11] & (!\somador_pc4|somador_out[10]~17 )) # (!\pc|PC [11] & ((\somador_pc4|somador_out[10]~17 ) # (GND)))
// \somador_pc4|somador_out[11]~19  = CARRY((!\somador_pc4|somador_out[10]~17 ) # (!\pc|PC [11]))

	.dataa(gnd),
	.datab(\pc|PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[10]~17 ),
	.combout(\somador_pc4|somador_out[11]~18_combout ),
	.cout(\somador_pc4|somador_out[11]~19 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[11]~18 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
fiftyfivenm_lcell_comb \pc|PC[11]~48 (
// Equation(s):
// \pc|PC[11]~48_combout  = (\somador_pc4|somador_out[11]~18_combout  & ((\Imem|memoria_ROM~122_combout  & (\pc|PC[10]~47  & VCC)) # (!\Imem|memoria_ROM~122_combout  & (!\pc|PC[10]~47 )))) # (!\somador_pc4|somador_out[11]~18_combout  & 
// ((\Imem|memoria_ROM~122_combout  & (!\pc|PC[10]~47 )) # (!\Imem|memoria_ROM~122_combout  & ((\pc|PC[10]~47 ) # (GND)))))
// \pc|PC[11]~49  = CARRY((\somador_pc4|somador_out[11]~18_combout  & (!\Imem|memoria_ROM~122_combout  & !\pc|PC[10]~47 )) # (!\somador_pc4|somador_out[11]~18_combout  & ((!\pc|PC[10]~47 ) # (!\Imem|memoria_ROM~122_combout ))))

	.dataa(\somador_pc4|somador_out[11]~18_combout ),
	.datab(\Imem|memoria_ROM~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[10]~47 ),
	.combout(\pc|PC[11]~48_combout ),
	.cout(\pc|PC[11]~49 ));
// synopsys translate_off
defparam \pc|PC[11]~48 .lut_mask = 16'h9617;
defparam \pc|PC[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N21
dffeas \pc|PC[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[11]~48_combout ),
	.asdata(\somador_pc4|somador_out[11]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[11] .is_wysiwyg = "true";
defparam \pc|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N22
fiftyfivenm_lcell_comb \somador_pc4|somador_out[12]~20 (
// Equation(s):
// \somador_pc4|somador_out[12]~20_combout  = (\pc|PC [12] & (\somador_pc4|somador_out[11]~19  $ (GND))) # (!\pc|PC [12] & (!\somador_pc4|somador_out[11]~19  & VCC))
// \somador_pc4|somador_out[12]~21  = CARRY((\pc|PC [12] & !\somador_pc4|somador_out[11]~19 ))

	.dataa(gnd),
	.datab(\pc|PC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[11]~19 ),
	.combout(\somador_pc4|somador_out[12]~20_combout ),
	.cout(\somador_pc4|somador_out[12]~21 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[12]~20 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N22
fiftyfivenm_lcell_comb \pc|PC[12]~50 (
// Equation(s):
// \pc|PC[12]~50_combout  = ((\somador_pc4|somador_out[12]~20_combout  $ (\Imem|memoria_ROM~122_combout  $ (!\pc|PC[11]~49 )))) # (GND)
// \pc|PC[12]~51  = CARRY((\somador_pc4|somador_out[12]~20_combout  & ((\Imem|memoria_ROM~122_combout ) # (!\pc|PC[11]~49 ))) # (!\somador_pc4|somador_out[12]~20_combout  & (\Imem|memoria_ROM~122_combout  & !\pc|PC[11]~49 )))

	.dataa(\somador_pc4|somador_out[12]~20_combout ),
	.datab(\Imem|memoria_ROM~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[11]~49 ),
	.combout(\pc|PC[12]~50_combout ),
	.cout(\pc|PC[12]~51 ));
// synopsys translate_off
defparam \pc|PC[12]~50 .lut_mask = 16'h698E;
defparam \pc|PC[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N23
dffeas \pc|PC[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[12]~50_combout ),
	.asdata(\somador_pc4|somador_out[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[12] .is_wysiwyg = "true";
defparam \pc|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N24
fiftyfivenm_lcell_comb \somador_pc4|somador_out[13]~22 (
// Equation(s):
// \somador_pc4|somador_out[13]~22_combout  = (\pc|PC [13] & (!\somador_pc4|somador_out[12]~21 )) # (!\pc|PC [13] & ((\somador_pc4|somador_out[12]~21 ) # (GND)))
// \somador_pc4|somador_out[13]~23  = CARRY((!\somador_pc4|somador_out[12]~21 ) # (!\pc|PC [13]))

	.dataa(\pc|PC [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[12]~21 ),
	.combout(\somador_pc4|somador_out[13]~22_combout ),
	.cout(\somador_pc4|somador_out[13]~23 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[13]~22 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
fiftyfivenm_lcell_comb \pc|PC[13]~52 (
// Equation(s):
// \pc|PC[13]~52_combout  = (\somador_pc4|somador_out[13]~22_combout  & ((\Imem|memoria_ROM~119_combout  & (\pc|PC[12]~51  & VCC)) # (!\Imem|memoria_ROM~119_combout  & (!\pc|PC[12]~51 )))) # (!\somador_pc4|somador_out[13]~22_combout  & 
// ((\Imem|memoria_ROM~119_combout  & (!\pc|PC[12]~51 )) # (!\Imem|memoria_ROM~119_combout  & ((\pc|PC[12]~51 ) # (GND)))))
// \pc|PC[13]~53  = CARRY((\somador_pc4|somador_out[13]~22_combout  & (!\Imem|memoria_ROM~119_combout  & !\pc|PC[12]~51 )) # (!\somador_pc4|somador_out[13]~22_combout  & ((!\pc|PC[12]~51 ) # (!\Imem|memoria_ROM~119_combout ))))

	.dataa(\somador_pc4|somador_out[13]~22_combout ),
	.datab(\Imem|memoria_ROM~119_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[12]~51 ),
	.combout(\pc|PC[13]~52_combout ),
	.cout(\pc|PC[13]~53 ));
// synopsys translate_off
defparam \pc|PC[13]~52 .lut_mask = 16'h9617;
defparam \pc|PC[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N25
dffeas \pc|PC[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[13]~52_combout ),
	.asdata(\somador_pc4|somador_out[13]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[13] .is_wysiwyg = "true";
defparam \pc|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N26
fiftyfivenm_lcell_comb \somador_pc4|somador_out[14]~24 (
// Equation(s):
// \somador_pc4|somador_out[14]~24_combout  = (\pc|PC [14] & (\somador_pc4|somador_out[13]~23  $ (GND))) # (!\pc|PC [14] & (!\somador_pc4|somador_out[13]~23  & VCC))
// \somador_pc4|somador_out[14]~25  = CARRY((\pc|PC [14] & !\somador_pc4|somador_out[13]~23 ))

	.dataa(gnd),
	.datab(\pc|PC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[13]~23 ),
	.combout(\somador_pc4|somador_out[14]~24_combout ),
	.cout(\somador_pc4|somador_out[14]~25 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[14]~24 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N26
fiftyfivenm_lcell_comb \pc|PC[14]~54 (
// Equation(s):
// \pc|PC[14]~54_combout  = ((\Imem|memoria_ROM~113_combout  $ (\somador_pc4|somador_out[14]~24_combout  $ (!\pc|PC[13]~53 )))) # (GND)
// \pc|PC[14]~55  = CARRY((\Imem|memoria_ROM~113_combout  & ((\somador_pc4|somador_out[14]~24_combout ) # (!\pc|PC[13]~53 ))) # (!\Imem|memoria_ROM~113_combout  & (\somador_pc4|somador_out[14]~24_combout  & !\pc|PC[13]~53 )))

	.dataa(\Imem|memoria_ROM~113_combout ),
	.datab(\somador_pc4|somador_out[14]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[13]~53 ),
	.combout(\pc|PC[14]~54_combout ),
	.cout(\pc|PC[14]~55 ));
// synopsys translate_off
defparam \pc|PC[14]~54 .lut_mask = 16'h698E;
defparam \pc|PC[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N27
dffeas \pc|PC[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[14]~54_combout ),
	.asdata(\somador_pc4|somador_out[14]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[14] .is_wysiwyg = "true";
defparam \pc|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N28
fiftyfivenm_lcell_comb \somador_pc4|somador_out[15]~26 (
// Equation(s):
// \somador_pc4|somador_out[15]~26_combout  = (\pc|PC [15] & (!\somador_pc4|somador_out[14]~25 )) # (!\pc|PC [15] & ((\somador_pc4|somador_out[14]~25 ) # (GND)))
// \somador_pc4|somador_out[15]~27  = CARRY((!\somador_pc4|somador_out[14]~25 ) # (!\pc|PC [15]))

	.dataa(\pc|PC [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[14]~25 ),
	.combout(\somador_pc4|somador_out[15]~26_combout ),
	.cout(\somador_pc4|somador_out[15]~27 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[15]~26 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N28
fiftyfivenm_lcell_comb \pc|PC[15]~56 (
// Equation(s):
// \pc|PC[15]~56_combout  = (\somador_pc4|somador_out[15]~26_combout  & ((\Imem|memoria_ROM~110_combout  & (\pc|PC[14]~55  & VCC)) # (!\Imem|memoria_ROM~110_combout  & (!\pc|PC[14]~55 )))) # (!\somador_pc4|somador_out[15]~26_combout  & 
// ((\Imem|memoria_ROM~110_combout  & (!\pc|PC[14]~55 )) # (!\Imem|memoria_ROM~110_combout  & ((\pc|PC[14]~55 ) # (GND)))))
// \pc|PC[15]~57  = CARRY((\somador_pc4|somador_out[15]~26_combout  & (!\Imem|memoria_ROM~110_combout  & !\pc|PC[14]~55 )) # (!\somador_pc4|somador_out[15]~26_combout  & ((!\pc|PC[14]~55 ) # (!\Imem|memoria_ROM~110_combout ))))

	.dataa(\somador_pc4|somador_out[15]~26_combout ),
	.datab(\Imem|memoria_ROM~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[14]~55 ),
	.combout(\pc|PC[15]~56_combout ),
	.cout(\pc|PC[15]~57 ));
// synopsys translate_off
defparam \pc|PC[15]~56 .lut_mask = 16'h9617;
defparam \pc|PC[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N29
dffeas \pc|PC[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[15]~56_combout ),
	.asdata(\somador_pc4|somador_out[15]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[15] .is_wysiwyg = "true";
defparam \pc|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N30
fiftyfivenm_lcell_comb \somador_pc4|somador_out[16]~28 (
// Equation(s):
// \somador_pc4|somador_out[16]~28_combout  = (\pc|PC [16] & (\somador_pc4|somador_out[15]~27  $ (GND))) # (!\pc|PC [16] & (!\somador_pc4|somador_out[15]~27  & VCC))
// \somador_pc4|somador_out[16]~29  = CARRY((\pc|PC [16] & !\somador_pc4|somador_out[15]~27 ))

	.dataa(\pc|PC [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[15]~27 ),
	.combout(\somador_pc4|somador_out[16]~28_combout ),
	.cout(\somador_pc4|somador_out[16]~29 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[16]~28 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N30
fiftyfivenm_lcell_comb \pc|PC[16]~58 (
// Equation(s):
// \pc|PC[16]~58_combout  = ((\somador_pc4|somador_out[16]~28_combout  $ (\Imem|memoria_ROM~105_combout  $ (!\pc|PC[15]~57 )))) # (GND)
// \pc|PC[16]~59  = CARRY((\somador_pc4|somador_out[16]~28_combout  & ((\Imem|memoria_ROM~105_combout ) # (!\pc|PC[15]~57 ))) # (!\somador_pc4|somador_out[16]~28_combout  & (\Imem|memoria_ROM~105_combout  & !\pc|PC[15]~57 )))

	.dataa(\somador_pc4|somador_out[16]~28_combout ),
	.datab(\Imem|memoria_ROM~105_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[15]~57 ),
	.combout(\pc|PC[16]~58_combout ),
	.cout(\pc|PC[16]~59 ));
// synopsys translate_off
defparam \pc|PC[16]~58 .lut_mask = 16'h698E;
defparam \pc|PC[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N31
dffeas \pc|PC[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[16]~58_combout ),
	.asdata(\somador_pc4|somador_out[16]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[16] .is_wysiwyg = "true";
defparam \pc|PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N0
fiftyfivenm_lcell_comb \somador_pc4|somador_out[17]~30 (
// Equation(s):
// \somador_pc4|somador_out[17]~30_combout  = (\pc|PC [17] & (!\somador_pc4|somador_out[16]~29 )) # (!\pc|PC [17] & ((\somador_pc4|somador_out[16]~29 ) # (GND)))
// \somador_pc4|somador_out[17]~31  = CARRY((!\somador_pc4|somador_out[16]~29 ) # (!\pc|PC [17]))

	.dataa(\pc|PC [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[16]~29 ),
	.combout(\somador_pc4|somador_out[17]~30_combout ),
	.cout(\somador_pc4|somador_out[17]~31 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[17]~30 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
fiftyfivenm_lcell_comb \pc|PC[17]~60 (
// Equation(s):
// \pc|PC[17]~60_combout  = (\Imem|memoria_ROM~100_combout  & ((\somador_pc4|somador_out[17]~30_combout  & (\pc|PC[16]~59  & VCC)) # (!\somador_pc4|somador_out[17]~30_combout  & (!\pc|PC[16]~59 )))) # (!\Imem|memoria_ROM~100_combout  & 
// ((\somador_pc4|somador_out[17]~30_combout  & (!\pc|PC[16]~59 )) # (!\somador_pc4|somador_out[17]~30_combout  & ((\pc|PC[16]~59 ) # (GND)))))
// \pc|PC[17]~61  = CARRY((\Imem|memoria_ROM~100_combout  & (!\somador_pc4|somador_out[17]~30_combout  & !\pc|PC[16]~59 )) # (!\Imem|memoria_ROM~100_combout  & ((!\pc|PC[16]~59 ) # (!\somador_pc4|somador_out[17]~30_combout ))))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\somador_pc4|somador_out[17]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[16]~59 ),
	.combout(\pc|PC[17]~60_combout ),
	.cout(\pc|PC[17]~61 ));
// synopsys translate_off
defparam \pc|PC[17]~60 .lut_mask = 16'h9617;
defparam \pc|PC[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \pc|PC[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[17]~60_combout ),
	.asdata(\somador_pc4|somador_out[17]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[17] .is_wysiwyg = "true";
defparam \pc|PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N2
fiftyfivenm_lcell_comb \somador_pc4|somador_out[18]~32 (
// Equation(s):
// \somador_pc4|somador_out[18]~32_combout  = (\pc|PC [18] & (\somador_pc4|somador_out[17]~31  $ (GND))) # (!\pc|PC [18] & (!\somador_pc4|somador_out[17]~31  & VCC))
// \somador_pc4|somador_out[18]~33  = CARRY((\pc|PC [18] & !\somador_pc4|somador_out[17]~31 ))

	.dataa(\pc|PC [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[17]~31 ),
	.combout(\somador_pc4|somador_out[18]~32_combout ),
	.cout(\somador_pc4|somador_out[18]~33 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[18]~32 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N2
fiftyfivenm_lcell_comb \pc|PC[18]~62 (
// Equation(s):
// \pc|PC[18]~62_combout  = ((\Imem|memoria_ROM~100_combout  $ (\somador_pc4|somador_out[18]~32_combout  $ (!\pc|PC[17]~61 )))) # (GND)
// \pc|PC[18]~63  = CARRY((\Imem|memoria_ROM~100_combout  & ((\somador_pc4|somador_out[18]~32_combout ) # (!\pc|PC[17]~61 ))) # (!\Imem|memoria_ROM~100_combout  & (\somador_pc4|somador_out[18]~32_combout  & !\pc|PC[17]~61 )))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\somador_pc4|somador_out[18]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[17]~61 ),
	.combout(\pc|PC[18]~62_combout ),
	.cout(\pc|PC[18]~63 ));
// synopsys translate_off
defparam \pc|PC[18]~62 .lut_mask = 16'h698E;
defparam \pc|PC[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N3
dffeas \pc|PC[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[18]~62_combout ),
	.asdata(\somador_pc4|somador_out[18]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[18] .is_wysiwyg = "true";
defparam \pc|PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N4
fiftyfivenm_lcell_comb \somador_pc4|somador_out[19]~34 (
// Equation(s):
// \somador_pc4|somador_out[19]~34_combout  = (\pc|PC [19] & (!\somador_pc4|somador_out[18]~33 )) # (!\pc|PC [19] & ((\somador_pc4|somador_out[18]~33 ) # (GND)))
// \somador_pc4|somador_out[19]~35  = CARRY((!\somador_pc4|somador_out[18]~33 ) # (!\pc|PC [19]))

	.dataa(\pc|PC [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[18]~33 ),
	.combout(\somador_pc4|somador_out[19]~34_combout ),
	.cout(\somador_pc4|somador_out[19]~35 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[19]~34 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N4
fiftyfivenm_lcell_comb \pc|PC[19]~64 (
// Equation(s):
// \pc|PC[19]~64_combout  = (\Imem|memoria_ROM~100_combout  & ((\somador_pc4|somador_out[19]~34_combout  & (\pc|PC[18]~63  & VCC)) # (!\somador_pc4|somador_out[19]~34_combout  & (!\pc|PC[18]~63 )))) # (!\Imem|memoria_ROM~100_combout  & 
// ((\somador_pc4|somador_out[19]~34_combout  & (!\pc|PC[18]~63 )) # (!\somador_pc4|somador_out[19]~34_combout  & ((\pc|PC[18]~63 ) # (GND)))))
// \pc|PC[19]~65  = CARRY((\Imem|memoria_ROM~100_combout  & (!\somador_pc4|somador_out[19]~34_combout  & !\pc|PC[18]~63 )) # (!\Imem|memoria_ROM~100_combout  & ((!\pc|PC[18]~63 ) # (!\somador_pc4|somador_out[19]~34_combout ))))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\somador_pc4|somador_out[19]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[18]~63 ),
	.combout(\pc|PC[19]~64_combout ),
	.cout(\pc|PC[19]~65 ));
// synopsys translate_off
defparam \pc|PC[19]~64 .lut_mask = 16'h9617;
defparam \pc|PC[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \pc|PC[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[19]~64_combout ),
	.asdata(\somador_pc4|somador_out[19]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[19] .is_wysiwyg = "true";
defparam \pc|PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N6
fiftyfivenm_lcell_comb \somador_pc4|somador_out[20]~36 (
// Equation(s):
// \somador_pc4|somador_out[20]~36_combout  = (\pc|PC [20] & (\somador_pc4|somador_out[19]~35  $ (GND))) # (!\pc|PC [20] & (!\somador_pc4|somador_out[19]~35  & VCC))
// \somador_pc4|somador_out[20]~37  = CARRY((\pc|PC [20] & !\somador_pc4|somador_out[19]~35 ))

	.dataa(\pc|PC [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[19]~35 ),
	.combout(\somador_pc4|somador_out[20]~36_combout ),
	.cout(\somador_pc4|somador_out[20]~37 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[20]~36 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N6
fiftyfivenm_lcell_comb \pc|PC[20]~66 (
// Equation(s):
// \pc|PC[20]~66_combout  = ((\Imem|memoria_ROM~100_combout  $ (\somador_pc4|somador_out[20]~36_combout  $ (!\pc|PC[19]~65 )))) # (GND)
// \pc|PC[20]~67  = CARRY((\Imem|memoria_ROM~100_combout  & ((\somador_pc4|somador_out[20]~36_combout ) # (!\pc|PC[19]~65 ))) # (!\Imem|memoria_ROM~100_combout  & (\somador_pc4|somador_out[20]~36_combout  & !\pc|PC[19]~65 )))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\somador_pc4|somador_out[20]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[19]~65 ),
	.combout(\pc|PC[20]~66_combout ),
	.cout(\pc|PC[20]~67 ));
// synopsys translate_off
defparam \pc|PC[20]~66 .lut_mask = 16'h698E;
defparam \pc|PC[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \pc|PC[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[20]~66_combout ),
	.asdata(\somador_pc4|somador_out[20]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[20] .is_wysiwyg = "true";
defparam \pc|PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N8
fiftyfivenm_lcell_comb \somador_pc4|somador_out[21]~38 (
// Equation(s):
// \somador_pc4|somador_out[21]~38_combout  = (\pc|PC [21] & (!\somador_pc4|somador_out[20]~37 )) # (!\pc|PC [21] & ((\somador_pc4|somador_out[20]~37 ) # (GND)))
// \somador_pc4|somador_out[21]~39  = CARRY((!\somador_pc4|somador_out[20]~37 ) # (!\pc|PC [21]))

	.dataa(gnd),
	.datab(\pc|PC [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[20]~37 ),
	.combout(\somador_pc4|somador_out[21]~38_combout ),
	.cout(\somador_pc4|somador_out[21]~39 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[21]~38 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N8
fiftyfivenm_lcell_comb \pc|PC[21]~68 (
// Equation(s):
// \pc|PC[21]~68_combout  = (\somador_pc4|somador_out[21]~38_combout  & ((\Imem|memoria_ROM~100_combout  & (\pc|PC[20]~67  & VCC)) # (!\Imem|memoria_ROM~100_combout  & (!\pc|PC[20]~67 )))) # (!\somador_pc4|somador_out[21]~38_combout  & 
// ((\Imem|memoria_ROM~100_combout  & (!\pc|PC[20]~67 )) # (!\Imem|memoria_ROM~100_combout  & ((\pc|PC[20]~67 ) # (GND)))))
// \pc|PC[21]~69  = CARRY((\somador_pc4|somador_out[21]~38_combout  & (!\Imem|memoria_ROM~100_combout  & !\pc|PC[20]~67 )) # (!\somador_pc4|somador_out[21]~38_combout  & ((!\pc|PC[20]~67 ) # (!\Imem|memoria_ROM~100_combout ))))

	.dataa(\somador_pc4|somador_out[21]~38_combout ),
	.datab(\Imem|memoria_ROM~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[20]~67 ),
	.combout(\pc|PC[21]~68_combout ),
	.cout(\pc|PC[21]~69 ));
// synopsys translate_off
defparam \pc|PC[21]~68 .lut_mask = 16'h9617;
defparam \pc|PC[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N9
dffeas \pc|PC[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[21]~68_combout ),
	.asdata(\somador_pc4|somador_out[21]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[21] .is_wysiwyg = "true";
defparam \pc|PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N10
fiftyfivenm_lcell_comb \somador_pc4|somador_out[22]~40 (
// Equation(s):
// \somador_pc4|somador_out[22]~40_combout  = (\pc|PC [22] & (\somador_pc4|somador_out[21]~39  $ (GND))) # (!\pc|PC [22] & (!\somador_pc4|somador_out[21]~39  & VCC))
// \somador_pc4|somador_out[22]~41  = CARRY((\pc|PC [22] & !\somador_pc4|somador_out[21]~39 ))

	.dataa(gnd),
	.datab(\pc|PC [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[21]~39 ),
	.combout(\somador_pc4|somador_out[22]~40_combout ),
	.cout(\somador_pc4|somador_out[22]~41 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[22]~40 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
fiftyfivenm_lcell_comb \pc|PC[22]~70 (
// Equation(s):
// \pc|PC[22]~70_combout  = ((\somador_pc4|somador_out[22]~40_combout  $ (\Imem|memoria_ROM~100_combout  $ (!\pc|PC[21]~69 )))) # (GND)
// \pc|PC[22]~71  = CARRY((\somador_pc4|somador_out[22]~40_combout  & ((\Imem|memoria_ROM~100_combout ) # (!\pc|PC[21]~69 ))) # (!\somador_pc4|somador_out[22]~40_combout  & (\Imem|memoria_ROM~100_combout  & !\pc|PC[21]~69 )))

	.dataa(\somador_pc4|somador_out[22]~40_combout ),
	.datab(\Imem|memoria_ROM~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[21]~69 ),
	.combout(\pc|PC[22]~70_combout ),
	.cout(\pc|PC[22]~71 ));
// synopsys translate_off
defparam \pc|PC[22]~70 .lut_mask = 16'h698E;
defparam \pc|PC[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \pc|PC[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[22]~70_combout ),
	.asdata(\somador_pc4|somador_out[22]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[22] .is_wysiwyg = "true";
defparam \pc|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N12
fiftyfivenm_lcell_comb \somador_pc4|somador_out[23]~42 (
// Equation(s):
// \somador_pc4|somador_out[23]~42_combout  = (\pc|PC [23] & (!\somador_pc4|somador_out[22]~41 )) # (!\pc|PC [23] & ((\somador_pc4|somador_out[22]~41 ) # (GND)))
// \somador_pc4|somador_out[23]~43  = CARRY((!\somador_pc4|somador_out[22]~41 ) # (!\pc|PC [23]))

	.dataa(gnd),
	.datab(\pc|PC [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[22]~41 ),
	.combout(\somador_pc4|somador_out[23]~42_combout ),
	.cout(\somador_pc4|somador_out[23]~43 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[23]~42 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
fiftyfivenm_lcell_comb \pc|PC[23]~72 (
// Equation(s):
// \pc|PC[23]~72_combout  = (\Imem|memoria_ROM~100_combout  & ((\somador_pc4|somador_out[23]~42_combout  & (\pc|PC[22]~71  & VCC)) # (!\somador_pc4|somador_out[23]~42_combout  & (!\pc|PC[22]~71 )))) # (!\Imem|memoria_ROM~100_combout  & 
// ((\somador_pc4|somador_out[23]~42_combout  & (!\pc|PC[22]~71 )) # (!\somador_pc4|somador_out[23]~42_combout  & ((\pc|PC[22]~71 ) # (GND)))))
// \pc|PC[23]~73  = CARRY((\Imem|memoria_ROM~100_combout  & (!\somador_pc4|somador_out[23]~42_combout  & !\pc|PC[22]~71 )) # (!\Imem|memoria_ROM~100_combout  & ((!\pc|PC[22]~71 ) # (!\somador_pc4|somador_out[23]~42_combout ))))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\somador_pc4|somador_out[23]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[22]~71 ),
	.combout(\pc|PC[23]~72_combout ),
	.cout(\pc|PC[23]~73 ));
// synopsys translate_off
defparam \pc|PC[23]~72 .lut_mask = 16'h9617;
defparam \pc|PC[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N13
dffeas \pc|PC[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[23]~72_combout ),
	.asdata(\somador_pc4|somador_out[23]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[23] .is_wysiwyg = "true";
defparam \pc|PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N14
fiftyfivenm_lcell_comb \somador_pc4|somador_out[24]~44 (
// Equation(s):
// \somador_pc4|somador_out[24]~44_combout  = (\pc|PC [24] & (\somador_pc4|somador_out[23]~43  $ (GND))) # (!\pc|PC [24] & (!\somador_pc4|somador_out[23]~43  & VCC))
// \somador_pc4|somador_out[24]~45  = CARRY((\pc|PC [24] & !\somador_pc4|somador_out[23]~43 ))

	.dataa(gnd),
	.datab(\pc|PC [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[23]~43 ),
	.combout(\somador_pc4|somador_out[24]~44_combout ),
	.cout(\somador_pc4|somador_out[24]~45 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[24]~44 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N14
fiftyfivenm_lcell_comb \pc|PC[24]~74 (
// Equation(s):
// \pc|PC[24]~74_combout  = ((\somador_pc4|somador_out[24]~44_combout  $ (\Imem|memoria_ROM~100_combout  $ (!\pc|PC[23]~73 )))) # (GND)
// \pc|PC[24]~75  = CARRY((\somador_pc4|somador_out[24]~44_combout  & ((\Imem|memoria_ROM~100_combout ) # (!\pc|PC[23]~73 ))) # (!\somador_pc4|somador_out[24]~44_combout  & (\Imem|memoria_ROM~100_combout  & !\pc|PC[23]~73 )))

	.dataa(\somador_pc4|somador_out[24]~44_combout ),
	.datab(\Imem|memoria_ROM~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[23]~73 ),
	.combout(\pc|PC[24]~74_combout ),
	.cout(\pc|PC[24]~75 ));
// synopsys translate_off
defparam \pc|PC[24]~74 .lut_mask = 16'h698E;
defparam \pc|PC[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N15
dffeas \pc|PC[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[24]~74_combout ),
	.asdata(\somador_pc4|somador_out[24]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[24] .is_wysiwyg = "true";
defparam \pc|PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N16
fiftyfivenm_lcell_comb \somador_pc4|somador_out[25]~46 (
// Equation(s):
// \somador_pc4|somador_out[25]~46_combout  = (\pc|PC [25] & (!\somador_pc4|somador_out[24]~45 )) # (!\pc|PC [25] & ((\somador_pc4|somador_out[24]~45 ) # (GND)))
// \somador_pc4|somador_out[25]~47  = CARRY((!\somador_pc4|somador_out[24]~45 ) # (!\pc|PC [25]))

	.dataa(gnd),
	.datab(\pc|PC [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[24]~45 ),
	.combout(\somador_pc4|somador_out[25]~46_combout ),
	.cout(\somador_pc4|somador_out[25]~47 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[25]~46 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
fiftyfivenm_lcell_comb \pc|PC[25]~76 (
// Equation(s):
// \pc|PC[25]~76_combout  = (\somador_pc4|somador_out[25]~46_combout  & ((\Imem|memoria_ROM~100_combout  & (\pc|PC[24]~75  & VCC)) # (!\Imem|memoria_ROM~100_combout  & (!\pc|PC[24]~75 )))) # (!\somador_pc4|somador_out[25]~46_combout  & 
// ((\Imem|memoria_ROM~100_combout  & (!\pc|PC[24]~75 )) # (!\Imem|memoria_ROM~100_combout  & ((\pc|PC[24]~75 ) # (GND)))))
// \pc|PC[25]~77  = CARRY((\somador_pc4|somador_out[25]~46_combout  & (!\Imem|memoria_ROM~100_combout  & !\pc|PC[24]~75 )) # (!\somador_pc4|somador_out[25]~46_combout  & ((!\pc|PC[24]~75 ) # (!\Imem|memoria_ROM~100_combout ))))

	.dataa(\somador_pc4|somador_out[25]~46_combout ),
	.datab(\Imem|memoria_ROM~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[24]~75 ),
	.combout(\pc|PC[25]~76_combout ),
	.cout(\pc|PC[25]~77 ));
// synopsys translate_off
defparam \pc|PC[25]~76 .lut_mask = 16'h9617;
defparam \pc|PC[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N17
dffeas \pc|PC[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[25]~76_combout ),
	.asdata(\somador_pc4|somador_out[25]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[25] .is_wysiwyg = "true";
defparam \pc|PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N18
fiftyfivenm_lcell_comb \somador_pc4|somador_out[26]~48 (
// Equation(s):
// \somador_pc4|somador_out[26]~48_combout  = (\pc|PC [26] & (\somador_pc4|somador_out[25]~47  $ (GND))) # (!\pc|PC [26] & (!\somador_pc4|somador_out[25]~47  & VCC))
// \somador_pc4|somador_out[26]~49  = CARRY((\pc|PC [26] & !\somador_pc4|somador_out[25]~47 ))

	.dataa(\pc|PC [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[25]~47 ),
	.combout(\somador_pc4|somador_out[26]~48_combout ),
	.cout(\somador_pc4|somador_out[26]~49 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[26]~48 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
fiftyfivenm_lcell_comb \pc|PC[26]~78 (
// Equation(s):
// \pc|PC[26]~78_combout  = ((\somador_pc4|somador_out[26]~48_combout  $ (\Imem|memoria_ROM~100_combout  $ (!\pc|PC[25]~77 )))) # (GND)
// \pc|PC[26]~79  = CARRY((\somador_pc4|somador_out[26]~48_combout  & ((\Imem|memoria_ROM~100_combout ) # (!\pc|PC[25]~77 ))) # (!\somador_pc4|somador_out[26]~48_combout  & (\Imem|memoria_ROM~100_combout  & !\pc|PC[25]~77 )))

	.dataa(\somador_pc4|somador_out[26]~48_combout ),
	.datab(\Imem|memoria_ROM~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[25]~77 ),
	.combout(\pc|PC[26]~78_combout ),
	.cout(\pc|PC[26]~79 ));
// synopsys translate_off
defparam \pc|PC[26]~78 .lut_mask = 16'h698E;
defparam \pc|PC[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \pc|PC[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[26]~78_combout ),
	.asdata(\somador_pc4|somador_out[26]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[26] .is_wysiwyg = "true";
defparam \pc|PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N20
fiftyfivenm_lcell_comb \somador_pc4|somador_out[27]~50 (
// Equation(s):
// \somador_pc4|somador_out[27]~50_combout  = (\pc|PC [27] & (!\somador_pc4|somador_out[26]~49 )) # (!\pc|PC [27] & ((\somador_pc4|somador_out[26]~49 ) # (GND)))
// \somador_pc4|somador_out[27]~51  = CARRY((!\somador_pc4|somador_out[26]~49 ) # (!\pc|PC [27]))

	.dataa(gnd),
	.datab(\pc|PC [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[26]~49 ),
	.combout(\somador_pc4|somador_out[27]~50_combout ),
	.cout(\somador_pc4|somador_out[27]~51 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[27]~50 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
fiftyfivenm_lcell_comb \pc|PC[27]~80 (
// Equation(s):
// \pc|PC[27]~80_combout  = (\somador_pc4|somador_out[27]~50_combout  & ((\Imem|memoria_ROM~100_combout  & (\pc|PC[26]~79  & VCC)) # (!\Imem|memoria_ROM~100_combout  & (!\pc|PC[26]~79 )))) # (!\somador_pc4|somador_out[27]~50_combout  & 
// ((\Imem|memoria_ROM~100_combout  & (!\pc|PC[26]~79 )) # (!\Imem|memoria_ROM~100_combout  & ((\pc|PC[26]~79 ) # (GND)))))
// \pc|PC[27]~81  = CARRY((\somador_pc4|somador_out[27]~50_combout  & (!\Imem|memoria_ROM~100_combout  & !\pc|PC[26]~79 )) # (!\somador_pc4|somador_out[27]~50_combout  & ((!\pc|PC[26]~79 ) # (!\Imem|memoria_ROM~100_combout ))))

	.dataa(\somador_pc4|somador_out[27]~50_combout ),
	.datab(\Imem|memoria_ROM~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[26]~79 ),
	.combout(\pc|PC[27]~80_combout ),
	.cout(\pc|PC[27]~81 ));
// synopsys translate_off
defparam \pc|PC[27]~80 .lut_mask = 16'h9617;
defparam \pc|PC[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N21
dffeas \pc|PC[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[27]~80_combout ),
	.asdata(\somador_pc4|somador_out[27]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[27] .is_wysiwyg = "true";
defparam \pc|PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N22
fiftyfivenm_lcell_comb \somador_pc4|somador_out[28]~52 (
// Equation(s):
// \somador_pc4|somador_out[28]~52_combout  = (\pc|PC [28] & (\somador_pc4|somador_out[27]~51  $ (GND))) # (!\pc|PC [28] & (!\somador_pc4|somador_out[27]~51  & VCC))
// \somador_pc4|somador_out[28]~53  = CARRY((\pc|PC [28] & !\somador_pc4|somador_out[27]~51 ))

	.dataa(\pc|PC [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[27]~51 ),
	.combout(\somador_pc4|somador_out[28]~52_combout ),
	.cout(\somador_pc4|somador_out[28]~53 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[28]~52 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
fiftyfivenm_lcell_comb \pc|PC[28]~82 (
// Equation(s):
// \pc|PC[28]~82_combout  = ((\Imem|memoria_ROM~100_combout  $ (\somador_pc4|somador_out[28]~52_combout  $ (!\pc|PC[27]~81 )))) # (GND)
// \pc|PC[28]~83  = CARRY((\Imem|memoria_ROM~100_combout  & ((\somador_pc4|somador_out[28]~52_combout ) # (!\pc|PC[27]~81 ))) # (!\Imem|memoria_ROM~100_combout  & (\somador_pc4|somador_out[28]~52_combout  & !\pc|PC[27]~81 )))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\somador_pc4|somador_out[28]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[27]~81 ),
	.combout(\pc|PC[28]~82_combout ),
	.cout(\pc|PC[28]~83 ));
// synopsys translate_off
defparam \pc|PC[28]~82 .lut_mask = 16'h698E;
defparam \pc|PC[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N23
dffeas \pc|PC[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[28]~82_combout ),
	.asdata(\somador_pc4|somador_out[28]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[28] .is_wysiwyg = "true";
defparam \pc|PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N24
fiftyfivenm_lcell_comb \somador_pc4|somador_out[29]~54 (
// Equation(s):
// \somador_pc4|somador_out[29]~54_combout  = (\pc|PC [29] & (!\somador_pc4|somador_out[28]~53 )) # (!\pc|PC [29] & ((\somador_pc4|somador_out[28]~53 ) # (GND)))
// \somador_pc4|somador_out[29]~55  = CARRY((!\somador_pc4|somador_out[28]~53 ) # (!\pc|PC [29]))

	.dataa(gnd),
	.datab(\pc|PC [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[28]~53 ),
	.combout(\somador_pc4|somador_out[29]~54_combout ),
	.cout(\somador_pc4|somador_out[29]~55 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[29]~54 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
fiftyfivenm_lcell_comb \pc|PC[29]~84 (
// Equation(s):
// \pc|PC[29]~84_combout  = (\Imem|memoria_ROM~100_combout  & ((\somador_pc4|somador_out[29]~54_combout  & (\pc|PC[28]~83  & VCC)) # (!\somador_pc4|somador_out[29]~54_combout  & (!\pc|PC[28]~83 )))) # (!\Imem|memoria_ROM~100_combout  & 
// ((\somador_pc4|somador_out[29]~54_combout  & (!\pc|PC[28]~83 )) # (!\somador_pc4|somador_out[29]~54_combout  & ((\pc|PC[28]~83 ) # (GND)))))
// \pc|PC[29]~85  = CARRY((\Imem|memoria_ROM~100_combout  & (!\somador_pc4|somador_out[29]~54_combout  & !\pc|PC[28]~83 )) # (!\Imem|memoria_ROM~100_combout  & ((!\pc|PC[28]~83 ) # (!\somador_pc4|somador_out[29]~54_combout ))))

	.dataa(\Imem|memoria_ROM~100_combout ),
	.datab(\somador_pc4|somador_out[29]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[28]~83 ),
	.combout(\pc|PC[29]~84_combout ),
	.cout(\pc|PC[29]~85 ));
// synopsys translate_off
defparam \pc|PC[29]~84 .lut_mask = 16'h9617;
defparam \pc|PC[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \pc|PC[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[29]~84_combout ),
	.asdata(\somador_pc4|somador_out[29]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[29] .is_wysiwyg = "true";
defparam \pc|PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N26
fiftyfivenm_lcell_comb \somador_pc4|somador_out[30]~56 (
// Equation(s):
// \somador_pc4|somador_out[30]~56_combout  = (\pc|PC [30] & (\somador_pc4|somador_out[29]~55  $ (GND))) # (!\pc|PC [30] & (!\somador_pc4|somador_out[29]~55  & VCC))
// \somador_pc4|somador_out[30]~57  = CARRY((\pc|PC [30] & !\somador_pc4|somador_out[29]~55 ))

	.dataa(\pc|PC [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[29]~55 ),
	.combout(\somador_pc4|somador_out[30]~56_combout ),
	.cout(\somador_pc4|somador_out[30]~57 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[30]~56 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
fiftyfivenm_lcell_comb \pc|PC[30]~86 (
// Equation(s):
// \pc|PC[30]~86_combout  = ((\somador_pc4|somador_out[30]~56_combout  $ (\Imem|memoria_ROM~100_combout  $ (!\pc|PC[29]~85 )))) # (GND)
// \pc|PC[30]~87  = CARRY((\somador_pc4|somador_out[30]~56_combout  & ((\Imem|memoria_ROM~100_combout ) # (!\pc|PC[29]~85 ))) # (!\somador_pc4|somador_out[30]~56_combout  & (\Imem|memoria_ROM~100_combout  & !\pc|PC[29]~85 )))

	.dataa(\somador_pc4|somador_out[30]~56_combout ),
	.datab(\Imem|memoria_ROM~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[29]~85 ),
	.combout(\pc|PC[30]~86_combout ),
	.cout(\pc|PC[30]~87 ));
// synopsys translate_off
defparam \pc|PC[30]~86 .lut_mask = 16'h698E;
defparam \pc|PC[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N27
dffeas \pc|PC[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[30]~86_combout ),
	.asdata(\somador_pc4|somador_out[30]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[30] .is_wysiwyg = "true";
defparam \pc|PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N28
fiftyfivenm_lcell_comb \somador_pc4|somador_out[31]~58 (
// Equation(s):
// \somador_pc4|somador_out[31]~58_combout  = \somador_pc4|somador_out[30]~57  $ (\pc|PC [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC [31]),
	.cin(\somador_pc4|somador_out[30]~57 ),
	.combout(\somador_pc4|somador_out[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \somador_pc4|somador_out[31]~58 .lut_mask = 16'h0FF0;
defparam \somador_pc4|somador_out[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N28
fiftyfivenm_lcell_comb \pc|PC[31]~88 (
// Equation(s):
// \pc|PC[31]~88_combout  = \somador_pc4|somador_out[31]~58_combout  $ (\pc|PC[30]~87  $ (\Imem|memoria_ROM~100_combout ))

	.dataa(\somador_pc4|somador_out[31]~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Imem|memoria_ROM~100_combout ),
	.cin(\pc|PC[30]~87 ),
	.combout(\pc|PC[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[31]~88 .lut_mask = 16'hA55A;
defparam \pc|PC[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N29
dffeas \pc|PC[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[31]~88_combout ),
	.asdata(\somador_pc4|somador_out[31]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[31] .is_wysiwyg = "true";
defparam \pc|PC[31] .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

assign PC_out[0] = \PC_out[0]~output_o ;

assign PC_out[1] = \PC_out[1]~output_o ;

assign PC_out[2] = \PC_out[2]~output_o ;

assign PC_out[3] = \PC_out[3]~output_o ;

assign PC_out[4] = \PC_out[4]~output_o ;

assign PC_out[5] = \PC_out[5]~output_o ;

assign PC_out[6] = \PC_out[6]~output_o ;

assign PC_out[7] = \PC_out[7]~output_o ;

assign PC_out[8] = \PC_out[8]~output_o ;

assign PC_out[9] = \PC_out[9]~output_o ;

assign PC_out[10] = \PC_out[10]~output_o ;

assign PC_out[11] = \PC_out[11]~output_o ;

assign PC_out[12] = \PC_out[12]~output_o ;

assign PC_out[13] = \PC_out[13]~output_o ;

assign PC_out[14] = \PC_out[14]~output_o ;

assign PC_out[15] = \PC_out[15]~output_o ;

assign PC_out[16] = \PC_out[16]~output_o ;

assign PC_out[17] = \PC_out[17]~output_o ;

assign PC_out[18] = \PC_out[18]~output_o ;

assign PC_out[19] = \PC_out[19]~output_o ;

assign PC_out[20] = \PC_out[20]~output_o ;

assign PC_out[21] = \PC_out[21]~output_o ;

assign PC_out[22] = \PC_out[22]~output_o ;

assign PC_out[23] = \PC_out[23]~output_o ;

assign PC_out[24] = \PC_out[24]~output_o ;

assign PC_out[25] = \PC_out[25]~output_o ;

assign PC_out[26] = \PC_out[26]~output_o ;

assign PC_out[27] = \PC_out[27]~output_o ;

assign PC_out[28] = \PC_out[28]~output_o ;

assign PC_out[29] = \PC_out[29]~output_o ;

assign PC_out[30] = \PC_out[30]~output_o ;

assign PC_out[31] = \PC_out[31]~output_o ;

assign ALU_out[0] = \ALU_out[0]~output_o ;

assign ALU_out[1] = \ALU_out[1]~output_o ;

assign ALU_out[2] = \ALU_out[2]~output_o ;

assign ALU_out[3] = \ALU_out[3]~output_o ;

assign ALU_out[4] = \ALU_out[4]~output_o ;

assign ALU_out[5] = \ALU_out[5]~output_o ;

assign ALU_out[6] = \ALU_out[6]~output_o ;

assign ALU_out[7] = \ALU_out[7]~output_o ;

assign ALU_out[8] = \ALU_out[8]~output_o ;

assign ALU_out[9] = \ALU_out[9]~output_o ;

assign ALU_out[10] = \ALU_out[10]~output_o ;

assign ALU_out[11] = \ALU_out[11]~output_o ;

assign ALU_out[12] = \ALU_out[12]~output_o ;

assign ALU_out[13] = \ALU_out[13]~output_o ;

assign ALU_out[14] = \ALU_out[14]~output_o ;

assign ALU_out[15] = \ALU_out[15]~output_o ;

assign ALU_out[16] = \ALU_out[16]~output_o ;

assign ALU_out[17] = \ALU_out[17]~output_o ;

assign ALU_out[18] = \ALU_out[18]~output_o ;

assign ALU_out[19] = \ALU_out[19]~output_o ;

assign ALU_out[20] = \ALU_out[20]~output_o ;

assign ALU_out[21] = \ALU_out[21]~output_o ;

assign ALU_out[22] = \ALU_out[22]~output_o ;

assign ALU_out[23] = \ALU_out[23]~output_o ;

assign ALU_out[24] = \ALU_out[24]~output_o ;

assign ALU_out[25] = \ALU_out[25]~output_o ;

assign ALU_out[26] = \ALU_out[26]~output_o ;

assign ALU_out[27] = \ALU_out[27]~output_o ;

assign ALU_out[28] = \ALU_out[28]~output_o ;

assign ALU_out[29] = \ALU_out[29]~output_o ;

assign ALU_out[30] = \ALU_out[30]~output_o ;

assign ALU_out[31] = \ALU_out[31]~output_o ;

assign d_mem_out[0] = \d_mem_out[0]~output_o ;

assign d_mem_out[1] = \d_mem_out[1]~output_o ;

assign d_mem_out[2] = \d_mem_out[2]~output_o ;

assign d_mem_out[3] = \d_mem_out[3]~output_o ;

assign d_mem_out[4] = \d_mem_out[4]~output_o ;

assign d_mem_out[5] = \d_mem_out[5]~output_o ;

assign d_mem_out[6] = \d_mem_out[6]~output_o ;

assign d_mem_out[7] = \d_mem_out[7]~output_o ;

assign d_mem_out[8] = \d_mem_out[8]~output_o ;

assign d_mem_out[9] = \d_mem_out[9]~output_o ;

assign d_mem_out[10] = \d_mem_out[10]~output_o ;

assign d_mem_out[11] = \d_mem_out[11]~output_o ;

assign d_mem_out[12] = \d_mem_out[12]~output_o ;

assign d_mem_out[13] = \d_mem_out[13]~output_o ;

assign d_mem_out[14] = \d_mem_out[14]~output_o ;

assign d_mem_out[15] = \d_mem_out[15]~output_o ;

assign d_mem_out[16] = \d_mem_out[16]~output_o ;

assign d_mem_out[17] = \d_mem_out[17]~output_o ;

assign d_mem_out[18] = \d_mem_out[18]~output_o ;

assign d_mem_out[19] = \d_mem_out[19]~output_o ;

assign d_mem_out[20] = \d_mem_out[20]~output_o ;

assign d_mem_out[21] = \d_mem_out[21]~output_o ;

assign d_mem_out[22] = \d_mem_out[22]~output_o ;

assign d_mem_out[23] = \d_mem_out[23]~output_o ;

assign d_mem_out[24] = \d_mem_out[24]~output_o ;

assign d_mem_out[25] = \d_mem_out[25]~output_o ;

assign d_mem_out[26] = \d_mem_out[26]~output_o ;

assign d_mem_out[27] = \d_mem_out[27]~output_o ;

assign d_mem_out[28] = \d_mem_out[28]~output_o ;

assign d_mem_out[29] = \d_mem_out[29]~output_o ;

assign d_mem_out[30] = \d_mem_out[30]~output_o ;

assign d_mem_out[31] = \d_mem_out[31]~output_o ;

assign ula_in1[0] = \ula_in1[0]~output_o ;

assign ula_in1[1] = \ula_in1[1]~output_o ;

assign ula_in1[2] = \ula_in1[2]~output_o ;

assign ula_in1[3] = \ula_in1[3]~output_o ;

assign ula_in1[4] = \ula_in1[4]~output_o ;

assign ula_in1[5] = \ula_in1[5]~output_o ;

assign ula_in1[6] = \ula_in1[6]~output_o ;

assign ula_in1[7] = \ula_in1[7]~output_o ;

assign ula_in1[8] = \ula_in1[8]~output_o ;

assign ula_in1[9] = \ula_in1[9]~output_o ;

assign ula_in1[10] = \ula_in1[10]~output_o ;

assign ula_in1[11] = \ula_in1[11]~output_o ;

assign ula_in1[12] = \ula_in1[12]~output_o ;

assign ula_in1[13] = \ula_in1[13]~output_o ;

assign ula_in1[14] = \ula_in1[14]~output_o ;

assign ula_in1[15] = \ula_in1[15]~output_o ;

assign ula_in1[16] = \ula_in1[16]~output_o ;

assign ula_in1[17] = \ula_in1[17]~output_o ;

assign ula_in1[18] = \ula_in1[18]~output_o ;

assign ula_in1[19] = \ula_in1[19]~output_o ;

assign ula_in1[20] = \ula_in1[20]~output_o ;

assign ula_in1[21] = \ula_in1[21]~output_o ;

assign ula_in1[22] = \ula_in1[22]~output_o ;

assign ula_in1[23] = \ula_in1[23]~output_o ;

assign ula_in1[24] = \ula_in1[24]~output_o ;

assign ula_in1[25] = \ula_in1[25]~output_o ;

assign ula_in1[26] = \ula_in1[26]~output_o ;

assign ula_in1[27] = \ula_in1[27]~output_o ;

assign ula_in1[28] = \ula_in1[28]~output_o ;

assign ula_in1[29] = \ula_in1[29]~output_o ;

assign ula_in1[30] = \ula_in1[30]~output_o ;

assign ula_in1[31] = \ula_in1[31]~output_o ;

assign ula_in2[0] = \ula_in2[0]~output_o ;

assign ula_in2[1] = \ula_in2[1]~output_o ;

assign ula_in2[2] = \ula_in2[2]~output_o ;

assign ula_in2[3] = \ula_in2[3]~output_o ;

assign ula_in2[4] = \ula_in2[4]~output_o ;

assign ula_in2[5] = \ula_in2[5]~output_o ;

assign ula_in2[6] = \ula_in2[6]~output_o ;

assign ula_in2[7] = \ula_in2[7]~output_o ;

assign ula_in2[8] = \ula_in2[8]~output_o ;

assign ula_in2[9] = \ula_in2[9]~output_o ;

assign ula_in2[10] = \ula_in2[10]~output_o ;

assign ula_in2[11] = \ula_in2[11]~output_o ;

assign ula_in2[12] = \ula_in2[12]~output_o ;

assign ula_in2[13] = \ula_in2[13]~output_o ;

assign ula_in2[14] = \ula_in2[14]~output_o ;

assign ula_in2[15] = \ula_in2[15]~output_o ;

assign ula_in2[16] = \ula_in2[16]~output_o ;

assign ula_in2[17] = \ula_in2[17]~output_o ;

assign ula_in2[18] = \ula_in2[18]~output_o ;

assign ula_in2[19] = \ula_in2[19]~output_o ;

assign ula_in2[20] = \ula_in2[20]~output_o ;

assign ula_in2[21] = \ula_in2[21]~output_o ;

assign ula_in2[22] = \ula_in2[22]~output_o ;

assign ula_in2[23] = \ula_in2[23]~output_o ;

assign ula_in2[24] = \ula_in2[24]~output_o ;

assign ula_in2[25] = \ula_in2[25]~output_o ;

assign ula_in2[26] = \ula_in2[26]~output_o ;

assign ula_in2[27] = \ula_in2[27]~output_o ;

assign ula_in2[28] = \ula_in2[28]~output_o ;

assign ula_in2[29] = \ula_in2[29]~output_o ;

assign ula_in2[30] = \ula_in2[30]~output_o ;

assign ula_in2[31] = \ula_in2[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
