// Seed: 1491247542
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8, id_9;
endmodule
module module_1 (
    input wand id_0
    , id_5,
    input wand id_1,
    input tri0 id_2,
    input wire id_3
);
  wire id_6;
  module_0(
      id_5, id_6, id_6, id_6, id_6, id_6, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_13 = id_14;
  wire id_18;
  module_0(
      id_16, id_11, id_18, id_3, id_14, id_14, id_4
  );
  wire id_19;
endmodule
