(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param8 = (+({((8'ha3) ? (8'ha5) : (8'h9f))} ? ((!(8'ha2)) >> (&(8'hb0))) : (~{(8'h9e)}))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire3;
  input wire [(3'h6):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire1;
  input wire [(3'h5):(1'h0)] wire0;
  wire signed [(3'h5):(1'h0)] wire7;
  wire signed [(4'h8):(1'h0)] wire6;
  wire signed [(4'h9):(1'h0)] wire5;
  wire [(2'h3):(1'h0)] wire4;
  assign y = {wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = ((+(wire2[(3'h6):(3'h4)] - wire3[(2'h2):(2'h2)])) ?
                     (wire1[(3'h4):(3'h4)] ?
                         (((8'ha7) ~^ (8'h9c)) ?
                             $signed((8'h9e)) : {(8'had)}) : wire2[(3'h5):(1'h1)]) : (wire0 + wire3));
  assign wire5 = $signed(wire1[(1'h1):(1'h0)]);
  assign wire6 = wire3;
  assign wire7 = wire0[(2'h2):(1'h0)];
endmodule