<profile>

<section name = "Vitis HLS Report for 'convolve_Pipeline_VITIS_LOOP_21_2'" level="0">
<item name = "Date">Wed Nov  6 17:37:06 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">sobel_edge_detector_PL</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.174 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">17, 17, 0.170 us, 0.170 us, 17, 17, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_21_2">15, 15, 6, 5, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 418, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 6, 0, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 227, -</column>
<column name="Register">-, -, 213, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_1_1_U1">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U2">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln31_10_fu_411_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln31_11_fu_417_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln31_12_fu_427_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln31_13_fu_437_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln31_1_fu_368_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln31_3_fu_392_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln31_4_fu_321_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln31_5_fu_327_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln31_6_fu_348_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln31_7_fu_359_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln31_8_fu_377_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln31_9_fu_396_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln31_fu_338_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln33_2_fu_470_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln33_3_fu_474_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln33_4_fu_459_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln33_5_fu_464_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln33_6_fu_480_p2">+, 0, 0, 32, 32, 32</column>
<column name="empty_7_fu_303_p2">+, 0, 0, 10, 3, 2</column>
<column name="empty_8_fu_400_p2">+, 0, 0, 12, 5, 1</column>
<column name="grp_fu_271_p2">+, 0, 0, 39, 32, 32</column>
<column name="output_r_d0">+, 0, 0, 32, 32, 32</column>
<column name="icmp_ln21_fu_289_p2">icmp, 0, 0, 12, 3, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 3, 6</column>
<column name="grp_fu_259_p0">14, 3, 32, 96</column>
<column name="grp_fu_259_p1">31, 6, 32, 192</column>
<column name="grp_fu_264_p0">14, 3, 32, 96</column>
<column name="grp_fu_264_p1">26, 5, 32, 160</column>
<column name="j_fu_82">9, 2, 3, 6</column>
<column name="x_address0">31, 6, 5, 30</column>
<column name="x_address1">26, 5, 5, 25</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln31_13_reg_643">5, 0, 5, 0</column>
<column name="add_ln31_3_reg_623">5, 0, 5, 0</column>
<column name="add_ln31_4_reg_581">5, 0, 5, 0</column>
<column name="add_ln31_9_reg_628">5, 0, 5, 0</column>
<column name="add_ln33_1_reg_648">32, 0, 32, 0</column>
<column name="add_ln33_5_reg_678">32, 0, 32, 0</column>
<column name="add_ln33_reg_618">32, 0, 32, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln21_reg_571">1, 0, 1, 0</column>
<column name="j_1_reg_566">3, 0, 3, 0</column>
<column name="j_fu_82">3, 0, 3, 0</column>
<column name="mul_ln33_reg_668">32, 0, 32, 0</column>
<column name="p_phi_fu_78">5, 0, 5, 0</column>
<column name="reg_277">32, 0, 32, 0</column>
<column name="zext_ln31_1_reg_653">5, 0, 64, 59</column>
<column name="zext_ln31_4_reg_591">2, 0, 5, 3</column>
<column name="zext_ln31_7_reg_607">3, 0, 5, 2</column>
<column name="zext_ln31_reg_575">3, 0, 5, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_21_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_21_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_21_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_21_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_21_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_21_2, return value</column>
<column name="add_ln31_2">in, 5, ap_none, add_ln31_2, scalar</column>
<column name="x_address0">out, 5, ap_memory, x, array</column>
<column name="x_ce0">out, 1, ap_memory, x, array</column>
<column name="x_q0">in, 32, ap_memory, x, array</column>
<column name="x_address1">out, 5, ap_memory, x, array</column>
<column name="x_ce1">out, 1, ap_memory, x, array</column>
<column name="x_q1">in, 32, ap_memory, x, array</column>
<column name="output_r_address0">out, 5, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 32, ap_memory, output_r, array</column>
<column name="empty">in, 3, ap_none, empty, scalar</column>
<column name="i">in, 5, ap_none, i, scalar</column>
<column name="w_7">in, 32, ap_none, w_7, scalar</column>
<column name="w_8">in, 32, ap_none, w_8, scalar</column>
<column name="w_2">in, 32, ap_none, w_2, scalar</column>
<column name="w_1">in, 32, ap_none, w_1, scalar</column>
<column name="w_5">in, 32, ap_none, w_5, scalar</column>
<column name="w_3">in, 32, ap_none, w_3, scalar</column>
<column name="w_4">in, 32, ap_none, w_4, scalar</column>
<column name="w_6">in, 32, ap_none, w_6, scalar</column>
<column name="w">in, 32, ap_none, w, scalar</column>
<column name="p_phi_out">out, 5, ap_vld, p_phi_out, pointer</column>
<column name="p_phi_out_ap_vld">out, 1, ap_vld, p_phi_out, pointer</column>
</table>
</item>
</section>
</profile>
