##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock
		4.2::Critical Path Report for Clock_SPISlave
		4.3::Critical Path Report for I2S_Clock
		4.4::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. SCLK_S(0)_SYNC/out:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. SCLK_S(0)_SYNC/out:F)
		5.3::Critical Path Report for (Clock_SPISlave:R vs. Clock_SPISlave:R)
		5.4::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
		5.5::Critical Path Report for (Clock:R vs. Clock:R)
		5.6::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.7::Critical Path Report for (SCLK_S(0)_SYNC/out:R vs. SCLK_S(0)_SYNC/out:F)
		5.8::Critical Path Report for (SCLK_S(0)_SYNC/out:F vs. SCLK_S(0)_SYNC/out:F)
		5.9::Critical Path Report for (SCLK_S(0)_SYNC/out:F vs. SCLK_S(0)_SYNC/out:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock               | Frequency: 59.20 MHz  | Target: 0.73 MHz   | 
Clock: Clock_SPISlave      | Frequency: 79.06 MHz  | Target: 0.50 MHz   | 
Clock: CyBUS_CLK           | N/A                   | Target: 33.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO               | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK        | N/A                   | Target: 33.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 33.00 MHz  | 
Clock: I2S_Clock           | Frequency: 65.38 MHz  | Target: 6.60 MHz   | 
Clock: SCLK_S(0)_SYNC/out  | N/A                   | Target: 16.50 MHz  | 
Clock: timer_clock         | Frequency: 84.43 MHz  | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock               Clock               1.36364e+006     1346743     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_SPISlave      Clock_SPISlave      2e+006           1987351     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           SCLK_S(0)_SYNC/out  30303            32830       30303            28788       N/A              N/A         N/A              N/A         
I2S_Clock           I2S_Clock           151515           136219      N/A              N/A         N/A              N/A         N/A              N/A         
SCLK_S(0)_SYNC/out  SCLK_S(0)_SYNC/out  N/A              N/A         30303            18604       60606.1          45147       30303            19324       
timer_clock         timer_clock         2e+009           1999988155  N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase      
-----------  ------------  --------------------  
MISO(0)_PAD  19906         Clock:R               
SS_S(0)_PAD  16083         SCLK_S(0)_SYNC/out:F  


                       3.2::Clock to Out
                       -----------------

Port Name             Clock to Out  Clock Name:Phase      
--------------------  ------------  --------------------  
I2S_BLCLK(0)_PAD      24745         I2S_Clock:R           
I2S_LRCLK(0)_PAD      24199         I2S_Clock:R           
I2S_SDATA_OUT(0)_PAD  24830         I2S_Clock:R           
MISO_S(0)_PAD         48329         SCLK_S(0)_SYNC/out:F  
MOSI(0)_PAD           24327         Clock:R               
SCLK(0)_PAD           23378         Clock:R               
SS(0)_PAD             25903         Clock:R               


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
SS_S(0)_PAD         MISO_S(0)_PAD            40755  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 59.20 MHz | Target: 0.73 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 1346743p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)             1363136

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16393
-------------------------------------   ----- 
End-of-path arrival time (ps)           16393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  1346743  RISE       1
\SPIM:BSPIM:rx_status_6\/main_4  macrocell4     8768  10708  1346743  RISE       1
\SPIM:BSPIM:rx_status_6\/q       macrocell4     3350  14058  1346743  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6   statusicell2   2335  16393  1346743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell2        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_SPISlave
********************************************
Clock: Clock_SPISlave
Frequency: 79.06 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:dpcounter_one_reg\/q
Path End       : \SPIS:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 1987351p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_SPISlave:R#1 vs. Clock_SPISlave:R#2)   2000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12149
-------------------------------------   ----- 
End-of-path arrival time (ps)           12149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\SPIS:BSPIS:dpcounter_one_reg\/q  macrocell34    1250   1250  1987351  RISE       1
\SPIS:BSPIS:tx_status_0\/main_1   macrocell12    3926   5176  1987351  RISE       1
\SPIS:BSPIS:tx_status_0\/q        macrocell12    3350   8526  1987351  RISE       1
\SPIS:BSPIS:TxStsReg\/status_0    statusicell4   3623  12149  1987351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell4        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for I2S_Clock
***************************************
Clock: I2S_Clock
Frequency: 65.38 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_1:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 136219p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     151015

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14796
-------------------------------------   ----- 
End-of-path arrival time (ps)           14796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q            macrocell31    1250   1250  136219  RISE       1
\I2S_1:bI2S:tx_underflow_0\/main_2   macrocell5     6026   7276  136219  RISE       1
\I2S_1:bI2S:tx_underflow_0\/q        macrocell5     3350  10626  136219  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/status_0  statusicell3   4170  14796  136219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/clock                           statusicell3        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 84.43 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timeout_timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timeout_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timeout_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 1999988155p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   2000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                         1999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11345
-------------------------------------   ----- 
End-of-path arrival time (ps)           11345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timeout_timer:TimerUDB:sT8:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
\Timeout_timer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell4   2290   2290  1999988155  RISE       1
\Timeout_timer:TimerUDB:status_tc\/main_1        macrocell15     3397   5687  1999988155  RISE       1
\Timeout_timer:TimerUDB:status_tc\/q             macrocell15     3350   9037  1999988155  RISE       1
\Timeout_timer:TimerUDB:rstSts:stsreg\/status_0  statusicell6    2308  11345  1999988155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timeout_timer:TimerUDB:rstSts:stsreg\/clock               statusicell6        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. SCLK_S(0)_SYNC/out:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MOSI_S(0)_SYNC/out
Path End       : \SPIS:BSPIS:mosi_tmp\/main_0
Capture Clock  : \SPIS:BSPIS:mosi_tmp\/clock_0
Path slack     : 32830p

Capture Clock Arrival Time                                      0
+ Clock path delay                                           9329
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCLK_S(0)_SYNC/out:R#2)   30303
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36122

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3292
-------------------------------------   ---- 
End-of-path arrival time (ps)           3292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MOSI_S(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
MOSI_S(0)_SYNC/out            synccell      1020   1020  32830  RISE       1
\SPIS:BSPIS:mosi_tmp\/main_0  macrocell36   2272   3292  32830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK_S(0)_SYNC/clock                                        synccell            0      0  RISE       1
SCLK_S(0)_SYNC/out                                          synccell          350    350  
SCLK_S(0)_SYNC/out (TOTAL_ADJUSTMENTS)                      synccell            0    350  RISE       1
--SCLK_S(0)_SYNC/out (Clock Phase Adjustment Delay)         synccell            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell36      8979   9329  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. SCLK_S(0)_SYNC/out:F)
********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MOSI_S(0)_SYNC/out
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : 28788p

Capture Clock Arrival Time                                  30303
+ Clock path delay                                           9329
+ Cycle adjust (CyBUS_CLK:R#3 vs. SCLK_S(0)_SYNC/out:F#2)       0
- Setup time                                                -1970
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37662

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8874
-------------------------------------   ---- 
End-of-path arrival time (ps)           8874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MOSI_S(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
MOSI_S(0)_SYNC/out               synccell        1020   1020  28788  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_5   macrocell14     2272   3292  28788  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q        macrocell14     3350   6642  28788  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/route_si  datapathcell3   2231   8874  28788  RISE       1

Capture Clock Path
pin name                                                model name     delay     AT  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_S(0)_SYNC/out                                      synccell           0  31323  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                            datapathcell3   8979  39632  FALL       1


5.3::Critical Path Report for (Clock_SPISlave:R vs. Clock_SPISlave:R)
*********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:dpcounter_one_reg\/q
Path End       : \SPIS:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 1987351p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_SPISlave:R#1 vs. Clock_SPISlave:R#2)   2000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12149
-------------------------------------   ----- 
End-of-path arrival time (ps)           12149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\SPIS:BSPIS:dpcounter_one_reg\/q  macrocell34    1250   1250  1987351  RISE       1
\SPIS:BSPIS:tx_status_0\/main_1   macrocell12    3926   5176  1987351  RISE       1
\SPIS:BSPIS:tx_status_0\/q        macrocell12    3350   8526  1987351  RISE       1
\SPIS:BSPIS:TxStsReg\/status_0    statusicell4   3623  12149  1987351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell4        0      0  RISE       1


5.4::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_1:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 136219p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     151015

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14796
-------------------------------------   ----- 
End-of-path arrival time (ps)           14796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q            macrocell31    1250   1250  136219  RISE       1
\I2S_1:bI2S:tx_underflow_0\/main_2   macrocell5     6026   7276  136219  RISE       1
\I2S_1:bI2S:tx_underflow_0\/q        macrocell5     3350  10626  136219  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/status_0  statusicell3   4170  14796  136219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/clock                           statusicell3        0      0  RISE       1


5.5::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 1346743p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)             1363136

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16393
-------------------------------------   ----- 
End-of-path arrival time (ps)           16393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  1346743  RISE       1
\SPIM:BSPIM:rx_status_6\/main_4  macrocell4     8768  10708  1346743  RISE       1
\SPIM:BSPIM:rx_status_6\/q       macrocell4     3350  14058  1346743  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6   statusicell2   2335  16393  1346743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell2        0      0  RISE       1


5.6::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timeout_timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timeout_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timeout_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 1999988155p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   2000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                         1999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11345
-------------------------------------   ----- 
End-of-path arrival time (ps)           11345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timeout_timer:TimerUDB:sT8:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
\Timeout_timer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell4   2290   2290  1999988155  RISE       1
\Timeout_timer:TimerUDB:status_tc\/main_1        macrocell15     3397   5687  1999988155  RISE       1
\Timeout_timer:TimerUDB:status_tc\/q             macrocell15     3350   9037  1999988155  RISE       1
\Timeout_timer:TimerUDB:rstSts:stsreg\/status_0  statusicell6    2308  11345  1999988155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timeout_timer:TimerUDB:rstSts:stsreg\/clock               statusicell6        0      0  RISE       1


5.7::Critical Path Report for (SCLK_S(0)_SYNC/out:R vs. SCLK_S(0)_SYNC/out:F)
*****************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : 18604p

Capture Clock Arrival Time                                           30303
+ Clock path delay                                                    9329
+ Cycle adjust (SCLK_S(0)_SYNC/out:R#1 vs. SCLK_S(0)_SYNC/out:F#1)       0
- Setup time                                                         -1970
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       37662

Launch Clock Arrival Time                      0
+ Clock path delay                      9999
+ Data path delay                       9059
-------------------------------------   ---- 
End-of-path arrival time (ps)           19058
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK_S(0)_SYNC/clock                                        synccell            0      0  RISE       1
SCLK_S(0)_SYNC/out                                          synccell         1020   1020  
SCLK_S(0)_SYNC/out (TOTAL_ADJUSTMENTS)                      synccell            0   1020  RISE       1
--SCLK_S(0)_SYNC/out (Clock Phase Adjustment Delay)         synccell            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell36      8979   9999  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q          macrocell36     1250  11249  18604  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_4   macrocell14     2227  13476  18604  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q        macrocell14     3350  16826  18604  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/route_si  datapathcell3   2231  19058  18604  RISE       1

Capture Clock Path
pin name                                                model name     delay     AT  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_S(0)_SYNC/out                                      synccell           0  31323  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                            datapathcell3   8979  39632  FALL       1


5.8::Critical Path Report for (SCLK_S(0)_SYNC/out:F vs. SCLK_S(0)_SYNC/out:F)
*****************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_0
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : 45147p

Capture Clock Arrival Time                                           30303
+ Clock path delay                                                    9329
+ Cycle adjust (SCLK_S(0)_SYNC/out:F#1 vs. SCLK_S(0)_SYNC/out:F#1)       0
- Setup time                                                         -4480
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       35152

Launch Clock Arrival Time                   30303
+ Clock path delay                       9124
+ Data path delay                       11184
-------------------------------------   ----- 
End-of-path arrival time (ps)           50611
 
Launch Clock Path
pin name                                                model name   delay     AT  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_S(0)_SYNC/out                                      synccell         0  31323  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                         count7cell    8104  39427  FALL       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_0   count7cell      1940  41367  45147  RISE       1
\SPIS:BSPIS:tx_load\/main_3       macrocell7      3211  44579  45147  RISE       1
\SPIS:BSPIS:tx_load\/q            macrocell7      3350  47929  45147  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell3   2683  50611  45147  RISE       1

Capture Clock Path
pin name                                                model name     delay     AT  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_S(0)_SYNC/out                                      synccell           0  31323  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                            datapathcell3   8979  39632  FALL       1


5.9::Critical Path Report for (SCLK_S(0)_SYNC/out:F vs. SCLK_S(0)_SYNC/out:R)
*****************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_0
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : 19324p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                    9329
+ Cycle adjust (SCLK_S(0)_SYNC/out:F#1 vs. SCLK_S(0)_SYNC/out:R#2)   60606
- Setup time                                                             0
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       69935

Launch Clock Arrival Time                   30303
+ Clock path delay                       9124
+ Data path delay                       11184
-------------------------------------   ----- 
End-of-path arrival time (ps)           50611
 
Launch Clock Path
pin name                                                model name   delay     AT  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_S(0)_SYNC/out                                      synccell         0  31323  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                         count7cell    8104  39427  FALL       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_0  count7cell      1940  41367  19324  RISE       1
\SPIS:BSPIS:tx_load\/main_3      macrocell7      3211  44579  19324  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell7      3350  47929  19324  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/f1_load   datapathcell3   2683  50611  19324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK_S(0)_SYNC/clock                                        synccell            0      0  RISE       1
SCLK_S(0)_SYNC/out                                          synccell          350    350  
SCLK_S(0)_SYNC/out (TOTAL_ADJUSTMENTS)                      synccell            0    350  RISE       1
--SCLK_S(0)_SYNC/out (Clock Phase Adjustment Delay)         synccell            0    N/A  
\SPIS:BSPIS:sR8:Dp:u0\/clock                                datapathcell3    8979   9329  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : 18604p

Capture Clock Arrival Time                                           30303
+ Clock path delay                                                    9329
+ Cycle adjust (SCLK_S(0)_SYNC/out:R#1 vs. SCLK_S(0)_SYNC/out:F#1)       0
- Setup time                                                         -1970
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       37662

Launch Clock Arrival Time                      0
+ Clock path delay                      9999
+ Data path delay                       9059
-------------------------------------   ---- 
End-of-path arrival time (ps)           19058
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK_S(0)_SYNC/clock                                        synccell            0      0  RISE       1
SCLK_S(0)_SYNC/out                                          synccell         1020   1020  
SCLK_S(0)_SYNC/out (TOTAL_ADJUSTMENTS)                      synccell            0   1020  RISE       1
--SCLK_S(0)_SYNC/out (Clock Phase Adjustment Delay)         synccell            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell36      8979   9999  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q          macrocell36     1250  11249  18604  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_4   macrocell14     2227  13476  18604  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q        macrocell14     3350  16826  18604  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/route_si  datapathcell3   2231  19058  18604  RISE       1

Capture Clock Path
pin name                                                model name     delay     AT  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_S(0)_SYNC/out                                      synccell           0  31323  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                            datapathcell3   8979  39632  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_0
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : 19324p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                    9329
+ Cycle adjust (SCLK_S(0)_SYNC/out:F#1 vs. SCLK_S(0)_SYNC/out:R#2)   60606
- Setup time                                                             0
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       69935

Launch Clock Arrival Time                   30303
+ Clock path delay                       9124
+ Data path delay                       11184
-------------------------------------   ----- 
End-of-path arrival time (ps)           50611
 
Launch Clock Path
pin name                                                model name   delay     AT  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_S(0)_SYNC/out                                      synccell         0  31323  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                         count7cell    8104  39427  FALL       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_0  count7cell      1940  41367  19324  RISE       1
\SPIS:BSPIS:tx_load\/main_3      macrocell7      3211  44579  19324  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell7      3350  47929  19324  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/f1_load   datapathcell3   2683  50611  19324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK_S(0)_SYNC/clock                                        synccell            0      0  RISE       1
SCLK_S(0)_SYNC/out                                          synccell          350    350  
SCLK_S(0)_SYNC/out (TOTAL_ADJUSTMENTS)                      synccell            0    350  RISE       1
--SCLK_S(0)_SYNC/out (Clock Phase Adjustment Delay)         synccell            0    N/A  
\SPIS:BSPIS:sR8:Dp:u0\/clock                                datapathcell3    8979   9329  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MOSI_S(0)_SYNC/out
Path End       : \SPIS:BSPIS:mosi_tmp\/main_0
Capture Clock  : \SPIS:BSPIS:mosi_tmp\/clock_0
Path slack     : 32830p

Capture Clock Arrival Time                                      0
+ Clock path delay                                           9329
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCLK_S(0)_SYNC/out:R#2)   30303
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36122

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3292
-------------------------------------   ---- 
End-of-path arrival time (ps)           3292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MOSI_S(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
MOSI_S(0)_SYNC/out            synccell      1020   1020  32830  RISE       1
\SPIS:BSPIS:mosi_tmp\/main_0  macrocell36   2272   3292  32830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK_S(0)_SYNC/clock                                        synccell            0      0  RISE       1
SCLK_S(0)_SYNC/out                                          synccell          350    350  
SCLK_S(0)_SYNC/out (TOTAL_ADJUSTMENTS)                      synccell            0    350  RISE       1
--SCLK_S(0)_SYNC/out (Clock Phase Adjustment Delay)         synccell            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell36      8979   9329  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_0
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : 45147p

Capture Clock Arrival Time                                           30303
+ Clock path delay                                                    9329
+ Cycle adjust (SCLK_S(0)_SYNC/out:F#1 vs. SCLK_S(0)_SYNC/out:F#1)       0
- Setup time                                                         -4480
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       35152

Launch Clock Arrival Time                   30303
+ Clock path delay                       9124
+ Data path delay                       11184
-------------------------------------   ----- 
End-of-path arrival time (ps)           50611
 
Launch Clock Path
pin name                                                model name   delay     AT  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_S(0)_SYNC/out                                      synccell         0  31323  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                         count7cell    8104  39427  FALL       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_0   count7cell      1940  41367  45147  RISE       1
\SPIS:BSPIS:tx_load\/main_3       macrocell7      3211  44579  45147  RISE       1
\SPIS:BSPIS:tx_load\/q            macrocell7      3350  47929  45147  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell3   2683  50611  45147  RISE       1

Capture Clock Path
pin name                                                model name     delay     AT  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_S(0)_SYNC/out                                      synccell           0  31323  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                            datapathcell3   8979  39632  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_1:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 136219p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     151015

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14796
-------------------------------------   ----- 
End-of-path arrival time (ps)           14796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q            macrocell31    1250   1250  136219  RISE       1
\I2S_1:bI2S:tx_underflow_0\/main_2   macrocell5     6026   7276  136219  RISE       1
\I2S_1:bI2S:tx_underflow_0\/q        macrocell5     3350  10626  136219  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/status_0  statusicell3   4170  14796  136219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/clock                           statusicell3        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_1\/q
Path End       : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 137364p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -6190
------------------------------------------------   ------ 
End-of-path required time (ps)                     145325

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7961
-------------------------------------   ---- 
End-of-path arrival time (ps)           7961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_1\/q                macrocell30     1250   1250  136247  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell2   6711   7961  137364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 138449p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -6190
------------------------------------------------   ------ 
End-of-path required time (ps)                     145325

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6876
-------------------------------------   ---- 
End-of-path arrival time (ps)           6876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q                macrocell31     1250   1250  136219  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell2   5626   6876  138449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_2\/q
Path End       : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 139558p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -6190
------------------------------------------------   ------ 
End-of-path required time (ps)                     145325

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_2\/q                macrocell29     1250   1250  137757  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell2   4517   5767  139558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_1\/q
Path End       : \I2S_1:bI2S:d0_load\/main_1
Capture Clock  : \I2S_1:bI2S:d0_load\/clock_0
Path slack     : 140055p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_1\/q    macrocell30   1250   1250  136247  RISE       1
\I2S_1:bI2S:d0_load\/main_1  macrocell32   6700   7950  140055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:d0_load\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:d0_load\/main_2
Capture Clock  : \I2S_1:bI2S:d0_load\/clock_0
Path slack     : 140166p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7839
-------------------------------------   ---- 
End-of-path arrival time (ps)           7839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q    macrocell31   1250   1250  136219  RISE       1
\I2S_1:bI2S:d0_load\/main_2  macrocell32   6589   7839  140166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:d0_load\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 140729p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7276
-------------------------------------   ---- 
End-of-path arrival time (ps)           7276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q                macrocell31   1250   1250  136219  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_4  macrocell26   6026   7276  140729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_1\/q
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 140757p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7249
-------------------------------------   ---- 
End-of-path arrival time (ps)           7249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_1\/q                macrocell30   1250   1250  136247  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_3  macrocell26   5999   7249  140757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : \I2S_1:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 140812p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  140812  RISE       1
\I2S_1:bI2S:tx_state_0\/main_1   macrocell31   5254   7194  140812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : \I2S_1:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 141381p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  140812  RISE       1
\I2S_1:bI2S:tx_state_1\/main_1   macrocell30   4684   6624  141381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_2
Path End       : \I2S_1:bI2S:BitCounter\/enable
Capture Clock  : \I2S_1:bI2S:BitCounter\/clock
Path slack     : 141575p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     147455

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_2   controlcell1   1210   1210  141575  RISE       1
\I2S_1:bI2S:BitCounter\/enable  count7cell     4670   5880  141575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_0
Path End       : Net_521_0/main_5
Capture Clock  : Net_521_0/clock_0
Path slack     : 141675p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_0  count7cell    1940   1940  141675  RISE       1
Net_521_0/main_5                 macrocell33   4391   6331  141675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell33         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_0
Path End       : \I2S_1:bI2S:txenable\/main_1
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 141692p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6313
-------------------------------------   ---- 
End-of-path arrival time (ps)           6313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell1        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_0  controlcell1   1210   1210  141692  RISE       1
\I2S_1:bI2S:txenable\/main_1   macrocell27    5103   6313  141692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_2\/q
Path End       : \I2S_1:bI2S:tx_swap_done_reg\/main_3
Capture Clock  : \I2S_1:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 141699p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_2\/q             macrocell29   1250   1250  137757  RISE       1
\I2S_1:bI2S:tx_swap_done_reg\/main_3  macrocell28   5056   6306  141699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_swap_done_reg\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_2\/q
Path End       : \I2S_1:bI2S:tx_state_0\/main_8
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 141699p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_2\/q       macrocell29   1250   1250  137757  RISE       1
\I2S_1:bI2S:tx_state_0\/main_8  macrocell31   5056   6306  141699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_2\/q
Path End       : \I2S_1:bI2S:d0_load\/main_0
Capture Clock  : \I2S_1:bI2S:d0_load\/clock_0
Path slack     : 141714p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_2\/q    macrocell29   1250   1250  137757  RISE       1
\I2S_1:bI2S:d0_load\/main_0  macrocell32   5041   6291  141714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:d0_load\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_3
Path End       : \I2S_1:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 142005p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_3  count7cell    1940   1940  142005  RISE       1
\I2S_1:bI2S:tx_state_1\/main_3   macrocell30   4060   6000  142005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_3
Path End       : \I2S_1:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 142016p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5989
-------------------------------------   ---- 
End-of-path arrival time (ps)           5989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_3  count7cell    1940   1940  142005  RISE       1
\I2S_1:bI2S:tx_state_0\/main_3   macrocell31   4049   5989  142016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_2
Path End       : \I2S_1:bI2S:txenable\/main_0
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 142094p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell1        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_2  controlcell1   1210   1210  141575  RISE       1
\I2S_1:bI2S:txenable\/main_0   macrocell27    4701   5911  142094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 142121p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5884
-------------------------------------   ---- 
End-of-path arrival time (ps)           5884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  137612  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_5         macrocell26     2304   5884  142121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_2
Path End       : \I2S_1:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 142153p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5852
-------------------------------------   ---- 
End-of-path arrival time (ps)           5852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_2  count7cell    1940   1940  142153  RISE       1
\I2S_1:bI2S:tx_state_1\/main_4   macrocell30   3912   5852  142153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_1
Path End       : \I2S_1:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 142157p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_1  count7cell    1940   1940  142157  RISE       1
\I2S_1:bI2S:tx_state_1\/main_5   macrocell30   3908   5848  142157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_2
Path End       : \I2S_1:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 142164p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_2  count7cell    1940   1940  142153  RISE       1
\I2S_1:bI2S:tx_state_0\/main_4   macrocell31   3901   5841  142164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_1
Path End       : \I2S_1:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 142168p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_1  count7cell    1940   1940  142157  RISE       1
\I2S_1:bI2S:tx_state_0\/main_5   macrocell31   3898   5838  142168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_1\/q
Path End       : \I2S_1:bI2S:tx_state_1\/main_9
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 142202p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_1\/q       macrocell30   1250   1250  136247  RISE       1
\I2S_1:bI2S:tx_state_1\/main_9  macrocell30   4553   5803  142202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_2\/q
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 142267p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5738
-------------------------------------   ---- 
End-of-path arrival time (ps)           5738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_2\/q                macrocell29   1250   1250  137757  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_2  macrocell26   4488   5738  142267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_swap_done_reg\/q
Path End       : \I2S_1:bI2S:tx_state_1\/main_7
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 142314p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_swap_done_reg\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_swap_done_reg\/q  macrocell28   1250   1250  142314  RISE       1
\I2S_1:bI2S:tx_state_1\/main_7   macrocell30   4442   5692  142314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_4
Path End       : \I2S_1:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 142330p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5676
-------------------------------------   ---- 
End-of-path arrival time (ps)           5676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_4  count7cell    1940   1940  142330  RISE       1
\I2S_1:bI2S:tx_state_1\/main_2   macrocell30   3736   5676  142330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_6
Path End       : \I2S_1:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 142330p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_6  count7cell    1940   1940  142330  RISE       1
\I2S_1:bI2S:tx_state_1\/main_0   macrocell30   3735   5675  142330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_6
Path End       : \I2S_1:bI2S:tx_swap_done_reg\/main_0
Capture Clock  : \I2S_1:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 142340p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_6       count7cell    1940   1940  142330  RISE       1
\I2S_1:bI2S:tx_swap_done_reg\/main_0  macrocell28   3725   5665  142340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_swap_done_reg\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_6
Path End       : \I2S_1:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 142340p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_6  count7cell    1940   1940  142330  RISE       1
\I2S_1:bI2S:tx_state_0\/main_0   macrocell31   3725   5665  142340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_4
Path End       : \I2S_1:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 142340p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_4  count7cell    1940   1940  142330  RISE       1
\I2S_1:bI2S:tx_state_0\/main_2   macrocell31   3725   5665  142340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_swap_done_reg\/q
Path End       : \I2S_1:bI2S:tx_state_2\/main_7
Capture Clock  : \I2S_1:bI2S:tx_state_2\/clock_0
Path slack     : 142359p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_swap_done_reg\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_swap_done_reg\/q  macrocell28   1250   1250  142314  RISE       1
\I2S_1:bI2S:tx_state_2\/main_7   macrocell29   4396   5646  142359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : Net_521_0/main_0
Capture Clock  : Net_521_0/clock_0
Path slack     : 142372p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  140812  RISE       1
Net_521_0/main_0                 macrocell33   3693   5633  142372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell33         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_2
Path End       : Net_521_0/main_3
Capture Clock  : Net_521_0/clock_0
Path slack     : 142376p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_2  count7cell    1940   1940  142153  RISE       1
Net_521_0/main_3                 macrocell33   3689   5629  142376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell33         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_1
Path End       : Net_521_0/main_4
Capture Clock  : Net_521_0/clock_0
Path slack     : 142381p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_1  count7cell    1940   1940  142157  RISE       1
Net_521_0/main_4                 macrocell33   3685   5625  142381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell33         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_2\/q
Path End       : \I2S_1:bI2S:tx_state_1\/main_8
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 142410p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_2\/q       macrocell29   1250   1250  137757  RISE       1
\I2S_1:bI2S:tx_state_1\/main_8  macrocell30   4345   5595  142410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_3
Path End       : Net_521_0/main_2
Capture Clock  : Net_521_0/clock_0
Path slack     : 142502p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_3  count7cell    1940   1940  142005  RISE       1
Net_521_0/main_2                 macrocell33   3563   5503  142502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell33         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:tx_state_2\/main_10
Capture Clock  : \I2S_1:bI2S:tx_state_2\/clock_0
Path slack     : 142547p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q        macrocell31   1250   1250  136219  RISE       1
\I2S_1:bI2S:tx_state_2\/main_10  macrocell29   4208   5458  142547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_4
Path End       : Net_521_0/main_1
Capture Clock  : Net_521_0/clock_0
Path slack     : 142563p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_4  count7cell    1940   1940  142330  RISE       1
Net_521_0/main_1                 macrocell33   3502   5442  142563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell33         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_0
Path End       : \I2S_1:bI2S:txenable\/main_8
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 142568p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_0  count7cell    1940   1940  141675  RISE       1
\I2S_1:bI2S:txenable\/main_8     macrocell27   3497   5437  142568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_6
Path End       : Net_520/main_1
Capture Clock  : Net_520/clock_0
Path slack     : 142586p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_6  count7cell    1940   1940  142330  RISE       1
Net_520/main_1                   macrocell25   3479   5419  142586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_520/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_0
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 142617p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_0            controlcell1   1210   1210  141692  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_0  macrocell26    4178   5388  142617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_1\/q
Path End       : \I2S_1:bI2S:tx_swap_done_reg\/main_4
Capture Clock  : \I2S_1:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 142758p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_1\/q             macrocell30   1250   1250  136247  RISE       1
\I2S_1:bI2S:tx_swap_done_reg\/main_4  macrocell28   3997   5247  142758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_swap_done_reg\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_1\/q
Path End       : \I2S_1:bI2S:tx_state_0\/main_9
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 142758p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_1\/q       macrocell30   1250   1250  136247  RISE       1
\I2S_1:bI2S:tx_state_0\/main_9  macrocell31   3997   5247  142758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_1\/q
Path End       : \I2S_1:bI2S:tx_state_2\/main_9
Capture Clock  : \I2S_1:bI2S:tx_state_2\/clock_0
Path slack     : 142846p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_1\/q       macrocell30   1250   1250  136247  RISE       1
\I2S_1:bI2S:tx_state_2\/main_9  macrocell29   3909   5159  142846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:txenable\/q
Path End       : \I2S_1:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 142881p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:txenable\/q         macrocell27   1250   1250  142881  RISE       1
\I2S_1:bI2S:tx_state_1\/main_6  macrocell30   3874   5124  142881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:txenable\/q
Path End       : \I2S_1:bI2S:tx_swap_done_reg\/main_1
Capture Clock  : \I2S_1:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 142894p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:txenable\/q               macrocell27   1250   1250  142881  RISE       1
\I2S_1:bI2S:tx_swap_done_reg\/main_1  macrocell28   3861   5111  142894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_swap_done_reg\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:txenable\/q
Path End       : \I2S_1:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 142894p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:txenable\/q         macrocell27   1250   1250  142881  RISE       1
\I2S_1:bI2S:tx_state_0\/main_6  macrocell31   3861   5111  142894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_521_0/q
Path End       : Net_521_0/main_7
Capture Clock  : Net_521_0/clock_0
Path slack     : 142987p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell33         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_521_0/q       macrocell33   1250   1250  142987  RISE       1
Net_521_0/main_7  macrocell33   3768   5018  142987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell33         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_521_0/main_6
Capture Clock  : Net_521_0/clock_0
Path slack     : 142997p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell2   2720   2720  142997  RISE       1
Net_521_0/main_6                       macrocell33     2288   5008  142997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell33         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_2
Path End       : \I2S_1:bI2S:reset\/main_0
Capture Clock  : \I2S_1:bI2S:reset\/clock_0
Path slack     : 143009p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell1        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_2  controlcell1   1210   1210  141575  RISE       1
\I2S_1:bI2S:reset\/main_0      macrocell24    3786   4996  143009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:reset\/clock_0                                 macrocell24         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_3
Path End       : \I2S_1:bI2S:txenable\/main_5
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 143103p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_3  count7cell    1940   1940  142005  RISE       1
\I2S_1:bI2S:txenable\/main_5     macrocell27   2962   4902  143103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_3
Path End       : \I2S_1:bI2S:tx_state_2\/main_3
Capture Clock  : \I2S_1:bI2S:tx_state_2\/clock_0
Path slack     : 143114p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_3  count7cell    1940   1940  142005  RISE       1
\I2S_1:bI2S:tx_state_2\/main_3   macrocell29   2951   4891  143114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : \I2S_1:bI2S:tx_state_2\/main_1
Capture Clock  : \I2S_1:bI2S:tx_state_2\/clock_0
Path slack     : 143251p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  140812  RISE       1
\I2S_1:bI2S:tx_state_2\/main_1   macrocell29   2814   4754  143251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_2
Path End       : \I2S_1:bI2S:txenable\/main_6
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 143252p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_2  count7cell    1940   1940  142153  RISE       1
\I2S_1:bI2S:txenable\/main_6     macrocell27   2813   4753  143252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_1
Path End       : \I2S_1:bI2S:txenable\/main_7
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 143257p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_1  count7cell    1940   1940  142157  RISE       1
\I2S_1:bI2S:txenable\/main_7     macrocell27   2809   4749  143257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_1
Path End       : \I2S_1:bI2S:tx_state_2\/main_5
Capture Clock  : \I2S_1:bI2S:tx_state_2\/clock_0
Path slack     : 143261p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_1  count7cell    1940   1940  142157  RISE       1
\I2S_1:bI2S:tx_state_2\/main_5   macrocell29   2804   4744  143261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : \I2S_1:bI2S:txenable\/main_3
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 143265p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  140812  RISE       1
\I2S_1:bI2S:txenable\/main_3     macrocell27   2800   4740  143265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_2
Path End       : \I2S_1:bI2S:tx_state_2\/main_4
Capture Clock  : \I2S_1:bI2S:tx_state_2\/clock_0
Path slack     : 143265p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_2  count7cell    1940   1940  142153  RISE       1
\I2S_1:bI2S:tx_state_2\/main_4   macrocell29   2800   4740  143265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_swap_done_reg\/q
Path End       : \I2S_1:bI2S:tx_swap_done_reg\/main_2
Capture Clock  : \I2S_1:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 143274p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_swap_done_reg\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_swap_done_reg\/q       macrocell28   1250   1250  142314  RISE       1
\I2S_1:bI2S:tx_swap_done_reg\/main_2  macrocell28   3481   4731  143274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_swap_done_reg\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_swap_done_reg\/q
Path End       : \I2S_1:bI2S:tx_state_0\/main_7
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 143274p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_swap_done_reg\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_swap_done_reg\/q  macrocell28   1250   1250  142314  RISE       1
\I2S_1:bI2S:tx_state_0\/main_7   macrocell31   3481   4731  143274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:tx_swap_done_reg\/main_5
Capture Clock  : \I2S_1:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 143301p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q             macrocell31   1250   1250  136219  RISE       1
\I2S_1:bI2S:tx_swap_done_reg\/main_5  macrocell28   3455   4705  143301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_swap_done_reg\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:tx_state_0\/main_10
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 143301p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q        macrocell31   1250   1250  136219  RISE       1
\I2S_1:bI2S:tx_state_0\/main_10  macrocell31   3455   4705  143301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:tx_state_1\/main_10
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 143347p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q        macrocell31   1250   1250  136219  RISE       1
\I2S_1:bI2S:tx_state_1\/main_10  macrocell30   3409   4659  143347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_4
Path End       : \I2S_1:bI2S:txenable\/main_4
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 143432p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_4  count7cell    1940   1940  142330  RISE       1
\I2S_1:bI2S:txenable\/main_4     macrocell27   2634   4574  143432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_6
Path End       : \I2S_1:bI2S:txenable\/main_2
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 143433p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_6  count7cell    1940   1940  142330  RISE       1
\I2S_1:bI2S:txenable\/main_2     macrocell27   2632   4572  143433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_4
Path End       : \I2S_1:bI2S:tx_state_2\/main_2
Capture Clock  : \I2S_1:bI2S:tx_state_2\/clock_0
Path slack     : 143438p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_4  count7cell    1940   1940  142330  RISE       1
\I2S_1:bI2S:tx_state_2\/main_2   macrocell29   2627   4567  143438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_6
Path End       : \I2S_1:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S_1:bI2S:tx_state_2\/clock_0
Path slack     : 143440p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4566
-------------------------------------   ---- 
End-of-path arrival time (ps)           4566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_6  count7cell    1940   1940  142330  RISE       1
\I2S_1:bI2S:tx_state_2\/main_0   macrocell29   2626   4566  143440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_underflow_sticky\/q
Path End       : \I2S_1:bI2S:txenable\/main_9
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 143521p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_underflow_sticky\/q  macrocell26   1250   1250  143521  RISE       1
\I2S_1:bI2S:txenable\/main_9        macrocell27   3234   4484  143521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_2\/q
Path End       : \I2S_1:bI2S:tx_state_2\/main_8
Capture Clock  : \I2S_1:bI2S:tx_state_2\/clock_0
Path slack     : 143628p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_2\/q       macrocell29   1250   1250  137757  RISE       1
\I2S_1:bI2S:tx_state_2\/main_8  macrocell29   3127   4377  143628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:reset\/q
Path End       : Net_520/main_0
Capture Clock  : Net_520/clock_0
Path slack     : 143826p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:reset\/clock_0                                 macrocell24         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:reset\/q  macrocell24   1250   1250  143826  RISE       1
Net_520/main_0        macrocell25   2929   4179  143826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_520/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:txenable\/q
Path End       : \I2S_1:bI2S:txenable\/main_10
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 143960p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:txenable\/q        macrocell27   1250   1250  142881  RISE       1
\I2S_1:bI2S:txenable\/main_10  macrocell27   2795   4045  143960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:txenable\/q
Path End       : \I2S_1:bI2S:tx_state_2\/main_6
Capture Clock  : \I2S_1:bI2S:tx_state_2\/clock_0
Path slack     : 143974p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:txenable\/q         macrocell27   1250   1250  142881  RISE       1
\I2S_1:bI2S:tx_state_2\/main_6  macrocell29   2781   4031  143974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_underflow_sticky\/q
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 144448p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_underflow_sticky\/q       macrocell26   1250   1250  143521  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_1  macrocell26   2307   3557  144448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:d0_load\/q
Path End       : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/d0_load
Capture Clock  : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 145652p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   151515
- Setup time                                        -2320
------------------------------------------------   ------ 
End-of-path required time (ps)                     149195

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:d0_load\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:d0_load\/q                 macrocell32     1250   1250  145652  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/d0_load  datapathcell2   2293   3543  145652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 1346743p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)             1363136

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16393
-------------------------------------   ----- 
End-of-path arrival time (ps)           16393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  1346743  RISE       1
\SPIM:BSPIM:rx_status_6\/main_4  macrocell4     8768  10708  1346743  RISE       1
\SPIM:BSPIM:rx_status_6\/q       macrocell4     3350  14058  1346743  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6   statusicell2   2335  16393  1346743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1347463p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -2850
----------------------------------------   ------- 
End-of-path required time (ps)             1360786

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13323
-------------------------------------   ----- 
End-of-path arrival time (ps)           13323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2   count7cell      1940   1940  1347463  RISE       1
\SPIM:BSPIM:load_rx_data\/main_2  macrocell1      3865   5805  1347463  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1      3350   9155  1347463  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4168  13323  1347463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 1348204p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)             1363136

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14932
-------------------------------------   ----- 
End-of-path arrival time (ps)           14932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2   count7cell     1940   1940  1347463  RISE       1
\SPIM:BSPIM:load_rx_data\/main_2  macrocell1     3865   5805  1347463  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1     3350   9155  1347463  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell1   5778  14932  1348204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1348459p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -8480
----------------------------------------   ------- 
End-of-path required time (ps)             1355156

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6697
-------------------------------------   ---- 
End-of-path arrival time (ps)           6697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell18     1250   1250  1348459  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   5447   6697  1348459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1348510p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -8480
----------------------------------------   ------- 
End-of-path required time (ps)             1355156

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6646
-------------------------------------   ---- 
End-of-path arrival time (ps)           6646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell19     1250   1250  1348510  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   5396   6646  1348510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1348644p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11483
-------------------------------------   ----- 
End-of-path arrival time (ps)           11483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1346743  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell18   9543  11483  1348644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_0\/main_7
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1349204p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10923
-------------------------------------   ----- 
End-of-path arrival time (ps)           10923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1346743  RISE       1
\SPIM:BSPIM:state_0\/main_7      macrocell19   8983  10923  1349204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1349360p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10766
-------------------------------------   ----- 
End-of-path arrival time (ps)           10766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1347478  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell21   8826  10766  1349360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1349372p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10754
-------------------------------------   ----- 
End-of-path arrival time (ps)           10754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1347478  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell18   8814  10754  1349372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_0\/main_4
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1349375p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10751
-------------------------------------   ----- 
End-of-path arrival time (ps)           10751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1347478  RISE       1
\SPIM:BSPIM:state_0\/main_4      macrocell19   8811  10751  1349375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1349417p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10709
-------------------------------------   ----- 
End-of-path arrival time (ps)           10709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell18   1250   1250  1348459  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell22   9459  10709  1349417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1349430p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10696
-------------------------------------   ----- 
End-of-path arrival time (ps)           10696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1346743  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell17   8756  10696  1349430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1349571p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10556
-------------------------------------   ----- 
End-of-path arrival time (ps)           10556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1347463  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell18   8616  10556  1349571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1349589p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10538
-------------------------------------   ----- 
End-of-path arrival time (ps)           10538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1346743  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell21   8598  10538  1349589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_0\/main_5
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1350111p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10015
-------------------------------------   ----- 
End-of-path arrival time (ps)           10015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1347463  RISE       1
\SPIM:BSPIM:state_0\/main_5      macrocell19   8075  10015  1350111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1350282p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9844
-------------------------------------   ---- 
End-of-path arrival time (ps)           9844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1347478  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell17   7904   9844  1350282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1350285p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9841
-------------------------------------   ---- 
End-of-path arrival time (ps)           9841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1348096  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell21   7901   9841  1350285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1350405p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9722
-------------------------------------   ---- 
End-of-path arrival time (ps)           9722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell19   1250   1250  1348510  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell22   8472   9722  1350405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1350510p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9616
-------------------------------------   ---- 
End-of-path arrival time (ps)           9616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1347463  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell21   7676   9616  1350510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_339/main_1
Capture Clock  : Net_339/clock_0
Path slack     : 1350721p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9406
-------------------------------------   ---- 
End-of-path arrival time (ps)           9406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell18   1250   1250  1348459  RISE       1
Net_339/main_1          macrocell20   8156   9406  1350721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1350828p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -8480
----------------------------------------   ------- 
End-of-path required time (ps)             1355156

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell17     1250   1250  1350828  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   3078   4328  1350828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1350844p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9282
-------------------------------------   ---- 
End-of-path arrival time (ps)           9282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1347470  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell21   7342   9282  1350844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1350849p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9278
-------------------------------------   ---- 
End-of-path arrival time (ps)           9278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1348096  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell18   7338   9278  1350849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1350861p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9265
-------------------------------------   ---- 
End-of-path arrival time (ps)           9265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1347470  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell18   7325   9265  1350861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_0\/main_6
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1350863p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1347470  RISE       1
\SPIM:BSPIM:state_0\/main_6      macrocell19   7323   9263  1350863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 1350981p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)             1363136

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12156
-------------------------------------   ----- 
End-of-path arrival time (ps)           12156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q           macrocell17    1250   1250  1350828  RISE       1
\SPIM:BSPIM:tx_status_0\/main_0  macrocell2     5232   6482  1350981  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell2     3350   9832  1350981  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell1   2323  12156  1350981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1351257p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8869
-------------------------------------   ---- 
End-of-path arrival time (ps)           8869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1348096  RISE       1
\SPIM:BSPIM:state_0\/main_3      macrocell19   6929   8869  1351257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_339/main_2
Capture Clock  : Net_339/clock_0
Path slack     : 1351282p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8844
-------------------------------------   ---- 
End-of-path arrival time (ps)           8844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell19   1250   1250  1348510  RISE       1
Net_339/main_2          macrocell20   7594   8844  1351282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1351372p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8754
-------------------------------------   ---- 
End-of-path arrival time (ps)           8754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1351372  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell18     5174   8754  1351372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_339/main_0
Capture Clock  : Net_339/clock_0
Path slack     : 1351717p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell17   1250   1250  1350828  RISE       1
Net_339/main_0          macrocell20   7160   8410  1351717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_8
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1351791p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8336
-------------------------------------   ---- 
End-of-path arrival time (ps)           8336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1351372  RISE       1
\SPIM:BSPIM:state_0\/main_8              macrocell19     4756   8336  1351791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1351817p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell17   1250   1250  1350828  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell22   7059   8309  1351817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1351847p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8279
-------------------------------------   ---- 
End-of-path arrival time (ps)           8279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1348096  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell17   6339   8279  1351847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1352076p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8050
-------------------------------------   ---- 
End-of-path arrival time (ps)           8050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1347463  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell17   6110   8050  1352076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1352088p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1347470  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell17   6098   8038  1352088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1352371p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7755
-------------------------------------   ---- 
End-of-path arrival time (ps)           7755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1351372  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell17     4175   7755  1352371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_337/main_4
Capture Clock  : Net_337/clock_0
Path slack     : 1352470p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7657
-------------------------------------   ---- 
End-of-path arrival time (ps)           7657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                        model name     delay     AT    slack  edge  Fanout
------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  1352470  RISE       1
Net_337/main_4                  macrocell16     2297   7657  1352470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1352732p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7394
-------------------------------------   ---- 
End-of-path arrival time (ps)           7394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell18   1250   1250  1348459  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell17   6144   7394  1352732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_337/main_2
Capture Clock  : Net_337/clock_0
Path slack     : 1352738p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7388
-------------------------------------   ---- 
End-of-path arrival time (ps)           7388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell18   1250   1250  1348459  RISE       1
Net_337/main_2          macrocell16   6138   7388  1352738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_337/main_3
Capture Clock  : Net_337/clock_0
Path slack     : 1352934p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7193
-------------------------------------   ---- 
End-of-path arrival time (ps)           7193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell19   1250   1250  1348510  RISE       1
Net_337/main_3          macrocell16   5943   7193  1352934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_338/main_2
Capture Clock  : Net_338/clock_0
Path slack     : 1352955p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7172
-------------------------------------   ---- 
End-of-path arrival time (ps)           7172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell19   1250   1250  1348510  RISE       1
Net_338/main_2          macrocell23   5922   7172  1352955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_338/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_338/main_1
Capture Clock  : Net_338/clock_0
Path slack     : 1353037p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7090
-------------------------------------   ---- 
End-of-path arrival time (ps)           7090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell18   1250   1250  1348459  RISE       1
Net_338/main_1          macrocell23   5840   7090  1353037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_338/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1353099p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7027
-------------------------------------   ---- 
End-of-path arrival time (ps)           7027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell17   1250   1250  1350828  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell21   5777   7027  1353099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 1353684p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -4060
----------------------------------------   ------- 
End-of-path required time (ps)             1359576

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell22   1250   1250  1353684  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    4642   5892  1353684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1353884p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           6242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell19   1250   1250  1348510  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell17   4992   6242  1353884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1354097p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell17   1250   1250  1350828  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell19   4779   6029  1354097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1354099p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6027
-------------------------------------   ---- 
End-of-path arrival time (ps)           6027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell17   1250   1250  1350828  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell18   4777   6027  1354099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_338/main_0
Capture Clock  : Net_338/clock_0
Path slack     : 1354884p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5243
-------------------------------------   ---- 
End-of-path arrival time (ps)           5243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell17   1250   1250  1350828  RISE       1
Net_338/main_0          macrocell23   3993   5243  1354884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_338/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1354955p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1348096  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3   macrocell22   3231   5171  1354955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1354958p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1347463  RISE       1
\SPIM:BSPIM:cnt_enable\/main_5   macrocell22   3228   5168  1354958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1354978p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1347470  RISE       1
\SPIM:BSPIM:cnt_enable\/main_6   macrocell22   3209   5149  1354978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1354983p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1347478  RISE       1
\SPIM:BSPIM:cnt_enable\/main_4   macrocell22   3203   5143  1354983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_339/q
Path End       : Net_339/main_3
Capture Clock  : Net_339/clock_0
Path slack     : 1355086p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_339/q       macrocell20   1250   1250  1355086  RISE       1
Net_339/main_3  macrocell20   3790   5040  1355086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1355158p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell18   1250   1250  1348459  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell18   3718   4968  1355158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1355159p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell18   1250   1250  1348459  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell19   3718   4968  1355159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1355297p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1346743  RISE       1
\SPIM:BSPIM:cnt_enable\/main_7   macrocell22   2889   4829  1355297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1355437p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell18   1250   1250  1348459  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell21   3440   4690  1355437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1355484p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell19   1250   1250  1348510  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell21   3393   4643  1355484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1355490p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell19   1250   1250  1348510  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell19   3387   4637  1355490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1355490p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell19         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell19   1250   1250  1348510  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell18   3387   4637  1355490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1355799p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell22   1250   1250  1353684  RISE       1
\SPIM:BSPIM:cnt_enable\/main_8  macrocell22   3078   4328  1355799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1355807p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell17   1250   1250  1350828  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell17   3070   4320  1355807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_337/main_1
Capture Clock  : Net_337/clock_0
Path slack     : 1355939p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell17   1250   1250  1350828  RISE       1
Net_337/main_1          macrocell16   2937   4187  1355939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_337/q
Path End       : Net_337/main_0
Capture Clock  : Net_337/clock_0
Path slack     : 1356582p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_337/q       macrocell16   1250   1250  1356582  RISE       1
Net_337/main_0  macrocell16   2295   3545  1356582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1356589p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell21   1250   1250  1356589  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell21   2287   3537  1356589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:dpcounter_one_reg\/q
Path End       : \SPIS:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 1987351p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_SPISlave:R#1 vs. Clock_SPISlave:R#2)   2000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12149
-------------------------------------   ----- 
End-of-path arrival time (ps)           12149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\SPIS:BSPIS:dpcounter_one_reg\/q  macrocell34    1250   1250  1987351  RISE       1
\SPIS:BSPIS:tx_status_0\/main_1   macrocell12    3926   5176  1987351  RISE       1
\SPIS:BSPIS:tx_status_0\/q        macrocell12    3350   8526  1987351  RISE       1
\SPIS:BSPIS:TxStsReg\/status_0    statusicell4   3623  12149  1987351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell4        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 1987979p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_SPISlave:R#1 vs. Clock_SPISlave:R#2)   2000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11521
-------------------------------------   ----- 
End-of-path arrival time (ps)           11521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\SPIS:BSPIS:sync_1\/out            synccell       1020   1020  1987979  RISE       1
\SPIS:BSPIS:byte_complete\/main_0  macrocell8     4817   5837  1987979  RISE       1
\SPIS:BSPIS:byte_complete\/q       macrocell8     3350   9187  1987979  RISE       1
\SPIS:BSPIS:TxStsReg\/status_6     statusicell4   2335  11521  1987979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell4        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_3\/out
Path End       : \SPIS:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPIS:BSPIS:RxStsReg\/clock
Path slack     : 1988335p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_SPISlave:R#1 vs. Clock_SPISlave:R#2)   2000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11165
-------------------------------------   ----- 
End-of-path arrival time (ps)           11165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_3\/clock                                  synccell            0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SPIS:BSPIS:sync_3\/out             synccell       1020   1020  1988335  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/main_0  macrocell9     4494   5514  1988335  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/q       macrocell9     3350   8864  1988335  RISE       1
\SPIS:BSPIS:RxStsReg\/status_5      statusicell5   2302  11165  1988335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:RxStsReg\/clock                                statusicell5        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS:BSPIS:dpcounter_one_reg\/clock_0
Path slack     : 1990097p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_SPISlave:R#1 vs. Clock_SPISlave:R#2)   2000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIS:BSPIS:sync_1\/out                synccell      1020   1020  1987979  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/main_0  macrocell34   5373   6393  1990097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_3\/out
Path End       : \SPIS:BSPIS:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0
Path slack     : 1991899p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_SPISlave:R#1 vs. Clock_SPISlave:R#2)   2000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_3\/clock                                  synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIS:BSPIS:sync_3\/out                   synccell      1020   1020  1988335  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/main_0  macrocell35   3571   4591  1991899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timeout_timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timeout_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timeout_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 1999988155p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   2000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                         1999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11345
-------------------------------------   ----- 
End-of-path arrival time (ps)           11345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timeout_timer:TimerUDB:sT8:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
\Timeout_timer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell4   2290   2290  1999988155  RISE       1
\Timeout_timer:TimerUDB:status_tc\/main_1        macrocell15     3397   5687  1999988155  RISE       1
\Timeout_timer:TimerUDB:status_tc\/q             macrocell15     3350   9037  1999988155  RISE       1
\Timeout_timer:TimerUDB:rstSts:stsreg\/status_0  statusicell6    2308  11345  1999988155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timeout_timer:TimerUDB:rstSts:stsreg\/clock               statusicell6        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timeout_timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timeout_timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Timeout_timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 1999989018p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   2000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                         1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timeout_timer:TimerUDB:sT8:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT       slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\Timeout_timer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell4   2290   2290  1999988155  RISE       1
\Timeout_timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell4   2632   4922  1999989018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timeout_timer:TimerUDB:sT8:timerdp:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timeout_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timeout_timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Timeout_timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 1999989326p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   2000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                         1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timeout_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell2        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT       slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\Timeout_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  1999989326  RISE       1
\Timeout_timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell4   3404   4614  1999989326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timeout_timer:TimerUDB:sT8:timerdp:u0\/clock              datapathcell4       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

