#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e6762cc440 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0x55e67630bc00_0 .net "ALUResult", 31 0, v0x55e676306f50_0;  1 drivers
v0x55e67630bce0_0 .var "Clock", 0 0;
v0x55e67630be30_0 .net "Instruction", 31 0, v0x55e676305400_0;  1 drivers
v0x55e67630bed0_0 .net "PC", 31 0, v0x55e676306060_0;  1 drivers
v0x55e67630c000_0 .var "Reset", 0 0;
S_0x55e676295cf0 .scope module, "Call" "datapath" 2 7, 3 12 0, S_0x55e6762cc440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /OUTPUT 32 "Prx_PC"
    .port_info 3 /OUTPUT 32 "ALUResult"
    .port_info 4 /OUTPUT 32 "Instruction"
v0x55e67630a3a0_0 .net "ALUCtrl", 3 0, v0x55e676305870_0;  1 drivers
v0x55e67630a4d0_0 .net "ALUOp", 1 0, v0x55e676307b90_0;  1 drivers
v0x55e67630a5e0_0 .net "ALUResult", 31 0, v0x55e676306f50_0;  alias, 1 drivers
v0x55e67630a680_0 .net "ALUSrc", 0 0, v0x55e676307c30_0;  1 drivers
v0x55e67630a770_0 .net "ANDBranch", 0 0, v0x55e676304180_0;  1 drivers
v0x55e67630a8b0_0 .net "Branch", 0 0, v0x55e676307770_0;  1 drivers
v0x55e67630a9a0_0 .net "Data1", 31 0, v0x55e6763086f0_0;  1 drivers
v0x55e67630aab0_0 .net "Data2", 31 0, v0x55e6763087b0_0;  1 drivers
v0x55e67630ab70_0 .net "DataAux", 31 0, v0x55e676309b60_0;  1 drivers
v0x55e67630acc0_0 .net "Instruction", 31 0, v0x55e676305400_0;  alias, 1 drivers
v0x55e67630ad80_0 .net "MemRead", 0 0, v0x55e676307830_0;  1 drivers
v0x55e67630ae70_0 .net "MemWrite", 0 0, v0x55e676307900_0;  1 drivers
v0x55e67630af60_0 .net "MemtoReg", 0 0, v0x55e676307a00_0;  1 drivers
RS_0x7f0a3a912768 .resolv tri, v0x55e676305f60_0, v0x55e676308280_0;
v0x55e67630b050_0 .net8 "PC", 31 0, RS_0x7f0a3a912768;  2 drivers
v0x55e67630b0f0_0 .net "Prx_PC", 31 0, v0x55e676306060_0;  alias, 1 drivers
v0x55e67630b1b0_0 .net "ReadData", 31 0, v0x55e676304a10_0;  1 drivers
v0x55e67630b2c0_0 .net "RegDst", 0 0, v0x55e676307aa0_0;  1 drivers
v0x55e67630b3b0_0 .net "RegWrite", 0 0, v0x55e676307d90_0;  1 drivers
v0x55e67630b4a0_0 .net "Reset", 0 0, v0x55e67630c000_0;  1 drivers
v0x55e67630b540_0 .net "ShiftValue", 31 0, v0x55e6762d2560_0;  1 drivers
v0x55e67630b650_0 .net "Soma", 31 0, v0x55e676306780_0;  1 drivers
v0x55e67630b710_0 .net "ValSignExtend", 31 0, v0x55e676304f20_0;  1 drivers
v0x55e67630b7b0_0 .net "WriteData", 31 0, v0x55e67630a180_0;  1 drivers
v0x55e67630b8c0_0 .net "WriteReg", 4 0, v0x55e6763094c0_0;  1 drivers
v0x55e67630b9d0_0 .net "Zero", 0 0, L_0x55e67631c870;  1 drivers
v0x55e67630bac0_0 .net "clock", 0 0, v0x55e67630bce0_0;  1 drivers
L_0x55e67630c130 .part v0x55e676305400_0, 26, 6;
L_0x55e67630c1d0 .part v0x55e676305400_0, 0, 16;
L_0x55e67630c300 .part v0x55e676305400_0, 3, 7;
L_0x55e67630c3a0 .part v0x55e676305400_0, 0, 3;
L_0x55e67630c440 .part v0x55e676305400_0, 16, 5;
L_0x55e67630c4e0 .part v0x55e676305400_0, 11, 5;
L_0x55e67630c6d0 .part v0x55e676305400_0, 21, 5;
L_0x55e67630c770 .part v0x55e676305400_0, 16, 5;
S_0x55e676295e70 .scope module, "CatchBranch" "ShiftLeft2" 3 96, 4 1 0, S_0x55e676295cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ValSignExtend"
    .port_info 1 /OUTPUT 32 "Result"
v0x55e6762d2560_0 .var "Result", 31 0;
v0x55e6762c2be0_0 .net "ValSignExtend", 31 0, v0x55e676304f20_0;  alias, 1 drivers
E_0x55e67626c0e0 .event edge, v0x55e6762c2be0_0;
S_0x55e676303e20 .scope module, "CatchBranch1" "AND" 3 100, 5 25 0, S_0x55e676295cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Exit"
v0x55e6762d6850_0 .net "A", 0 0, v0x55e676307770_0;  alias, 1 drivers
v0x55e6763040c0_0 .net "B", 0 0, L_0x55e67631c870;  alias, 1 drivers
v0x55e676304180_0 .var "Exit", 0 0;
E_0x55e676294360 .event edge, v0x55e6762d6850_0, v0x55e6763040c0_0;
S_0x55e6763042a0 .scope module, "CatchDat" "data_memory" 3 112, 6 1 0, S_0x55e676295cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_write"
    .port_info 1 /INPUT 1 "mem_read"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /INPUT 1 "reset"
    .port_info 6 /INPUT 1 "clock"
v0x55e676304540_0 .net "address", 31 0, v0x55e676306f50_0;  alias, 1 drivers
v0x55e676304620_0 .net "clock", 0 0, v0x55e67630bce0_0;  alias, 1 drivers
v0x55e6763046e0 .array "dataMemory", 0 31, 31 0;
v0x55e676304780_0 .net "mem_read", 0 0, v0x55e676307830_0;  alias, 1 drivers
v0x55e676304840_0 .net "mem_write", 0 0, v0x55e676307900_0;  alias, 1 drivers
v0x55e676304950_0 .net "reset", 0 0, v0x55e67630c000_0;  alias, 1 drivers
v0x55e676304a10_0 .var "result", 31 0;
v0x55e676304af0_0 .net "write_data", 31 0, v0x55e6763087b0_0;  alias, 1 drivers
E_0x55e676294580 .event posedge, v0x55e676304620_0;
S_0x55e676304cb0 .scope module, "CatchImdEnd" "extensao_sinal" 3 51, 7 1 0, S_0x55e676295cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "extensor"
v0x55e676304f20_0 .var "extensor", 31 0;
v0x55e676305000_0 .net "in", 15 0, L_0x55e67630c1d0;  1 drivers
E_0x55e676304ea0 .event edge, v0x55e676305000_0;
S_0x55e676305120 .scope module, "CatchIns" "InstructionMemory" 3 34, 8 12 0, S_0x55e676295cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ReadAddress"
    .port_info 1 /OUTPUT 32 "Instruction"
v0x55e676305400_0 .var "Instruction", 31 0;
v0x55e676305500_0 .net "ReadAddress", 31 0, v0x55e676306060_0;  alias, 1 drivers
E_0x55e676305380 .event edge, v0x55e676305500_0;
S_0x55e676305640 .scope module, "CatchOp" "alu_control" 3 56, 9 1 0, S_0x55e676295cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "funct7"
    .port_info 1 /INPUT 3 "funct3"
    .port_info 2 /INPUT 2 "alu_operation"
    .port_info 3 /OUTPUT 4 "alu_ctr"
v0x55e676305870_0 .var "alu_ctr", 3 0;
v0x55e676305970_0 .net "alu_operation", 1 0, v0x55e676307b90_0;  alias, 1 drivers
v0x55e676305a50_0 .net "funct3", 2 0, L_0x55e67630c3a0;  1 drivers
v0x55e676305b10_0 .net "funct7", 6 0, L_0x55e67630c300;  1 drivers
E_0x55e676305810 .event edge, v0x55e676305970_0, v0x55e676305b10_0, v0x55e676305a50_0;
S_0x55e676305ca0 .scope module, "CatchPC" "program_counter" 3 22, 10 11 0, S_0x55e676295cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "pc"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc_next"
v0x55e676305f60_0 .var "pc", 31 0;
v0x55e676306060_0 .var "pc_next", 31 0;
v0x55e676306120_0 .net "reset", 0 0, v0x55e67630c000_0;  alias, 1 drivers
E_0x55e676305ee0 .event edge, v0x55e676304950_0, v0x55e676305f60_0;
S_0x55e676306240 .scope module, "CatchPC2" "result_pc" 3 105, 10 33 0, S_0x55e676295cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /OUTPUT 32 "Sum"
    .port_info 3 /INPUT 1 "ANDBranch"
    .port_info 4 /INPUT 1 "clock"
v0x55e6763064c0_0 .net8 "A", 31 0, RS_0x7f0a3a912768;  alias, 2 drivers
v0x55e6763065b0_0 .net "ANDBranch", 0 0, v0x55e676304180_0;  alias, 1 drivers
v0x55e676306680_0 .net "B", 31 0, v0x55e6762d2560_0;  alias, 1 drivers
v0x55e676306780_0 .var "Sum", 31 0;
v0x55e676306820_0 .net "clock", 0 0, v0x55e67630bce0_0;  alias, 1 drivers
S_0x55e6763069a0 .scope module, "CatchResult" "alu" 3 89, 11 1 0, S_0x55e676295cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_control"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "alu_out"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7f0a3a8c9018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e676306c70_0 .net/2u *"_s0", 31 0, L_0x7f0a3a8c9018;  1 drivers
v0x55e676306d70_0 .net "a", 31 0, v0x55e6763086f0_0;  alias, 1 drivers
v0x55e676306e50_0 .net "alu_control", 3 0, v0x55e676305870_0;  alias, 1 drivers
v0x55e676306f50_0 .var "alu_out", 31 0;
v0x55e676307020_0 .net "b", 31 0, v0x55e676309b60_0;  alias, 1 drivers
v0x55e6763070e0_0 .net "zero", 0 0, L_0x55e67631c870;  alias, 1 drivers
E_0x55e676306bf0 .event edge, v0x55e676307020_0, v0x55e676306d70_0, v0x55e676305870_0;
L_0x55e67631c870 .cmp/eq 32, v0x55e676306f50_0, L_0x7f0a3a8c9018;
S_0x55e676307230 .scope module, "CatchVal" "control" 3 39, 12 1 0, S_0x55e676295cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "Branch"
    .port_info 2 /OUTPUT 1 "MemRead"
    .port_info 3 /OUTPUT 1 "MemtoReg"
    .port_info 4 /OUTPUT 1 "MemWrite"
    .port_info 5 /OUTPUT 1 "alusrc"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 2 "aluop"
    .port_info 8 /OUTPUT 1 "RegDst"
P_0x55e6762de040 .param/l "BEQ" 0 12 26, C4<1100111>;
P_0x55e6762de080 .param/l "LD" 0 12 24, C4<0000011>;
P_0x55e6762de0c0 .param/l "R_Type" 0 12 23, C4<0110011>;
P_0x55e6762de100 .param/l "SD" 0 12 25, C4<0100011>;
v0x55e676307770_0 .var "Branch", 0 0;
v0x55e676307830_0 .var "MemRead", 0 0;
v0x55e676307900_0 .var "MemWrite", 0 0;
v0x55e676307a00_0 .var "MemtoReg", 0 0;
v0x55e676307aa0_0 .var "RegDst", 0 0;
v0x55e676307b90_0 .var "aluop", 1 0;
v0x55e676307c30_0 .var "alusrc", 0 0;
v0x55e676307cd0_0 .net "opcode", 5 0, L_0x55e67630c130;  1 drivers
v0x55e676307d90_0 .var "regwrite", 0 0;
E_0x55e6763076f0 .event edge, v0x55e676307cd0_0;
S_0x55e676307f70 .scope module, "PC4" "Sum4" 3 29, 10 25 0, S_0x55e676295cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /OUTPUT 32 "sum"
v0x55e676308150_0 .net "pc", 31 0, v0x55e676306060_0;  alias, 1 drivers
v0x55e676308280_0 .var "sum", 31 0;
S_0x55e6763083f0 .scope module, "Reg" "reg_file" 3 70, 13 37 0, S_0x55e676295cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read1"
    .port_info 1 /INPUT 5 "Read2"
    .port_info 2 /INPUT 5 "WriteReg"
    .port_info 3 /INPUT 32 "WriteData"
    .port_info 4 /INPUT 1 "RegWrite"
    .port_info 5 /OUTPUT 32 "Data1"
    .port_info 6 /OUTPUT 32 "Data2"
    .port_info 7 /INPUT 1 "clock"
    .port_info 8 /INPUT 1 "Reset"
v0x55e6763086f0_0 .var "Data1", 31 0;
v0x55e6763087b0_0 .var "Data2", 31 0;
v0x55e676308850 .array "RF", 0 31, 31 0;
v0x55e676308920_0 .net "Read1", 4 0, L_0x55e67630c6d0;  1 drivers
v0x55e6763089e0_0 .net "Read2", 4 0, L_0x55e67630c770;  1 drivers
v0x55e676308b10_0 .net "RegWrite", 0 0, v0x55e676307d90_0;  alias, 1 drivers
v0x55e676308bb0_0 .net "Reset", 0 0, v0x55e67630c000_0;  alias, 1 drivers
v0x55e676308ca0_0 .net "WriteData", 31 0, v0x55e67630a180_0;  alias, 1 drivers
v0x55e676308d60_0 .net "WriteReg", 4 0, v0x55e6763094c0_0;  alias, 1 drivers
v0x55e676308ed0_0 .net "clock", 0 0, v0x55e67630bce0_0;  alias, 1 drivers
S_0x55e6763090e0 .scope module, "u1" "mux1" 3 63, 5 1 0, S_0x55e676295cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0"
    .port_info 1 /INPUT 5 "data1"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
v0x55e6763092e0_0 .net "data0", 4 0, L_0x55e67630c440;  1 drivers
v0x55e6763093e0_0 .net "data1", 4 0, L_0x55e67630c4e0;  1 drivers
v0x55e6763094c0_0 .var "out", 4 0;
v0x55e676309590_0 .net "select", 0 0, v0x55e676307aa0_0;  alias, 1 drivers
E_0x55e676309260 .event edge, v0x55e676307aa0_0, v0x55e6763093e0_0, v0x55e6763092e0_0;
S_0x55e6763096d0 .scope module, "u2" "mux2" 3 82, 5 13 0, S_0x55e676295cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0"
    .port_info 1 /INPUT 32 "data1"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x55e676309920_0 .net "data0", 31 0, v0x55e6763087b0_0;  alias, 1 drivers
v0x55e676309a50_0 .net "data1", 31 0, v0x55e676304f20_0;  alias, 1 drivers
v0x55e676309b60_0 .var "out", 31 0;
v0x55e676309c00_0 .net "select", 0 0, v0x55e676307c30_0;  alias, 1 drivers
E_0x55e6763098a0 .event edge, v0x55e676307c30_0, v0x55e6762c2be0_0, v0x55e676304af0_0;
S_0x55e676309d40 .scope module, "u4" "mux2" 3 121, 5 13 0, S_0x55e676295cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0"
    .port_info 1 /INPUT 32 "data1"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x55e676309f90_0 .net "data0", 31 0, v0x55e676306f50_0;  alias, 1 drivers
v0x55e67630a0c0_0 .net "data1", 31 0, v0x55e676304a10_0;  alias, 1 drivers
v0x55e67630a180_0 .var "out", 31 0;
v0x55e67630a280_0 .net "select", 0 0, v0x55e676307a00_0;  alias, 1 drivers
E_0x55e676309f10 .event edge, v0x55e676307a00_0, v0x55e676304a10_0, v0x55e676304540_0;
    .scope S_0x55e676305ca0;
T_0 ;
    %wait E_0x55e676305ee0;
    %load/vec4 v0x55e676306120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e676306060_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55e676305f60_0;
    %assign/vec4 v0x55e676306060_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55e676307f70;
T_1 ;
    %wait E_0x55e676305380;
    %load/vec4 v0x55e676308150_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55e676308280_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55e676305120;
T_2 ;
    %wait E_0x55e676305380;
    %load/vec4 v0x55e676305500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 32;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 32;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 41175072, 0, 32;
    %assign/vec4 v0x55e676305400_0, 0;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 39295010, 0, 32;
    %assign/vec4 v0x55e676305400_0, 0;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 303235084, 0, 32;
    %assign/vec4 v0x55e676305400_0, 0;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 28471332, 0, 32;
    %assign/vec4 v0x55e676305400_0, 0;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 37044261, 0, 32;
    %assign/vec4 v0x55e676305400_0, 0;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 26630186, 0, 32;
    %assign/vec4 v0x55e676305400_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 303497248, 0, 32;
    %assign/vec4 v0x55e676305400_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 28274727, 0, 32;
    %assign/vec4 v0x55e676305400_0, 0;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 2396127240, 0, 32;
    %assign/vec4 v0x55e676305400_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 2930835472, 0, 32;
    %assign/vec4 v0x55e676305400_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55e676307230;
T_3 ;
    %wait E_0x55e6763076f0;
    %load/vec4 v0x55e676307cd0_0;
    %pad/u 7;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %vpi_call 12 71 "$display", "Opcode n\303\243o identificado!!!" {0 0 0};
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e676307770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e676307830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e676307a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e676307900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e676307c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e676307d90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e676307b90_0, 0, 2;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e676307770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e676307830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e676307a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e676307900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e676307c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e676307d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e676307b90_0, 0, 2;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e676307770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e676307830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e676307a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e676307900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e676307c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e676307d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e676307b90_0, 0, 2;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e676307770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e676307830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e676307a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e676307900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e676307c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e676307d90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55e676307b90_0, 0, 2;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55e676304cb0;
T_4 ;
    %wait E_0x55e676304ea0;
    %load/vec4 v0x55e676305000_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55e676305000_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55e676304f20_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55e676305640;
T_5 ;
    %wait E_0x55e676305810;
    %load/vec4 v0x55e676305970_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55e676305b10_0;
    %pushi/vec4 127, 127, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55e676305a50_0;
    %pushi/vec4 7, 7, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55e676305870_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55e676305970_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55e676305b10_0;
    %pushi/vec4 127, 127, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55e676305a50_0;
    %pushi/vec4 7, 7, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55e676305870_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55e676305970_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55e676305b10_0;
    %pushi/vec4 127, 127, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55e676305a50_0;
    %pushi/vec4 7, 7, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55e676305870_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55e676305970_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55e676305b10_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55e676305a50_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55e676305870_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x55e676305970_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55e676305b10_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55e676305a50_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55e676305870_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x55e676305970_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55e676305b10_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55e676305a50_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e676305870_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x55e676305970_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55e676305b10_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55e676305a50_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55e676305870_0, 0;
T_5.12 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55e6763090e0;
T_6 ;
    %wait E_0x55e676309260;
    %load/vec4 v0x55e676309590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x55e6763092e0_0;
    %assign/vec4 v0x55e6763094c0_0, 0;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x55e6763093e0_0;
    %assign/vec4 v0x55e6763094c0_0, 0;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55e6763083f0;
T_7 ;
    %wait E_0x55e676294580;
    %load/vec4 v0x55e676308bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 24, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 26, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 27, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 28, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %pushi/vec4 31, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55e676308920_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55e676308850, 4;
    %assign/vec4 v0x55e6763086f0_0, 0;
    %load/vec4 v0x55e6763089e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55e676308850, 4;
    %assign/vec4 v0x55e6763087b0_0, 0;
    %load/vec4 v0x55e676308b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55e676308ca0_0;
    %load/vec4 v0x55e676308d60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e676308850, 0, 4;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55e6763096d0;
T_8 ;
    %wait E_0x55e6763098a0;
    %load/vec4 v0x55e676309c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x55e676309920_0;
    %assign/vec4 v0x55e676309b60_0, 0;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x55e676309a50_0;
    %assign/vec4 v0x55e676309b60_0, 0;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55e6763069a0;
T_9 ;
    %wait E_0x55e676306bf0;
    %load/vec4 v0x55e676306e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e676306f50_0, 0;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0x55e676306d70_0;
    %load/vec4 v0x55e676307020_0;
    %and;
    %assign/vec4 v0x55e676306f50_0, 0;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x55e676306d70_0;
    %load/vec4 v0x55e676307020_0;
    %or;
    %assign/vec4 v0x55e676306f50_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x55e676306d70_0;
    %load/vec4 v0x55e676307020_0;
    %add;
    %assign/vec4 v0x55e676306f50_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x55e676306d70_0;
    %load/vec4 v0x55e676307020_0;
    %sub;
    %assign/vec4 v0x55e676306f50_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x55e676306d70_0;
    %load/vec4 v0x55e676307020_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %assign/vec4 v0x55e676306f50_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x55e676306d70_0;
    %load/vec4 v0x55e676307020_0;
    %or;
    %inv;
    %assign/vec4 v0x55e676306f50_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55e676295e70;
T_10 ;
    %wait E_0x55e67626c0e0;
    %load/vec4 v0x55e6762c2be0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55e6762d2560_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55e676303e20;
T_11 ;
    %wait E_0x55e676294360;
    %load/vec4 v0x55e6762d6850_0;
    %load/vec4 v0x55e6763040c0_0;
    %and;
    %assign/vec4 v0x55e676304180_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55e676306240;
T_12 ;
    %wait E_0x55e676294580;
    %load/vec4 v0x55e6763065b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55e6763064c0_0;
    %load/vec4 v0x55e676306680_0;
    %add;
    %assign/vec4 v0x55e676306780_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55e6763065b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55e6763064c0_0;
    %assign/vec4 v0x55e676306780_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55e6763042a0;
T_13 ;
    %wait E_0x55e676294580;
    %load/vec4 v0x55e676304950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 24, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 26, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 27, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 28, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %pushi/vec4 31, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55e676304840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55e676304af0_0;
    %ix/getv 3, v0x55e676304540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e6763046e0, 0, 4;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55e676304780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %ix/getv 4, v0x55e676304540_0;
    %load/vec4a v0x55e6763046e0, 4;
    %assign/vec4 v0x55e676304a10_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55e676309d40;
T_14 ;
    %wait E_0x55e676309f10;
    %load/vec4 v0x55e67630a280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %jmp T_14.2;
T_14.0 ;
    %load/vec4 v0x55e676309f90_0;
    %assign/vec4 v0x55e67630a180_0, 0;
    %jmp T_14.2;
T_14.1 ;
    %load/vec4 v0x55e67630a0c0_0;
    %assign/vec4 v0x55e67630a180_0, 0;
    %jmp T_14.2;
T_14.2 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55e6762cc440;
T_15 ;
    %vpi_call 2 10 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e6762cc440 {0 0 0};
    %vpi_call 2 12 "$display", "Exibindo os resultados:" {0 0 0};
    %vpi_call 2 13 "$monitor", "Instruction: %b\012Exit PC: %b\012Exit ALU: %b\012", v0x55e67630be30_0, v0x55e67630bed0_0, v0x55e67630bc00_0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x55e6762cc440;
T_16 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630c000_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630c000_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e67630c000_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630bce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e67630c000_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 126 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "./main.v";
    "./shift_left.v";
    "./mux.v";
    "./data_memory.v";
    "./imm_gen.v";
    "./instruction_memory.v";
    "./alu_control.v";
    "./pc.v";
    "./alu.v";
    "./control.v";
    "./reg_file.v";
