#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul  6 16:35:29 2020
# Process ID: 8040
# Current directory: C:/CR/ECBEncoder/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17116 C:\CR\ECBEncoder\project_1\project_1.xpr
# Log file: C:/CR/ECBEncoder/project_1/vivado.log
# Journal file: C:/CR/ECBEncoder/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/CR/ECBEncoder/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/mb_design.bd}
close_project
create_project simECBEncoder C:/CR/ECBEncoder/sim/simECBEncoder -part xc7a35tcpg236-1
set_property target_language VHDL [current_project]
file mkdir C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new
close [ open C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECBEncoder.vhd w ]
add_files C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECBEncoder.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close [ open C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECB_TB.vhd w ]
add_files C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECB_TB.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECB_TB.vhd] -no_script -reset -force -quiet
remove_files  C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECB_TB.vhd
close [ open C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECB_tb2.vhd w ]
add_files C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECB_tb2.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_simulation
launch_simulation
source ECB_tb2.tcl
add_bp {C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECBEncoder.vhd} 51
remove_bps -file {C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECBEncoder.vhd} -line 51
close_sim
