

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Sun Nov 19 15:15:59 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  24804297|  24804297|  24804297|  24804297|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                         |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Row_Loop               |  24804296|  24804296|   2254936|          -|          -|    11|    no    |
        | + Col_Loop              |   2254934|   2254934|    204994|          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    204992|    204992|      3203|          -|          -|    64|    no    |
        |   +++ W_Row_Loop        |      3192|      3192|      1064|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |      1062|      1062|       354|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |       352|       352|        11|          -|          -|    32|    no    |
        +-------------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    386|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     414|    950|    -|
|Memory           |       65|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    245|    -|
|Register         |        -|      -|     439|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       65|      5|     853|   1581|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       23|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U14  |cnn_fadd_32ns_32ncud  |        0|      2|  205|  390|    0|
    |cnn_fcmp_32ns_32neOg_U16  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U15  |cnn_fmul_32ns_32ndEe  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  414|  950|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv_2_bias_U     |conv_2_conv_2_bias    |        1|  0|   0|    0|     64|   32|     1|         2048|
    |conv_2_weights_U  |conv_2_conv_2_weifYi  |       64|  0|   0|    0|  18432|   32|     1|       589824|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total             |                      |       65|  0|   0|    0|  18496|   64|     2|       591872|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln26_fu_410_p2     |     *    |      0|  0|  13|           4|           4|
    |add_ln26_1_fu_453_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln26_2_fu_436_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln26_3_fu_463_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln26_4_fu_500_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln26_5_fu_513_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln26_6_fu_523_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln26_fu_400_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln35_1_fu_348_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln35_fu_306_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln8_fu_272_p2      |     +    |      0|  0|  15|           7|           4|
    |c_fu_296_p2            |     +    |      0|  0|  13|           4|           1|
    |ch_fu_486_p2           |     +    |      0|  0|  15|           6|           1|
    |f_fu_330_p2            |     +    |      0|  0|  15|           7|           1|
    |r_fu_284_p2            |     +    |      0|  0|  13|           4|           1|
    |wc_fu_426_p2           |     +    |      0|  0|  10|           2|           1|
    |wr_fu_368_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_fu_390_p2     |     -    |      0|  0|  15|           5|           5|
    |and_ln34_fu_568_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_290_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln14_fu_324_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln18_fu_362_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_420_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_fu_480_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln34_1_fu_556_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_550_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_278_p2     |   icmp   |      0|  0|   9|           4|           4|
    |or_ln34_fu_562_p2      |    or    |      0|  0|   2|           1|           1|
    |w_sum_4_fu_574_p3      |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 386|         183|         166|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  125|         27|    1|         27|
    |c_0_reg_165      |    9|          2|    4|          8|
    |ch_0_reg_246     |    9|          2|    6|         12|
    |f_0_reg_177      |    9|          2|    7|         14|
    |grp_fu_257_p0    |   15|          3|   32|         96|
    |grp_fu_257_p1    |   15|          3|   32|         96|
    |phi_mul_reg_153  |    9|          2|    7|         14|
    |r_0_reg_141      |    9|          2|    4|          8|
    |w_sum_0_reg_199  |    9|          2|   32|         64|
    |w_sum_1_reg_211  |    9|          2|   32|         64|
    |w_sum_2_reg_234  |    9|          2|   32|         64|
    |wc_0_reg_223     |    9|          2|    2|          4|
    |wr_0_reg_188     |    9|          2|    2|          4|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  245|         53|  193|        475|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln8_reg_581              |   7|   0|    7|          0|
    |ap_CS_fsm                    |  26|   0|   26|          0|
    |c_0_reg_165                  |   4|   0|    4|          0|
    |c_reg_597                    |   4|   0|    4|          0|
    |ch_0_reg_246                 |   6|   0|    6|          0|
    |ch_reg_674                   |   6|   0|    6|          0|
    |conv_2_bias_load_reg_709     |  32|   0|   32|          0|
    |conv_2_weights_load_reg_689  |  32|   0|   32|          0|
    |conv_out_addr_reg_625        |  13|   0|   13|          0|
    |f_0_reg_177                  |   7|   0|    7|          0|
    |f_reg_610                    |   7|   0|    7|          0|
    |max_pool_1_out_load_reg_694  |  32|   0|   32|          0|
    |mul_ln26_reg_643             |   8|   0|    8|          0|
    |phi_mul_reg_153              |   7|   0|    7|          0|
    |r_0_reg_141                  |   4|   0|    4|          0|
    |r_reg_589                    |   4|   0|    4|          0|
    |sext_ln26_reg_638            |   6|   0|    6|          0|
    |tmp_5_reg_699                |  32|   0|   32|          0|
    |tmp_9_reg_661                |   5|   0|   10|          5|
    |w_sum_0_reg_199              |  32|   0|   32|          0|
    |w_sum_1_reg_211              |  32|   0|   32|          0|
    |w_sum_2_reg_234              |  32|   0|   32|          0|
    |w_sum_4_reg_721              |  32|   0|   32|          0|
    |w_sum_reg_714                |  32|   0|   32|          0|
    |wc_0_reg_223                 |   2|   0|    2|          0|
    |wc_reg_656                   |   2|   0|    2|          0|
    |wr_0_reg_188                 |   2|   0|    2|          0|
    |wr_reg_633                   |   2|   0|    2|          0|
    |zext_ln14_reg_602            |   7|   0|   14|          7|
    |zext_ln24_reg_666            |   8|   0|   14|          6|
    |zext_ln26_reg_615            |   7|   0|   64|         57|
    |zext_ln35_1_reg_620          |   7|   0|   16|          9|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 439|   0|  523|         84|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     conv_2     | return value |
|conv_out_address0        | out |   13|  ap_memory |    conv_out    |     array    |
|conv_out_ce0             | out |    1|  ap_memory |    conv_out    |     array    |
|conv_out_we0             | out |    1|  ap_memory |    conv_out    |     array    |
|conv_out_d0              | out |   32|  ap_memory |    conv_out    |     array    |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_q0        |  in |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

