

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Sun Jun 23 03:43:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     3848|   410248|  19.240 us|  2.051 ms|  3849|  410249|       no|
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- loop_0_VITIS_LOOP_28_1    |      480|    51280|  30 ~ 3205|          -|          -|    16|        no|
        |- loop_1_VITIS_LOOP_47_3    |      480|    51280|  30 ~ 3205|          -|          -|    16|        no|
        |- loop_2_VITIS_LOOP_66_5    |      480|    51280|  30 ~ 3205|          -|          -|    16|        no|
        |- loop_3_VITIS_LOOP_85_7    |      480|    51280|  30 ~ 3205|          -|          -|    16|        no|
        |- loop_4_VITIS_LOOP_104_9   |      480|    51280|  30 ~ 3205|          -|          -|    16|        no|
        |- loop_5_VITIS_LOOP_123_11  |      480|    51280|  30 ~ 3205|          -|          -|    16|        no|
        |- loop_6_VITIS_LOOP_142_13  |      480|    51280|  30 ~ 3205|          -|          -|    16|        no|
        |- loop_7_VITIS_LOOP_161_15  |      480|    51280|  30 ~ 3205|          -|          -|    16|        no|
        +----------------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 9 11 
9 --> 10 
10 --> 8 
11 --> 12 14 
12 --> 13 
13 --> 11 
14 --> 15 17 
15 --> 16 
16 --> 14 
17 --> 18 20 
18 --> 19 
19 --> 17 
20 --> 21 23 
21 --> 22 
22 --> 20 
23 --> 24 
24 --> 25 
25 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%stage = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:28]   --->   Operation 26 'alloca' 'stage' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:27]   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [HLS-benchmarks/Inter-Block/fft/fft.cpp:15]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_0, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_1, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_2, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_2"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_3, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_3"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_4, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_4"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_5, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_5"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_6, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_6"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_7, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_7"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_0, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_0"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_1, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_1"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_2, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_2"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_3, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_3"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_4, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_4"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_5, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_5"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_6, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_6"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_7, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_7"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cos_coefficients_table, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cos_coefficients_table"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sin_coefficients_table, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sin_coefficients_table"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 67 [1/1] (0.46ns)   --->   "%store_ln27 = store i2 0, i2 %i" [HLS-benchmarks/Inter-Block/fft/fft.cpp:27]   --->   Operation 67 'store' 'store_ln27' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln28 = store i4 1, i4 %stage" [HLS-benchmarks/Inter-Block/fft/fft.cpp:28]   --->   Operation 68 'store' 'store_ln28' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_2" [HLS-benchmarks/Inter-Block/fft/fft.cpp:27]   --->   Operation 69 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.46>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [HLS-benchmarks/Inter-Block/fft/fft.cpp:27]   --->   Operation 70 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.82ns)   --->   "%icmp_ln27 = icmp_eq  i5 %indvar_flatten_load, i5 16" [HLS-benchmarks/Inter-Block/fft/fft.cpp:27]   --->   Operation 71 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.82ns)   --->   "%add_ln27 = add i5 %indvar_flatten_load, i5 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:27]   --->   Operation 72 'add' 'add_ln27' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc75, void %VITIS_LOOP_49_4.preheader" [HLS-benchmarks/Inter-Block/fft/fft.cpp:27]   --->   Operation 73 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%stage_load = load i4 %stage" [HLS-benchmarks/Inter-Block/fft/fft.cpp:28]   --->   Operation 74 'load' 'stage_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.80ns)   --->   "%icmp_ln28 = icmp_eq  i4 %stage_load, i4 9" [HLS-benchmarks/Inter-Block/fft/fft.cpp:28]   --->   Operation 75 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.18ns)   --->   "%select_ln27 = select i1 %icmp_ln28, i4 1, i4 %stage_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:27]   --->   Operation 76 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.80ns)   --->   "%add_ln29 = add i4 %select_ln27, i4 15" [HLS-benchmarks/Inter-Block/fft/fft.cpp:29]   --->   Operation 77 'add' 'add_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %add_ln29" [HLS-benchmarks/Inter-Block/fft/fft.cpp:29]   --->   Operation 78 'zext' 'zext_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.66ns)   --->   "%numBF = shl i8 1, i8 %zext_ln29" [HLS-benchmarks/Inter-Block/fft/fft.cpp:29]   --->   Operation 79 'shl' 'numBF' <Predicate = (!icmp_ln27)> <Delay = 0.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.80ns)   --->   "%stage_2 = add i4 %select_ln27, i4 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:28]   --->   Operation 80 'add' 'stage_2' <Predicate = (!icmp_ln27)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.46ns)   --->   "%store_ln27 = store i5 %add_ln27, i5 %indvar_flatten" [HLS-benchmarks/Inter-Block/fft/fft.cpp:27]   --->   Operation 81 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 82 [1/1] (0.46ns)   --->   "%store_ln28 = store i4 %stage_2, i4 %stage" [HLS-benchmarks/Inter-Block/fft/fft.cpp:28]   --->   Operation 82 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%stage_1 = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:47]   --->   Operation 83 'alloca' 'stage_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:46]   --->   Operation 84 'alloca' 'i_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 85 'alloca' 'indvar_flatten6' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten6"   --->   Operation 86 'store' 'store_ln0' <Predicate = (icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 87 [1/1] (0.46ns)   --->   "%store_ln46 = store i2 0, i2 %i_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:46]   --->   Operation 87 'store' 'store_ln46' <Predicate = (icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 88 [1/1] (0.46ns)   --->   "%store_ln47 = store i4 1, i4 %stage_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:47]   --->   Operation 88 'store' 'store_ln47' <Predicate = (icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln46 = br void %VITIS_LOOP_49_4" [HLS-benchmarks/Inter-Block/fft/fft.cpp:46]   --->   Operation 89 'br' 'br_ln46' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.13>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [HLS-benchmarks/Inter-Block/fft/fft.cpp:27]   --->   Operation 90 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.62ns)   --->   "%add_ln27_1 = add i2 %i_load, i2 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:27]   --->   Operation 91 'add' 'add_ln27_1' <Predicate = (icmp_ln28)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.34ns)   --->   "%select_ln27_1 = select i1 %icmp_ln28, i2 %add_ln27_1, i2 %i_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:27]   --->   Operation 92 'select' 'select_ln27_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i2 %select_ln27_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:28]   --->   Operation 93 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.80ns)   --->   "%sub9 = sub i4 8, i4 %select_ln27" [HLS-benchmarks/Inter-Block/fft/fft.cpp:27]   --->   Operation 94 'sub' 'sub9' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [2/2] (2.16ns)   --->   "%call_ln29 = call void @fft_Pipeline_VITIS_LOOP_30_2, i8 %numBF, i4 %sub9, i32 %cos_coefficients_table, i32 %sin_coefficients_table, i1 %trunc_ln28, i32 %X_R_0, i32 %X_I_0" [HLS-benchmarks/Inter-Block/fft/fft.cpp:29]   --->   Operation 95 'call' 'call_ln29' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 96 [1/1] (0.46ns)   --->   "%store_ln27 = store i2 %select_ln27_1, i2 %i" [HLS-benchmarks/Inter-Block/fft/fft.cpp:27]   --->   Operation 96 'store' 'store_ln27' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_0_VITIS_LOOP_28_1_str"   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln29 = call void @fft_Pipeline_VITIS_LOOP_30_2, i8 %numBF, i4 %sub9, i32 %cos_coefficients_table, i32 %sin_coefficients_table, i1 %trunc_ln28, i32 %X_R_0, i32 %X_I_0" [HLS-benchmarks/Inter-Block/fft/fft.cpp:29]   --->   Operation 99 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln28 = br void %VITIS_LOOP_30_2" [HLS-benchmarks/Inter-Block/fft/fft.cpp:28]   --->   Operation 100 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.46>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i5 %indvar_flatten6" [HLS-benchmarks/Inter-Block/fft/fft.cpp:46]   --->   Operation 101 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.82ns)   --->   "%icmp_ln46 = icmp_eq  i5 %indvar_flatten6_load, i5 16" [HLS-benchmarks/Inter-Block/fft/fft.cpp:46]   --->   Operation 102 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.82ns)   --->   "%add_ln46 = add i5 %indvar_flatten6_load, i5 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:46]   --->   Operation 103 'add' 'add_ln46' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc174, void %VITIS_LOOP_68_6.preheader" [HLS-benchmarks/Inter-Block/fft/fft.cpp:46]   --->   Operation 104 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%stage_1_load = load i4 %stage_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:47]   --->   Operation 105 'load' 'stage_1_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.80ns)   --->   "%icmp_ln47 = icmp_eq  i4 %stage_1_load, i4 9" [HLS-benchmarks/Inter-Block/fft/fft.cpp:47]   --->   Operation 106 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.18ns)   --->   "%select_ln46 = select i1 %icmp_ln47, i4 1, i4 %stage_1_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:46]   --->   Operation 107 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.80ns)   --->   "%add_ln48 = add i4 %select_ln46, i4 15" [HLS-benchmarks/Inter-Block/fft/fft.cpp:48]   --->   Operation 108 'add' 'add_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i4 %add_ln48" [HLS-benchmarks/Inter-Block/fft/fft.cpp:48]   --->   Operation 109 'zext' 'zext_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.66ns)   --->   "%numBF_1 = shl i8 1, i8 %zext_ln48" [HLS-benchmarks/Inter-Block/fft/fft.cpp:48]   --->   Operation 110 'shl' 'numBF_1' <Predicate = (!icmp_ln46)> <Delay = 0.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.80ns)   --->   "%stage_4 = add i4 %select_ln46, i4 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:47]   --->   Operation 111 'add' 'stage_4' <Predicate = (!icmp_ln46)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.46ns)   --->   "%store_ln46 = store i5 %add_ln46, i5 %indvar_flatten6" [HLS-benchmarks/Inter-Block/fft/fft.cpp:46]   --->   Operation 112 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.46>
ST_5 : Operation 113 [1/1] (0.46ns)   --->   "%store_ln47 = store i4 %stage_4, i4 %stage_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:47]   --->   Operation 113 'store' 'store_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.46>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%stage_3 = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:66]   --->   Operation 114 'alloca' 'stage_3' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:65]   --->   Operation 115 'alloca' 'i_2' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 116 'alloca' 'indvar_flatten13' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten13"   --->   Operation 117 'store' 'store_ln0' <Predicate = (icmp_ln46)> <Delay = 0.46>
ST_5 : Operation 118 [1/1] (0.46ns)   --->   "%store_ln65 = store i2 0, i2 %i_2" [HLS-benchmarks/Inter-Block/fft/fft.cpp:65]   --->   Operation 118 'store' 'store_ln65' <Predicate = (icmp_ln46)> <Delay = 0.46>
ST_5 : Operation 119 [1/1] (0.46ns)   --->   "%store_ln66 = store i4 1, i4 %stage_3" [HLS-benchmarks/Inter-Block/fft/fft.cpp:66]   --->   Operation 119 'store' 'store_ln66' <Predicate = (icmp_ln46)> <Delay = 0.46>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln65 = br void %VITIS_LOOP_68_6" [HLS-benchmarks/Inter-Block/fft/fft.cpp:65]   --->   Operation 120 'br' 'br_ln65' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.13>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%i_1_load = load i2 %i_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:46]   --->   Operation 121 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.62ns)   --->   "%add_ln46_1 = add i2 %i_1_load, i2 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:46]   --->   Operation 122 'add' 'add_ln46_1' <Predicate = (icmp_ln47)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.34ns)   --->   "%select_ln46_1 = select i1 %icmp_ln47, i2 %add_ln46_1, i2 %i_1_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:46]   --->   Operation 123 'select' 'select_ln46_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i2 %select_ln46_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:47]   --->   Operation 124 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.80ns)   --->   "%sub97 = sub i4 8, i4 %select_ln46" [HLS-benchmarks/Inter-Block/fft/fft.cpp:46]   --->   Operation 125 'sub' 'sub97' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [2/2] (2.16ns)   --->   "%call_ln48 = call void @fft_Pipeline_VITIS_LOOP_49_4, i8 %numBF_1, i4 %sub97, i32 %cos_coefficients_table, i32 %sin_coefficients_table, i1 %trunc_ln47, i32 %X_R_1, i32 %X_I_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:48]   --->   Operation 126 'call' 'call_ln48' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 127 [1/1] (0.46ns)   --->   "%store_ln46 = store i2 %select_ln46_1, i2 %i_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:46]   --->   Operation 127 'store' 'store_ln46' <Predicate = true> <Delay = 0.46>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_1_VITIS_LOOP_47_3_str"   --->   Operation 128 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 129 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/2] (0.00ns)   --->   "%call_ln48 = call void @fft_Pipeline_VITIS_LOOP_49_4, i8 %numBF_1, i4 %sub97, i32 %cos_coefficients_table, i32 %sin_coefficients_table, i1 %trunc_ln47, i32 %X_R_1, i32 %X_I_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:48]   --->   Operation 130 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln47 = br void %VITIS_LOOP_49_4" [HLS-benchmarks/Inter-Block/fft/fft.cpp:47]   --->   Operation 131 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 2.46>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i5 %indvar_flatten13" [HLS-benchmarks/Inter-Block/fft/fft.cpp:65]   --->   Operation 132 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.82ns)   --->   "%icmp_ln65 = icmp_eq  i5 %indvar_flatten13_load, i5 16" [HLS-benchmarks/Inter-Block/fft/fft.cpp:65]   --->   Operation 133 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.82ns)   --->   "%add_ln65 = add i5 %indvar_flatten13_load, i5 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:65]   --->   Operation 134 'add' 'add_ln65' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %for.inc273, void %VITIS_LOOP_87_8.preheader" [HLS-benchmarks/Inter-Block/fft/fft.cpp:65]   --->   Operation 135 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%stage_3_load = load i4 %stage_3" [HLS-benchmarks/Inter-Block/fft/fft.cpp:66]   --->   Operation 136 'load' 'stage_3_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.80ns)   --->   "%icmp_ln66 = icmp_eq  i4 %stage_3_load, i4 9" [HLS-benchmarks/Inter-Block/fft/fft.cpp:66]   --->   Operation 137 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.18ns)   --->   "%select_ln65 = select i1 %icmp_ln66, i4 1, i4 %stage_3_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:65]   --->   Operation 138 'select' 'select_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.80ns)   --->   "%add_ln67 = add i4 %select_ln65, i4 15" [HLS-benchmarks/Inter-Block/fft/fft.cpp:67]   --->   Operation 139 'add' 'add_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i4 %add_ln67" [HLS-benchmarks/Inter-Block/fft/fft.cpp:67]   --->   Operation 140 'zext' 'zext_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.66ns)   --->   "%numBF_2 = shl i8 1, i8 %zext_ln67" [HLS-benchmarks/Inter-Block/fft/fft.cpp:67]   --->   Operation 141 'shl' 'numBF_2' <Predicate = (!icmp_ln65)> <Delay = 0.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.80ns)   --->   "%stage_6 = add i4 %select_ln65, i4 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:66]   --->   Operation 142 'add' 'stage_6' <Predicate = (!icmp_ln65)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.46ns)   --->   "%store_ln65 = store i5 %add_ln65, i5 %indvar_flatten13" [HLS-benchmarks/Inter-Block/fft/fft.cpp:65]   --->   Operation 143 'store' 'store_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.46>
ST_8 : Operation 144 [1/1] (0.46ns)   --->   "%store_ln66 = store i4 %stage_6, i4 %stage_3" [HLS-benchmarks/Inter-Block/fft/fft.cpp:66]   --->   Operation 144 'store' 'store_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.46>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%stage_5 = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:85]   --->   Operation 145 'alloca' 'stage_5' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:84]   --->   Operation 146 'alloca' 'i_3' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 147 'alloca' 'indvar_flatten20' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten20"   --->   Operation 148 'store' 'store_ln0' <Predicate = (icmp_ln65)> <Delay = 0.46>
ST_8 : Operation 149 [1/1] (0.46ns)   --->   "%store_ln84 = store i2 0, i2 %i_3" [HLS-benchmarks/Inter-Block/fft/fft.cpp:84]   --->   Operation 149 'store' 'store_ln84' <Predicate = (icmp_ln65)> <Delay = 0.46>
ST_8 : Operation 150 [1/1] (0.46ns)   --->   "%store_ln85 = store i4 1, i4 %stage_5" [HLS-benchmarks/Inter-Block/fft/fft.cpp:85]   --->   Operation 150 'store' 'store_ln85' <Predicate = (icmp_ln65)> <Delay = 0.46>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln84 = br void %VITIS_LOOP_87_8" [HLS-benchmarks/Inter-Block/fft/fft.cpp:84]   --->   Operation 151 'br' 'br_ln84' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 3.13>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%i_2_load = load i2 %i_2" [HLS-benchmarks/Inter-Block/fft/fft.cpp:65]   --->   Operation 152 'load' 'i_2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.62ns)   --->   "%add_ln65_1 = add i2 %i_2_load, i2 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:65]   --->   Operation 153 'add' 'add_ln65_1' <Predicate = (icmp_ln66)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.34ns)   --->   "%select_ln65_1 = select i1 %icmp_ln66, i2 %add_ln65_1, i2 %i_2_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:65]   --->   Operation 154 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i2 %select_ln65_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:66]   --->   Operation 155 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.80ns)   --->   "%sub196 = sub i4 8, i4 %select_ln65" [HLS-benchmarks/Inter-Block/fft/fft.cpp:65]   --->   Operation 156 'sub' 'sub196' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [2/2] (2.16ns)   --->   "%call_ln67 = call void @fft_Pipeline_VITIS_LOOP_68_6, i8 %numBF_2, i4 %sub196, i32 %cos_coefficients_table, i32 %sin_coefficients_table, i1 %trunc_ln66, i32 %X_R_2, i32 %X_I_2" [HLS-benchmarks/Inter-Block/fft/fft.cpp:67]   --->   Operation 157 'call' 'call_ln67' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 158 [1/1] (0.46ns)   --->   "%store_ln65 = store i2 %select_ln65_1, i2 %i_2" [HLS-benchmarks/Inter-Block/fft/fft.cpp:65]   --->   Operation 158 'store' 'store_ln65' <Predicate = true> <Delay = 0.46>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_2_VITIS_LOOP_66_5_str"   --->   Operation 159 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/2] (0.00ns)   --->   "%call_ln67 = call void @fft_Pipeline_VITIS_LOOP_68_6, i8 %numBF_2, i4 %sub196, i32 %cos_coefficients_table, i32 %sin_coefficients_table, i1 %trunc_ln66, i32 %X_R_2, i32 %X_I_2" [HLS-benchmarks/Inter-Block/fft/fft.cpp:67]   --->   Operation 161 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln66 = br void %VITIS_LOOP_68_6" [HLS-benchmarks/Inter-Block/fft/fft.cpp:66]   --->   Operation 162 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 2.46>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i5 %indvar_flatten20" [HLS-benchmarks/Inter-Block/fft/fft.cpp:84]   --->   Operation 163 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.82ns)   --->   "%icmp_ln84 = icmp_eq  i5 %indvar_flatten20_load, i5 16" [HLS-benchmarks/Inter-Block/fft/fft.cpp:84]   --->   Operation 164 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.82ns)   --->   "%add_ln84 = add i5 %indvar_flatten20_load, i5 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:84]   --->   Operation 165 'add' 'add_ln84' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.inc372, void %VITIS_LOOP_106_10.preheader" [HLS-benchmarks/Inter-Block/fft/fft.cpp:84]   --->   Operation 166 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%stage_5_load = load i4 %stage_5" [HLS-benchmarks/Inter-Block/fft/fft.cpp:85]   --->   Operation 167 'load' 'stage_5_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.80ns)   --->   "%icmp_ln85 = icmp_eq  i4 %stage_5_load, i4 9" [HLS-benchmarks/Inter-Block/fft/fft.cpp:85]   --->   Operation 168 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.18ns)   --->   "%select_ln84 = select i1 %icmp_ln85, i4 1, i4 %stage_5_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:84]   --->   Operation 169 'select' 'select_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.80ns)   --->   "%add_ln86 = add i4 %select_ln84, i4 15" [HLS-benchmarks/Inter-Block/fft/fft.cpp:86]   --->   Operation 170 'add' 'add_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i4 %add_ln86" [HLS-benchmarks/Inter-Block/fft/fft.cpp:86]   --->   Operation 171 'zext' 'zext_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.66ns)   --->   "%numBF_3 = shl i8 1, i8 %zext_ln86" [HLS-benchmarks/Inter-Block/fft/fft.cpp:86]   --->   Operation 172 'shl' 'numBF_3' <Predicate = (!icmp_ln84)> <Delay = 0.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.80ns)   --->   "%stage_8 = add i4 %select_ln84, i4 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:85]   --->   Operation 173 'add' 'stage_8' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.46ns)   --->   "%store_ln84 = store i5 %add_ln84, i5 %indvar_flatten20" [HLS-benchmarks/Inter-Block/fft/fft.cpp:84]   --->   Operation 174 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.46>
ST_11 : Operation 175 [1/1] (0.46ns)   --->   "%store_ln85 = store i4 %stage_8, i4 %stage_5" [HLS-benchmarks/Inter-Block/fft/fft.cpp:85]   --->   Operation 175 'store' 'store_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.46>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%stage_7 = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:104]   --->   Operation 176 'alloca' 'stage_7' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:103]   --->   Operation 177 'alloca' 'i_4' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%indvar_flatten27 = alloca i32 1"   --->   Operation 178 'alloca' 'indvar_flatten27' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten27"   --->   Operation 179 'store' 'store_ln0' <Predicate = (icmp_ln84)> <Delay = 0.46>
ST_11 : Operation 180 [1/1] (0.46ns)   --->   "%store_ln103 = store i2 0, i2 %i_4" [HLS-benchmarks/Inter-Block/fft/fft.cpp:103]   --->   Operation 180 'store' 'store_ln103' <Predicate = (icmp_ln84)> <Delay = 0.46>
ST_11 : Operation 181 [1/1] (0.46ns)   --->   "%store_ln104 = store i4 1, i4 %stage_7" [HLS-benchmarks/Inter-Block/fft/fft.cpp:104]   --->   Operation 181 'store' 'store_ln104' <Predicate = (icmp_ln84)> <Delay = 0.46>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln103 = br void %VITIS_LOOP_106_10" [HLS-benchmarks/Inter-Block/fft/fft.cpp:103]   --->   Operation 182 'br' 'br_ln103' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 3.13>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%i_3_load = load i2 %i_3" [HLS-benchmarks/Inter-Block/fft/fft.cpp:84]   --->   Operation 183 'load' 'i_3_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.62ns)   --->   "%add_ln84_1 = add i2 %i_3_load, i2 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:84]   --->   Operation 184 'add' 'add_ln84_1' <Predicate = (icmp_ln85)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [1/1] (0.34ns)   --->   "%select_ln84_1 = select i1 %icmp_ln85, i2 %add_ln84_1, i2 %i_3_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:84]   --->   Operation 185 'select' 'select_ln84_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i2 %select_ln84_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:85]   --->   Operation 186 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.80ns)   --->   "%sub295 = sub i4 8, i4 %select_ln84" [HLS-benchmarks/Inter-Block/fft/fft.cpp:84]   --->   Operation 187 'sub' 'sub295' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [2/2] (2.16ns)   --->   "%call_ln86 = call void @fft_Pipeline_VITIS_LOOP_87_8, i8 %numBF_3, i4 %sub295, i32 %cos_coefficients_table, i32 %sin_coefficients_table, i1 %trunc_ln85, i32 %X_R_3, i32 %X_I_3" [HLS-benchmarks/Inter-Block/fft/fft.cpp:86]   --->   Operation 188 'call' 'call_ln86' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 189 [1/1] (0.46ns)   --->   "%store_ln84 = store i2 %select_ln84_1, i2 %i_3" [HLS-benchmarks/Inter-Block/fft/fft.cpp:84]   --->   Operation 189 'store' 'store_ln84' <Predicate = true> <Delay = 0.46>

State 13 <SV = 6> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_3_VITIS_LOOP_85_7_str"   --->   Operation 190 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 191 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/2] (0.00ns)   --->   "%call_ln86 = call void @fft_Pipeline_VITIS_LOOP_87_8, i8 %numBF_3, i4 %sub295, i32 %cos_coefficients_table, i32 %sin_coefficients_table, i1 %trunc_ln85, i32 %X_R_3, i32 %X_I_3" [HLS-benchmarks/Inter-Block/fft/fft.cpp:86]   --->   Operation 192 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln85 = br void %VITIS_LOOP_87_8" [HLS-benchmarks/Inter-Block/fft/fft.cpp:85]   --->   Operation 193 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 2.46>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%indvar_flatten27_load = load i5 %indvar_flatten27" [HLS-benchmarks/Inter-Block/fft/fft.cpp:103]   --->   Operation 194 'load' 'indvar_flatten27_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.82ns)   --->   "%icmp_ln103 = icmp_eq  i5 %indvar_flatten27_load, i5 16" [HLS-benchmarks/Inter-Block/fft/fft.cpp:103]   --->   Operation 195 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (0.82ns)   --->   "%add_ln103 = add i5 %indvar_flatten27_load, i5 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:103]   --->   Operation 196 'add' 'add_ln103' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %for.inc471, void %VITIS_LOOP_125_12.preheader" [HLS-benchmarks/Inter-Block/fft/fft.cpp:103]   --->   Operation 197 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%stage_7_load = load i4 %stage_7" [HLS-benchmarks/Inter-Block/fft/fft.cpp:104]   --->   Operation 198 'load' 'stage_7_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.80ns)   --->   "%icmp_ln104 = icmp_eq  i4 %stage_7_load, i4 9" [HLS-benchmarks/Inter-Block/fft/fft.cpp:104]   --->   Operation 199 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [1/1] (0.18ns)   --->   "%select_ln103 = select i1 %icmp_ln104, i4 1, i4 %stage_7_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:103]   --->   Operation 200 'select' 'select_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.80ns)   --->   "%add_ln105 = add i4 %select_ln103, i4 15" [HLS-benchmarks/Inter-Block/fft/fft.cpp:105]   --->   Operation 201 'add' 'add_ln105' <Predicate = (!icmp_ln103)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i4 %add_ln105" [HLS-benchmarks/Inter-Block/fft/fft.cpp:105]   --->   Operation 202 'zext' 'zext_ln105' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.66ns)   --->   "%numBF_4 = shl i8 1, i8 %zext_ln105" [HLS-benchmarks/Inter-Block/fft/fft.cpp:105]   --->   Operation 203 'shl' 'numBF_4' <Predicate = (!icmp_ln103)> <Delay = 0.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (0.80ns)   --->   "%stage_10 = add i4 %select_ln103, i4 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:104]   --->   Operation 204 'add' 'stage_10' <Predicate = (!icmp_ln103)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.46ns)   --->   "%store_ln103 = store i5 %add_ln103, i5 %indvar_flatten27" [HLS-benchmarks/Inter-Block/fft/fft.cpp:103]   --->   Operation 205 'store' 'store_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.46>
ST_14 : Operation 206 [1/1] (0.46ns)   --->   "%store_ln104 = store i4 %stage_10, i4 %stage_7" [HLS-benchmarks/Inter-Block/fft/fft.cpp:104]   --->   Operation 206 'store' 'store_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.46>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%stage_9 = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:123]   --->   Operation 207 'alloca' 'stage_9' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:122]   --->   Operation 208 'alloca' 'i_5' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 209 'alloca' 'indvar_flatten34' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten34"   --->   Operation 210 'store' 'store_ln0' <Predicate = (icmp_ln103)> <Delay = 0.46>
ST_14 : Operation 211 [1/1] (0.46ns)   --->   "%store_ln122 = store i2 0, i2 %i_5" [HLS-benchmarks/Inter-Block/fft/fft.cpp:122]   --->   Operation 211 'store' 'store_ln122' <Predicate = (icmp_ln103)> <Delay = 0.46>
ST_14 : Operation 212 [1/1] (0.46ns)   --->   "%store_ln123 = store i4 1, i4 %stage_9" [HLS-benchmarks/Inter-Block/fft/fft.cpp:123]   --->   Operation 212 'store' 'store_ln123' <Predicate = (icmp_ln103)> <Delay = 0.46>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln122 = br void %VITIS_LOOP_125_12" [HLS-benchmarks/Inter-Block/fft/fft.cpp:122]   --->   Operation 213 'br' 'br_ln122' <Predicate = (icmp_ln103)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 3.13>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%i_4_load = load i2 %i_4" [HLS-benchmarks/Inter-Block/fft/fft.cpp:103]   --->   Operation 214 'load' 'i_4_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.62ns)   --->   "%add_ln103_1 = add i2 %i_4_load, i2 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:103]   --->   Operation 215 'add' 'add_ln103_1' <Predicate = (icmp_ln104)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 216 [1/1] (0.34ns)   --->   "%select_ln103_1 = select i1 %icmp_ln104, i2 %add_ln103_1, i2 %i_4_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:103]   --->   Operation 216 'select' 'select_ln103_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i2 %select_ln103_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:104]   --->   Operation 217 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.80ns)   --->   "%sub394 = sub i4 8, i4 %select_ln103" [HLS-benchmarks/Inter-Block/fft/fft.cpp:103]   --->   Operation 218 'sub' 'sub394' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 219 [2/2] (2.16ns)   --->   "%call_ln105 = call void @fft_Pipeline_VITIS_LOOP_106_10, i8 %numBF_4, i4 %sub394, i32 %cos_coefficients_table, i32 %sin_coefficients_table, i1 %trunc_ln104, i32 %X_R_4, i32 %X_I_4" [HLS-benchmarks/Inter-Block/fft/fft.cpp:105]   --->   Operation 219 'call' 'call_ln105' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 220 [1/1] (0.46ns)   --->   "%store_ln103 = store i2 %select_ln103_1, i2 %i_4" [HLS-benchmarks/Inter-Block/fft/fft.cpp:103]   --->   Operation 220 'store' 'store_ln103' <Predicate = true> <Delay = 0.46>

State 16 <SV = 7> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_4_VITIS_LOOP_104_9_str"   --->   Operation 221 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 222 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/2] (0.00ns)   --->   "%call_ln105 = call void @fft_Pipeline_VITIS_LOOP_106_10, i8 %numBF_4, i4 %sub394, i32 %cos_coefficients_table, i32 %sin_coefficients_table, i1 %trunc_ln104, i32 %X_R_4, i32 %X_I_4" [HLS-benchmarks/Inter-Block/fft/fft.cpp:105]   --->   Operation 223 'call' 'call_ln105' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln104 = br void %VITIS_LOOP_106_10" [HLS-benchmarks/Inter-Block/fft/fft.cpp:104]   --->   Operation 224 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 2.46>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i5 %indvar_flatten34" [HLS-benchmarks/Inter-Block/fft/fft.cpp:122]   --->   Operation 225 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.82ns)   --->   "%icmp_ln122 = icmp_eq  i5 %indvar_flatten34_load, i5 16" [HLS-benchmarks/Inter-Block/fft/fft.cpp:122]   --->   Operation 226 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 227 [1/1] (0.82ns)   --->   "%add_ln122 = add i5 %indvar_flatten34_load, i5 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:122]   --->   Operation 227 'add' 'add_ln122' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.inc570, void %VITIS_LOOP_144_14.preheader" [HLS-benchmarks/Inter-Block/fft/fft.cpp:122]   --->   Operation 228 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%stage_9_load = load i4 %stage_9" [HLS-benchmarks/Inter-Block/fft/fft.cpp:123]   --->   Operation 229 'load' 'stage_9_load' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.80ns)   --->   "%icmp_ln123 = icmp_eq  i4 %stage_9_load, i4 9" [HLS-benchmarks/Inter-Block/fft/fft.cpp:123]   --->   Operation 230 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.18ns)   --->   "%select_ln122 = select i1 %icmp_ln123, i4 1, i4 %stage_9_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:122]   --->   Operation 231 'select' 'select_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 232 [1/1] (0.80ns)   --->   "%add_ln124 = add i4 %select_ln122, i4 15" [HLS-benchmarks/Inter-Block/fft/fft.cpp:124]   --->   Operation 232 'add' 'add_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i4 %add_ln124" [HLS-benchmarks/Inter-Block/fft/fft.cpp:124]   --->   Operation 233 'zext' 'zext_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.66ns)   --->   "%numBF_5 = shl i8 1, i8 %zext_ln124" [HLS-benchmarks/Inter-Block/fft/fft.cpp:124]   --->   Operation 234 'shl' 'numBF_5' <Predicate = (!icmp_ln122)> <Delay = 0.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 235 [1/1] (0.80ns)   --->   "%stage_12 = add i4 %select_ln122, i4 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:123]   --->   Operation 235 'add' 'stage_12' <Predicate = (!icmp_ln122)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 236 [1/1] (0.46ns)   --->   "%store_ln122 = store i5 %add_ln122, i5 %indvar_flatten34" [HLS-benchmarks/Inter-Block/fft/fft.cpp:122]   --->   Operation 236 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.46>
ST_17 : Operation 237 [1/1] (0.46ns)   --->   "%store_ln123 = store i4 %stage_12, i4 %stage_9" [HLS-benchmarks/Inter-Block/fft/fft.cpp:123]   --->   Operation 237 'store' 'store_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.46>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%stage_11 = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:142]   --->   Operation 238 'alloca' 'stage_11' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:141]   --->   Operation 239 'alloca' 'i_6' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%indvar_flatten41 = alloca i32 1"   --->   Operation 240 'alloca' 'indvar_flatten41' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten41"   --->   Operation 241 'store' 'store_ln0' <Predicate = (icmp_ln122)> <Delay = 0.46>
ST_17 : Operation 242 [1/1] (0.46ns)   --->   "%store_ln141 = store i2 0, i2 %i_6" [HLS-benchmarks/Inter-Block/fft/fft.cpp:141]   --->   Operation 242 'store' 'store_ln141' <Predicate = (icmp_ln122)> <Delay = 0.46>
ST_17 : Operation 243 [1/1] (0.46ns)   --->   "%store_ln142 = store i4 1, i4 %stage_11" [HLS-benchmarks/Inter-Block/fft/fft.cpp:142]   --->   Operation 243 'store' 'store_ln142' <Predicate = (icmp_ln122)> <Delay = 0.46>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln141 = br void %VITIS_LOOP_144_14" [HLS-benchmarks/Inter-Block/fft/fft.cpp:141]   --->   Operation 244 'br' 'br_ln141' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 18 <SV = 7> <Delay = 3.13>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%i_5_load = load i2 %i_5" [HLS-benchmarks/Inter-Block/fft/fft.cpp:122]   --->   Operation 245 'load' 'i_5_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.62ns)   --->   "%add_ln122_1 = add i2 %i_5_load, i2 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:122]   --->   Operation 246 'add' 'add_ln122_1' <Predicate = (icmp_ln123)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 247 [1/1] (0.34ns)   --->   "%select_ln122_1 = select i1 %icmp_ln123, i2 %add_ln122_1, i2 %i_5_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:122]   --->   Operation 247 'select' 'select_ln122_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i2 %select_ln122_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:123]   --->   Operation 248 'trunc' 'trunc_ln123' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.80ns)   --->   "%sub493 = sub i4 8, i4 %select_ln122" [HLS-benchmarks/Inter-Block/fft/fft.cpp:122]   --->   Operation 249 'sub' 'sub493' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 250 [2/2] (2.16ns)   --->   "%call_ln124 = call void @fft_Pipeline_VITIS_LOOP_125_12, i8 %numBF_5, i4 %sub493, i32 %cos_coefficients_table, i32 %sin_coefficients_table, i1 %trunc_ln123, i32 %X_R_5, i32 %X_I_5" [HLS-benchmarks/Inter-Block/fft/fft.cpp:124]   --->   Operation 250 'call' 'call_ln124' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 251 [1/1] (0.46ns)   --->   "%store_ln122 = store i2 %select_ln122_1, i2 %i_5" [HLS-benchmarks/Inter-Block/fft/fft.cpp:122]   --->   Operation 251 'store' 'store_ln122' <Predicate = true> <Delay = 0.46>

State 19 <SV = 8> <Delay = 0.00>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_5_VITIS_LOOP_123_11_str"   --->   Operation 252 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 253 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 253 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 254 [1/2] (0.00ns)   --->   "%call_ln124 = call void @fft_Pipeline_VITIS_LOOP_125_12, i8 %numBF_5, i4 %sub493, i32 %cos_coefficients_table, i32 %sin_coefficients_table, i1 %trunc_ln123, i32 %X_R_5, i32 %X_I_5" [HLS-benchmarks/Inter-Block/fft/fft.cpp:124]   --->   Operation 254 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln123 = br void %VITIS_LOOP_125_12" [HLS-benchmarks/Inter-Block/fft/fft.cpp:123]   --->   Operation 255 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>

State 20 <SV = 7> <Delay = 2.46>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%indvar_flatten41_load = load i5 %indvar_flatten41" [HLS-benchmarks/Inter-Block/fft/fft.cpp:141]   --->   Operation 256 'load' 'indvar_flatten41_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (0.82ns)   --->   "%icmp_ln141 = icmp_eq  i5 %indvar_flatten41_load, i5 16" [HLS-benchmarks/Inter-Block/fft/fft.cpp:141]   --->   Operation 257 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 258 [1/1] (0.82ns)   --->   "%add_ln141 = add i5 %indvar_flatten41_load, i5 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:141]   --->   Operation 258 'add' 'add_ln141' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc669, void %VITIS_LOOP_163_16.preheader" [HLS-benchmarks/Inter-Block/fft/fft.cpp:141]   --->   Operation 259 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%stage_11_load = load i4 %stage_11" [HLS-benchmarks/Inter-Block/fft/fft.cpp:142]   --->   Operation 260 'load' 'stage_11_load' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (0.80ns)   --->   "%icmp_ln142 = icmp_eq  i4 %stage_11_load, i4 9" [HLS-benchmarks/Inter-Block/fft/fft.cpp:142]   --->   Operation 261 'icmp' 'icmp_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 262 [1/1] (0.18ns)   --->   "%select_ln141 = select i1 %icmp_ln142, i4 1, i4 %stage_11_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:141]   --->   Operation 262 'select' 'select_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 263 [1/1] (0.80ns)   --->   "%add_ln143 = add i4 %select_ln141, i4 15" [HLS-benchmarks/Inter-Block/fft/fft.cpp:143]   --->   Operation 263 'add' 'add_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i4 %add_ln143" [HLS-benchmarks/Inter-Block/fft/fft.cpp:143]   --->   Operation 264 'zext' 'zext_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.66ns)   --->   "%numBF_6 = shl i8 1, i8 %zext_ln143" [HLS-benchmarks/Inter-Block/fft/fft.cpp:143]   --->   Operation 265 'shl' 'numBF_6' <Predicate = (!icmp_ln141)> <Delay = 0.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 266 [1/1] (0.80ns)   --->   "%stage_14 = add i4 %select_ln141, i4 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:142]   --->   Operation 266 'add' 'stage_14' <Predicate = (!icmp_ln141)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.46ns)   --->   "%store_ln141 = store i5 %add_ln141, i5 %indvar_flatten41" [HLS-benchmarks/Inter-Block/fft/fft.cpp:141]   --->   Operation 267 'store' 'store_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.46>
ST_20 : Operation 268 [1/1] (0.46ns)   --->   "%store_ln142 = store i4 %stage_14, i4 %stage_11" [HLS-benchmarks/Inter-Block/fft/fft.cpp:142]   --->   Operation 268 'store' 'store_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.46>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%stage_13 = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:161]   --->   Operation 269 'alloca' 'stage_13' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:160]   --->   Operation 270 'alloca' 'i_7' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%indvar_flatten48 = alloca i32 1"   --->   Operation 271 'alloca' 'indvar_flatten48' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten48"   --->   Operation 272 'store' 'store_ln0' <Predicate = (icmp_ln141)> <Delay = 0.46>
ST_20 : Operation 273 [1/1] (0.46ns)   --->   "%store_ln160 = store i2 0, i2 %i_7" [HLS-benchmarks/Inter-Block/fft/fft.cpp:160]   --->   Operation 273 'store' 'store_ln160' <Predicate = (icmp_ln141)> <Delay = 0.46>
ST_20 : Operation 274 [1/1] (0.46ns)   --->   "%store_ln161 = store i4 1, i4 %stage_13" [HLS-benchmarks/Inter-Block/fft/fft.cpp:161]   --->   Operation 274 'store' 'store_ln161' <Predicate = (icmp_ln141)> <Delay = 0.46>
ST_20 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln160 = br void %VITIS_LOOP_163_16" [HLS-benchmarks/Inter-Block/fft/fft.cpp:160]   --->   Operation 275 'br' 'br_ln160' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 21 <SV = 8> <Delay = 3.13>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%i_6_load = load i2 %i_6" [HLS-benchmarks/Inter-Block/fft/fft.cpp:141]   --->   Operation 276 'load' 'i_6_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 277 [1/1] (0.62ns)   --->   "%add_ln141_1 = add i2 %i_6_load, i2 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:141]   --->   Operation 277 'add' 'add_ln141_1' <Predicate = (icmp_ln142)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 278 [1/1] (0.34ns)   --->   "%select_ln141_1 = select i1 %icmp_ln142, i2 %add_ln141_1, i2 %i_6_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:141]   --->   Operation 278 'select' 'select_ln141_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i2 %select_ln141_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:142]   --->   Operation 279 'trunc' 'trunc_ln142' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (0.80ns)   --->   "%sub592 = sub i4 8, i4 %select_ln141" [HLS-benchmarks/Inter-Block/fft/fft.cpp:141]   --->   Operation 280 'sub' 'sub592' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 281 [2/2] (2.16ns)   --->   "%call_ln143 = call void @fft_Pipeline_VITIS_LOOP_144_14, i8 %numBF_6, i4 %sub592, i32 %cos_coefficients_table, i32 %sin_coefficients_table, i1 %trunc_ln142, i32 %X_R_6, i32 %X_I_6" [HLS-benchmarks/Inter-Block/fft/fft.cpp:143]   --->   Operation 281 'call' 'call_ln143' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 282 [1/1] (0.46ns)   --->   "%store_ln141 = store i2 %select_ln141_1, i2 %i_6" [HLS-benchmarks/Inter-Block/fft/fft.cpp:141]   --->   Operation 282 'store' 'store_ln141' <Predicate = true> <Delay = 0.46>

State 22 <SV = 9> <Delay = 0.00>
ST_22 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_6_VITIS_LOOP_142_13_str"   --->   Operation 283 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 284 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 285 [1/2] (0.00ns)   --->   "%call_ln143 = call void @fft_Pipeline_VITIS_LOOP_144_14, i8 %numBF_6, i4 %sub592, i32 %cos_coefficients_table, i32 %sin_coefficients_table, i1 %trunc_ln142, i32 %X_R_6, i32 %X_I_6" [HLS-benchmarks/Inter-Block/fft/fft.cpp:143]   --->   Operation 285 'call' 'call_ln143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln142 = br void %VITIS_LOOP_144_14" [HLS-benchmarks/Inter-Block/fft/fft.cpp:142]   --->   Operation 286 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>

State 23 <SV = 8> <Delay = 2.46>
ST_23 : Operation 287 [1/1] (0.00ns)   --->   "%indvar_flatten48_load = load i5 %indvar_flatten48" [HLS-benchmarks/Inter-Block/fft/fft.cpp:160]   --->   Operation 287 'load' 'indvar_flatten48_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 288 [1/1] (0.82ns)   --->   "%icmp_ln160 = icmp_eq  i5 %indvar_flatten48_load, i5 16" [HLS-benchmarks/Inter-Block/fft/fft.cpp:160]   --->   Operation 288 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 289 [1/1] (0.82ns)   --->   "%add_ln160 = add i5 %indvar_flatten48_load, i5 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:160]   --->   Operation 289 'add' 'add_ln160' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %for.inc768, void %for.end770" [HLS-benchmarks/Inter-Block/fft/fft.cpp:160]   --->   Operation 290 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (0.00ns)   --->   "%stage_13_load = load i4 %stage_13" [HLS-benchmarks/Inter-Block/fft/fft.cpp:161]   --->   Operation 291 'load' 'stage_13_load' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_23 : Operation 292 [1/1] (0.80ns)   --->   "%icmp_ln161 = icmp_eq  i4 %stage_13_load, i4 9" [HLS-benchmarks/Inter-Block/fft/fft.cpp:161]   --->   Operation 292 'icmp' 'icmp_ln161' <Predicate = (!icmp_ln160)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 293 [1/1] (0.18ns)   --->   "%select_ln160 = select i1 %icmp_ln161, i4 1, i4 %stage_13_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:160]   --->   Operation 293 'select' 'select_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 294 [1/1] (0.80ns)   --->   "%add_ln162 = add i4 %select_ln160, i4 15" [HLS-benchmarks/Inter-Block/fft/fft.cpp:162]   --->   Operation 294 'add' 'add_ln162' <Predicate = (!icmp_ln160)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i4 %add_ln162" [HLS-benchmarks/Inter-Block/fft/fft.cpp:162]   --->   Operation 295 'zext' 'zext_ln162' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_23 : Operation 296 [1/1] (0.66ns)   --->   "%numBF_7 = shl i8 1, i8 %zext_ln162" [HLS-benchmarks/Inter-Block/fft/fft.cpp:162]   --->   Operation 296 'shl' 'numBF_7' <Predicate = (!icmp_ln160)> <Delay = 0.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 297 [1/1] (0.80ns)   --->   "%stage_15 = add i4 %select_ln160, i4 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:161]   --->   Operation 297 'add' 'stage_15' <Predicate = (!icmp_ln160)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 298 [1/1] (0.46ns)   --->   "%store_ln160 = store i5 %add_ln160, i5 %indvar_flatten48" [HLS-benchmarks/Inter-Block/fft/fft.cpp:160]   --->   Operation 298 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.46>
ST_23 : Operation 299 [1/1] (0.46ns)   --->   "%store_ln161 = store i4 %stage_15, i4 %stage_13" [HLS-benchmarks/Inter-Block/fft/fft.cpp:161]   --->   Operation 299 'store' 'store_ln161' <Predicate = (!icmp_ln160)> <Delay = 0.46>
ST_23 : Operation 300 [1/1] (0.00ns)   --->   "%ret_ln177 = ret" [HLS-benchmarks/Inter-Block/fft/fft.cpp:177]   --->   Operation 300 'ret' 'ret_ln177' <Predicate = (icmp_ln160)> <Delay = 0.00>

State 24 <SV = 9> <Delay = 3.13>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%i_7_load = load i2 %i_7" [HLS-benchmarks/Inter-Block/fft/fft.cpp:160]   --->   Operation 301 'load' 'i_7_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (0.62ns)   --->   "%add_ln160_1 = add i2 %i_7_load, i2 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:160]   --->   Operation 302 'add' 'add_ln160_1' <Predicate = (icmp_ln161)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 303 [1/1] (0.34ns)   --->   "%select_ln160_1 = select i1 %icmp_ln161, i2 %add_ln160_1, i2 %i_7_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:160]   --->   Operation 303 'select' 'select_ln160_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i2 %select_ln160_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:161]   --->   Operation 304 'trunc' 'trunc_ln161' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 305 [1/1] (0.80ns)   --->   "%sub691 = sub i4 8, i4 %select_ln160" [HLS-benchmarks/Inter-Block/fft/fft.cpp:160]   --->   Operation 305 'sub' 'sub691' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 306 [2/2] (2.16ns)   --->   "%call_ln162 = call void @fft_Pipeline_VITIS_LOOP_163_16, i8 %numBF_7, i4 %sub691, i32 %cos_coefficients_table, i32 %sin_coefficients_table, i1 %trunc_ln161, i32 %X_R_7, i32 %X_I_7" [HLS-benchmarks/Inter-Block/fft/fft.cpp:162]   --->   Operation 306 'call' 'call_ln162' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 307 [1/1] (0.46ns)   --->   "%store_ln160 = store i2 %select_ln160_1, i2 %i_7" [HLS-benchmarks/Inter-Block/fft/fft.cpp:160]   --->   Operation 307 'store' 'store_ln160' <Predicate = true> <Delay = 0.46>

State 25 <SV = 10> <Delay = 0.00>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_7_VITIS_LOOP_161_15_str"   --->   Operation 308 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 309 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 310 [1/2] (0.00ns)   --->   "%call_ln162 = call void @fft_Pipeline_VITIS_LOOP_163_16, i8 %numBF_7, i4 %sub691, i32 %cos_coefficients_table, i32 %sin_coefficients_table, i1 %trunc_ln161, i32 %X_R_7, i32 %X_I_7" [HLS-benchmarks/Inter-Block/fft/fft.cpp:162]   --->   Operation 310 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln161 = br void %VITIS_LOOP_163_16" [HLS-benchmarks/Inter-Block/fft/fft.cpp:161]   --->   Operation 311 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 5 bit ('indvar_flatten') [21]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [59]  (0.460 ns)

 <State 2>: 2.467ns
The critical path consists of the following:
	'load' operation 4 bit ('stage_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:28) on local variable 'stage', HLS-benchmarks/Inter-Block/fft/fft.cpp:28 [69]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', HLS-benchmarks/Inter-Block/fft/fft.cpp:28) [73]  (0.809 ns)
	'select' operation 4 bit ('select_ln27', HLS-benchmarks/Inter-Block/fft/fft.cpp:27) [74]  (0.187 ns)
	'add' operation 4 bit ('add_ln29', HLS-benchmarks/Inter-Block/fft/fft.cpp:29) [78]  (0.809 ns)
	'shl' operation 8 bit ('numBF', HLS-benchmarks/Inter-Block/fft/fft.cpp:29) [80]  (0.662 ns)

 <State 3>: 3.134ns
The critical path consists of the following:
	'load' operation 2 bit ('i_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:27) on local variable 'i', HLS-benchmarks/Inter-Block/fft/fft.cpp:27 [70]  (0.000 ns)
	'add' operation 2 bit ('add_ln27_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:27) [75]  (0.621 ns)
	'select' operation 2 bit ('select_ln27_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:27) [76]  (0.345 ns)
	'call' operation 0 bit ('call_ln29', HLS-benchmarks/Inter-Block/fft/fft.cpp:29) to 'fft_Pipeline_VITIS_LOOP_30_2' [82]  (2.168 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 2.467ns
The critical path consists of the following:
	'load' operation 4 bit ('stage_1_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:47) on local variable 'stage', HLS-benchmarks/Inter-Block/fft/fft.cpp:47 [102]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln47', HLS-benchmarks/Inter-Block/fft/fft.cpp:47) [106]  (0.809 ns)
	'select' operation 4 bit ('select_ln46', HLS-benchmarks/Inter-Block/fft/fft.cpp:46) [107]  (0.187 ns)
	'add' operation 4 bit ('add_ln48', HLS-benchmarks/Inter-Block/fft/fft.cpp:48) [111]  (0.809 ns)
	'shl' operation 8 bit ('numBF', HLS-benchmarks/Inter-Block/fft/fft.cpp:48) [113]  (0.662 ns)

 <State 6>: 3.134ns
The critical path consists of the following:
	'load' operation 2 bit ('i_1_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:46) on local variable 'i', HLS-benchmarks/Inter-Block/fft/fft.cpp:46 [103]  (0.000 ns)
	'add' operation 2 bit ('add_ln46_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:46) [108]  (0.621 ns)
	'select' operation 2 bit ('select_ln46_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:46) [109]  (0.345 ns)
	'call' operation 0 bit ('call_ln48', HLS-benchmarks/Inter-Block/fft/fft.cpp:48) to 'fft_Pipeline_VITIS_LOOP_49_4' [115]  (2.168 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 2.467ns
The critical path consists of the following:
	'load' operation 4 bit ('stage_3_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:66) on local variable 'stage', HLS-benchmarks/Inter-Block/fft/fft.cpp:66 [135]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln66', HLS-benchmarks/Inter-Block/fft/fft.cpp:66) [139]  (0.809 ns)
	'select' operation 4 bit ('select_ln65', HLS-benchmarks/Inter-Block/fft/fft.cpp:65) [140]  (0.187 ns)
	'add' operation 4 bit ('add_ln67', HLS-benchmarks/Inter-Block/fft/fft.cpp:67) [144]  (0.809 ns)
	'shl' operation 8 bit ('numBF', HLS-benchmarks/Inter-Block/fft/fft.cpp:67) [146]  (0.662 ns)

 <State 9>: 3.134ns
The critical path consists of the following:
	'load' operation 2 bit ('i_2_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:65) on local variable 'i', HLS-benchmarks/Inter-Block/fft/fft.cpp:65 [136]  (0.000 ns)
	'add' operation 2 bit ('add_ln65_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:65) [141]  (0.621 ns)
	'select' operation 2 bit ('select_ln65_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:65) [142]  (0.345 ns)
	'call' operation 0 bit ('call_ln67', HLS-benchmarks/Inter-Block/fft/fft.cpp:67) to 'fft_Pipeline_VITIS_LOOP_68_6' [148]  (2.168 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 2.467ns
The critical path consists of the following:
	'load' operation 4 bit ('stage_5_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:85) on local variable 'stage', HLS-benchmarks/Inter-Block/fft/fft.cpp:85 [168]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln85', HLS-benchmarks/Inter-Block/fft/fft.cpp:85) [172]  (0.809 ns)
	'select' operation 4 bit ('select_ln84', HLS-benchmarks/Inter-Block/fft/fft.cpp:84) [173]  (0.187 ns)
	'add' operation 4 bit ('add_ln86', HLS-benchmarks/Inter-Block/fft/fft.cpp:86) [177]  (0.809 ns)
	'shl' operation 8 bit ('numBF', HLS-benchmarks/Inter-Block/fft/fft.cpp:86) [179]  (0.662 ns)

 <State 12>: 3.134ns
The critical path consists of the following:
	'load' operation 2 bit ('i_3_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:84) on local variable 'i', HLS-benchmarks/Inter-Block/fft/fft.cpp:84 [169]  (0.000 ns)
	'add' operation 2 bit ('add_ln84_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:84) [174]  (0.621 ns)
	'select' operation 2 bit ('select_ln84_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:84) [175]  (0.345 ns)
	'call' operation 0 bit ('call_ln86', HLS-benchmarks/Inter-Block/fft/fft.cpp:86) to 'fft_Pipeline_VITIS_LOOP_87_8' [181]  (2.168 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 2.467ns
The critical path consists of the following:
	'load' operation 4 bit ('stage_7_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:104) on local variable 'stage', HLS-benchmarks/Inter-Block/fft/fft.cpp:104 [201]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln104', HLS-benchmarks/Inter-Block/fft/fft.cpp:104) [205]  (0.809 ns)
	'select' operation 4 bit ('select_ln103', HLS-benchmarks/Inter-Block/fft/fft.cpp:103) [206]  (0.187 ns)
	'add' operation 4 bit ('add_ln105', HLS-benchmarks/Inter-Block/fft/fft.cpp:105) [210]  (0.809 ns)
	'shl' operation 8 bit ('numBF', HLS-benchmarks/Inter-Block/fft/fft.cpp:105) [212]  (0.662 ns)

 <State 15>: 3.134ns
The critical path consists of the following:
	'load' operation 2 bit ('i_4_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:103) on local variable 'i', HLS-benchmarks/Inter-Block/fft/fft.cpp:103 [202]  (0.000 ns)
	'add' operation 2 bit ('add_ln103_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:103) [207]  (0.621 ns)
	'select' operation 2 bit ('select_ln103_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:103) [208]  (0.345 ns)
	'call' operation 0 bit ('call_ln105', HLS-benchmarks/Inter-Block/fft/fft.cpp:105) to 'fft_Pipeline_VITIS_LOOP_106_10' [214]  (2.168 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 2.467ns
The critical path consists of the following:
	'load' operation 4 bit ('stage_9_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:123) on local variable 'stage', HLS-benchmarks/Inter-Block/fft/fft.cpp:123 [234]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln123', HLS-benchmarks/Inter-Block/fft/fft.cpp:123) [238]  (0.809 ns)
	'select' operation 4 bit ('select_ln122', HLS-benchmarks/Inter-Block/fft/fft.cpp:122) [239]  (0.187 ns)
	'add' operation 4 bit ('add_ln124', HLS-benchmarks/Inter-Block/fft/fft.cpp:124) [243]  (0.809 ns)
	'shl' operation 8 bit ('numBF', HLS-benchmarks/Inter-Block/fft/fft.cpp:124) [245]  (0.662 ns)

 <State 18>: 3.134ns
The critical path consists of the following:
	'load' operation 2 bit ('i_5_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:122) on local variable 'i', HLS-benchmarks/Inter-Block/fft/fft.cpp:122 [235]  (0.000 ns)
	'add' operation 2 bit ('add_ln122_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:122) [240]  (0.621 ns)
	'select' operation 2 bit ('select_ln122_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:122) [241]  (0.345 ns)
	'call' operation 0 bit ('call_ln124', HLS-benchmarks/Inter-Block/fft/fft.cpp:124) to 'fft_Pipeline_VITIS_LOOP_125_12' [247]  (2.168 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 2.467ns
The critical path consists of the following:
	'load' operation 4 bit ('stage_11_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:142) on local variable 'stage', HLS-benchmarks/Inter-Block/fft/fft.cpp:142 [267]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln142', HLS-benchmarks/Inter-Block/fft/fft.cpp:142) [271]  (0.809 ns)
	'select' operation 4 bit ('select_ln141', HLS-benchmarks/Inter-Block/fft/fft.cpp:141) [272]  (0.187 ns)
	'add' operation 4 bit ('add_ln143', HLS-benchmarks/Inter-Block/fft/fft.cpp:143) [276]  (0.809 ns)
	'shl' operation 8 bit ('numBF', HLS-benchmarks/Inter-Block/fft/fft.cpp:143) [278]  (0.662 ns)

 <State 21>: 3.134ns
The critical path consists of the following:
	'load' operation 2 bit ('i_6_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:141) on local variable 'i', HLS-benchmarks/Inter-Block/fft/fft.cpp:141 [268]  (0.000 ns)
	'add' operation 2 bit ('add_ln141_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:141) [273]  (0.621 ns)
	'select' operation 2 bit ('select_ln141_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:141) [274]  (0.345 ns)
	'call' operation 0 bit ('call_ln143', HLS-benchmarks/Inter-Block/fft/fft.cpp:143) to 'fft_Pipeline_VITIS_LOOP_144_14' [280]  (2.168 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 2.467ns
The critical path consists of the following:
	'load' operation 4 bit ('stage_13_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:161) on local variable 'stage', HLS-benchmarks/Inter-Block/fft/fft.cpp:161 [300]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln161', HLS-benchmarks/Inter-Block/fft/fft.cpp:161) [304]  (0.809 ns)
	'select' operation 4 bit ('select_ln160', HLS-benchmarks/Inter-Block/fft/fft.cpp:160) [305]  (0.187 ns)
	'add' operation 4 bit ('add_ln162', HLS-benchmarks/Inter-Block/fft/fft.cpp:162) [309]  (0.809 ns)
	'shl' operation 8 bit ('numBF', HLS-benchmarks/Inter-Block/fft/fft.cpp:162) [311]  (0.662 ns)

 <State 24>: 3.134ns
The critical path consists of the following:
	'load' operation 2 bit ('i_7_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:160) on local variable 'i', HLS-benchmarks/Inter-Block/fft/fft.cpp:160 [301]  (0.000 ns)
	'add' operation 2 bit ('add_ln160_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:160) [306]  (0.621 ns)
	'select' operation 2 bit ('select_ln160_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:160) [307]  (0.345 ns)
	'call' operation 0 bit ('call_ln162', HLS-benchmarks/Inter-Block/fft/fft.cpp:162) to 'fft_Pipeline_VITIS_LOOP_163_16' [313]  (2.168 ns)

 <State 25>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
