###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Fri May 21 23:43:36 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_5_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[5]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.075
  Arrival Time                  0.169
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[5] ^ |                       | 0.044 |        |   0.152 |    0.057 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.044 |  0.000 |   0.152 |    0.057 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_5 ^ -> ZN_5 v    | nem_ohmux_invd2_4i_8b | 0.028 |  0.028 |   0.180 |    0.085 | 
     | sb_wide/out_1_1_id1_bar_reg_5_   |                     | DFQD0BWP40            | 0.031 | -0.010 |   0.169 |    0.075 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.032 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.031 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.031 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.038 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.128 | 
     | sb_wide/out_1_1_id1_bar_reg_5_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.129 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin sb_1b/config_ungate_reg_7_/CP 
Endpoint:   sb_1b/config_ungate_reg_7_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Removal                       0.136
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.166
  Arrival Time                  0.262
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.163
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.090 |       |   0.163 |    0.067 | 
     | sb_1b                      | reset v     | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.183 |    0.087 | 
     | sb_1b/U28                  |             | CKND1BWP40                 | 0.102 | 0.020 |   0.183 |    0.087 | 
     | sb_1b/U28                  | I v -> ZN ^ | CKND1BWP40                 | 0.095 | 0.079 |   0.262 |    0.166 | 
     | sb_1b/config_ungate_reg_7_ |             | DFCNQD1BWP40               | 0.095 | 0.000 |   0.262 |    0.166 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.031 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.053 | 0.001 |  -0.126 |   -0.030 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.056 |  -0.070 |    0.026 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD6BWP40 | 0.050 | 0.009 |  -0.061 |    0.036 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.078 | 0.089 |   0.029 |    0.125 | 
     | sb_1b/config_ungate_reg_7_             |             | DFCNQD1BWP40 | 0.078 | 0.002 |   0.030 |    0.127 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin sb_1b/config_ungate_reg_8_/CP 
Endpoint:   sb_1b/config_ungate_reg_8_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Removal                       0.136
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.166
  Arrival Time                  0.262
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.163
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.090 |       |   0.163 |    0.067 | 
     | sb_1b                      | reset v     | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.183 |    0.087 | 
     | sb_1b/U28                  |             | CKND1BWP40                 | 0.102 | 0.020 |   0.183 |    0.087 | 
     | sb_1b/U28                  | I v -> ZN ^ | CKND1BWP40                 | 0.095 | 0.079 |   0.262 |    0.166 | 
     | sb_1b/config_ungate_reg_8_ |             | DFCNQD1BWP40               | 0.095 | 0.000 |   0.262 |    0.166 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.031 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.053 | 0.001 |  -0.126 |   -0.029 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.056 |  -0.070 |    0.026 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD6BWP40 | 0.050 | 0.009 |  -0.061 |    0.036 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.078 | 0.089 |   0.029 |    0.125 | 
     | sb_1b/config_ungate_reg_8_             |             | DFCNQD1BWP40 | 0.078 | 0.002 |   0.030 |    0.127 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin sb_1b/config_ungate_reg_10_/CP 
Endpoint:   sb_1b/config_ungate_reg_10_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                           (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Removal                       0.136
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.166
  Arrival Time                  0.262
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.163
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |             |                            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                             | reset v     |                            | 0.090 |       |   0.163 |    0.067 | 
     | sb_1b                       | reset v     | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.183 |    0.087 | 
     | sb_1b/U28                   |             | CKND1BWP40                 | 0.102 | 0.020 |   0.183 |    0.087 | 
     | sb_1b/U28                   | I v -> ZN ^ | CKND1BWP40                 | 0.095 | 0.079 |   0.262 |    0.166 | 
     | sb_1b/config_ungate_reg_10_ |             | DFCNQD1BWP40               | 0.095 | 0.000 |   0.262 |    0.166 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.031 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.053 | 0.001 |  -0.126 |   -0.029 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.056 |  -0.070 |    0.026 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD6BWP40 | 0.050 | 0.009 |  -0.061 |    0.036 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.078 | 0.089 |   0.029 |    0.125 | 
     | sb_1b/config_ungate_reg_10_            |             | DFCNQD1BWP40 | 0.078 | 0.002 |   0.030 |    0.127 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin sb_1b/config_ungate_reg_6_/CP 
Endpoint:   sb_1b/config_ungate_reg_6_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Removal                       0.136
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.166
  Arrival Time                  0.262
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.163
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.090 |       |   0.163 |    0.067 | 
     | sb_1b                      | reset v     | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.183 |    0.086 | 
     | sb_1b/U28                  |             | CKND1BWP40                 | 0.102 | 0.020 |   0.183 |    0.086 | 
     | sb_1b/U28                  | I v -> ZN ^ | CKND1BWP40                 | 0.095 | 0.079 |   0.262 |    0.166 | 
     | sb_1b/config_ungate_reg_6_ |             | DFCNQD1BWP40               | 0.095 | 0.000 |   0.262 |    0.166 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.031 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.053 | 0.001 |  -0.126 |   -0.029 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.056 |  -0.070 |    0.026 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD6BWP40 | 0.050 | 0.009 |  -0.061 |    0.036 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.078 | 0.089 |   0.029 |    0.125 | 
     | sb_1b/config_ungate_reg_6_             |             | DFCNQD1BWP40 | 0.078 | 0.001 |   0.030 |    0.127 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin sb_1b/config_ungate_reg_4_/CP 
Endpoint:   sb_1b/config_ungate_reg_4_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Removal                       0.136
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.166
  Arrival Time                  0.262
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.163
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.090 |       |   0.163 |    0.067 | 
     | sb_1b                      | reset v     | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.183 |    0.086 | 
     | sb_1b/U28                  |             | CKND1BWP40                 | 0.102 | 0.020 |   0.183 |    0.086 | 
     | sb_1b/U28                  | I v -> ZN ^ | CKND1BWP40                 | 0.095 | 0.079 |   0.262 |    0.166 | 
     | sb_1b/config_ungate_reg_4_ |             | DFCNQD1BWP40               | 0.095 | 0.000 |   0.262 |    0.166 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.031 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.053 | 0.001 |  -0.126 |   -0.029 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.056 |  -0.070 |    0.027 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD6BWP40 | 0.050 | 0.009 |  -0.061 |    0.036 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.078 | 0.089 |   0.029 |    0.125 | 
     | sb_1b/config_ungate_reg_4_             |             | DFCNQD1BWP40 | 0.078 | 0.001 |   0.030 |    0.127 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin sb_1b/config_ungate_reg_5_/CP 
Endpoint:   sb_1b/config_ungate_reg_5_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Removal                       0.136
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.166
  Arrival Time                  0.262
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.163
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.090 |       |   0.163 |    0.067 | 
     | sb_1b                      | reset v     | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.183 |    0.086 | 
     | sb_1b/U28                  |             | CKND1BWP40                 | 0.102 | 0.020 |   0.183 |    0.086 | 
     | sb_1b/U28                  | I v -> ZN ^ | CKND1BWP40                 | 0.095 | 0.079 |   0.262 |    0.166 | 
     | sb_1b/config_ungate_reg_5_ |             | DFCNQD1BWP40               | 0.095 | 0.000 |   0.262 |    0.166 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.031 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.053 | 0.001 |  -0.126 |   -0.029 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.056 |  -0.070 |    0.027 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD6BWP40 | 0.050 | 0.009 |  -0.061 |    0.036 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.078 | 0.089 |   0.029 |    0.125 | 
     | sb_1b/config_ungate_reg_5_             |             | DFCNQD1BWP40 | 0.078 | 0.001 |   0.030 |    0.127 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_7_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[7]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.075
  Arrival Time                  0.172
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[7] ^ |                       | 0.044 |        |   0.152 |    0.055 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.044 |  0.001 |   0.153 |    0.056 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_7 ^ -> ZN_7 v    | nem_ohmux_invd2_4i_8b | 0.027 |  0.029 |   0.182 |    0.085 | 
     | sb_wide/out_1_1_id1_bar_reg_7_   |                     | DFQD0BWP40            | 0.030 | -0.010 |   0.172 |    0.075 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.030 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.029 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.033 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.040 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.130 | 
     | sb_wide/out_1_1_id1_bar_reg_7_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.131 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[0]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.075
  Arrival Time                  0.172
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[0] ^ |                       | 0.044 |        |   0.152 |    0.055 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.044 |  0.003 |   0.155 |    0.058 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.025 |  0.028 |   0.182 |    0.085 | 
     | sb_wide/out_1_1_id1_bar_reg_0_   |                     | DFQD0BWP40            | 0.028 | -0.010 |   0.172 |    0.075 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.030 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.029 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.034 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.040 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.131 | 
     | sb_wide/out_1_1_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.131 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_4_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[4]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.075
  Arrival Time                  0.172
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[4] ^ |                       | 0.046 |        |   0.152 |    0.055 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.046 |  0.002 |   0.154 |    0.057 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_4 ^ -> ZN_4 v    | nem_ohmux_invd2_4i_8b | 0.028 |  0.028 |   0.182 |    0.085 | 
     | sb_wide/out_1_1_id1_bar_reg_4_   |                     | DFQD0BWP40            | 0.032 | -0.010 |   0.172 |    0.075 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.030 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.029 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.034 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.040 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.131 | 
     | sb_wide/out_1_1_id1_bar_reg_4_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.131 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_6_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[6]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.173
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[6] ^ |                       | 0.042 |        |   0.151 |    0.053 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.042 |  0.002 |   0.154 |    0.055 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_6 ^ -> ZN_6 v    | nem_ohmux_invd2_4i_8b | 0.030 |  0.030 |   0.183 |    0.085 | 
     | sb_wide/out_1_1_id1_bar_reg_6_   |                     | DFQD0BWP40            | 0.033 | -0.010 |   0.173 |    0.074 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.028 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.027 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.036 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.042 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.133 | 
     | sb_wide/out_1_1_id1_bar_reg_6_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.133 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[3]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.174
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[3] ^ |                       | 0.047 |        |   0.153 |    0.053 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.047 |  0.002 |   0.155 |    0.055 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_3 ^ -> ZN_3 v    | nem_ohmux_invd2_4i_8b | 0.030 |  0.030 |   0.184 |    0.085 | 
     | sb_wide/out_1_1_id1_bar_reg_3_   |                     | DFQD0BWP40            | 0.033 | -0.010 |   0.174 |    0.074 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.027 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.026 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.037 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.043 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.134 | 
     | sb_wide/out_1_1_id1_bar_reg_3_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.134 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[1]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.075
  Arrival Time                  0.177
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[1] ^ |                       | 0.048 |        |   0.154 |    0.051 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.049 |  0.004 |   0.158 |    0.055 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_1 ^ -> ZN_1 v    | nem_ohmux_invd2_4i_8b | 0.027 |  0.030 |   0.187 |    0.085 | 
     | sb_wide/out_1_1_id1_bar_reg_1_   |                     | DFQD0BWP40            | 0.031 | -0.010 |   0.177 |    0.075 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.025 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.024 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.039 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.045 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.136 | 
     | sb_wide/out_1_1_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[13]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.176
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.155
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[13] ^ |                       | 0.050 |        |   0.155 |    0.052 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.051 |  0.002 |   0.156 |    0.054 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_5 ^ -> ZN_5 v     | nem_ohmux_invd2_4i_8b | 0.031 |  0.030 |   0.187 |    0.084 | 
     | sb_wide/out_1_1_id1_bar_reg_13_   |                      | DFQD0BWP40            | 0.034 | -0.010 |   0.176 |    0.074 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.025 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.023 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.039 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.045 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.136 | 
     | sb_wide/out_1_1_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[15]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.177
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[15] ^ |                       | 0.049 |        |   0.154 |    0.051 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.049 |  0.002 |   0.156 |    0.053 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_7 ^ -> ZN_7 v     | nem_ohmux_invd2_4i_8b | 0.030 |  0.032 |   0.188 |    0.085 | 
     | sb_wide/out_1_1_id1_bar_reg_15_   |                      | DFQD0BWP40            | 0.033 | -0.010 |   0.177 |    0.074 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.024 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.023 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.040 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.046 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.137 | 
     | sb_wide/out_1_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.137 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[2]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.178
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[2] ^ |                       | 0.049 |        |   0.154 |    0.050 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.049 |  0.003 |   0.157 |    0.053 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_2 ^ -> ZN_2 v    | nem_ohmux_invd2_4i_8b | 0.029 |  0.031 |   0.189 |    0.085 | 
     | sb_wide/out_1_1_id1_bar_reg_2_   |                     | DFQD0BWP40            | 0.033 | -0.010 |   0.178 |    0.074 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.023 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.022 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.041 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.047 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.138 | 
     | sb_wide/out_1_1_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.138 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_11_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[11]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.178
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[11] ^ |                       | 0.048 |        |   0.154 |    0.050 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.049 |  0.002 |   0.156 |    0.052 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_3 ^ -> ZN_3 v     | nem_ohmux_invd2_4i_8b | 0.031 |  0.032 |   0.188 |    0.084 | 
     | sb_wide/out_1_1_id1_bar_reg_11_   |                      | DFQD0BWP40            | 0.034 | -0.010 |   0.178 |    0.074 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.023 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.022 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.041 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.047 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.138 | 
     | sb_wide/out_1_1_id1_bar_reg_11_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.138 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[12]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.179
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[12] ^ |                       | 0.047 |        |   0.154 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.047 |  0.004 |   0.157 |    0.052 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_4 ^ -> ZN_4 v     | nem_ohmux_invd2_4i_8b | 0.030 |  0.032 |   0.190 |    0.084 | 
     | sb_wide/out_1_1_id1_bar_reg_12_   |                      | DFQD0BWP40            | 0.034 | -0.010 |   0.179 |    0.074 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.022 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.021 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.042 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.048 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.139 | 
     | sb_wide/out_1_1_id1_bar_reg_12_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.139 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[8]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.070
  Arrival Time                  0.176
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[8] ^ |                       | 0.051 |        |   0.156 |    0.050 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.051 |  0.001 |   0.157 |    0.050 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.030 |  0.030 |   0.187 |    0.080 | 
     | sb_wide/out_2_0_id1_bar_reg_8_    |                     | DFQD0BWP40            | 0.034 | -0.010 |   0.176 |    0.070 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.021 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.020 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.043 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.046 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.090 |   0.030 |    0.136 | 
     | sb_wide/out_2_0_id1_bar_reg_8_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.030 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[12]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.070
  Arrival Time                  0.176
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[12] ^ |                       | 0.050 |        |   0.156 |    0.049 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.051 | -0.000 |   0.156 |    0.049 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_4 ^ -> ZN_4 v     | nem_ohmux_invd2_4i_8b | 0.030 |  0.031 |   0.187 |    0.080 | 
     | sb_wide/out_2_0_id1_bar_reg_12_   |                      | DFQD0BWP40            | 0.034 | -0.010 |   0.176 |    0.070 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.021 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.019 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.043 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.046 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.090 |   0.030 |    0.136 | 
     | sb_wide/out_2_0_id1_bar_reg_12_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.030 |    0.137 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_9_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[9]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.073
  Arrival Time                  0.180
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[9] ^ |                       | 0.048 |        |   0.154 |    0.047 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.049 |  0.004 |   0.158 |    0.052 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_1 ^ -> ZN_1 v    | nem_ohmux_invd2_4i_8b | 0.032 |  0.032 |   0.190 |    0.084 | 
     | sb_wide/out_1_1_id1_bar_reg_9_    |                     | DFQD0BWP40            | 0.036 | -0.010 |   0.180 |    0.073 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.021 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.019 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.043 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.049 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.140 | 
     | sb_wide/out_1_1_id1_bar_reg_9_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.140 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_10_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[10]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.070
  Arrival Time                  0.177
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.155
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[10] ^ |                       | 0.049 |        |   0.155 |    0.049 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.050 |  0.001 |   0.157 |    0.050 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_2 ^ -> ZN_2 v     | nem_ohmux_invd2_4i_8b | 0.030 |  0.031 |   0.187 |    0.081 | 
     | sb_wide/out_2_0_id1_bar_reg_10_   |                      | DFQD0BWP40            | 0.033 | -0.010 |   0.177 |    0.070 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.020 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.019 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.044 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.046 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.090 |   0.030 |    0.137 | 
     | sb_wide/out_2_0_id1_bar_reg_10_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.030 |    0.137 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[15]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.070
  Arrival Time                  0.177
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[15] ^ |                       | 0.050 |        |   0.156 |    0.049 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.051 | -0.001 |   0.155 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_7 ^ -> ZN_7 v     | nem_ohmux_invd2_4i_8b | 0.030 |  0.032 |   0.188 |    0.081 | 
     | sb_wide/out_2_0_id1_bar_reg_15_   |                      | DFQD0BWP40            | 0.033 | -0.010 |   0.177 |    0.070 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.020 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.019 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.044 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.046 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.090 |   0.030 |    0.137 | 
     | sb_wide/out_2_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.030 |    0.137 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[8]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.073
  Arrival Time                  0.180
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[8] ^ |                       | 0.048 |        |   0.154 |    0.047 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.049 |  0.003 |   0.157 |    0.050 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.034 |  0.033 |   0.191 |    0.083 | 
     | sb_wide/out_1_1_id1_bar_reg_8_    |                     | DFQD0BWP40            | 0.038 | -0.010 |   0.180 |    0.073 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.020 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.018 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.044 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.050 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.141 | 
     | sb_wide/out_1_1_id1_bar_reg_8_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.141 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_5_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[5]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.177
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.155
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[5] ^ |                       | 0.051 |        |   0.155 |    0.047 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.051 |  0.002 |   0.157 |    0.049 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_5 ^ -> ZN_5 v    | nem_ohmux_invd2_4i_8b | 0.033 |  0.031 |   0.188 |    0.080 | 
     | sb_wide/out_2_0_id1_bar_reg_5_   |                     | DFQD0BWP40            | 0.037 | -0.010 |   0.177 |    0.069 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.019 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.018 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.045 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.047 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.090 |   0.030 |    0.138 | 
     | sb_wide/out_2_0_id1_bar_reg_5_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.030 |    0.138 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[0]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.178
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[0] ^ |                       | 0.051 |        |   0.156 |    0.047 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.052 |  0.001 |   0.157 |    0.049 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.032 |  0.031 |   0.188 |    0.080 | 
     | sb_wide/out_2_0_id1_bar_reg_0_   |                     | DFQD0BWP40            | 0.036 | -0.010 |   0.178 |    0.069 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.019 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.018 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.045 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.048 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.090 |   0.030 |    0.138 | 
     | sb_wide/out_2_0_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.030 |    0.138 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T4[13]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.170
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T4[13] ^ |                       | 0.040 |        |   0.150 |    0.042 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.040 |  0.001 |   0.151 |    0.042 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 | I2_5 ^ -> ZN_5 v     | nem_ohmux_invd2_4i_8b | 0.030 |  0.029 |   0.180 |    0.072 | 
     | sb_wide/out_1_4_id1_bar_reg_13_   |                      | DFQD0BWP40            | 0.033 | -0.010 |   0.170 |    0.061 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.018 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.017 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.045 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.014 |  -0.050 |    0.059 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.061 | 0.079 |   0.030 |    0.139 | 
     | sb_wide/out_1_4_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.061 | 0.000 |   0.030 |    0.139 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_11_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[11]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.070
  Arrival Time                  0.178
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[11] ^ |                       | 0.051 |        |   0.156 |    0.047 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.051 | -0.001 |   0.155 |    0.047 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_3 ^ -> ZN_3 v     | nem_ohmux_invd2_4i_8b | 0.031 |  0.033 |   0.189 |    0.080 | 
     | sb_wide/out_2_0_id1_bar_reg_11_   |                      | DFQD0BWP40            | 0.035 | -0.010 |   0.178 |    0.070 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.018 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.017 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.046 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.048 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.090 |   0.030 |    0.139 | 
     | sb_wide/out_2_0_id1_bar_reg_11_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.030 |    0.139 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T4[8]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.060
  Arrival Time                  0.169
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T4[8] ^ |                       | 0.041 |        |   0.151 |    0.042 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.041 | -0.001 |   0.149 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.032 |  0.031 |   0.180 |    0.071 | 
     | sb_wide/out_1_4_id1_bar_reg_8_    |                     | DFQD0BWP40            | 0.036 | -0.010 |   0.169 |    0.060 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.018 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.017 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.046 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.014 |  -0.050 |    0.059 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.061 | 0.079 |   0.030 |    0.139 | 
     | sb_wide/out_1_4_id1_bar_reg_8_             |             | DFQD0BWP40   | 0.061 | 0.000 |   0.030 |    0.139 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_9_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T4[9]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.170
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T4[9] ^ |                       | 0.040 |        |   0.150 |    0.041 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.040 | -0.001 |   0.149 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 | I2_1 ^ -> ZN_1 v    | nem_ohmux_invd2_4i_8b | 0.031 |  0.031 |   0.180 |    0.071 | 
     | sb_wide/out_1_4_id1_bar_reg_9_    |                     | DFQD0BWP40            | 0.034 | -0.010 |   0.170 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.018 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.017 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.046 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.014 |  -0.050 |    0.060 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.061 | 0.079 |   0.030 |    0.139 | 
     | sb_wide/out_1_4_id1_bar_reg_9_             |             | DFQD0BWP40   | 0.061 | 0.000 |   0.030 |    0.139 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[1]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.179
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.155
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[1] ^ |                       | 0.052 |        |   0.155 |    0.046 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.052 |  0.003 |   0.158 |    0.049 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_1 ^ -> ZN_1 v    | nem_ohmux_invd2_4i_8b | 0.032 |  0.031 |   0.189 |    0.080 | 
     | sb_wide/out_2_0_id1_bar_reg_1_   |                     | DFQD0BWP40            | 0.036 | -0.010 |   0.179 |    0.069 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.018 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.016 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.046 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.049 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.090 |   0.030 |    0.139 | 
     | sb_wide/out_2_0_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.030 |    0.139 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_10_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[10]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.184
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.157
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[10] ^ |                       | 0.052 |        |   0.157 |    0.047 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.052 |  0.004 |   0.161 |    0.051 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_2 ^ -> ZN_2 v     | nem_ohmux_invd2_4i_8b | 0.031 |  0.033 |   0.194 |    0.084 | 
     | sb_wide/out_1_1_id1_bar_reg_10_   |                      | DFQD0BWP40            | 0.035 | -0.010 |   0.184 |    0.074 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.017 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.016 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.047 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.053 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.144 | 
     | sb_wide/out_1_1_id1_bar_reg_10_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.144 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_wide/out_0_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_4_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T4[15]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.058
  Arrival Time                  0.168
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T4[15] ^ |                       | 0.040 |        |   0.150 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.040 |  0.000 |   0.150 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 | I2_7 ^ -> ZN_7 v     | nem_ohmux_invd2_4i_8b | 0.028 |  0.028 |   0.179 |    0.069 | 
     | sb_wide/out_0_4_id1_bar_reg_15_   |                      | DFQD0BWP40            | 0.031 | -0.010 |   0.168 |    0.058 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.017 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.016 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.047 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.014 |  -0.050 |    0.061 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.057 | 0.077 |   0.028 |    0.138 | 
     | sb_wide/out_0_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.057 | 0.000 |   0.028 |    0.138 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[13]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.070
  Arrival Time                  0.180
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[13] ^ |                       | 0.049 |        |   0.156 |    0.045 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.050 |  0.002 |   0.157 |    0.047 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_5 ^ -> ZN_5 v     | nem_ohmux_invd2_4i_8b | 0.031 |  0.033 |   0.190 |    0.080 | 
     | sb_wide/out_2_0_id1_bar_reg_13_   |                      | DFQD0BWP40            | 0.035 | -0.011 |   0.180 |    0.070 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.017 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.016 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.047 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.050 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.090 |   0.030 |    0.140 | 
     | sb_wide/out_2_0_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.030 |    0.140 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_10_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T4[10]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.171
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T4[10] ^ |                       | 0.039 |        |   0.150 |    0.039 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.039 |  0.000 |   0.150 |    0.039 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 | I2_2 ^ -> ZN_2 v     | nem_ohmux_invd2_4i_8b | 0.032 |  0.032 |   0.181 |    0.071 | 
     | sb_wide/out_1_4_id1_bar_reg_10_   |                      | DFQD0BWP40            | 0.035 | -0.010 |   0.171 |    0.061 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.017 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.015 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.047 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.014 |  -0.050 |    0.061 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.061 | 0.079 |   0.030 |    0.140 | 
     | sb_wide/out_1_4_id1_bar_reg_10_            |             | DFQD0BWP40   | 0.061 | 0.000 |   0.030 |    0.141 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_11_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[11]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.063
  Arrival Time                  0.174
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[11] ^ |                       | 0.051 |        |   0.156 |    0.046 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.051 | -0.000 |   0.156 |    0.046 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 | I2_3 ^ -> ZN_3 v     | nem_ohmux_invd2_4i_8b | 0.025 |  0.028 |   0.184 |    0.073 | 
     | sb_wide/out_1_0_id1_bar_reg_11_   |                      | DFQD0BWP40            | 0.028 | -0.010 |   0.174 |    0.063 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.017 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.015 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.047 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.009 |  -0.054 |    0.056 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.070 | 0.082 |   0.028 |    0.139 | 
     | sb_wide/out_1_0_id1_bar_reg_11_            |             | DFQD0BWP40   | 0.070 | 0.000 |   0.029 |    0.139 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[14]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.072
  Arrival Time                  0.183
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[14] ^ |                       | 0.047 |        |   0.154 |    0.044 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.048 |  0.004 |   0.158 |    0.047 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_6 ^ -> ZN_6 v     | nem_ohmux_invd2_4i_8b | 0.036 |  0.035 |   0.193 |    0.082 | 
     | sb_wide/out_1_1_id1_bar_reg_14_   |                      | DFQD0BWP40            | 0.041 | -0.010 |   0.183 |    0.072 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.017 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.015 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.047 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.053 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.144 | 
     | sb_wide/out_1_1_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.144 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_7_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[7]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.172
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[7] ^ |                       | 0.044 |        |   0.152 |    0.041 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.044 |  0.001 |   0.153 |    0.042 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_7 ^ -> ZN_7 v    | nem_ohmux_invd2_4i_8b | 0.031 |  0.030 |   0.182 |    0.072 | 
     | sb_wide/out_0_1_id1_bar_reg_7_   |                     | DFQD0BWP40            | 0.034 | -0.010 |   0.172 |    0.061 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.017 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.015 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.047 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.007 |  -0.056 |    0.055 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.083 |   0.027 |    0.138 | 
     | sb_wide/out_0_1_id1_bar_reg_7_             |             | DFQD0BWP40   | 0.072 | 0.000 |   0.028 |    0.138 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T4[15]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.060
  Arrival Time                  0.171
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T4[15] ^ |                       | 0.040 |        |   0.150 |    0.039 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.040 | -0.000 |   0.150 |    0.039 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 | I2_7 ^ -> ZN_7 v     | nem_ohmux_invd2_4i_8b | 0.032 |  0.032 |   0.182 |    0.071 | 
     | sb_wide/out_1_4_id1_bar_reg_15_   |                      | DFQD0BWP40            | 0.035 | -0.011 |   0.171 |    0.060 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.016 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.015 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.048 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.014 |  -0.050 |    0.061 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.061 | 0.079 |   0.030 |    0.141 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.061 | 0.000 |   0.030 |    0.141 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T0[2]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.071
  Arrival Time                  0.182
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time            0.161
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T0[2] ^ |                       | 0.063 |        |   0.161 |    0.050 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.063 | -0.001 |   0.160 |    0.049 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd2_4i_8b | 0.030 |  0.032 |   0.192 |    0.081 | 
     | sb_wide/out_3_0_id1_bar_reg_2_   |                     | DFQD0BWP40            | 0.033 | -0.010 |   0.182 |    0.071 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.016 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.015 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.048 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.051 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.030 |    0.141 | 
     | sb_wide/out_3_0_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.099 | 0.001 |   0.031 |    0.142 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_9_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[9]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.070
  Arrival Time                  0.181
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.157
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[9] ^ |                       | 0.053 |        |   0.157 |    0.046 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.053 |  0.002 |   0.159 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_1 ^ -> ZN_1 v    | nem_ohmux_invd2_4i_8b | 0.030 |  0.032 |   0.192 |    0.080 | 
     | sb_wide/out_2_0_id1_bar_reg_9_    |                     | DFQD0BWP40            | 0.034 | -0.010 |   0.181 |    0.070 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.016 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.015 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.048 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.051 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.090 |   0.030 |    0.141 | 
     | sb_wide/out_2_0_id1_bar_reg_9_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.030 |    0.141 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_11_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T4[11]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.172
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T4[11] ^ |                       | 0.040 |        |   0.150 |    0.038 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.040 |  0.003 |   0.153 |    0.041 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 | I2_3 ^ -> ZN_3 v     | nem_ohmux_invd2_4i_8b | 0.030 |  0.030 |   0.182 |    0.071 | 
     | sb_wide/out_1_4_id1_bar_reg_11_   |                      | DFQD0BWP40            | 0.034 | -0.010 |   0.172 |    0.061 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.016 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.015 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.048 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.014 |  -0.050 |    0.062 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.061 | 0.079 |   0.030 |    0.141 | 
     | sb_wide/out_1_4_id1_bar_reg_11_            |             | DFQD0BWP40   | 0.061 | 0.000 |   0.030 |    0.142 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_0_4_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_0_4_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T4[8]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.058
  Arrival Time                  0.169
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T4[8] ^ |                       | 0.041 |        |   0.151 |    0.039 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.041 | -0.001 |   0.149 |    0.038 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.029 |  0.030 |   0.180 |    0.068 | 
     | sb_wide/out_0_4_id1_bar_reg_8_    |                     | DFQD0BWP40            | 0.032 | -0.010 |   0.169 |    0.058 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.016 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.014 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.048 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.014 |  -0.050 |    0.062 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.057 | 0.077 |   0.028 |    0.139 | 
     | sb_wide/out_0_4_id1_bar_reg_8_             |             | DFQD0BWP40   | 0.057 | 0.000 |   0.028 |    0.139 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_7_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[7]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.181
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.158
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[7] ^ |                       | 0.055 |        |   0.158 |    0.046 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.055 |  0.002 |   0.160 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_7 ^ -> ZN_7 v    | nem_ohmux_invd2_4i_8b | 0.032 |  0.032 |   0.192 |    0.080 | 
     | sb_wide/out_2_0_id1_bar_reg_7_   |                     | DFQD0BWP40            | 0.036 | -0.011 |   0.181 |    0.069 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.015 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.014 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.048 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.051 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.090 |   0.030 |    0.141 | 
     | sb_wide/out_2_0_id1_bar_reg_7_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.030 |    0.142 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_wide/out_0_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_0_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[15]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.177
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[15] ^ |                       | 0.050 |        |   0.156 |    0.044 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.051 | -0.000 |   0.156 |    0.044 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I2_7 ^ -> ZN_7 v     | nem_ohmux_invd2_4i_8b | 0.031 |  0.032 |   0.188 |    0.076 | 
     | sb_wide/out_0_0_id1_bar_reg_15_   |                      | DFQD0BWP40            | 0.034 | -0.010 |   0.177 |    0.065 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.015 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.014 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.048 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.012 |  -0.052 |    0.060 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.083 |   0.032 |    0.143 | 
     | sb_wide/out_0_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.072 | 0.000 |   0.032 |    0.144 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T0[3]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.070
  Arrival Time                  0.182
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.160
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T0[3] ^ |                       | 0.062 |        |   0.160 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.062 | -0.002 |   0.158 |    0.046 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd2_4i_8b | 0.032 |  0.034 |   0.192 |    0.081 | 
     | sb_wide/out_3_0_id1_bar_reg_3_   |                     | DFQD0BWP40            | 0.036 | -0.010 |   0.182 |    0.070 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.015 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.014 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.049 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.051 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.030 |    0.142 | 
     | sb_wide/out_3_0_id1_bar_reg_3_             |             | DFQD0BWP40   | 0.099 | 0.001 |   0.031 |    0.143 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[12]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.063
  Arrival Time                  0.175
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[12] ^ |                       | 0.050 |        |   0.156 |    0.044 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.051 |  0.001 |   0.157 |    0.045 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 | I2_4 ^ -> ZN_4 v     | nem_ohmux_invd2_4i_8b | 0.027 |  0.028 |   0.185 |    0.073 | 
     | sb_wide/out_1_0_id1_bar_reg_12_   |                      | DFQD0BWP40            | 0.030 | -0.010 |   0.175 |    0.063 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.015 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.014 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.049 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.009 |  -0.054 |    0.058 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.070 | 0.082 |   0.028 |    0.140 | 
     | sb_wide/out_1_0_id1_bar_reg_12_            |             | DFQD0BWP40   | 0.070 | 0.000 |   0.029 |    0.141 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin cb_bit0/config_cb_reg_5_/CP 
Endpoint:   cb_bit0/config_cb_reg_5_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                        (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.295
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.163
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |             |                            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                          | reset v     |                            | 0.090 |       |   0.163 |    0.051 | 
     | cb_bit0                  | reset v     | pe_tile_new_unq1_cb_unq2_0 |       |       |   0.176 |    0.064 | 
     | cb_bit0/U2               |             | CKND3BWP40                 | 0.101 | 0.013 |   0.176 |    0.064 | 
     | cb_bit0/U2               | I v -> ZN ^ | CKND3BWP40                 | 0.162 | 0.119 |   0.294 |    0.182 | 
     | cb_bit0/config_cb_reg_5_ |             | DFCNQD1BWP40               | 0.162 | 0.001 |   0.295 |    0.183 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.053 |       |  -0.127 |   -0.015 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.053 | 0.001 |  -0.126 |   -0.014 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.056 |  -0.070 |    0.042 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_0 |       |       |  -0.062 |    0.051 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.008 |  -0.062 |    0.051 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.084 | 0.093 |   0.031 |    0.143 | 
     | cb_bit0/config_cb_reg_5_             |             | DFCNQD1BWP40               | 0.084 | 0.002 |   0.033 |    0.145 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin cb_bit0/config_cb_reg_17_/CP 
Endpoint:   cb_bit0/config_cb_reg_17_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.295
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.163
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.090 |       |   0.163 |    0.051 | 
     | cb_bit0                   | reset v     | pe_tile_new_unq1_cb_unq2_0 |       |       |   0.176 |    0.064 | 
     | cb_bit0/U2                |             | CKND3BWP40                 | 0.101 | 0.013 |   0.176 |    0.064 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.162 | 0.119 |   0.294 |    0.182 | 
     | cb_bit0/config_cb_reg_17_ |             | DFCNQD1BWP40               | 0.162 | 0.001 |   0.295 |    0.183 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.053 |       |  -0.127 |   -0.015 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.053 | 0.001 |  -0.126 |   -0.014 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.056 |  -0.070 |    0.042 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_0 |       |       |  -0.062 |    0.051 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.008 |  -0.062 |    0.051 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.084 | 0.093 |   0.031 |    0.143 | 
     | cb_bit0/config_cb_reg_17_            |             | DFCNQD1BWP40               | 0.084 | 0.002 |   0.033 |    0.145 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_5_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[5]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.058
  Arrival Time                  0.170
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[5] ^ |                       | 0.044 |        |   0.152 |    0.039 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.044 | -0.000 |   0.151 |    0.039 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 | I2_5 ^ -> ZN_5 v    | nem_ohmux_invd2_4i_8b | 0.029 |  0.029 |   0.181 |    0.068 | 
     | sb_wide/out_2_1_id1_bar_reg_5_   |                     | DFQD0BWP40            | 0.032 | -0.010 |   0.170 |    0.058 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |   -0.015 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |   -0.013 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.049 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.002 |  -0.061 |    0.051 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.023 |    0.135 | 
     | sb_wide/out_2_1_id1_bar_reg_5_             |             | DFQD0BWP40   | 0.074 | 0.000 |   0.023 |    0.135 | 
     +--------------------------------------------------------------------------------------------------------------+ 

