{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558881727414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558881727421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 15:42:07 2019 " "Processing started: Sun May 26 15:42:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558881727421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881727421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Vending_Machine_Ultimate -c Vending_Machine_Ultimate " "Command: quartus_map --read_settings_files=on --write_settings_files=off Vending_Machine_Ultimate -c Vending_Machine_Ultimate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881727421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558881727958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558881727958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/Debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558881743101 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/Debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558881743101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 states-Behav " "Found design unit 1: states-Behav" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558881743105 ""} { "Info" "ISGN_ENTITY_NAME" "1 states " "Found entity 1: states" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558881743105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchescounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switchescounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchesCounter-Behav " "Found design unit 1: switchesCounter-Behav" {  } { { "switchesCounter.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/switchesCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558881743111 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchesCounter " "Found entity 1: switchesCounter" {  } { { "switchesCounter.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/switchesCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558881743111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acumulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Acumulador-Behav " "Found design unit 1: Acumulador-Behav" {  } { { "Acumulador.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/Acumulador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558881743115 ""} { "Info" "ISGN_ENTITY_NAME" "1 Acumulador " "Found entity 1: Acumulador" {  } { { "Acumulador.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/Acumulador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558881743115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "states " "Elaborating entity \"states\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558881743462 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_sw states.vhd(50) " "VHDL Process Statement warning at states.vhd(50): signal \"count_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558881743505 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_preco states.vhd(73) " "VHDL Process Statement warning at states.vhd(73): signal \"s_preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558881743507 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_sw states.vhd(78) " "VHDL Process Statement warning at states.vhd(78): signal \"count_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558881743507 "|states"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE states.vhd(79) " "VHDL warning at states.vhd(79): comparison between unequal length operands always returns FALSE" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 79 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743508 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_preco states.vhd(90) " "VHDL Process Statement warning at states.vhd(90): signal \"s_preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558881743508 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_preco states.vhd(91) " "VHDL Process Statement warning at states.vhd(91): signal \"s_preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558881743508 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_troco states.vhd(92) " "VHDL Process Statement warning at states.vhd(92): signal \"s_troco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558881743509 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_sw states.vhd(101) " "VHDL Process Statement warning at states.vhd(101): signal \"count_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558881743509 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex_En states.vhd(44) " "VHDL Process Statement warning at states.vhd(44): inferring latch(es) for signal or variable \"s_hex_En\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558881743510 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_reset_a states.vhd(44) " "VHDL Process Statement warning at states.vhd(44): inferring latch(es) for signal or variable \"s_reset_a\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558881743510 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_preco states.vhd(44) " "VHDL Process Statement warning at states.vhd(44): inferring latch(es) for signal or variable \"s_preco\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558881743510 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex01 states.vhd(44) " "VHDL Process Statement warning at states.vhd(44): inferring latch(es) for signal or variable \"s_hex01\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558881743510 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex23 states.vhd(44) " "VHDL Process Statement warning at states.vhd(44): inferring latch(es) for signal or variable \"s_hex23\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558881743510 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_troco states.vhd(44) " "VHDL Process Statement warning at states.vhd(44): inferring latch(es) for signal or variable \"s_troco\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558881743510 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[0\] states.vhd(44) " "Inferred latch for \"s_troco\[0\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743514 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[1\] states.vhd(44) " "Inferred latch for \"s_troco\[1\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743514 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[2\] states.vhd(44) " "Inferred latch for \"s_troco\[2\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743514 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[3\] states.vhd(44) " "Inferred latch for \"s_troco\[3\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743514 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[4\] states.vhd(44) " "Inferred latch for \"s_troco\[4\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743515 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[5\] states.vhd(44) " "Inferred latch for \"s_troco\[5\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743515 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[6\] states.vhd(44) " "Inferred latch for \"s_troco\[6\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743515 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[7\] states.vhd(44) " "Inferred latch for \"s_troco\[7\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743515 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[0\] states.vhd(44) " "Inferred latch for \"s_hex23\[0\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743516 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[1\] states.vhd(44) " "Inferred latch for \"s_hex23\[1\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743516 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[2\] states.vhd(44) " "Inferred latch for \"s_hex23\[2\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743516 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[3\] states.vhd(44) " "Inferred latch for \"s_hex23\[3\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743516 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[4\] states.vhd(44) " "Inferred latch for \"s_hex23\[4\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743517 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[5\] states.vhd(44) " "Inferred latch for \"s_hex23\[5\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743517 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[6\] states.vhd(44) " "Inferred latch for \"s_hex23\[6\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743517 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[7\] states.vhd(44) " "Inferred latch for \"s_hex23\[7\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743517 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[0\] states.vhd(44) " "Inferred latch for \"s_hex01\[0\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743517 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[1\] states.vhd(44) " "Inferred latch for \"s_hex01\[1\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743518 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[2\] states.vhd(44) " "Inferred latch for \"s_hex01\[2\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743518 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[3\] states.vhd(44) " "Inferred latch for \"s_hex01\[3\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743518 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[4\] states.vhd(44) " "Inferred latch for \"s_hex01\[4\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743518 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[5\] states.vhd(44) " "Inferred latch for \"s_hex01\[5\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743518 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[6\] states.vhd(44) " "Inferred latch for \"s_hex01\[6\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743519 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[7\] states.vhd(44) " "Inferred latch for \"s_hex01\[7\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743519 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[0\] states.vhd(44) " "Inferred latch for \"s_preco\[0\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743519 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[1\] states.vhd(44) " "Inferred latch for \"s_preco\[1\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743519 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[2\] states.vhd(44) " "Inferred latch for \"s_preco\[2\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743519 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[3\] states.vhd(44) " "Inferred latch for \"s_preco\[3\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743520 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[4\] states.vhd(44) " "Inferred latch for \"s_preco\[4\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743520 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[5\] states.vhd(44) " "Inferred latch for \"s_preco\[5\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743520 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[6\] states.vhd(44) " "Inferred latch for \"s_preco\[6\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743520 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[7\] states.vhd(44) " "Inferred latch for \"s_preco\[7\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743520 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reset_a states.vhd(44) " "Inferred latch for \"s_reset_a\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743521 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex_En states.vhd(44) " "Inferred latch for \"s_hex_En\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743521 "|states"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_reset_a states.vhd(33) " "Can't resolve multiple constant drivers for net \"s_reset_a\" at states.vhd(33)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743523 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "states.vhd(44) " "Constant driver at states.vhd(44)" {  } { { "states.vhd" "" { Text "C:/Users/Tiago/Desktop/projetos/projeto-final-lsd/projfinal/states.vhd" 44 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743523 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558881743525 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558881743905 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 26 15:42:23 2019 " "Processing ended: Sun May 26 15:42:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558881743905 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558881743905 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558881743905 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558881743905 ""}
