 II
                               
  
	
           ! 
" # $%& ' ( ) " # * + , - . / 01 23 4 5 6 7 	8 (software-defined 
radio; SDR) 9  : ;< $6 7 	8 = > ? 2@A B 
C D E FG H I1 J *
K 
L M N O P Q R S T U H V 4 $ 
W S X YZ[ ( 4 Z\ 
8 ] ^ %_ S ` 	0a , 
b  c D d e f g CMOS h 3
i$^ jk lm no p :  CMOS q r s t 8 ] u P @s t 8 ] v w xy z ) X
YZ[ ( 4 Z\ 
8 ] G { | } ` 	0a , 
b  $~ k l% m  k l   " !
>  : s t v w X YZ[ ( 4 Z\ 
    @i6 7 	 = ?   $j	 =
?       r ZI/Q [ B  s t 4 
C (   X Y8 ]   x
 B a 2U x23 4 5   r      $¡e ~ k l¢ >   e 	K 
 £ ¤
 
K L M ¥ 800MHz~ 6GHz^ j 8 ] ¦   §¨  © ªK 
§0 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
: 6 7 	8 Z = ?   Z  r ZI/Q [ B Z
C ( Z23 4 5 
 r 
 3
 
%& : s t v w     «i6 7 	= > ? g ;¬ ª    ­ ® ) D E
	 ¯ V  (° ±GSM/EDGEZBluetoothZWCDMAZ802.11a/b/g/nZWi-FiWiMAX
²²) ³ j	= > ? ´ ( & µ e 6 7 	8 Fs t v w , 0P > \ ? (  k l
*)Z: s t v w     F6 7 	 = ?   (  k l)Zµ e 6 7 	8 Fs t
v w ZS ¯ V , b C X Ys t ¶ ·(  k l¸) e 6 7 	8 Fs t v w ZS ¯
V ¹ º »¼ ½ ¸¾ ¿ À X Ys t ¶ ·Á k (  k lÂ)«Q R 4 T D E Ã Ä Å Æ Ç
È ÉÊ $Ë Ì | }   Í Î Ï  Ð 	 ¯ V j	= > ? Á k J 800MHz~6GHz
Ñ Ò 
Ó |  
Ó Ô Õ & Ö  × ¯ V @Ø «2P Ù 
Ó $ 
 
            
 
¡e CMOS Ú Û Ü Ý g Þ ß à á â e GaAs/BJT, Ý 8 ] ã 2¡ CMOS«
i|  ä & *} , Ý X Yå æ ç è 
å æ ç $^ %f g CMOSh 3 2
@iu P q r s t 8 ] é X YZ[ ( 4 Z\ 
8 ] ê ^ %_ S ` 	0a , 
b
 c D d e f g CMOS h 3 i$jk l  d  90nmx 65nmf g h 3 Ú Û i
: s t v w     F6 7 	 = ?   8 ] $^ jk lm nÙ s t v w FX
YZ[ ( 4 Z\ 
    o p :  CMOS q r s t 8 ] u P @s t 8 ] v w xy
z ) X YZ[ ( 4 Z\ 
8 ] ` 	0a , 
b  $jë ~  k l~ ì í î Q
R ï  k l*ð ñ 
Ù ;~  k l2U x23 4 5   r FX Y£  å ¡
k l¸x k lÂFX Y- s t ¶ ·òT ;® ¶ ·s t å ó ô  ®  6 7 DSP
ð æ ç 6 7 DSP k õ ® ´ ö÷ ø  2U x23 4 5   r à U Æ ù  $ 
~ k lú Á k 6 7 	= > ? Ø «2@Q R S 
ZD E  " # 	= > ?
 IP nÆ  Ã Ä Æ ( J E * û ü Ï $: s t v w FX YZ[ ( 4 Z\ 
  
 ¢ ý D á 2@Q ñ þ N  Ã Ä X Y  8 ] Á k À ç  Ú Û P î 2%
.    Ú Û ñ  Ò #  Ù 	 
 J  *B  SOC  Ð P    # $ 
 
  	 
  	 
  	 
  	 

 
%&   S ) 	 ¯ V      * 800MHz~6GHz   K 
  r
$         2@   £ ¤    §0n À  ) X ½ :  B K 
 
   r [1]À  4  r      r [2]8  ÷ ø     r 
[3]$%& ¬ ªK 
 r §0d ÷ ø !    Ö c É ! é !* " « #  $ %
8  ÷ ø & '  ! ( ) ¬  800MHz~6GHz  jr 
K $ * *É + Ù  LC  B  ,
' 2@Yc Ö b C ¬ ª -  
K é ! .   / 0  !c r  + ¿ c S , 

$;Ù À  4  r «ð    12 E » + 3 + ¿ a u C ² 4 5 $ 
6 7 8 8 9 : ì í Ö ) [4]$% ; < ì í Ö . t  r £  u C  =
>$é  ? >% @ ì c A B 1 Ö c r u C C D ú @ B ã ' ( u C  ³ $ * *)
LC 4 ì í J , 
 Ï  , '  . t  Y @  ; < ì í « E F é !ù @ ì c /
)E » C D u C î c G $D ß | H ) ì í ¦ ! I e X Y4 8 8 9 : ì í $¡e
~ k l J  s t 4 
C ( ^ j  * 2@¡s t å 9 : s t 9 : ì í [5]$ 
jë * " Ï 2U   r 2À %Â) X ½ [6]: d  9 : 8 û 7 gate  8 8 «È K
£  8 Ð Io Ì £ ¤ 8 Ð IiY°[7]Zd  9 : 8 Ð L 8 Ð @G H £ ¤  ¶ M [8]ZN ¡
 5
              
  C d FÚ e 2Ö b f K 
 r m  $  C d F  Ò g ç  Yú Z $
J Y m M1 8 û 7  h i  L i j å E . é   k . ^ j l ß M2M3@µ mn C
 r ® 2Ù j å X ;Ù  . C $Y¸%Q  K 
8 o F  r 8 ] $
p *!  f   VW $^ % p * Ì Æ 7 8 ]  q r  r ^ j  §¨
 © $8 û 7 M2, M3  !«æ ç 8 û 7 M1 Ù   <    G $  ® ó X Ï
s t @g a © u $J ~ k l p *  r m Ù & a ¸v  8 ] «¬ ,  
é | w Ù E C D u C  X $^ jJ | x 8 ] m  G ¡ y L z { M3 8 û 7 «Q R $
a Ï  8 ] . Y~ 8 ] ú  u C C D c | $E »R  8 8 w á  1 V$ 
 
c  
Y.   C d F  Ò g ç YZ  Y¸. 8 o   r 8 ]  
c
YÂ%j8 o   r 8 ] Fû ü Y$j8 ] Ù  65 } ~ h 3 $© u ´ ö
YªY ú Z $Y%© u a ^ _ F£ ¤ Z£  k \  s (S11/S22)$Y%© u a ^ _
F (S21)$¡Y2  ú u E F
K % 5.2GHz;  r  % 10.7dB$I1 S11/S22
J 
K N ¦ G e −10dB$Y Z © u a ^ _ F   s (NF)2 E  G F   s %
2.9dB$Y%J 6GHz » u © F	0-  u E ´ ö%−6dBm$*%~ 8 ] k lm 
p *   r Yc  k l p   - $J c R  8 8 F  ù E ªc  Z
c P 	0- Z H n@  u C C D $c
c
c
 
YÂ. û ü   Y 
 
 7
	

 
 ¡e ] Ä  d G s 
C ( Ö 
K       %& Ù Á k 
C (
P Ö  P  © 5  P    Q  * 2@   J O  N   a  d © 5  
VW Y%ú Q  VW Y   !d ß ­ x © 5  F ú ¶ s t  ð % 
  j å l ¡s t : õ C à  O ] Ï © 5  $ m ∆ΣÉ% < d G s 8 ] É
;  < © 5  12   O ] J 
C £  > Ï   
K ë  %&   |
 © 5  F    d  + x © 5    ó Ù    X n ¥
C  ¡ ¶ ÷ . t
 ¡ (Accumulator)¢ Ï * s t : õ ®  (CT_DCO) ®  d @ ® ´ öð %
 O ]    $Y£%Q  CT_DCOÉVW m 8 ] »¼ Y@Ç ¤ % ¥   2@d 
¦ Ö 8 ] ÉE ª   $Y£*%Q   ÉN  Á k Y(CT_DCO)$ 
 
Y. § ¤ 4 Ö 	 ¨ t r   B 
C ( VW  
 
 
Y£. Ç ¤  © ¡8 ] É»¼ Y 
 9
 
* ë ~ » û ü ¼ + Ö Ü Ý \ K 
K U Æ P ¥   m   2  d D E 
K 2
@ E ªD E  \ K Ý -  ' ;  ¥ J U Æ 
K E »î D 2 Ö O ]  ½ K 0 4 5 
  2@d @   ¾ 4 «ð  ¿ À 8 ] i± 
DCO I
n
TDC
K K
N
ω =
∆             (Eq. 1) 
2
DCO RP
I R TDC
K TK
NK fζ = ∆            (Eq. 2) 
 
¥4 m   2@> $    Á Kp Â H r xnE » Á Ki H r x2nÃ Ä ¾ 4 *

K 2@ r xn; O ] ½ K 0Ö    Å  s 1 D 2 G H $ j@«    2 E ª
 öJ  r 
K E »J D 2 q r O ] ½ K  · ¸   E ªÜ Ý \ K ´ ö$Y£Z
Y£%© u  r   G 
K   Æ 
 \ K Ç { YY£%) · ¸   \ K »¼ È

K    Y$Y£%  ® û ü iY$ 
 
 
Y£. © u  r 
K   Æ 
 Ç { Y 
 
Y£. © u  G 
K   Æ 
 Ç { Y 
0 200 400 600 800
0
10
20
30
40
50
Lo
ck
in
g 
Ti
m
e
 
(us
)
Loop Bandwidth (KHz)
 
Y£. © u \ K »¼ Ì 
K   Y 
 
Y£. û ü iY 
 
 
 
 11 
 
Y£*. ¸¾ B B ½  9 : 8 ] Í { Y 
Y£%i ¯ û ü J £   © u ´ ö Ñ Ò  Ó 	% ± Ö Ù  
b ö£  ´
ö; Ô Ò  Ó 	1! Õ Ö  
b ö® £  ´ ö¥m   2@ Î  d  
Ú e 
  2@Ö b  Á j å P © ¶ ·ª × Ø 
C m N j Ù  EMI 4 5 $Y£¸1%£
  
C H 5 ´ ö' ( Ú Û %* Ü   
¸¾ B $ 
 
Y£. £   © u 
 ³ Yc J Ö  
b ö£  Ó 	 
 
Y£¸. © u £   
C Ì »¼ H 5  
 13
 
Y£. û ü  ü (Die photo) 
 
(a) 
 
(b) 
Y£. © u ´ ö(a)
 ³ À (b)Phase-Noise 
 
 
 ) PDC Resolution Ì \ . O ]  Phase Noise In-band@100kHz q r  
 PDC TDC Unit 
Resolution 13.5 18.5 23.5 28 55 ps/Code 
Integral Mode -78.02 -76.84 -74.97 -73.78 -48 dBc/Hz 
Fractional Mode -75.85 -74.62 -73.62 -72.76 -51 dBc/Hz 
 
 
 15
 . X   ® Ò decode £   DCO*  À  code1í ¤ DSM@ X Ç  - $ 
DCO À %s t X Y¶ ·(digital to analog converterDAC) ò Í 8 8 9 : ì í 
(Voltage-controlled oscillatorVCO) H  À $VCO¡ 5 delay cell z ó DCO  <
10-phase £  $ d 
 d s % 60 59.7G s d s ¡ DCO 10-phase  < $ 
O ] 
K !@s t É4 y z  O ] 
K ô h 3 H á q r 2P 2 Ù E  
L M  X x
Ù | ^ j î ß s t y z n 
L M y ÷ Ú Û y z Ð 3 r õ %: f J \ . ^ 4 »n
DLF£  code â e Ç â m ö  
 ^ 4 » U   
 code Ð I \ . ^ 4 »
code ð Yc  ÷ , e code of PLL1f  KP KI k F1 X KP KIj KP KI 9
! q r Æ  O ] 
K   s $ 
s t  B   s  KP  KI J Æ  O ] m D á 2 q r 
K (bandwidth)Z. t Ý ø
(phase margin)¼ Ö  ' 
C (nature frequency)  Å  s (damping ratio)J Á k ß 3
m î ù    ∆TDC Kc$ 
a. Open loop transfer function : 
( ) 21 1
2
CR Z
P
TDC
KT sLG s K
s N s
pi ω
pi
+=
∆
 
b. Closed loop transfer function : 
( ) ( )( )
2
2 2
2
1 2
n n
n n
LG s sH s N N
LG s s s
ζω ω
ζω ω
+
= =
+ + +
 
 
\.^4: 
2 0.614 /Iz R
P
Kf Mrad s
K
ω pi= =
 
2
142 2
C
256 1.14 / 181.43 /
2
TDC UGB
P UGB
R UGB z
NK Mrad s kHz s
T K
ω
ω
ω ω
∆= = ⇒ = =
+
 
1tan 61.63UGB
z
PM ω
ω
−
 = = °  
 
 
 ^4: 
2 766.99 /Iz R
P
Kf krad s
K
ω pi= =
 
2
142 2
C
1024 286.12 / 45.537 /
2
TDC UGB
P UGB
R UGB z
NK krad s kHz s
T K
ω
ω
ω ω
∆= = ⇒ = =
+
 
1tan 20.458UGB
z
PM ω
ω
−
 = = °  
 
 
 17
40GHz  
  Q  & *  40GHz   s t \. O ] $% & G { ú  Q  *   ½  H 8 /
(varactor) V W Ù E s t ì í  (digital controlled oscillator) ¬ ª û ü T  
 C Ç  - $
|  Ò ×   !  , 
   s t \. O ] $ * ë  ý ý (bang-bang).t Ï u  (phase 
detector)  % þ    ! c   \K » ¼ % & G g |  ? >     G & ý ý .t Ï
u   Ñ Ò É 4Ù E \K  » ¼ 2 @r    Ù $j 8 ] @ 90nm s t CMOS h 3 h â 
@ 1.2V % R  8 8 Æ   s t \. O ] C D 46mW+ ¿ % 0.3mm2\K » ¼ % 23us
RMS ú  r G % 300.87fs$ 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
                       Y¸£ Â .  s t \. O ] 8 ] V W Y 
 
                          
                               Y¸£ . û ü Y 
 
Y¸£ Â a Y¸£ À ¨ % 8 ] V W Y a û ü Y$© u  
 ³ a phase noise  Y¸£ 
ú Z $ 
 
 19
Process 90nm CMOS 
Output frequency 5.025 GHz 
Chip area 0.105 mm^2 
Power consumption 6.3 mW 
Spur -53.61dB 
Jitter Under measurement 
-70dBc/Hz @ 50kHz offset Phase noise 
-103.57dBc/Hz @ 1MHz 
offset 
910us w/o FLA Lock time ( ∆f 
~500MHz ) 23us w/ FLA 
1.978ms w/o FLA Lock time ( ∆f ~1GHz ) 
24.49us w/ FLA 
               ¸ û ü b P   
 
 
 
A.þ¯2	 
(1)97 8 98 7( 	 
	 
	 
	 
 2008 8 2009 7) 
1. Chao-Ching Hung, Chihun Lee, Lan-Chou Cho, and Shen-Iuan Liu, "A 57.1-59GHz CMOS 
fractional-N frequency synthesizer using quantization noise shifting technique", IEEE Asian 
Solid-State Circuits Conference (A-SSCC), pp.413-416, Nov. 2008. 
2. Wei-Jen Huang and Shen-Iuan Liu, "A sub-1V low-dropout regulator with an on-chip voltage 
reference", IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 165-168, Nov. 2008. 
3. Jung-Yu Chang, Chi-Nan Chuang, Shen-Iuan Liu, "A 15-20GHz delay-locked loop in 90nm 
CMOS technology", IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 213-216, Nov. 
2008. 
4. I-Hsin Wang and Shen-Iuan Liu, "A 4-bit 10GSample/sec flash ADC with merged interpolation 
and reference voltage", IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 377-380, 
Nov. 2008. 
5. Hong-Lin Chu, Chaung-Lin Hsieh, and Shen-Iuan Liu, "20Gb/s 1/4-rate and 40Gb/s 1/8-rate 
burst-mode CDR circuits in 0.13µm CMOS", IEEE Asian Solid-State Circuits Conference 
(A-SSCC), pp. 429-433, Nov. 2008. 
6. Chao-Ching Hung, and Shen-Iuan Liu, "A leakage-suppression technique for phase-locked 
systems in 65nm CMOS technology", International Solid-State Circuits Conference (ISSCC), 
pp. 400-401, Feb. 2009. 
7. Kun-Hung Tsai, and Shen-Iuan Liu, “A 43.7mW 96GHz phase-locked loop in 65nm CMOS 
technology,” International Solid-State Circuits Conference (ISSCC), pp. 276-277, Feb. 2009. 
8. Bo-Yu Lin, Kun-Hung Tsai, and Shen-Iuan Liu, “A 128.24~137.00GHz injection-locked 
 21
resolution varactors", International Symposium on VLSI Design, Automation & Test, 
Taiwan,pp. 245-248, April 2010. 
 
(3) 99 8 100 7( 	 
	 
	 
	 
 2010 8 2011 7) 
1. Chang-Lin Hsieh and Shen-Iuan Liu, "A 40Gb/s adaptive receiver with linear equalizer and 
merged DFE/CDR", 2011 Symposium on VLSI Circuits, pp., June 2011. 
2. Yi-Chieh Huang and Shen-Iuan Liu, "A 6Gb/s receiver with 32.7dB adaptive DFE-IIR 
equalization", International Solid-State Circuits Conference (ISSCC) 2011, pp. 356-357, Feb. 
2011. 
3. Yu-Ming Ying and Shen-Iuan Liu, "A 20Gb/s digitally adaptive equalizer/DFE with blind 
sampling", International Solid-State Circuits Conference (ISSCC) 2011, pp. 444-445, Feb. 2011. 
4. Bo-Yu Lin, I-Ting Lee, Chiao-Hsing Wang, and Shen-Iuan Liu, "A 198.9GHz ~201.0GHz 
injection-locked frequency divider in 65nm CMOS", 2010 Symposium on VLSI Circuits, pp. 
49-50, June 2010. 
 
B.þ¯Û 
  
(1)97 8 98 7( 	 
	 
	 
	 
 2008 8 2009 7) 
1.Shao-Ku Kao, and Shen-Iuan Liu, "A delay-locked loop with statistical background 
calibration", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, pp.961-965, Oct. 
2008. 
2.Che-Fu Liang, Hong-Lin Chu, and Shen-Iuan Liu, "10Gbps inductorless CDRs with digital 
frequency calibration", IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 55, pp. 
2514-2524, Oct. 2008. 
3.Chao-Chyun Chen, and Shen-Iuan Liu, "An infinite phase shift delay-locked loop with 
voltage-controlled sawtooth delay line", IEEE Journal of Solid-State Circuits, vol. 43, pp. 
2413-2421, Nov. 2008. 
4.Chih-Fan Liao, and Shen-Iuan Liu, "A 40-Gb/s CMOS serial-link receiver with adaptive 
equalization and clock/data recovery", IEEE Journal of Solid-State Circuits, vol. 43, pp. 
2492-2502, Nov. 2008. 
5.Chi-Nan Chuang, and Shen-Iuan Liu, "A 3~8GHz delay-locked loop with cycle jitter 
calibration", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, pp. 1094-1098, 
Nov. 2008. 
6. Shao-Hung Lin, and Shen-Iuan Liu, "Bang-bang phase/frequency detectors for unilateral 
continuous-rate CDR circuits", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, 
pp. 1214-1217, Dec. 2008. 
7.Wei-Ming Lin, Shen-Iuan Liu, Chun-Hung Kuo, Chun-Huai Li, Yao-Jen Hsieh, and 
Chun-Ting Liu, "A phase-locked loop with self-calibrated charge pumps in 3µm LTPS-TFT 
Technology", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 56, pp. 142-146, Feb. 
2009. 
8.Jung-Yu Chang, Che-Wei Fan, Che-Fu Liang, and Shen-Iuan Liu, "A single-PLL UWB 
 23
pre-emphasis using a propagation-time detector", IEEE Trans. Circuits and Systems- II: 
Express Briefs, vol. 57, pp. 178-182, March 2010. 
 
(3) 99 8 100 7( 	 
	 
	 
	 
 2010 8 2011 7) 
1. I-Ting Lee, and Shen-Iuan Liu, "G-Band injection-locked frequency dividers using pi-type LC 
Networks", accepted by IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 58, pp. , 
2011. 
2. Ke-Hou Chen, and Shen-Iuan Liu, "Inductorless wideband CMOS low-noise amplifiers using 
noise-canceling technique", accepted by IEEE Trans. Circuits and Systems-I: Regular Papers, 
vol. 58, pp. , 2011. 
3. Kun-Hung Tsai, and Shen-Iuan Liu, "A 104GHz phase-locked loop using a VCO at second 
pole frequency", IEEE Trans. on VLSI Systems, vol., pp., 2011. 
4. Chang-Lin Hsieh, and Shen-Iuan Liu, "A 1~16Gb/s wide-range clock/data recovery circuit 
with bidirectional frequency detector", IEEE Trans. Circuits and Systems-II: Express Briefs, 
vol. 58, 2011. 
5. Wei-Jen Huang, Shigeisa Nagayasu, and Shen-Iuan Liu, "A rail-to-rail class-B buffer with 
DC level-shifting current mirror and distributed Miller compensation for LCD column 
drivers", IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 58, pp. , 2011. 
6. Bo-Yu Lin, and Shen-Iuan Liu, "A 113.92~118.08GHz injection-locked frequency divider 
with triple-split-inductor technique", IEEE Microwave and Wireless Components Letters, 
vol. , pp, Aug. 2011. 
7. Chao-Ching Hung, and Shen-Iuan Liu, "A 40GHz fast-locked all-digital phase-locked loop 
using modified bang-bang algorithm", IEEE Trans. Circuits and Systems-II: Express Briefs, 
vol. 58, pp.321-325, June 2011. 
8. Bo-Yu Lin, and Shen-Iuan Liu, "Analysis and design of D-band injection-locked frequency 
dividers", IEEE Journal of Solid-State Circuits, vol. 46, pp.1250-1264, June 2011. 
9. Shih-Yuan Kao and Shen-Iuan Liu, "A digitally-calibrated phase-locked loop with supply 
sensitivity suppression", IEEE Trans. on VLSI Systems, vol. 19, pp.592-602, April 2011. 
10. Chao-Ching Hung, and Shen-Iuan Liu, "A noise-filtering technique for fractional-N 
frequency synthesizers", IEEE Trans. Circuits and Systems-II: Express Briefs, vol. 58, pp. 
139-143, March 2011. 
11. Wei-Jen Huang and Shen-Iuan Liu, "A PSRR-enhanced low-dropout regulator", IET 
Electronics Letters, vol. 47, pp. 17-18, Jan. 2011. 
12. I-Ting Lee, Chiao-Hsing Wang, Bo-Yu Lin, and Shen-Iuan Liu, "A 258.16~259.95 GHz 
injection-locked frequency divider", IET Electronics Letters, vol. 46, pp. 1438-1439, Oct. 
2010. 
13. Jung-Yu Chang and Shen-Iuan Liu, "A phase-locked loop with background leakage current 
compensation", IEEE Trans. Circuits and Systems-II: Express Briefs, vol. 57, pp. 666-670, 
Sept. 2010. 
 25
[14] J. Kim and M. A. Horowitz, “Adaptive supply serial links with sub-1-V operation and 
per-pin clock recovery,” IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1403–1413, Nov. 
2002. 
[15] P. Dudek, S. Szczepanski, and J. Hatfield, “A high-resolution CMOS time-to-digital 
converter utilizing a Vernier delay line,” IEEE J. Solid-State Circuits, vol. 35, no. 2, pp. 
240–247, Feb. 2000. 
[16] M. Lee and A. A. Abidi, “A 9b, 1.25 ps resolution coarse-fine time-todigital converter in 90 
nm CMOS that amplifies a time residue,” IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 
769–777, Apr. 2008. 
[17] C. M. Hsu, M. Z. Straayer, and M. H. Perrott, “A low-noise wide-BW 3.6-GHz digital 
fractional-N frequency synthesizer with a noiseshaping time-to-digital converter and 
quantization noise cancellation,” IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2776–2786, 
Dec. 2008. 
[18] D. H. Oh, D. S. Kim, S. Kim, D. K. Jeong, and W. Kim, “A 2.8 Gb/s all-digital CDR with a 
10b monotonic DCO,” in IEEE Int. Solid-State Circuit Conf. (ISSCC) Dig. Tech. Papers, 
Feb. 2007, pp. 222–223. 
[19] C. Lam and B. Razavi, “A 2.6 GHz/5.2 GHz frequency synthesizer in 0.4-um CMOS 
technology,” IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 788–794, May 2000. 
[20] A. Bevilacqua, “An Ultra-Wideband CMOS LNA for 3.1 to 10.6GHz Wireless Receiver,” 
IEEE International Solid-State Circuits Conference, pp. 382-383, Feb. 2004. 
[21] Yueh-Hua.Yu, Yi-Jan Emery Chen and Deukhyoun Heo “A 0.6-V Low Power UWB CMOS 
LNA,” IEEE Microwave and Wireless Components  Letters, Vol. 17, No. 3,  pp. 229-231, 
Mar. 2007. 
[22] Chang-Wan Kim; Min-Suk Kang; Phan Tuan Anh; Hoon-Tae Kim; Sang-Gug Lee, “A 
3.1–10.6 GHz Ultra-Wideband CMOS Low Noise Amplifier With Current-Reused 
Technique,” IEEE, JSSC, Vol 39, no.40 pp.  544-547, Feb. 2005. 
[23] B. Razavi, Design of Integrated Circuits for Optical Communications, 1st ed. McGraw-Hill, 
2003. 
[24] S. Akhtar et al., “Quad band digitally controlled oscillator for WCDMA transmitter in 90nm 
CMOS,” IEEE CICC 2006, pp. 129-132. 
[25] C. C. Hsu, and J. T. Wu, “A Highly linear 125-MHz CMOS Switched-Resistor 
Programmable- Gain Amplifier, ” IEEE Journal of Solid-State Circuits, Vol. 38, No. 10, pp 
1663-1670, Oct. 2003 
[26] C. P. Wu, and H. W. Tsao, “A 110MHz 84dB Programmable Gain Amplifier with 
RSSI, ”IEEE Radio Frequency Integrated Circuits Symposium, pp 639-642, Jun. 2003 
[27] K. S. Nah, and B. H. Park, “A 50-MHz 98-dB Dynamic-Range dB-Linear 
Programmable-Gain Amplifier with 2-dB Gain Steps for 3-V Power Supply, ”Symposium on 
VLSI Circuits Digest of Technical Papers, pp 73-76, 2001 
[28] W. Khalil, T. Y. Chang, X. Jiang, S. R. Naqvi, B. Nikjou, and J. Tseng, “A Highly Integrated 
Analog Front-End for 3G,” IEEE Journal of Solid-States Circuits, Vol. 38, No. 5, pp 774-781, 
May 2003 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：劉深淵 計畫編號：99-2220-E-002-008- 
計畫名稱：運用數位輔助智產元件之軟體無線收發機--子計畫二：運用數位輔助智產元件之軟體無線
接收機前端(3/3) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 5 5 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 2 2 100%  
博士生 3 3 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 15 15 100%  
研究報告/技術報告 0 0 100%  
研討會論文 15 15 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 2 2 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■達成目標 
□未達成目標（請說明，以 100 字為限） 
□實驗失敗 
□因故實驗中斷 
□其他原因 
說明： 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：■已發表 □未發表之文稿 □撰寫中 □無 
專利：■已獲得 □申請中 □無 
技轉：□已技轉 □洽談中 ■無 
其他：（以 100 字為限） 
論文成果部分仍然撰寫中 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500 字為限） 
(一)學術技術面 
如今是個知識爆炸的時代，各類訊息的傳達更是瞬息萬變，整個地球宛如一個小村子一
般。如果人們想要擁有與全世界溝通的能力，按照目前的通訊規格，基本上需要攜帶很多
不同的通訊產品才有辦法達到。為了免除此類的困擾，一個具高度相容性且可程式化的軟
體無線電(SDR)便應運而生，軟體無線電收發器可以隨著載波頻率的不同隨之改變，並且
在一個寬頻的範圍內，皆能提供多樣的調變格式。原來軟體無線電的概念是源自國防需
求，利用不同頻段同時間進行通訊與監聽。隨著 CMOS 製程快速的進步，軟體無線電在成
本下降後，將有機會應用在未來的無線電上。 
 
(二)經濟面效益 
隨著製程的演進，數位電路的功能日趨強大，而類比電路的設計挑戰度則越來越高。對於
傳統的類比電路而言，都有屬於自己設計參數，當要進入下一代新製程的時候，整套設計
流程必須重新來過；若採用數位化的方式，節省了大量 redesign 的研究開發時間，僅需
修改部分的參數，與傳統類比電路相比，大幅度的下降所需的研究開發經費，並且會帶來
數位化的好處，例如面積、功率…等的最佳化，等於無形中節省晶片成本的開銷。 
 
(三)社會面效益 
