
Power Net Detected:
        Voltage	    Name
          0.95V	    VDDH
             0V	    VSS
          0.75V	    VDD
Using Power View: test_worst_scenario.

Begin Power Analysis

          0.95V	    VDDH
             0V	    VSS
          0.75V	    VDD

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4310.92MB/9241.06MB/4897.38MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4310.94MB/9241.06MB/4897.38MB)

Begin Processing Timing Window Data for Power Calculation

SYS_2x_CLK(416.667MHz) CK: assigning clock SYS_2x_CLK to net sys_2x_clk
v_SDRAM_CLK(243.902MHz) SD_DDR_CLKn(243.902MHz) CK: assigning clock SD_DDR_CLKn to net sd_CKn
SD_DDR_CLK(243.902MHz) CK: assigning clock SD_DDR_CLK to net sd_CK
SDRAM_CLK(243.902MHz) CK: assigning clock SDRAM_CLK to net sdram_clk
SYS_CLK(208.333MHz) CK: assigning clock SYS_CLK to net I_CLOCKING/n23
v_PCI_CLK(133.333MHz) PCI_CLK(133.333MHz) CK: assigning clock PCI_CLK to net pclk
ate_clk(33.3333MHz) CK: assigning clock ate_clk to net ate_clk
** INFO:  (VOLTUS_POWR-2054): Setting default frequency to the dominant frequency 33.3333MHz.

	To force set default frequency/period. Use either of the following command options:
		set_power_analysis_mode        -default_frequency <frequency value>
		set_default_switching_activity -period            <period value>.

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4313.54MB/9241.06MB/4897.38MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4314.41MB/9241.06MB/4897.38MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jun-12 15:05:42 (2024-Jun-12 22:05:42 GMT)
2024-Jun-12 15:05:42 (2024-Jun-12 22:05:42 GMT): 10%
2024-Jun-12 15:05:42 (2024-Jun-12 22:05:42 GMT): 20%
2024-Jun-12 15:05:42 (2024-Jun-12 22:05:42 GMT): 30%
2024-Jun-12 15:05:42 (2024-Jun-12 22:05:42 GMT): 40%
2024-Jun-12 15:05:42 (2024-Jun-12 22:05:42 GMT): 50%
2024-Jun-12 15:05:42 (2024-Jun-12 22:05:42 GMT): 60%
2024-Jun-12 15:05:42 (2024-Jun-12 22:05:42 GMT): 70%
2024-Jun-12 15:05:42 (2024-Jun-12 22:05:42 GMT): 80%
2024-Jun-12 15:05:42 (2024-Jun-12 22:05:42 GMT): 90%

Finished Levelizing
2024-Jun-12 15:05:42 (2024-Jun-12 22:05:42 GMT)

Starting Activity Propagation
2024-Jun-12 15:05:42 (2024-Jun-12 22:05:42 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-Jun-12 15:05:43 (2024-Jun-12 22:05:43 GMT): 10%
2024-Jun-12 15:05:43 (2024-Jun-12 22:05:43 GMT): 20%
2024-Jun-12 15:05:44 (2024-Jun-12 22:05:44 GMT): 30%

Finished Activity Propagation
2024-Jun-12 15:05:46 (2024-Jun-12 22:05:46 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=4318.16MB/9241.06MB/4897.38MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 3
      # of cell(s) missing leakage table: 4
      ----------------------------------------------------------
CellName                                  Missing Table(s)
DCAP_HVT                                  internal power, 
SRAM2RW128x16                             leakage power, 
SRAM2RW32x4                               leakage power, 
SRAM2RW64x32                              leakage power, 
SRAM2RW64x8                               leakage power, 
TIEH_HVT                                  internal power, 
TIEL_HVT                                  internal power, 


** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDH VDDL not present in library of cell LSUPX1_RVT.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDH VDDL not present in library of cell LSUPX8_LVT.


Starting Calculating power
2024-Jun-12 15:05:46 (2024-Jun-12 22:05:46 GMT)
2024-Jun-12 15:05:49 (2024-Jun-12 22:05:49 GMT): 10%
2024-Jun-12 15:05:49 (2024-Jun-12 22:05:49 GMT): 20%
2024-Jun-12 15:05:49 (2024-Jun-12 22:05:49 GMT): 30%
2024-Jun-12 15:05:50 (2024-Jun-12 22:05:50 GMT): 40%
2024-Jun-12 15:05:50 (2024-Jun-12 22:05:50 GMT): 50%
2024-Jun-12 15:05:50 (2024-Jun-12 22:05:50 GMT): 60%
2024-Jun-12 15:05:50 (2024-Jun-12 22:05:50 GMT): 70%
2024-Jun-12 15:05:50 (2024-Jun-12 22:05:50 GMT): 80%
2024-Jun-12 15:05:50 (2024-Jun-12 22:05:50 GMT): 90%

Finished Calculating power
2024-Jun-12 15:05:50 (2024-Jun-12 22:05:50 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:12, real=0:00:04, mem(process/total/peak)=4355.16MB/9321.09MB/4897.38MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4355.16MB/9321.09MB/4897.38MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4355.23MB/9321.09MB/4897.38MB)

Ended Power Analysis: (cpu=0:00:18, real=0:00:10, mem(process/total/peak)=4355.23MB/9321.09MB/4897.38MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4355.31MB/9321.09MB/4897.38MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jun-12 15:05:50 (2024-Jun-12 22:05:50 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ORCA_TOP
*
*	Liberty Libraries used:
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib
*
*	Parasitic Files used:
*
*       Power View : test_worst_scenario
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        3.78915033 	   54.7733%
Total Switching Power:       2.37035269 	   34.2642%
Total Leakage Power:         0.75837161 	   10.9625%
Total Power:                 6.91787464
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         1.181      0.1961       0.612       1.989       28.75
Macro                             0.0085     0.01692    0.007038     0.03246      0.4693
IO                                     0           0           0           0           0
Combinational                      2.503       1.935      0.1345       4.572        66.1
Clock (Combinational)            0.08213      0.2158    0.003864      0.3018       4.362
Clock (Sequential)               0.01442    0.006754    0.000974     0.02215      0.3202
-----------------------------------------------------------------------------------------
Total                              3.789        2.37      0.7584       6.918         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDDH                     0.95    0.04318      0.1257     0.01372      0.1826        2.64
VDD                      0.75      3.746       2.245      0.7447       6.735       97.36


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
SYS_CLK                         0.002493    0.001694   0.0001076    0.004295     0.06208
PCI_CLK                         0.005397     0.01251   0.0003673     0.01827      0.2641
SYS_2x_CLK                       0.01748     0.02589    0.001457     0.04483       0.648
ate_clk                          0.06575      0.1305    0.004038      0.2002       2.895
SDRAM_CLK                        0.06921        0.18    0.002574      0.2518        3.64
-----------------------------------------------------------------------------------------
Total                            0.09655      0.2225    0.004838      0.3239       4.682
-----------------------------------------------------------------------------------------
Clock: SYS_CLK
Clock Period: 0.004800 usec 
Clock Toggle Rate:   416.6667 Mhz 
Clock Static Probability:  0.5000
  
Clock: PCI_CLK
Clock Period: 0.007500 usec 
Clock Toggle Rate:   266.6667 Mhz 
Clock Static Probability:  0.5000
  
Clock: SYS_2x_CLK
Clock Period: 0.002400 usec 
Clock Toggle Rate:   833.3333 Mhz 
Clock Static Probability:  0.5000
  
Clock: ate_clk
Clock Period: 0.030000 usec 
Clock Toggle Rate:    66.6667 Mhz 
Clock Static Probability:  0.5000
  
Clock: SDRAM_CLK
Clock Period: 0.004100 usec 
Clock Toggle Rate:   487.8049 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:         CTS_cfh_inv_00002 (INVX16_LVT):          0.01456
*              Highest Leakage Power: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_ (SDFFX2_RVT):          0.00653
*                Total Cap:      1.8789e-10 F
*                Total instances in design: 39241
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 404 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=4366.88MB/9321.09MB/4897.38MB)

