================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2016.2
  Build 1577090 on Thu Jun 02 16:59:10 MDT 2016
  Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'yx388' on host 'en-ec-ecelinux-18.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Fri Nov 11 23:00:32 EST 2022
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux'
INFO: [HLS 200-10] Opening and resetting project '/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj'.
INFO: [HLS 200-10] Adding design file 'pca.cpp' to the project
INFO: [HLS 200-10] Adding design file 'dut.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'pca_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'data' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
make[1]: Entering directory `/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/csim/build'
   Compiling ../../../../pca_test.cpp in release mode
   Compiling ../../../../dut.cpp in release mode
   Compiling ../../../../pca.cpp in release mode
   Generating csim.exe
make[1]: Leaving directory `/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/csim/build'
read fifo
write file
write y
write mean
pca                 :      1 calls; 120210.031 msecs total time
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [HLS 200-10] Analyzing design file 'dut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'pca.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'INLINE' for location 'vm2x1_base' has been applied in multiple source file:
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/dut.cpp
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.cpp
Please use function labels to distinguish different locations if necessary.
WARNING: [HLS 200-40] Directive 'ALLOCATION' for location 'svd_pairs' has been applied in multiple source file:
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/dut.cpp
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.cpp
Please use function labels to distinguish different locations if necessary.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::x_complex<float>::real.1' into 'hls::calc_angle<float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:205).
INFO: [XFORM 203-603] Inlining function 'hls::x_complex<float>::imag.1' into 'hls::calc_angle<float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:206).
INFO: [XFORM 203-603] Inlining function 'hls::svd2x2<float, float, float>' into 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:621).
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<784, 100, float>61' into 'hls::GetMatrixElement<hls::NoTranspose, 784, 100, float>58' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<100, 784, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 100, 784, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 784, 100, float>58' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, 784, 784, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, float, float>, float, float>66' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 100, 784, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, 784, 784, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, float, float>, float, float>66' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply_top<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, 784, 784, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, float, float>, float, float>65' into 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, 784, 784, float, float>64' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:548) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, 784, 784, float, float>64' into 'PCA::cov' (pca.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::x_isneg' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:168) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/utils/x_hls_utils.h:347) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/utils/x_hls_utils.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::copysignf' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls_math.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysignf' into 'hls::x_copysign' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:121) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::rsqrtf' into 'hls::x_rsqrt' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:158) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'hls::calc_angle<float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:201) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::within_precision<float>' into 'hls::calc_angle<float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:213) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_isneg' into 'hls::calc_angle<float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_copysign' into 'hls::calc_angle<float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_rsqrt' into 'hls::calc_angle<float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vm2x1<float>' into 'hls::mm2x2<float, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:181) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_complex<float>::imag' into 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:302->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:621) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_complex<float>::real' into 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:303->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:621) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vm2x1<float>' into 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:316->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:621) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_isneg' into 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:346->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:621) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::mm2x2<float, float, float>' into 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:666) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>' into 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:705) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::svd_top<784, 784, MY_CONFIG_SVD, float, float>' into 'PCA::apply_svd' (pca.cpp:129) automatically.
INFO: [XFORM 203-602] Inlining function 'PCA::find_max' into 'PCA::rank' (pca.cpp:170) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<10, 784, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 10, 784, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 10, 784, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 10, 784, 784, 100, 10, 100, MY_CONFIG_MULT, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 784, 100, float>58' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 10, 784, 784, 100, 10, 100, MY_CONFIG_MULT, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply_top<hls::NoTranspose, hls::NoTranspose, 10, 784, 784, 100, 10, 100, MY_CONFIG_MULT, float, float>' into 'PCA::back_pjt' (pca.cpp:199) automatically.
INFO: [XFORM 203-602] Inlining function 'PCA::apply_svd' into 'dut' (dut.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'PCA::back_pjt' into 'dut' (dut.cpp:66) automatically.
WARNING: [SYNCHK 200-23] dut.cpp:37: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
WARNING: [XFORM 203-503] Cannot unroll loop 'b_col_loop' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 10, 784, 784, 100, 10, 100, MY_CONFIG_MULT, float, float>': invalid partial unroll factor 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'b_col_loop' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, 784, 784, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, float, float>, float, float>': invalid partial unroll factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'X' (dut.cpp:23): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'Y' : incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'sum_mult' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:304): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'XT' (pca.cpp:99): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'XXT' (dut.cpp:47): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'sum_mult' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:304): incorrect partition factor 1.
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<784, 100, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 784, 100, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<100, 784, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 100, 784, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 784, 100, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, 784, 784, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, float, float>, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 100, 784, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, 784, 784, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, float, float>, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply_top<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, 784, 784, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, float, float>, float, float>' into 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, 784, 784, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:548) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, 784, 784, float, float>' into 'PCA::cov' (pca.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::x_isneg' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:168) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/utils/x_hls_utils.h:347) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/utils/x_hls_utils.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::copysignf' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls_math.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysignf' into 'hls::x_copysign' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:121) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::rsqrtf' into 'hls::x_rsqrt' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:158) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::within_precision<float>' into 'hls::calc_angle<float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:213) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_isneg' into 'hls::calc_angle<float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_copysign' into 'hls::calc_angle<float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_rsqrt' into 'hls::calc_angle<float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vm2x1<float>' into 'hls::mm2x2<float, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:181) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_complex<float>::imag' into 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:302->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:621) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_complex<float>::real' into 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:303->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:621) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vm2x1<float>' into 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:316->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:621) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_isneg' into 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:346->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:621) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::mm2x2<float, float, float>' into 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:666) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>' into 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:705) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::svd_top<784, 784, MY_CONFIG_SVD, float, float>' into 'PCA::apply_svd' (pca.cpp:129) automatically.
INFO: [XFORM 203-602] Inlining function 'PCA::find_max' into 'PCA::rank' (pca.cpp:170) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<10, 784, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 10, 784, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 10, 784, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 10, 784, 784, 100, 10, 100, MY_CONFIG_MULT, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 784, 100, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 10, 784, 784, 100, 10, 100, MY_CONFIG_MULT, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply_top<hls::NoTranspose, hls::NoTranspose, 10, 784, 784, 100, 10, 100, MY_CONFIG_MULT, float, float>' into 'PCA::back_pjt' (pca.cpp:199) automatically.
INFO: [XFORM 203-602] Inlining function 'PCA::apply_svd' into 'dut' (dut.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'PCA::back_pjt' into 'dut' (dut.cpp:66) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:693:18) to (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:711:18) in function 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:721:16) to (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:759:16) in function 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:599:105) to (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:628:12) in function 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:638:12) to (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:677:12) in function 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>'... converting 5 basic blocks.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'col_loop' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:599:105) in function 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>' : 
WARNING: [XFORM 203-542] more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'row_loop' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:598:83) in function 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>' : 
WARNING: [XFORM 203-542] the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'sweep_loop' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:596:86) in function 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'a_row_loop' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:311:76) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, 784, 784, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, float, float>, float, float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'a_col_loop' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:310:71) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, 784, 784, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, float, float>, float, float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'a_row_loop' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:311:76) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 10, 784, 784, 100, 10, 100, MY_CONFIG_MULT, float, float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'a_col_loop' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:310:71) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 10, 784, 784, 100, 10, 100, MY_CONFIG_MULT, float, float>'.
WARNING: [XFORM 203-631] Renaming function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 10, 784, 784, 100, 10, 100, MY_CONFIG_MULT, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:60:13) into matrix_multiply_alt2.
WARNING: [XFORM 203-631] Renaming function 'hls::svd_basic<784, 784, MY_CONFIG_SVD, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:163:14) into svd_basic.
WARNING: [XFORM 203-631] Renaming function 'PCA::rank' (pca.cpp:161) into rank.
WARNING: [XFORM 203-631] Renaming function 'PCA::normalize' (pca.cpp:59) into normalize.
WARNING: [XFORM 203-631] Renaming function 'PCA::cov' (pca.cpp:98) into cov.
WARNING: [XFORM 203-631] Renaming function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, 784, 784, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 784, 100, 100, 784, float, float>, float, float>6' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:60:13) into matrix_multiply_alt26.
WARNING: [XFORM 203-631] Renaming function 'hls::calc_angle<float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:97:7) into calc_angle<float, float>.
WARNING: [XFORM 203-631] Renaming function 'hls::vm2x1_base<float, float, float>' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_svd.h:137:5) into vm2x1_base.
INFO: [HLS 200-111] Elapsed time: 586.82 seconds; current memory usage: 578 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'dut_calc_angle<float, float>' to 'dut_calc_angle_float_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut_normalize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.22 seconds; current memory usage: 578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut_normalize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.16 seconds; current memory usage: 579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut_matrix_multiply_alt26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'a_col_loop_a_row_loop_b_col_loop'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 13.
WARNING: [SCHED 204-21] Estimated clock period (9.09ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_s', /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317) (3.36 ns)
	'add' operation ('tmp_51', /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317) (3.02 ns)
	'getelementptr' operation ('B_addr', /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317) (0 ns)
	'load' operation ('cast_in_b', /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317) on array 'B' (2.71 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.23 seconds; current memory usage: 579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut_matrix_multiply_alt26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.17 seconds; current memory usage: 580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut_cov' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.21 seconds; current memory usage: 580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut_cov' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.15 seconds; current memory usage: 580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut_calc_angle_float_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.28 seconds; current memory usage: 581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut_calc_angle_float_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.18 seconds; current memory usage: 581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut_vm2x1_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dut_vm2x1_base'.
INFO: [SCHED 204-61] Pipelining result: Target II: 10, Final II: 10, Depth: 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.23 seconds; current memory usage: 581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut_vm2x1_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.11 seconds; current memory usage: 581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut_svd_basic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'off_col'.
INFO: [SCHED 204-61] Pipelining result: Target II: 100, Final II: 25, Depth: 25.
INFO: [SCHED 204-61] Pipelining loop 'off_row'.
INFO: [SCHED 204-61] Pipelining result: Target II: 100, Final II: 65, Depth: 65.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.55 seconds; current memory usage: 584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut_svd_basic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.7 seconds; current memory usage: 586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut_rank' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.65 seconds; current memory usage: 586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut_rank' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.14 seconds; current memory usage: 587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut_matrix_multiply_alt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'a_col_loop_a_row_loop_b_col_loop'.
INFO: [SCHED 204-61] Pipelining result: Target II: 100, Final II: 13, Depth: 13.
WARNING: [SCHED 204-21] Estimated clock period (9.09ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_s', /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317) (3.36 ns)
	'add' operation ('tmp_57', /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317) (3.02 ns)
	'getelementptr' operation ('B_addr', /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317) (0 ns)
	'load' operation ('cast_in_b', /opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317) on array 'B' (2.71 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.21 seconds; current memory usage: 587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut_matrix_multiply_alt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.13 seconds; current memory usage: 588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.39 seconds; current memory usage: 588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.45 seconds; current memory usage: 589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_normalize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fdiv_32ns_32ns_32_16': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_normalize'.
INFO: [HLS 200-111] Elapsed time: 0.48 seconds; current memory usage: 590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_matrix_multiply_alt26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_10ns_11ns_10ns_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_10ns_8ns_7ns_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_7ns_11ns_10ns_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_matrix_multiply_alt26'.
INFO: [HLS 200-111] Elapsed time: 0.29 seconds; current memory usage: 591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_cov' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_fdiv_32ns_32ns_32_16': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_cov'.
INFO: [HLS 200-111] Elapsed time: 0.32 seconds; current memory usage: 593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_calc_angle_float_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fdiv_32ns_32ns_32_16': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_frsqrt_32ns_32ns_32_11_full_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_calc_angle_float_float_s'.
INFO: [HLS 200-111] Elapsed time: 0.34 seconds; current memory usage: 595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_vm2x1_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_vm2x1_base'.
INFO: [HLS 200-111] Elapsed time: 0.34 seconds; current memory usage: 596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_svd_basic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fsub_32ns_32ns_32_5_full_dsp': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_11ns_21s_21_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_svd_basic'.
INFO: [HLS 200-111] Elapsed time: 0.44 seconds; current memory usage: 599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_rank' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_11ns_21s_21_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_rank'.
INFO: [HLS 200-111] Elapsed time: 1.03 seconds; current memory usage: 605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_matrix_multiply_alt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_10ns_8ns_7ns_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_4ns_11ns_10ns_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_4ns_8ns_7ns_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_matrix_multiply_alt2'.
INFO: [HLS 200-111] Elapsed time: 0.27 seconds; current memory usage: 607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dut_uitofp_32ns_32_6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Elapsed time: 0.36 seconds; current memory usage: 610 MB.
INFO: [RTMG 210-278] Implementing memory 'dut_matrix_multiply_alt26_sum_mult_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_cov_XT_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_svd_basic_s_in_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_matrix_multiply_alt2_sum_mult_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_tsf_mat_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_pca_sorted_idx_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_U_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_V_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_XXT_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_mean_ram' using block RAMs.
INFO: [HLS 200-10] Finished generating all RTL models.
INFO: [SYSC 207-301] Generating SystemC RTL for dut.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-112] Total elapsed time: 845.503 seconds; peak memory usage: 610 MB.
