{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561940968044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561940968044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 21:29:27 2019 " "Processing started: Sun Jun 30 21:29:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561940968044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561940968044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RTC -c RTC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RTC -c RTC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561940968044 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561940970141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rtc-rtc_behave " "Found design unit 1: rtc-rtc_behave" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561940973651 ""} { "Info" "ISGN_ENTITY_NAME" "1 rtc " "Found entity 1: rtc" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561940973651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561940973651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RTC " "Elaborating entity \"RTC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561940974119 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp rtc.vhd(40) " "VHDL Process Statement warning at rtc.vhd(40): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561940974275 "|RTC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_data rtc.vhd(42) " "VHDL Process Statement warning at rtc.vhd(42): signal \"write_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561940974275 "|RTC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp rtc.vhd(43) " "VHDL Process Statement warning at rtc.vhd(43): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561940974275 "|RTC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk rtc.vhd(44) " "VHDL Process Statement warning at rtc.vhd(44): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561940974275 "|RTC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable rtc.vhd(44) " "VHDL Process Statement warning at rtc.vhd(44): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561940974275 "|RTC"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[0\]~reg0 data\[0\]~reg0_emulated data\[0\]~1 " "Register \"data\[0\]~reg0\" is converted into an equivalent circuit using register \"data\[0\]~reg0_emulated\" and latch \"data\[0\]~1\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[1\]~reg0 data\[1\]~reg0_emulated data\[1\]~5 " "Register \"data\[1\]~reg0\" is converted into an equivalent circuit using register \"data\[1\]~reg0_emulated\" and latch \"data\[1\]~5\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[2\]~reg0 data\[2\]~reg0_emulated data\[2\]~9 " "Register \"data\[2\]~reg0\" is converted into an equivalent circuit using register \"data\[2\]~reg0_emulated\" and latch \"data\[2\]~9\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[3\]~reg0 data\[3\]~reg0_emulated data\[3\]~13 " "Register \"data\[3\]~reg0\" is converted into an equivalent circuit using register \"data\[3\]~reg0_emulated\" and latch \"data\[3\]~13\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[4\]~reg0 data\[4\]~reg0_emulated data\[4\]~17 " "Register \"data\[4\]~reg0\" is converted into an equivalent circuit using register \"data\[4\]~reg0_emulated\" and latch \"data\[4\]~17\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[5\]~reg0 data\[5\]~reg0_emulated data\[5\]~21 " "Register \"data\[5\]~reg0\" is converted into an equivalent circuit using register \"data\[5\]~reg0_emulated\" and latch \"data\[5\]~21\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[6\]~reg0 data\[6\]~reg0_emulated data\[6\]~25 " "Register \"data\[6\]~reg0\" is converted into an equivalent circuit using register \"data\[6\]~reg0_emulated\" and latch \"data\[6\]~25\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[7\]~reg0 data\[7\]~reg0_emulated data\[7\]~29 " "Register \"data\[7\]~reg0\" is converted into an equivalent circuit using register \"data\[7\]~reg0_emulated\" and latch \"data\[7\]~29\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[7]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[8\]~reg0 data\[8\]~reg0_emulated data\[8\]~33 " "Register \"data\[8\]~reg0\" is converted into an equivalent circuit using register \"data\[8\]~reg0_emulated\" and latch \"data\[8\]~33\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[8]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[9\]~reg0 data\[9\]~reg0_emulated data\[9\]~37 " "Register \"data\[9\]~reg0\" is converted into an equivalent circuit using register \"data\[9\]~reg0_emulated\" and latch \"data\[9\]~37\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[9]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[10\]~reg0 data\[10\]~reg0_emulated data\[10\]~41 " "Register \"data\[10\]~reg0\" is converted into an equivalent circuit using register \"data\[10\]~reg0_emulated\" and latch \"data\[10\]~41\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[10]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[11\]~reg0 data\[11\]~reg0_emulated data\[11\]~45 " "Register \"data\[11\]~reg0\" is converted into an equivalent circuit using register \"data\[11\]~reg0_emulated\" and latch \"data\[11\]~45\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[11]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[12\]~reg0 data\[12\]~reg0_emulated data\[12\]~49 " "Register \"data\[12\]~reg0\" is converted into an equivalent circuit using register \"data\[12\]~reg0_emulated\" and latch \"data\[12\]~49\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[12]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[13\]~reg0 data\[13\]~reg0_emulated data\[13\]~53 " "Register \"data\[13\]~reg0\" is converted into an equivalent circuit using register \"data\[13\]~reg0_emulated\" and latch \"data\[13\]~53\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[13]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[14\]~reg0 data\[14\]~reg0_emulated data\[14\]~57 " "Register \"data\[14\]~reg0\" is converted into an equivalent circuit using register \"data\[14\]~reg0_emulated\" and latch \"data\[14\]~57\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[14]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[15\]~reg0 data\[15\]~reg0_emulated data\[15\]~61 " "Register \"data\[15\]~reg0\" is converted into an equivalent circuit using register \"data\[15\]~reg0_emulated\" and latch \"data\[15\]~61\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[15]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[16\]~reg0 data\[16\]~reg0_emulated data\[16\]~65 " "Register \"data\[16\]~reg0\" is converted into an equivalent circuit using register \"data\[16\]~reg0_emulated\" and latch \"data\[16\]~65\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[16]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[17\]~reg0 data\[17\]~reg0_emulated data\[17\]~69 " "Register \"data\[17\]~reg0\" is converted into an equivalent circuit using register \"data\[17\]~reg0_emulated\" and latch \"data\[17\]~69\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[17]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[18\]~reg0 data\[18\]~reg0_emulated data\[18\]~73 " "Register \"data\[18\]~reg0\" is converted into an equivalent circuit using register \"data\[18\]~reg0_emulated\" and latch \"data\[18\]~73\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[18]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[19\]~reg0 data\[19\]~reg0_emulated data\[19\]~77 " "Register \"data\[19\]~reg0\" is converted into an equivalent circuit using register \"data\[19\]~reg0_emulated\" and latch \"data\[19\]~77\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[19]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[20\]~reg0 data\[20\]~reg0_emulated data\[20\]~81 " "Register \"data\[20\]~reg0\" is converted into an equivalent circuit using register \"data\[20\]~reg0_emulated\" and latch \"data\[20\]~81\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[20]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[21\]~reg0 data\[21\]~reg0_emulated data\[21\]~85 " "Register \"data\[21\]~reg0\" is converted into an equivalent circuit using register \"data\[21\]~reg0_emulated\" and latch \"data\[21\]~85\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[21]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[22\]~reg0 data\[22\]~reg0_emulated data\[22\]~89 " "Register \"data\[22\]~reg0\" is converted into an equivalent circuit using register \"data\[22\]~reg0_emulated\" and latch \"data\[22\]~89\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[22]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[23\]~reg0 data\[23\]~reg0_emulated data\[23\]~93 " "Register \"data\[23\]~reg0\" is converted into an equivalent circuit using register \"data\[23\]~reg0_emulated\" and latch \"data\[23\]~93\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[23]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[24\]~reg0 data\[24\]~reg0_emulated data\[24\]~97 " "Register \"data\[24\]~reg0\" is converted into an equivalent circuit using register \"data\[24\]~reg0_emulated\" and latch \"data\[24\]~97\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[24]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[25\]~reg0 data\[25\]~reg0_emulated data\[25\]~101 " "Register \"data\[25\]~reg0\" is converted into an equivalent circuit using register \"data\[25\]~reg0_emulated\" and latch \"data\[25\]~101\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[25]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[26\]~reg0 data\[26\]~reg0_emulated data\[26\]~105 " "Register \"data\[26\]~reg0\" is converted into an equivalent circuit using register \"data\[26\]~reg0_emulated\" and latch \"data\[26\]~105\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[26]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[27\]~reg0 data\[27\]~reg0_emulated data\[27\]~109 " "Register \"data\[27\]~reg0\" is converted into an equivalent circuit using register \"data\[27\]~reg0_emulated\" and latch \"data\[27\]~109\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[27]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[28\]~reg0 data\[28\]~reg0_emulated data\[28\]~113 " "Register \"data\[28\]~reg0\" is converted into an equivalent circuit using register \"data\[28\]~reg0_emulated\" and latch \"data\[28\]~113\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[28]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[29\]~reg0 data\[29\]~reg0_emulated data\[29\]~117 " "Register \"data\[29\]~reg0\" is converted into an equivalent circuit using register \"data\[29\]~reg0_emulated\" and latch \"data\[29\]~117\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[29]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[30\]~reg0 data\[30\]~reg0_emulated data\[30\]~121 " "Register \"data\[30\]~reg0\" is converted into an equivalent circuit using register \"data\[30\]~reg0_emulated\" and latch \"data\[30\]~121\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[30]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[31\]~reg0 data\[31\]~reg0_emulated data\[31\]~125 " "Register \"data\[31\]~reg0\" is converted into an equivalent circuit using register \"data\[31\]~reg0_emulated\" and latch \"data\[31\]~125\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[31]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[32\]~reg0 data\[32\]~reg0_emulated data\[32\]~129 " "Register \"data\[32\]~reg0\" is converted into an equivalent circuit using register \"data\[32\]~reg0_emulated\" and latch \"data\[32\]~129\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[32]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[33\]~reg0 data\[33\]~reg0_emulated data\[33\]~133 " "Register \"data\[33\]~reg0\" is converted into an equivalent circuit using register \"data\[33\]~reg0_emulated\" and latch \"data\[33\]~133\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[33]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[34\]~reg0 data\[34\]~reg0_emulated data\[34\]~137 " "Register \"data\[34\]~reg0\" is converted into an equivalent circuit using register \"data\[34\]~reg0_emulated\" and latch \"data\[34\]~137\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[34]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[35\]~reg0 data\[35\]~reg0_emulated data\[35\]~141 " "Register \"data\[35\]~reg0\" is converted into an equivalent circuit using register \"data\[35\]~reg0_emulated\" and latch \"data\[35\]~141\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[35]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[36\]~reg0 data\[36\]~reg0_emulated data\[36\]~145 " "Register \"data\[36\]~reg0\" is converted into an equivalent circuit using register \"data\[36\]~reg0_emulated\" and latch \"data\[36\]~145\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[36]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[37\]~reg0 data\[37\]~reg0_emulated data\[37\]~149 " "Register \"data\[37\]~reg0\" is converted into an equivalent circuit using register \"data\[37\]~reg0_emulated\" and latch \"data\[37\]~149\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[37]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[38\]~reg0 data\[38\]~reg0_emulated data\[38\]~153 " "Register \"data\[38\]~reg0\" is converted into an equivalent circuit using register \"data\[38\]~reg0_emulated\" and latch \"data\[38\]~153\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[38]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[39\]~reg0 data\[39\]~reg0_emulated data\[39\]~157 " "Register \"data\[39\]~reg0\" is converted into an equivalent circuit using register \"data\[39\]~reg0_emulated\" and latch \"data\[39\]~157\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[39]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[40\]~reg0 data\[40\]~reg0_emulated data\[40\]~161 " "Register \"data\[40\]~reg0\" is converted into an equivalent circuit using register \"data\[40\]~reg0_emulated\" and latch \"data\[40\]~161\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[40]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[41\]~reg0 data\[41\]~reg0_emulated data\[41\]~165 " "Register \"data\[41\]~reg0\" is converted into an equivalent circuit using register \"data\[41\]~reg0_emulated\" and latch \"data\[41\]~165\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[41]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[42\]~reg0 data\[42\]~reg0_emulated data\[42\]~169 " "Register \"data\[42\]~reg0\" is converted into an equivalent circuit using register \"data\[42\]~reg0_emulated\" and latch \"data\[42\]~169\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|data[42]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[0\] tmp\[0\]~_emulated tmp\[0\]~1 " "Register \"tmp\[0\]\" is converted into an equivalent circuit using register \"tmp\[0\]~_emulated\" and latch \"tmp\[0\]~1\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[1\] tmp\[1\]~_emulated tmp\[1\]~6 " "Register \"tmp\[1\]\" is converted into an equivalent circuit using register \"tmp\[1\]~_emulated\" and latch \"tmp\[1\]~6\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[2\] tmp\[2\]~_emulated tmp\[2\]~11 " "Register \"tmp\[2\]\" is converted into an equivalent circuit using register \"tmp\[2\]~_emulated\" and latch \"tmp\[2\]~11\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[3\] tmp\[3\]~_emulated tmp\[3\]~16 " "Register \"tmp\[3\]\" is converted into an equivalent circuit using register \"tmp\[3\]~_emulated\" and latch \"tmp\[3\]~16\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[4\] tmp\[4\]~_emulated tmp\[4\]~21 " "Register \"tmp\[4\]\" is converted into an equivalent circuit using register \"tmp\[4\]~_emulated\" and latch \"tmp\[4\]~21\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[5\] tmp\[5\]~_emulated tmp\[5\]~26 " "Register \"tmp\[5\]\" is converted into an equivalent circuit using register \"tmp\[5\]~_emulated\" and latch \"tmp\[5\]~26\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[6\] tmp\[6\]~_emulated tmp\[6\]~31 " "Register \"tmp\[6\]\" is converted into an equivalent circuit using register \"tmp\[6\]~_emulated\" and latch \"tmp\[6\]~31\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[7\] tmp\[7\]~_emulated tmp\[7\]~36 " "Register \"tmp\[7\]\" is converted into an equivalent circuit using register \"tmp\[7\]~_emulated\" and latch \"tmp\[7\]~36\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[8\] tmp\[8\]~_emulated tmp\[8\]~41 " "Register \"tmp\[8\]\" is converted into an equivalent circuit using register \"tmp\[8\]~_emulated\" and latch \"tmp\[8\]~41\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[9\] tmp\[9\]~_emulated tmp\[9\]~46 " "Register \"tmp\[9\]\" is converted into an equivalent circuit using register \"tmp\[9\]~_emulated\" and latch \"tmp\[9\]~46\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[10\] tmp\[10\]~_emulated tmp\[10\]~51 " "Register \"tmp\[10\]\" is converted into an equivalent circuit using register \"tmp\[10\]~_emulated\" and latch \"tmp\[10\]~51\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[11\] tmp\[11\]~_emulated tmp\[11\]~56 " "Register \"tmp\[11\]\" is converted into an equivalent circuit using register \"tmp\[11\]~_emulated\" and latch \"tmp\[11\]~56\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[12\] tmp\[12\]~_emulated tmp\[12\]~61 " "Register \"tmp\[12\]\" is converted into an equivalent circuit using register \"tmp\[12\]~_emulated\" and latch \"tmp\[12\]~61\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[13\] tmp\[13\]~_emulated tmp\[13\]~66 " "Register \"tmp\[13\]\" is converted into an equivalent circuit using register \"tmp\[13\]~_emulated\" and latch \"tmp\[13\]~66\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[14\] tmp\[14\]~_emulated tmp\[14\]~71 " "Register \"tmp\[14\]\" is converted into an equivalent circuit using register \"tmp\[14\]~_emulated\" and latch \"tmp\[14\]~71\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[15\] tmp\[15\]~_emulated tmp\[15\]~76 " "Register \"tmp\[15\]\" is converted into an equivalent circuit using register \"tmp\[15\]~_emulated\" and latch \"tmp\[15\]~76\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[16\] tmp\[16\]~_emulated tmp\[16\]~81 " "Register \"tmp\[16\]\" is converted into an equivalent circuit using register \"tmp\[16\]~_emulated\" and latch \"tmp\[16\]~81\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[17\] tmp\[17\]~_emulated tmp\[17\]~86 " "Register \"tmp\[17\]\" is converted into an equivalent circuit using register \"tmp\[17\]~_emulated\" and latch \"tmp\[17\]~86\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[18\] tmp\[18\]~_emulated tmp\[18\]~91 " "Register \"tmp\[18\]\" is converted into an equivalent circuit using register \"tmp\[18\]~_emulated\" and latch \"tmp\[18\]~91\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[19\] tmp\[19\]~_emulated tmp\[19\]~96 " "Register \"tmp\[19\]\" is converted into an equivalent circuit using register \"tmp\[19\]~_emulated\" and latch \"tmp\[19\]~96\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[20\] tmp\[20\]~_emulated tmp\[20\]~101 " "Register \"tmp\[20\]\" is converted into an equivalent circuit using register \"tmp\[20\]~_emulated\" and latch \"tmp\[20\]~101\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[21\] tmp\[21\]~_emulated tmp\[21\]~106 " "Register \"tmp\[21\]\" is converted into an equivalent circuit using register \"tmp\[21\]~_emulated\" and latch \"tmp\[21\]~106\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[22\] tmp\[22\]~_emulated tmp\[22\]~111 " "Register \"tmp\[22\]\" is converted into an equivalent circuit using register \"tmp\[22\]~_emulated\" and latch \"tmp\[22\]~111\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[23\] tmp\[23\]~_emulated tmp\[23\]~116 " "Register \"tmp\[23\]\" is converted into an equivalent circuit using register \"tmp\[23\]~_emulated\" and latch \"tmp\[23\]~116\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[24\] tmp\[24\]~_emulated tmp\[24\]~121 " "Register \"tmp\[24\]\" is converted into an equivalent circuit using register \"tmp\[24\]~_emulated\" and latch \"tmp\[24\]~121\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[25\] tmp\[25\]~_emulated tmp\[25\]~126 " "Register \"tmp\[25\]\" is converted into an equivalent circuit using register \"tmp\[25\]~_emulated\" and latch \"tmp\[25\]~126\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[26\] tmp\[26\]~_emulated tmp\[26\]~131 " "Register \"tmp\[26\]\" is converted into an equivalent circuit using register \"tmp\[26\]~_emulated\" and latch \"tmp\[26\]~131\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[27\] tmp\[27\]~_emulated tmp\[27\]~136 " "Register \"tmp\[27\]\" is converted into an equivalent circuit using register \"tmp\[27\]~_emulated\" and latch \"tmp\[27\]~136\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[28\] tmp\[28\]~_emulated tmp\[28\]~141 " "Register \"tmp\[28\]\" is converted into an equivalent circuit using register \"tmp\[28\]~_emulated\" and latch \"tmp\[28\]~141\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[29\] tmp\[29\]~_emulated tmp\[29\]~146 " "Register \"tmp\[29\]\" is converted into an equivalent circuit using register \"tmp\[29\]~_emulated\" and latch \"tmp\[29\]~146\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[30\] tmp\[30\]~_emulated tmp\[30\]~151 " "Register \"tmp\[30\]\" is converted into an equivalent circuit using register \"tmp\[30\]~_emulated\" and latch \"tmp\[30\]~151\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[31\] tmp\[31\]~_emulated tmp\[31\]~156 " "Register \"tmp\[31\]\" is converted into an equivalent circuit using register \"tmp\[31\]~_emulated\" and latch \"tmp\[31\]~156\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[32\] tmp\[32\]~_emulated tmp\[32\]~161 " "Register \"tmp\[32\]\" is converted into an equivalent circuit using register \"tmp\[32\]~_emulated\" and latch \"tmp\[32\]~161\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[33\] tmp\[33\]~_emulated tmp\[33\]~166 " "Register \"tmp\[33\]\" is converted into an equivalent circuit using register \"tmp\[33\]~_emulated\" and latch \"tmp\[33\]~166\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[34\] tmp\[34\]~_emulated tmp\[34\]~171 " "Register \"tmp\[34\]\" is converted into an equivalent circuit using register \"tmp\[34\]~_emulated\" and latch \"tmp\[34\]~171\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[35\] tmp\[35\]~_emulated tmp\[35\]~176 " "Register \"tmp\[35\]\" is converted into an equivalent circuit using register \"tmp\[35\]~_emulated\" and latch \"tmp\[35\]~176\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[36\] tmp\[36\]~_emulated tmp\[36\]~181 " "Register \"tmp\[36\]\" is converted into an equivalent circuit using register \"tmp\[36\]~_emulated\" and latch \"tmp\[36\]~181\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[37\] tmp\[37\]~_emulated tmp\[37\]~186 " "Register \"tmp\[37\]\" is converted into an equivalent circuit using register \"tmp\[37\]~_emulated\" and latch \"tmp\[37\]~186\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[38\] tmp\[38\]~_emulated tmp\[38\]~191 " "Register \"tmp\[38\]\" is converted into an equivalent circuit using register \"tmp\[38\]~_emulated\" and latch \"tmp\[38\]~191\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[39\] tmp\[39\]~_emulated tmp\[39\]~196 " "Register \"tmp\[39\]\" is converted into an equivalent circuit using register \"tmp\[39\]~_emulated\" and latch \"tmp\[39\]~196\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[40\] tmp\[40\]~_emulated tmp\[40\]~201 " "Register \"tmp\[40\]\" is converted into an equivalent circuit using register \"tmp\[40\]~_emulated\" and latch \"tmp\[40\]~201\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[41\] tmp\[41\]~_emulated tmp\[41\]~206 " "Register \"tmp\[41\]\" is converted into an equivalent circuit using register \"tmp\[41\]~_emulated\" and latch \"tmp\[41\]~206\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp\[42\] tmp\[42\]~_emulated tmp\[42\]~211 " "Register \"tmp\[42\]\" is converted into an equivalent circuit using register \"tmp\[42\]~_emulated\" and latch \"tmp\[42\]~211\"" {  } { { "rtc.vhd" "" { Text "C:/Users/beltr/Documents/git/logicaReconfiguravel/Projeosquartus/projeto_final/rtc/rtc.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561940977505 "|rtc|tmp[42]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1561940977505 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561940979834 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561940979834 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561940981472 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561940981472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "346 " "Implemented 346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561940981472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561940981472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561940981550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 21:29:41 2019 " "Processing ended: Sun Jun 30 21:29:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561940981550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561940981550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561940981550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561940981550 ""}
