# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Oct 29 2022 15:48:15

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: sdi
			6.1.2::Path details for port: usb_n:in
			6.1.3::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: sck
			6.2.2::Path details for port: sdo
			6.2.3::Path details for port: ss
			6.2.4::Path details for port: usb_n:out
			6.2.5::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: sdi
			6.4.2::Path details for port: usb_n:in
			6.4.3::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: sck
			6.5.2::Path details for port: sdo
			6.5.3::Path details for port: ss
			6.5.4::Path details for port: usb_n:out
			6.5.5::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 58.99 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 61.15 MHz   | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           483047      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            4477        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                                    Setup Times  Clock Reference:Phase  
---------  --------------------------------------------  -----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout  956          clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                            2983         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                            3716         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                                    Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  ------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout  14003         clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout  14406         clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout  12546         clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                            14437         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                            14613         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                                    Hold Times  Clock Reference:Phase  
---------  --------------------------------------------  ----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout  212         clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                            -2031       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                            -2807       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                                    Minimum Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  --------------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout  13416                 clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout  13757                 clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout  11989                 clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                            9160                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                            9160                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_26_18_2/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_26_18_1/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_26_18_1/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2308/I                                   Odrv12                         0              1420  RISE       1
I__2308/O                                   Odrv12                       724              2143  RISE       1
I__2309/I                                   Span12Mux_v                    0              2143  RISE       1
I__2309/O                                   Span12Mux_v                  724              2867  RISE       1
I__2310/I                                   Span12Mux_v                    0              2867  RISE       1
I__2310/O                                   Span12Mux_v                  724              3590  RISE       1
I__2311/I                                   Span12Mux_h                    0              3590  RISE       1
I__2311/O                                   Span12Mux_h                  724              4314  RISE       1
I__2312/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2312/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2313/I                                   LocalMux                       0              4665  RISE       1
I__2313/O                                   LocalMux                     486              5151  RISE       1
I__2314/I                                   IoInMux                        0              5151  RISE       1
I__2314/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__21258/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__21258/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__21259/I                                  GlobalMux                      0              6443  RISE       1
I__21259/O                                  GlobalMux                    227              6671  RISE       1
I__21261/I                                  ClkMux                         0              6671  RISE       1
I__21261/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_26_18_2/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_26_18_2/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__21264/I                                    LocalMux                       0              7922  60143  RISE       1
I__21264/O                                    LocalMux                     486              8407  60143  RISE       1
I__21266/I                                    InMux                          0              8407  60143  RISE       1
I__21266/O                                    InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_26_18_1/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2308/I                                   Odrv12                         0              1420  RISE       1
I__2308/O                                   Odrv12                       724              2143  RISE       1
I__2309/I                                   Span12Mux_v                    0              2143  RISE       1
I__2309/O                                   Span12Mux_v                  724              2867  RISE       1
I__2310/I                                   Span12Mux_v                    0              2867  RISE       1
I__2310/O                                   Span12Mux_v                  724              3590  RISE       1
I__2311/I                                   Span12Mux_h                    0              3590  RISE       1
I__2311/O                                   Span12Mux_h                  724              4314  RISE       1
I__2312/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2312/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2313/I                                   LocalMux                       0              4665  RISE       1
I__2313/O                                   LocalMux                     486              5151  RISE       1
I__2314/I                                   IoInMux                        0              5151  RISE       1
I__2314/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__21258/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__21258/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__21259/I                                  GlobalMux                      0              6443  RISE       1
I__21259/O                                  GlobalMux                    227              6671  RISE       1
I__21261/I                                  ClkMux                         0              6671  RISE       1
I__21261/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_26_18_1/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 58.99 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.state_q_er_9_LC_15_12_1/lcout
Path End         : u_app.byte_cnt_q_22_LC_21_21_4/ce
Capture Clock    : u_app.byte_cnt_q_22_LC_21_21_4/clk
Setup Constraint : 500000p
Path slack       : 483047p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3721
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             503721

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3721
+ Clock To Q                                796
+ Data Path Delay                         16157
---------------------------------------   ----- 
End-of-path arrival time (ps)             20674
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__19889/I                                      Odrv4                          0                 0  RISE       1
I__19889/O                                      Odrv4                        517               517  RISE       1
I__19891/I                                      Span4Mux_h                     0               517  RISE       1
I__19891/O                                      Span4Mux_h                   444               961  RISE       1
I__19892/I                                      Span4Mux_s2_h                  0               961  RISE       1
I__19892/O                                      Span4Mux_s2_h                300              1261  RISE       1
I__19893/I                                      LocalMux                       0              1261  RISE       1
I__19893/O                                      LocalMux                     486              1747  RISE       1
I__19894/I                                      IoInMux                        0              1747  RISE       1
I__19894/O                                      IoInMux                      382              2129  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2129  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              3039  RISE     284
I__20307/I                                      gio2CtrlBuf                    0              3039  RISE       1
I__20307/O                                      gio2CtrlBuf                    0              3039  RISE       1
I__20308/I                                      GlobalMux                      0              3039  RISE       1
I__20308/O                                      GlobalMux                    227              3266  RISE       1
I__20403/I                                      ClkMux                         0              3266  RISE       1
I__20403/O                                      ClkMux                       455              3721  RISE       1
u_app.state_q_er_9_LC_15_12_1/clk               LogicCell40_SEQ_MODE_1010      0              3721  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.state_q_er_9_LC_15_12_1/lcout                     LogicCell40_SEQ_MODE_1010    796              4517  483047  FALL       5
I__16908/I                                              Odrv4                          0              4517  483047  FALL       1
I__16908/O                                              Odrv4                        548              5065  483047  FALL       1
I__16912/I                                              Span4Mux_h                     0              5065  483047  FALL       1
I__16912/O                                              Span4Mux_h                   465              5530  483047  FALL       1
I__16917/I                                              Span4Mux_v                     0              5530  483047  FALL       1
I__16917/O                                              Span4Mux_v                   548              6078  483047  FALL       1
I__16921/I                                              Span4Mux_v                     0              6078  483047  FALL       1
I__16921/O                                              Span4Mux_v                   548              6626  483047  FALL       1
I__16923/I                                              Span4Mux_h                     0              6626  483047  FALL       1
I__16923/O                                              Span4Mux_h                   465              7091  483047  FALL       1
I__16924/I                                              LocalMux                       0              7091  483047  FALL       1
I__16924/O                                              LocalMux                     455              7546  483047  FALL       1
I__16925/I                                              InMux                          0              7546  483047  FALL       1
I__16925/O                                              InMux                        320              7866  483047  FALL       1
u_app.u_flash_spi.un1_state_q_11_3_LC_23_20_5/in1       LogicCell40_SEQ_MODE_0000      0              7866  483047  FALL       1
u_app.u_flash_spi.un1_state_q_11_3_LC_23_20_5/lcout     LogicCell40_SEQ_MODE_0000    589              8456  483047  RISE       1
I__16889/I                                              Odrv4                          0              8456  483047  RISE       1
I__16889/O                                              Odrv4                        517              8972  483047  RISE       1
I__16890/I                                              Span4Mux_v                     0              8972  483047  RISE       1
I__16890/O                                              Span4Mux_v                   517              9489  483047  RISE       1
I__16891/I                                              Span4Mux_h                     0              9489  483047  RISE       1
I__16891/O                                              Span4Mux_h                   444              9934  483047  RISE       1
I__16892/I                                              LocalMux                       0              9934  483047  RISE       1
I__16892/O                                              LocalMux                     486             10420  483047  RISE       1
I__16893/I                                              InMux                          0             10420  483047  RISE       1
I__16893/O                                              InMux                        382             10802  483047  RISE       1
u_app.u_flash_spi.state_q_RNI4RK94_10_LC_20_12_7/in1    LogicCell40_SEQ_MODE_0000      0             10802  483047  RISE       1
u_app.u_flash_spi.state_q_RNI4RK94_10_LC_20_12_7/lcout  LogicCell40_SEQ_MODE_0000    558             11360  483047  FALL       1
I__12031/I                                              Odrv12                         0             11360  483047  FALL       1
I__12031/O                                              Odrv12                       796             12156  483047  FALL       1
I__12032/I                                              Span12Mux_v                    0             12156  483047  FALL       1
I__12032/O                                              Span12Mux_v                  796             12952  483047  FALL       1
I__12033/I                                              Sp12to4                        0             12952  483047  FALL       1
I__12033/O                                              Sp12to4                      662             13614  483047  FALL       1
I__12034/I                                              Span4Mux_v                     0             13614  483047  FALL       1
I__12034/O                                              Span4Mux_v                   548             14162  483047  FALL       1
I__12035/I                                              LocalMux                       0             14162  483047  FALL       1
I__12035/O                                              LocalMux                     455             14616  483047  FALL       1
I__12036/I                                              InMux                          0             14616  483047  FALL       1
I__12036/O                                              InMux                        320             14937  483047  FALL       1
u_app.u_flash_spi.state_q_RNIINJP9_10_LC_19_18_5/in1    LogicCell40_SEQ_MODE_0000      0             14937  483047  FALL       1
u_app.u_flash_spi.state_q_RNIINJP9_10_LC_19_18_5/lcout  LogicCell40_SEQ_MODE_0000    589             15526  483047  RISE       1
I__13726/I                                              Odrv4                          0             15526  483047  RISE       1
I__13726/O                                              Odrv4                        517             16043  483047  RISE       1
I__13727/I                                              Span4Mux_h                     0             16043  483047  RISE       1
I__13727/O                                              Span4Mux_h                   444             16487  483047  RISE       1
I__13728/I                                              LocalMux                       0             16487  483047  RISE       1
I__13728/O                                              LocalMux                     486             16973  483047  RISE       1
I__13729/I                                              InMux                          0             16973  483047  RISE       1
I__13729/O                                              InMux                        382             17356  483047  RISE       1
u_app.u_flash_spi.state_q_RNI7P0QK_10_LC_21_20_5/in3    LogicCell40_SEQ_MODE_0000      0             17356  483047  RISE       1
u_app.u_flash_spi.state_q_RNI7P0QK_10_LC_21_20_5/lcout  LogicCell40_SEQ_MODE_0000    465             17821  483047  RISE      24
I__15511/I                                              Odrv4                          0             17821  483047  RISE       1
I__15511/O                                              Odrv4                        517             18338  483047  RISE       1
I__15516/I                                              Span4Mux_h                     0             18338  483047  RISE       1
I__15516/O                                              Span4Mux_h                   444             18782  483047  RISE       1
I__15523/I                                              Span4Mux_v                     0             18782  483047  RISE       1
I__15523/O                                              Span4Mux_v                   517             19299  483047  RISE       1
I__15529/I                                              LocalMux                       0             19299  483047  RISE       1
I__15529/O                                              LocalMux                     486             19785  483047  RISE       1
I__15533/I                                              CEMux                          0             19785  483047  RISE       1
I__15533/O                                              CEMux                        889             20674  483047  RISE       1
u_app.byte_cnt_q_22_LC_21_21_4/ce                       LogicCell40_SEQ_MODE_1010      0             20674  483047  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__19889/I                                      Odrv4                          0                 0  RISE       1
I__19889/O                                      Odrv4                        517               517  RISE       1
I__19891/I                                      Span4Mux_h                     0               517  RISE       1
I__19891/O                                      Span4Mux_h                   444               961  RISE       1
I__19892/I                                      Span4Mux_s2_h                  0               961  RISE       1
I__19892/O                                      Span4Mux_s2_h                300              1261  RISE       1
I__19893/I                                      LocalMux                       0              1261  RISE       1
I__19893/O                                      LocalMux                     486              1747  RISE       1
I__19894/I                                      IoInMux                        0              1747  RISE       1
I__19894/O                                      IoInMux                      382              2129  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2129  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              3039  RISE     284
I__20307/I                                      gio2CtrlBuf                    0              3039  RISE       1
I__20307/O                                      gio2CtrlBuf                    0              3039  RISE       1
I__20308/I                                      GlobalMux                      0              3039  RISE       1
I__20308/O                                      GlobalMux                    227              3266  RISE       1
I__20364/I                                      ClkMux                         0              3266  RISE       1
I__20364/O                                      ClkMux                       455              3721  RISE       1
u_app.byte_cnt_q_22_LC_21_21_4/clk              LogicCell40_SEQ_MODE_1010      0              3721  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 61.15 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.endp_q_3_LC_12_21_7/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_3_LC_15_17_2/in1
Capture Clock    : u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_3_LC_15_17_2/clk
Setup Constraint : 20830p
Path slack       : 4477p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             20923

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         14968
---------------------------------------   ----- 
End-of-path arrival time (ps)             16446
 
Launch Clock Path
pin name                                 model name                          delay  cumulative delay  edge  Fanout
---------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15798/I                               GlobalMux                               0                 0  RISE       1
I__15798/O                               GlobalMux                             227               227  RISE       1
I__15871/I                               ClkMux                                  0               227  RISE       1
I__15871/O                               ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.endp_q_3_LC_12_21_7/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.endp_q_3_LC_12_21_7/lcout                             LogicCell40_SEQ_MODE_1010    796              1478   4477  RISE       2
I__5355/I                                                             Odrv4                          0              1478   4477  RISE       1
I__5355/O                                                             Odrv4                        517              1995   4477  RISE       1
I__5356/I                                                             Span4Mux_v                     0              1995   4477  RISE       1
I__5356/O                                                             Span4Mux_v                   517              2512   4477  RISE       1
I__5357/I                                                             Span4Mux_h                     0              2512   4477  RISE       1
I__5357/O                                                             Span4Mux_h                   444              2956   4477  RISE       1
I__5358/I                                                             LocalMux                       0              2956   4477  RISE       1
I__5358/O                                                             LocalMux                     486              3442   4477  RISE       1
I__5360/I                                                             InMux                          0              3442   4477  RISE       1
I__5360/O                                                             InMux                        382              3825   4477  RISE       1
I__5362/I                                                             CascadeMux                     0              3825   4477  RISE       1
I__5362/O                                                             CascadeMux                     0              3825   4477  RISE       1
u_usb_cdc.u_sie.endp_q_RNIEMS6_0_LC_14_17_0/in2                       LogicCell40_SEQ_MODE_0000      0              3825   4477  RISE       1
u_usb_cdc.u_sie.endp_q_RNIEMS6_0_LC_14_17_0/lcout                     LogicCell40_SEQ_MODE_0000    558              4383   4477  RISE      15
I__6754/I                                                             Odrv12                         0              4383   4477  RISE       1
I__6754/O                                                             Odrv12                       724              5106   4477  RISE       1
I__6761/I                                                             LocalMux                       0              5106   4477  RISE       1
I__6761/O                                                             LocalMux                     486              5592   4477  RISE       1
I__6771/I                                                             InMux                          0              5592   4477  RISE       1
I__6771/O                                                             InMux                        382              5975   4477  RISE       1
u_usb_cdc.u_sie.u_phy_rx.bulk_out_ready_LC_14_23_4/in3                LogicCell40_SEQ_MODE_0000      0              5975   4477  RISE       1
u_usb_cdc.u_sie.u_phy_rx.bulk_out_ready_LC_14_23_4/lcout              LogicCell40_SEQ_MODE_0000    465              6440   4477  RISE       1
I__5892/I                                                             Odrv4                          0              6440   4477  RISE       1
I__5892/O                                                             Odrv4                        517              6957   4477  RISE       1
I__5893/I                                                             Span4Mux_v                     0              6957   4477  RISE       1
I__5893/O                                                             Span4Mux_v                   517              7474   4477  RISE       1
I__5894/I                                                             Span4Mux_s2_v                  0              7474   4477  RISE       1
I__5894/O                                                             Span4Mux_s2_v                372              7846   4477  RISE       1
I__5895/I                                                             IoSpan4Mux                     0              7846   4477  RISE       1
I__5895/O                                                             IoSpan4Mux                   424              8270   4477  RISE       1
I__5896/I                                                             LocalMux                       0              8270   4477  RISE       1
I__5896/O                                                             LocalMux                     486              8755   4477  RISE       1
I__5897/I                                                             IoInMux                        0              8755   4477  RISE       1
I__5897/O                                                             IoInMux                      382              9138   4477  RISE       1
u_usb_cdc.u_bulk_endp.out_ready_i_1_RNIQ398/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9138   4477  RISE       1
u_usb_cdc.u_bulk_endp.out_ready_i_1_RNIQ398/GLOBALBUFFEROUTPUT        ICE_GB                       910             10047   4477  RISE      84
I__14158/I                                                            gio2CtrlBuf                    0             10047   4477  RISE       1
I__14158/O                                                            gio2CtrlBuf                    0             10047   4477  RISE       1
I__14159/I                                                            GlobalMux                      0             10047   4477  RISE       1
I__14159/O                                                            GlobalMux                    227             10275   4477  RISE       1
I__14160/I                                                            Glb2LocalMux                   0             10275   4477  RISE       1
I__14160/O                                                            Glb2LocalMux                 662             10936   4477  RISE       1
I__14182/I                                                            LocalMux                       0             10936   4477  RISE       1
I__14182/O                                                            LocalMux                     486             11422   4477  RISE       1
I__14183/I                                                            InMux                          0             11422   4477  RISE       1
I__14183/O                                                            InMux                        382             11805   4477  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNIMR2I1_LC_15_19_3/in3      LogicCell40_SEQ_MODE_0000      0             11805   4477  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNIMR2I1_LC_15_19_3/lcout    LogicCell40_SEQ_MODE_0000    465             12270   4477  RISE       9
I__6335/I                                                             LocalMux                       0             12270   4477  RISE       1
I__6335/O                                                             LocalMux                     486             12756   4477  RISE       1
I__6344/I                                                             InMux                          0             12756   4477  RISE       1
I__6344/O                                                             InMux                        382             13138   4477  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIOC2UM1_9_LC_14_19_4/in3                LogicCell40_SEQ_MODE_0000      0             13138   4477  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIOC2UM1_9_LC_14_19_4/lcout              LogicCell40_SEQ_MODE_0000    465             13603   4477  RISE       2
I__5499/I                                                             LocalMux                       0             13603   4477  RISE       1
I__5499/O                                                             LocalMux                     486             14089   4477  RISE       1
I__5500/I                                                             InMux                          0             14089   4477  RISE       1
I__5500/O                                                             InMux                        382             14472   4477  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_RNO_1_3_LC_14_19_3/in1    LogicCell40_SEQ_MODE_0000      0             14472   4477  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_RNO_1_3_LC_14_19_3/lcout  LogicCell40_SEQ_MODE_0000    589             15061   4477  RISE       1
I__6243/I                                                             Odrv4                          0             15061   4477  RISE       1
I__6243/O                                                             Odrv4                        517             15578   4477  RISE       1
I__6244/I                                                             LocalMux                       0             15578   4477  RISE       1
I__6244/O                                                             LocalMux                     486             16064   4477  RISE       1
I__6245/I                                                             InMux                          0             16064   4477  RISE       1
I__6245/O                                                             InMux                        382             16446   4477  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_3_LC_15_17_2/in1          LogicCell40_SEQ_MODE_1010      0             16446   4477  RISE       1

Capture Clock Path
pin name                                                      model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                            SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15798/I                                                    GlobalMux                               0                 0  RISE       1
I__15798/O                                                    GlobalMux                             227               227  RISE       1
I__15827/I                                                    ClkMux                                  0               227  RISE       1
I__15827/O                                                    ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_3_LC_15_17_2/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_26_18_2/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_26_18_1/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_26_18_1/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2308/I                                   Odrv12                         0              1420  RISE       1
I__2308/O                                   Odrv12                       724              2143  RISE       1
I__2309/I                                   Span12Mux_v                    0              2143  RISE       1
I__2309/O                                   Span12Mux_v                  724              2867  RISE       1
I__2310/I                                   Span12Mux_v                    0              2867  RISE       1
I__2310/O                                   Span12Mux_v                  724              3590  RISE       1
I__2311/I                                   Span12Mux_h                    0              3590  RISE       1
I__2311/O                                   Span12Mux_h                  724              4314  RISE       1
I__2312/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2312/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2313/I                                   LocalMux                       0              4665  RISE       1
I__2313/O                                   LocalMux                     486              5151  RISE       1
I__2314/I                                   IoInMux                        0              5151  RISE       1
I__2314/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__21258/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__21258/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__21259/I                                  GlobalMux                      0              6443  RISE       1
I__21259/O                                  GlobalMux                    227              6671  RISE       1
I__21261/I                                  ClkMux                         0              6671  RISE       1
I__21261/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_26_18_2/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_26_18_2/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__21264/I                                    LocalMux                       0              7922  60143  RISE       1
I__21264/O                                    LocalMux                     486              8407  60143  RISE       1
I__21266/I                                    InMux                          0              8407  60143  RISE       1
I__21266/O                                    InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_26_18_1/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2308/I                                   Odrv12                         0              1420  RISE       1
I__2308/O                                   Odrv12                       724              2143  RISE       1
I__2309/I                                   Span12Mux_v                    0              2143  RISE       1
I__2309/O                                   Span12Mux_v                  724              2867  RISE       1
I__2310/I                                   Span12Mux_v                    0              2867  RISE       1
I__2310/O                                   Span12Mux_v                  724              3590  RISE       1
I__2311/I                                   Span12Mux_h                    0              3590  RISE       1
I__2311/O                                   Span12Mux_h                  724              4314  RISE       1
I__2312/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2312/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2313/I                                   LocalMux                       0              4665  RISE       1
I__2313/O                                   LocalMux                     486              5151  RISE       1
I__2314/I                                   IoInMux                        0              5151  RISE       1
I__2314/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__21258/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__21258/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__21259/I                                  GlobalMux                      0              6443  RISE       1
I__21259/O                                  GlobalMux                    227              6671  RISE       1
I__21261/I                                  ClkMux                         0              6671  RISE       1
I__21261/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_26_18_1/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.endp_q_3_LC_12_21_7/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_3_LC_15_17_2/in1
Capture Clock    : u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_3_LC_15_17_2/clk
Setup Constraint : 20830p
Path slack       : 4477p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             20923

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         14968
---------------------------------------   ----- 
End-of-path arrival time (ps)             16446
 
Launch Clock Path
pin name                                 model name                          delay  cumulative delay  edge  Fanout
---------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15798/I                               GlobalMux                               0                 0  RISE       1
I__15798/O                               GlobalMux                             227               227  RISE       1
I__15871/I                               ClkMux                                  0               227  RISE       1
I__15871/O                               ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.endp_q_3_LC_12_21_7/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.endp_q_3_LC_12_21_7/lcout                             LogicCell40_SEQ_MODE_1010    796              1478   4477  RISE       2
I__5355/I                                                             Odrv4                          0              1478   4477  RISE       1
I__5355/O                                                             Odrv4                        517              1995   4477  RISE       1
I__5356/I                                                             Span4Mux_v                     0              1995   4477  RISE       1
I__5356/O                                                             Span4Mux_v                   517              2512   4477  RISE       1
I__5357/I                                                             Span4Mux_h                     0              2512   4477  RISE       1
I__5357/O                                                             Span4Mux_h                   444              2956   4477  RISE       1
I__5358/I                                                             LocalMux                       0              2956   4477  RISE       1
I__5358/O                                                             LocalMux                     486              3442   4477  RISE       1
I__5360/I                                                             InMux                          0              3442   4477  RISE       1
I__5360/O                                                             InMux                        382              3825   4477  RISE       1
I__5362/I                                                             CascadeMux                     0              3825   4477  RISE       1
I__5362/O                                                             CascadeMux                     0              3825   4477  RISE       1
u_usb_cdc.u_sie.endp_q_RNIEMS6_0_LC_14_17_0/in2                       LogicCell40_SEQ_MODE_0000      0              3825   4477  RISE       1
u_usb_cdc.u_sie.endp_q_RNIEMS6_0_LC_14_17_0/lcout                     LogicCell40_SEQ_MODE_0000    558              4383   4477  RISE      15
I__6754/I                                                             Odrv12                         0              4383   4477  RISE       1
I__6754/O                                                             Odrv12                       724              5106   4477  RISE       1
I__6761/I                                                             LocalMux                       0              5106   4477  RISE       1
I__6761/O                                                             LocalMux                     486              5592   4477  RISE       1
I__6771/I                                                             InMux                          0              5592   4477  RISE       1
I__6771/O                                                             InMux                        382              5975   4477  RISE       1
u_usb_cdc.u_sie.u_phy_rx.bulk_out_ready_LC_14_23_4/in3                LogicCell40_SEQ_MODE_0000      0              5975   4477  RISE       1
u_usb_cdc.u_sie.u_phy_rx.bulk_out_ready_LC_14_23_4/lcout              LogicCell40_SEQ_MODE_0000    465              6440   4477  RISE       1
I__5892/I                                                             Odrv4                          0              6440   4477  RISE       1
I__5892/O                                                             Odrv4                        517              6957   4477  RISE       1
I__5893/I                                                             Span4Mux_v                     0              6957   4477  RISE       1
I__5893/O                                                             Span4Mux_v                   517              7474   4477  RISE       1
I__5894/I                                                             Span4Mux_s2_v                  0              7474   4477  RISE       1
I__5894/O                                                             Span4Mux_s2_v                372              7846   4477  RISE       1
I__5895/I                                                             IoSpan4Mux                     0              7846   4477  RISE       1
I__5895/O                                                             IoSpan4Mux                   424              8270   4477  RISE       1
I__5896/I                                                             LocalMux                       0              8270   4477  RISE       1
I__5896/O                                                             LocalMux                     486              8755   4477  RISE       1
I__5897/I                                                             IoInMux                        0              8755   4477  RISE       1
I__5897/O                                                             IoInMux                      382              9138   4477  RISE       1
u_usb_cdc.u_bulk_endp.out_ready_i_1_RNIQ398/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9138   4477  RISE       1
u_usb_cdc.u_bulk_endp.out_ready_i_1_RNIQ398/GLOBALBUFFEROUTPUT        ICE_GB                       910             10047   4477  RISE      84
I__14158/I                                                            gio2CtrlBuf                    0             10047   4477  RISE       1
I__14158/O                                                            gio2CtrlBuf                    0             10047   4477  RISE       1
I__14159/I                                                            GlobalMux                      0             10047   4477  RISE       1
I__14159/O                                                            GlobalMux                    227             10275   4477  RISE       1
I__14160/I                                                            Glb2LocalMux                   0             10275   4477  RISE       1
I__14160/O                                                            Glb2LocalMux                 662             10936   4477  RISE       1
I__14182/I                                                            LocalMux                       0             10936   4477  RISE       1
I__14182/O                                                            LocalMux                     486             11422   4477  RISE       1
I__14183/I                                                            InMux                          0             11422   4477  RISE       1
I__14183/O                                                            InMux                        382             11805   4477  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNIMR2I1_LC_15_19_3/in3      LogicCell40_SEQ_MODE_0000      0             11805   4477  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNIMR2I1_LC_15_19_3/lcout    LogicCell40_SEQ_MODE_0000    465             12270   4477  RISE       9
I__6335/I                                                             LocalMux                       0             12270   4477  RISE       1
I__6335/O                                                             LocalMux                     486             12756   4477  RISE       1
I__6344/I                                                             InMux                          0             12756   4477  RISE       1
I__6344/O                                                             InMux                        382             13138   4477  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIOC2UM1_9_LC_14_19_4/in3                LogicCell40_SEQ_MODE_0000      0             13138   4477  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIOC2UM1_9_LC_14_19_4/lcout              LogicCell40_SEQ_MODE_0000    465             13603   4477  RISE       2
I__5499/I                                                             LocalMux                       0             13603   4477  RISE       1
I__5499/O                                                             LocalMux                     486             14089   4477  RISE       1
I__5500/I                                                             InMux                          0             14089   4477  RISE       1
I__5500/O                                                             InMux                        382             14472   4477  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_RNO_1_3_LC_14_19_3/in1    LogicCell40_SEQ_MODE_0000      0             14472   4477  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_RNO_1_3_LC_14_19_3/lcout  LogicCell40_SEQ_MODE_0000    589             15061   4477  RISE       1
I__6243/I                                                             Odrv4                          0             15061   4477  RISE       1
I__6243/O                                                             Odrv4                        517             15578   4477  RISE       1
I__6244/I                                                             LocalMux                       0             15578   4477  RISE       1
I__6244/O                                                             LocalMux                     486             16064   4477  RISE       1
I__6245/I                                                             InMux                          0             16064   4477  RISE       1
I__6245/O                                                             InMux                        382             16446   4477  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_3_LC_15_17_2/in1          LogicCell40_SEQ_MODE_1010      0             16446   4477  RISE       1

Capture Clock Path
pin name                                                      model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                            SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15798/I                                                    GlobalMux                               0                 0  RISE       1
I__15798/O                                                    GlobalMux                             227               227  RISE       1
I__15827/I                                                    ClkMux                                  0               227  RISE       1
I__15827/O                                                    ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_3_LC_15_17_2/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.state_q_er_9_LC_15_12_1/lcout
Path End         : u_app.byte_cnt_q_22_LC_21_21_4/ce
Capture Clock    : u_app.byte_cnt_q_22_LC_21_21_4/clk
Setup Constraint : 500000p
Path slack       : 483047p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3721
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             503721

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3721
+ Clock To Q                                796
+ Data Path Delay                         16157
---------------------------------------   ----- 
End-of-path arrival time (ps)             20674
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__19889/I                                      Odrv4                          0                 0  RISE       1
I__19889/O                                      Odrv4                        517               517  RISE       1
I__19891/I                                      Span4Mux_h                     0               517  RISE       1
I__19891/O                                      Span4Mux_h                   444               961  RISE       1
I__19892/I                                      Span4Mux_s2_h                  0               961  RISE       1
I__19892/O                                      Span4Mux_s2_h                300              1261  RISE       1
I__19893/I                                      LocalMux                       0              1261  RISE       1
I__19893/O                                      LocalMux                     486              1747  RISE       1
I__19894/I                                      IoInMux                        0              1747  RISE       1
I__19894/O                                      IoInMux                      382              2129  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2129  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              3039  RISE     284
I__20307/I                                      gio2CtrlBuf                    0              3039  RISE       1
I__20307/O                                      gio2CtrlBuf                    0              3039  RISE       1
I__20308/I                                      GlobalMux                      0              3039  RISE       1
I__20308/O                                      GlobalMux                    227              3266  RISE       1
I__20403/I                                      ClkMux                         0              3266  RISE       1
I__20403/O                                      ClkMux                       455              3721  RISE       1
u_app.state_q_er_9_LC_15_12_1/clk               LogicCell40_SEQ_MODE_1010      0              3721  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.state_q_er_9_LC_15_12_1/lcout                     LogicCell40_SEQ_MODE_1010    796              4517  483047  FALL       5
I__16908/I                                              Odrv4                          0              4517  483047  FALL       1
I__16908/O                                              Odrv4                        548              5065  483047  FALL       1
I__16912/I                                              Span4Mux_h                     0              5065  483047  FALL       1
I__16912/O                                              Span4Mux_h                   465              5530  483047  FALL       1
I__16917/I                                              Span4Mux_v                     0              5530  483047  FALL       1
I__16917/O                                              Span4Mux_v                   548              6078  483047  FALL       1
I__16921/I                                              Span4Mux_v                     0              6078  483047  FALL       1
I__16921/O                                              Span4Mux_v                   548              6626  483047  FALL       1
I__16923/I                                              Span4Mux_h                     0              6626  483047  FALL       1
I__16923/O                                              Span4Mux_h                   465              7091  483047  FALL       1
I__16924/I                                              LocalMux                       0              7091  483047  FALL       1
I__16924/O                                              LocalMux                     455              7546  483047  FALL       1
I__16925/I                                              InMux                          0              7546  483047  FALL       1
I__16925/O                                              InMux                        320              7866  483047  FALL       1
u_app.u_flash_spi.un1_state_q_11_3_LC_23_20_5/in1       LogicCell40_SEQ_MODE_0000      0              7866  483047  FALL       1
u_app.u_flash_spi.un1_state_q_11_3_LC_23_20_5/lcout     LogicCell40_SEQ_MODE_0000    589              8456  483047  RISE       1
I__16889/I                                              Odrv4                          0              8456  483047  RISE       1
I__16889/O                                              Odrv4                        517              8972  483047  RISE       1
I__16890/I                                              Span4Mux_v                     0              8972  483047  RISE       1
I__16890/O                                              Span4Mux_v                   517              9489  483047  RISE       1
I__16891/I                                              Span4Mux_h                     0              9489  483047  RISE       1
I__16891/O                                              Span4Mux_h                   444              9934  483047  RISE       1
I__16892/I                                              LocalMux                       0              9934  483047  RISE       1
I__16892/O                                              LocalMux                     486             10420  483047  RISE       1
I__16893/I                                              InMux                          0             10420  483047  RISE       1
I__16893/O                                              InMux                        382             10802  483047  RISE       1
u_app.u_flash_spi.state_q_RNI4RK94_10_LC_20_12_7/in1    LogicCell40_SEQ_MODE_0000      0             10802  483047  RISE       1
u_app.u_flash_spi.state_q_RNI4RK94_10_LC_20_12_7/lcout  LogicCell40_SEQ_MODE_0000    558             11360  483047  FALL       1
I__12031/I                                              Odrv12                         0             11360  483047  FALL       1
I__12031/O                                              Odrv12                       796             12156  483047  FALL       1
I__12032/I                                              Span12Mux_v                    0             12156  483047  FALL       1
I__12032/O                                              Span12Mux_v                  796             12952  483047  FALL       1
I__12033/I                                              Sp12to4                        0             12952  483047  FALL       1
I__12033/O                                              Sp12to4                      662             13614  483047  FALL       1
I__12034/I                                              Span4Mux_v                     0             13614  483047  FALL       1
I__12034/O                                              Span4Mux_v                   548             14162  483047  FALL       1
I__12035/I                                              LocalMux                       0             14162  483047  FALL       1
I__12035/O                                              LocalMux                     455             14616  483047  FALL       1
I__12036/I                                              InMux                          0             14616  483047  FALL       1
I__12036/O                                              InMux                        320             14937  483047  FALL       1
u_app.u_flash_spi.state_q_RNIINJP9_10_LC_19_18_5/in1    LogicCell40_SEQ_MODE_0000      0             14937  483047  FALL       1
u_app.u_flash_spi.state_q_RNIINJP9_10_LC_19_18_5/lcout  LogicCell40_SEQ_MODE_0000    589             15526  483047  RISE       1
I__13726/I                                              Odrv4                          0             15526  483047  RISE       1
I__13726/O                                              Odrv4                        517             16043  483047  RISE       1
I__13727/I                                              Span4Mux_h                     0             16043  483047  RISE       1
I__13727/O                                              Span4Mux_h                   444             16487  483047  RISE       1
I__13728/I                                              LocalMux                       0             16487  483047  RISE       1
I__13728/O                                              LocalMux                     486             16973  483047  RISE       1
I__13729/I                                              InMux                          0             16973  483047  RISE       1
I__13729/O                                              InMux                        382             17356  483047  RISE       1
u_app.u_flash_spi.state_q_RNI7P0QK_10_LC_21_20_5/in3    LogicCell40_SEQ_MODE_0000      0             17356  483047  RISE       1
u_app.u_flash_spi.state_q_RNI7P0QK_10_LC_21_20_5/lcout  LogicCell40_SEQ_MODE_0000    465             17821  483047  RISE      24
I__15511/I                                              Odrv4                          0             17821  483047  RISE       1
I__15511/O                                              Odrv4                        517             18338  483047  RISE       1
I__15516/I                                              Span4Mux_h                     0             18338  483047  RISE       1
I__15516/O                                              Span4Mux_h                   444             18782  483047  RISE       1
I__15523/I                                              Span4Mux_v                     0             18782  483047  RISE       1
I__15523/O                                              Span4Mux_v                   517             19299  483047  RISE       1
I__15529/I                                              LocalMux                       0             19299  483047  RISE       1
I__15529/O                                              LocalMux                     486             19785  483047  RISE       1
I__15533/I                                              CEMux                          0             19785  483047  RISE       1
I__15533/O                                              CEMux                        889             20674  483047  RISE       1
u_app.byte_cnt_q_22_LC_21_21_4/ce                       LogicCell40_SEQ_MODE_1010      0             20674  483047  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__19889/I                                      Odrv4                          0                 0  RISE       1
I__19889/O                                      Odrv4                        517               517  RISE       1
I__19891/I                                      Span4Mux_h                     0               517  RISE       1
I__19891/O                                      Span4Mux_h                   444               961  RISE       1
I__19892/I                                      Span4Mux_s2_h                  0               961  RISE       1
I__19892/O                                      Span4Mux_s2_h                300              1261  RISE       1
I__19893/I                                      LocalMux                       0              1261  RISE       1
I__19893/O                                      LocalMux                     486              1747  RISE       1
I__19894/I                                      IoInMux                        0              1747  RISE       1
I__19894/O                                      IoInMux                      382              2129  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2129  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              3039  RISE     284
I__20307/I                                      gio2CtrlBuf                    0              3039  RISE       1
I__20307/O                                      gio2CtrlBuf                    0              3039  RISE       1
I__20308/I                                      GlobalMux                      0              3039  RISE       1
I__20308/O                                      GlobalMux                    227              3266  RISE       1
I__20364/I                                      ClkMux                         0              3266  RISE       1
I__20364/O                                      ClkMux                       455              3721  RISE       1
u_app.byte_cnt_q_22_LC_21_21_4/clk              LogicCell40_SEQ_MODE_1010      0              3721  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout
Clock Reference   : clk_app:R
Setup Time        : 956


Data Path Delay                3985
+ Setup Time                    693
- Capture Clock Path Delay    -3721
---------------------------- ------
Setup to Clock                  956

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                demo                       0      0                  RISE  1       
sdi_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
sdi_ibuf_iopad/DOUT                                IO_PAD                     760    760                RISE  1       
sdi_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
sdi_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__14543/I                                         Odrv12                     0      1670               RISE  1       
I__14543/O                                         Odrv12                     724    2393               RISE  1       
I__14544/I                                         Span12Mux_h                0      2393               RISE  1       
I__14544/O                                         Span12Mux_h                724    3117               RISE  1       
I__14545/I                                         LocalMux                   0      3117               RISE  1       
I__14545/O                                         LocalMux                   486    3603               RISE  1       
I__14546/I                                         InMux                      0      3603               RISE  1       
I__14546/O                                         InMux                      382    3985               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_22_7_7/in0  LogicCell40_SEQ_MODE_1010  0      3985               RISE  1       

Capture Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout       LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__19889/I                                         Odrv4                      0      0                  RISE  1       
I__19889/O                                         Odrv4                      517    517                RISE  1       
I__19891/I                                         Span4Mux_h                 0      517                RISE  1       
I__19891/O                                         Span4Mux_h                 444    961                RISE  1       
I__19892/I                                         Span4Mux_s2_h              0      961                RISE  1       
I__19892/O                                         Span4Mux_s2_h              300    1261               RISE  1       
I__19893/I                                         LocalMux                   0      1261               RISE  1       
I__19893/O                                         LocalMux                   486    1747               RISE  1       
I__19894/I                                         IoInMux                    0      1747               RISE  1       
I__19894/O                                         IoInMux                    382    2129               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER     ICE_GB                     0      2129               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT           ICE_GB                     910    3039               RISE  284     
I__20307/I                                         gio2CtrlBuf                0      3039               RISE  1       
I__20307/O                                         gio2CtrlBuf                0      3039               RISE  1       
I__20308/I                                         GlobalMux                  0      3039               RISE  1       
I__20308/O                                         GlobalMux                  227    3266               RISE  1       
I__20396/I                                         ClkMux                     0      3266               RISE  1       
I__20396/O                                         ClkMux                     455    3721               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_22_7_7/clk  LogicCell40_SEQ_MODE_1010  0      3721               RISE  1       

6.1.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 2983


Data Path Delay                3262
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 2983

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__2932/I                                       Odrv12                     0      1670               RISE  1       
I__2932/O                                       Odrv12                     724    2393               RISE  1       
I__2933/I                                       LocalMux                   0      2393               RISE  1       
I__2933/O                                       LocalMux                   486    2879               RISE  1       
I__2934/I                                       InMux                      0      2879               RISE  1       
I__2934/O                                       InMux                      382    3262               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_27_2/in3  LogicCell40_SEQ_MODE_1010  0      3262               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15798/I                                      GlobalMux                           0      0                  RISE  1       
I__15798/O                                      GlobalMux                           227    227                RISE  1       
I__15922/I                                      ClkMux                              0      227                RISE  1       
I__15922/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_27_2/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3716


Data Path Delay                3995
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3716

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        demo                       0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__4343/I                                       Odrv4                      0      1670               RISE  1       
I__4343/O                                       Odrv4                      517    2186               RISE  1       
I__4344/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__4344/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__4345/I                                       Span4Mux_v                 0      2610               RISE  1       
I__4345/O                                       Span4Mux_v                 517    3127               RISE  1       
I__4346/I                                       LocalMux                   0      3127               RISE  1       
I__4346/O                                       LocalMux                   486    3613               RISE  1       
I__4347/I                                       InMux                      0      3613               RISE  1       
I__4347/O                                       InMux                      382    3995               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_27_0/in3  LogicCell40_SEQ_MODE_1010  0      3995               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15798/I                                      GlobalMux                           0      0                  RISE  1       
I__15798/O                                      GlobalMux                           227    227                RISE  1       
I__15917/I                                      ClkMux                              0      227                RISE  1       
I__15917/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_27_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 14003


Launch Clock Path Delay        3721
+ Clock To Q Delay              796
+ Data Path Delay              9486
---------------------------- ------
Clock To Out Delay            14003

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__19889/I                                      Odrv4                      0      0                  RISE  1       
I__19889/O                                      Odrv4                      517    517                RISE  1       
I__19891/I                                      Span4Mux_h                 0      517                RISE  1       
I__19891/O                                      Span4Mux_h                 444    961                RISE  1       
I__19892/I                                      Span4Mux_s2_h              0      961                RISE  1       
I__19892/O                                      Span4Mux_s2_h              300    1261               RISE  1       
I__19893/I                                      LocalMux                   0      1261               RISE  1       
I__19893/O                                      LocalMux                   486    1747               RISE  1       
I__19894/I                                      IoInMux                    0      1747               RISE  1       
I__19894/O                                      IoInMux                    382    2129               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2129               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                     910    3039               RISE  284     
I__20307/I                                      gio2CtrlBuf                0      3039               RISE  1       
I__20307/O                                      gio2CtrlBuf                0      3039               RISE  1       
I__20308/I                                      GlobalMux                  0      3039               RISE  1       
I__20308/O                                      GlobalMux                  227    3266               RISE  1       
I__20354/I                                      ClkMux                     0      3266               RISE  1       
I__20354/O                                      ClkMux                     455    3721               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_22_11_4/clk    LogicCell40_SEQ_MODE_1010  0      3721               RISE  1       

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_22_11_4/lcout  LogicCell40_SEQ_MODE_1010  796    4517               FALL  7       
I__16308/I                                      Odrv12                     0      4517               FALL  1       
I__16308/O                                      Odrv12                     796    5313               FALL  1       
I__16315/I                                      Sp12to4                    0      5313               FALL  1       
I__16315/O                                      Sp12to4                    662    5975               FALL  1       
I__16318/I                                      Span4Mux_v                 0      5975               FALL  1       
I__16318/O                                      Span4Mux_v                 548    6523               FALL  1       
I__16319/I                                      Span4Mux_v                 0      6523               FALL  1       
I__16319/O                                      Span4Mux_v                 548    7070               FALL  1       
I__16320/I                                      Span4Mux_s2_v              0      7070               FALL  1       
I__16320/O                                      Span4Mux_s2_v              372    7443               FALL  1       
I__16321/I                                      LocalMux                   0      7443               FALL  1       
I__16321/O                                      LocalMux                   455    7897               FALL  1       
I__16322/I                                      IoInMux                    0      7897               FALL  1       
I__16322/O                                      IoInMux                    320    8218               FALL  1       
sck_obuf_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      8218               FALL  1       
sck_obuf_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     3297   11515              FALL  1       
sck_obuf_iopad/DIN                              IO_PAD                     0      11515              FALL  1       
sck_obuf_iopad/PACKAGEPIN:out                   IO_PAD                     2488   14003              FALL  1       
sck                                             demo                       0      14003              FALL  1       

6.2.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 14406


Launch Clock Path Delay        3721
+ Clock To Q Delay              796
+ Data Path Delay              9889
---------------------------- ------
Clock To Out Delay            14406

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__19889/I                                          Odrv4                      0      0                  RISE  1       
I__19889/O                                          Odrv4                      517    517                RISE  1       
I__19891/I                                          Span4Mux_h                 0      517                RISE  1       
I__19891/O                                          Span4Mux_h                 444    961                RISE  1       
I__19892/I                                          Span4Mux_s2_h              0      961                RISE  1       
I__19892/O                                          Span4Mux_s2_h              300    1261               RISE  1       
I__19893/I                                          LocalMux                   0      1261               RISE  1       
I__19893/O                                          LocalMux                   486    1747               RISE  1       
I__19894/I                                          IoInMux                    0      1747               RISE  1       
I__19894/O                                          IoInMux                    382    2129               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      2129               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    3039               RISE  284     
I__20307/I                                          gio2CtrlBuf                0      3039               RISE  1       
I__20307/O                                          gio2CtrlBuf                0      3039               RISE  1       
I__20308/I                                          GlobalMux                  0      3039               RISE  1       
I__20308/O                                          GlobalMux                  227    3266               RISE  1       
I__20341/I                                          ClkMux                     0      3266               RISE  1       
I__20341/O                                          ClkMux                     455    3721               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_21_13_6/clk  LogicCell40_SEQ_MODE_1010  0      3721               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_21_13_6/lcout  LogicCell40_SEQ_MODE_1010  796    4517               FALL  1       
I__13187/I                                            Odrv12                     0      4517               FALL  1       
I__13187/O                                            Odrv12                     796    5313               FALL  1       
I__13188/I                                            Span12Mux_v                0      5313               FALL  1       
I__13188/O                                            Span12Mux_v                796    6109               FALL  1       
I__13189/I                                            Span12Mux_h                0      6109               FALL  1       
I__13189/O                                            Span12Mux_h                796    6905               FALL  1       
I__13190/I                                            Sp12to4                    0      6905               FALL  1       
I__13190/O                                            Sp12to4                    662    7567               FALL  1       
I__13191/I                                            Span4Mux_s0_v              0      7567               FALL  1       
I__13191/O                                            Span4Mux_s0_v              279    7846               FALL  1       
I__13192/I                                            LocalMux                   0      7846               FALL  1       
I__13192/O                                            LocalMux                   455    8301               FALL  1       
I__13193/I                                            IoInMux                    0      8301               FALL  1       
I__13193/O                                            IoInMux                    320    8621               FALL  1       
sdo_obuf_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      8621               FALL  1       
sdo_obuf_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     3297   11918              FALL  1       
sdo_obuf_iopad/DIN                                    IO_PAD                     0      11918              FALL  1       
sdo_obuf_iopad/PACKAGEPIN:out                         IO_PAD                     2488   14406              FALL  1       
sdo                                                   demo                       0      14406              FALL  1       

6.2.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 12546


Launch Clock Path Delay        3721
+ Clock To Q Delay              796
+ Data Path Delay              8029
---------------------------- ------
Clock To Out Delay            12546

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout             LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__19889/I                                               Odrv4                      0      0                  RISE  1       
I__19889/O                                               Odrv4                      517    517                RISE  1       
I__19891/I                                               Span4Mux_h                 0      517                RISE  1       
I__19891/O                                               Span4Mux_h                 444    961                RISE  1       
I__19892/I                                               Span4Mux_s2_h              0      961                RISE  1       
I__19892/O                                               Span4Mux_s2_h              300    1261               RISE  1       
I__19893/I                                               LocalMux                   0      1261               RISE  1       
I__19893/O                                               LocalMux                   486    1747               RISE  1       
I__19894/I                                               IoInMux                    0      1747               RISE  1       
I__19894/O                                               IoInMux                    382    2129               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER           ICE_GB                     0      2129               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                 ICE_GB                     910    3039               RISE  284     
I__20307/I                                               gio2CtrlBuf                0      3039               RISE  1       
I__20307/O                                               gio2CtrlBuf                0      3039               RISE  1       
I__20308/I                                               GlobalMux                  0      3039               RISE  1       
I__20308/O                                               GlobalMux                  227    3266               RISE  1       
I__20343/I                                               ClkMux                     0      3266               RISE  1       
I__20343/O                                               ClkMux                     455    3721               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_22_12_7/clk  LogicCell40_SEQ_MODE_1011  0      3721               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_22_12_7/lcout  LogicCell40_SEQ_MODE_1011  796    4517               FALL  1       
I__14887/I                                                 Odrv12                     0      4517               FALL  1       
I__14887/O                                                 Odrv12                     796    5313               FALL  1       
I__14888/I                                                 Span12Mux_s11_v            0      5313               FALL  1       
I__14888/O                                                 Span12Mux_s11_v            672    5985               FALL  1       
I__14889/I                                                 LocalMux                   0      5985               FALL  1       
I__14889/O                                                 LocalMux                   455    6440               FALL  1       
I__14890/I                                                 IoInMux                    0      6440               FALL  1       
I__14890/O                                                 IoInMux                    320    6760               FALL  1       
ss_obuf_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      6760               FALL  1       
ss_obuf_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     3297   10058              FALL  1       
ss_obuf_iopad/DIN                                          IO_PAD                     0      10058              FALL  1       
ss_obuf_iopad/PACKAGEPIN:out                               IO_PAD                     2488   12546              FALL  1       
ss                                                         demo                       0      12546              FALL  1       

6.2.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 14437


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             12959
---------------------------- ------
Clock To Out Delay            14437

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15798/I                                            GlobalMux                           0      0                  RISE  1       
I__15798/O                                            GlobalMux                           227    227                RISE  1       
I__15869/I                                            ClkMux                              0      227                RISE  1       
I__15869/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_16_25_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_16_25_6/lcout          LogicCell40_SEQ_MODE_1010  796    1478               RISE  10      
I__8121/I                                                       LocalMux                   0      1478               RISE  1       
I__8121/O                                                       LocalMux                   486    1964               RISE  1       
I__8126/I                                                       InMux                      0      1964               RISE  1       
I__8126/O                                                       InMux                      382    2346               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_16_25_0/in0    LogicCell40_SEQ_MODE_0000  0      2346               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_16_25_0/lcout  LogicCell40_SEQ_MODE_0000  662    3008               RISE  3       
I__9034/I                                                       Odrv4                      0      3008               RISE  1       
I__9034/O                                                       Odrv4                      517    3525               RISE  1       
I__9036/I                                                       Span4Mux_v                 0      3525               RISE  1       
I__9036/O                                                       Span4Mux_v                 517    4042               RISE  1       
I__9037/I                                                       LocalMux                   0      4042               RISE  1       
I__9037/O                                                       LocalMux                   486    4528               RISE  1       
I__9038/I                                                       InMux                      0      4528               RISE  1       
I__9038/O                                                       InMux                      382    4910               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_17_21_2/in3       LogicCell40_SEQ_MODE_0000  0      4910               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_17_21_2/lcout     LogicCell40_SEQ_MODE_0000  424    5334               FALL  1       
I__9027/I                                                       Odrv12                     0      5334               FALL  1       
I__9027/O                                                       Odrv12                     796    6130               FALL  1       
I__9028/I                                                       Span12Mux_h                0      6130               FALL  1       
I__9028/O                                                       Span12Mux_h                796    6926               FALL  1       
I__9029/I                                                       Sp12to4                    0      6926               FALL  1       
I__9029/O                                                       Sp12to4                    662    7587               FALL  1       
I__9030/I                                                       Span4Mux_s1_v              0      7587               FALL  1       
I__9030/O                                                       Span4Mux_s1_v              289    7877               FALL  1       
I__9031/I                                                       LocalMux                   0      7877               FALL  1       
I__9031/O                                                       LocalMux                   455    8332               FALL  1       
I__9032/I                                                       IoInMux                    0      8332               FALL  1       
I__9032/O                                                       IoInMux                    320    8652               FALL  1       
u_usb_n_preio/DOUT0                                             PRE_IO_PIN_TYPE_101001     0      8652               FALL  1       
u_usb_n_preio/PADOUT                                            PRE_IO_PIN_TYPE_101001     3297   11949              FALL  1       
u_usb_n_iopad/DIN                                               IO_PAD                     0      11949              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                    IO_PAD                     2488   14437              FALL  1       
usb_n:out                                                       demo                       0      14437              FALL  1       

6.2.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 14613


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             13135
---------------------------- ------
Clock To Out Delay            14613

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15798/I                                            GlobalMux                           0      0                  RISE  1       
I__15798/O                                            GlobalMux                           227    227                RISE  1       
I__15869/I                                            ClkMux                              0      227                RISE  1       
I__15869/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_16_25_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_16_25_6/lcout          LogicCell40_SEQ_MODE_1010  796    1478               RISE  10      
I__8121/I                                                       LocalMux                   0      1478               RISE  1       
I__8121/O                                                       LocalMux                   486    1964               RISE  1       
I__8126/I                                                       InMux                      0      1964               RISE  1       
I__8126/O                                                       InMux                      382    2346               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_16_25_0/in0    LogicCell40_SEQ_MODE_0000  0      2346               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_16_25_0/lcout  LogicCell40_SEQ_MODE_0000  662    3008               RISE  3       
I__9034/I                                                       Odrv4                      0      3008               RISE  1       
I__9034/O                                                       Odrv4                      517    3525               RISE  1       
I__9036/I                                                       Span4Mux_v                 0      3525               RISE  1       
I__9036/O                                                       Span4Mux_v                 517    4042               RISE  1       
I__9037/I                                                       LocalMux                   0      4042               RISE  1       
I__9037/O                                                       LocalMux                   486    4528               RISE  1       
I__9039/I                                                       InMux                      0      4528               RISE  1       
I__9039/O                                                       InMux                      382    4910               RISE  1       
I__9040/I                                                       CascadeMux                 0      4910               RISE  1       
I__9040/O                                                       CascadeMux                 0      4910               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_17_21_1/in2         LogicCell40_SEQ_MODE_0000  0      4910               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_17_21_1/lcout       LogicCell40_SEQ_MODE_0000  517    5427               FALL  1       
I__9059/I                                                       Odrv12                     0      5427               FALL  1       
I__9059/O                                                       Odrv12                     796    6223               FALL  1       
I__9060/I                                                       Span12Mux_h                0      6223               FALL  1       
I__9060/O                                                       Span12Mux_h                796    7019               FALL  1       
I__9061/I                                                       Sp12to4                    0      7019               FALL  1       
I__9061/O                                                       Sp12to4                    662    7680               FALL  1       
I__9062/I                                                       Span4Mux_s2_v              0      7680               FALL  1       
I__9062/O                                                       Span4Mux_s2_v              372    8052               FALL  1       
I__9063/I                                                       LocalMux                   0      8052               FALL  1       
I__9063/O                                                       LocalMux                   455    8507               FALL  1       
I__9064/I                                                       IoInMux                    0      8507               FALL  1       
I__9064/O                                                       IoInMux                    320    8828               FALL  1       
u_usb_p_preio/DOUT0                                             PRE_IO_PIN_TYPE_101001     0      8828               FALL  1       
u_usb_p_preio/PADOUT                                            PRE_IO_PIN_TYPE_101001     3297   12125              FALL  1       
u_usb_p_iopad/DIN                                               IO_PAD                     0      12125              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                                    IO_PAD                     2488   14613              FALL  1       
usb_p:out                                                       demo                       0      14613              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout
Clock Reference   : clk_app:R
Hold Time         : 212


Capture Clock Path Delay       3721
+ Hold  Time                      0
- Data Path Delay             -3509
---------------------------- ------
Hold Time                       212

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                demo                       0      0                  FALL  1       
sdi_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  FALL  1       
sdi_ibuf_iopad/DOUT                                IO_PAD                     460    460                FALL  1       
sdi_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sdi_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__14543/I                                         Odrv12                     0      1142               FALL  1       
I__14543/O                                         Odrv12                     796    1938               FALL  1       
I__14544/I                                         Span12Mux_h                0      1938               FALL  1       
I__14544/O                                         Span12Mux_h                796    2734               FALL  1       
I__14545/I                                         LocalMux                   0      2734               FALL  1       
I__14545/O                                         LocalMux                   455    3189               FALL  1       
I__14546/I                                         InMux                      0      3189               FALL  1       
I__14546/O                                         InMux                      320    3509               FALL  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_22_7_7/in0  LogicCell40_SEQ_MODE_1010  0      3509               FALL  1       

Capture Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout       LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__19889/I                                         Odrv4                      0      0                  RISE  1       
I__19889/O                                         Odrv4                      517    517                RISE  1       
I__19891/I                                         Span4Mux_h                 0      517                RISE  1       
I__19891/O                                         Span4Mux_h                 444    961                RISE  1       
I__19892/I                                         Span4Mux_s2_h              0      961                RISE  1       
I__19892/O                                         Span4Mux_s2_h              300    1261               RISE  1       
I__19893/I                                         LocalMux                   0      1261               RISE  1       
I__19893/O                                         LocalMux                   486    1747               RISE  1       
I__19894/I                                         IoInMux                    0      1747               RISE  1       
I__19894/O                                         IoInMux                    382    2129               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER     ICE_GB                     0      2129               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT           ICE_GB                     910    3039               RISE  284     
I__20307/I                                         gio2CtrlBuf                0      3039               RISE  1       
I__20307/O                                         gio2CtrlBuf                0      3039               RISE  1       
I__20308/I                                         GlobalMux                  0      3039               RISE  1       
I__20308/O                                         GlobalMux                  227    3266               RISE  1       
I__20396/I                                         ClkMux                     0      3266               RISE  1       
I__20396/O                                         ClkMux                     455    3721               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_22_7_7/clk  LogicCell40_SEQ_MODE_1010  0      3721               RISE  1       

6.4.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2031


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -2713
---------------------------- ------
Hold Time                     -2031

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__2932/I                                       Odrv12                     0      1142               FALL  1       
I__2932/O                                       Odrv12                     796    1938               FALL  1       
I__2933/I                                       LocalMux                   0      1938               FALL  1       
I__2933/O                                       LocalMux                   455    2393               FALL  1       
I__2934/I                                       InMux                      0      2393               FALL  1       
I__2934/O                                       InMux                      320    2713               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_27_2/in3  LogicCell40_SEQ_MODE_1010  0      2713               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15798/I                                      GlobalMux                           0      0                  RISE  1       
I__15798/O                                      GlobalMux                           227    227                RISE  1       
I__15922/I                                      ClkMux                              0      227                RISE  1       
I__15922/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_27_2/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2807


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3489
---------------------------- ------
Hold Time                     -2807

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        demo                       0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__4343/I                                       Odrv4                      0      1142               FALL  1       
I__4343/O                                       Odrv4                      548    1690               FALL  1       
I__4344/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__4344/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__4345/I                                       Span4Mux_v                 0      2166               FALL  1       
I__4345/O                                       Span4Mux_v                 548    2713               FALL  1       
I__4346/I                                       LocalMux                   0      2713               FALL  1       
I__4346/O                                       LocalMux                   455    3168               FALL  1       
I__4347/I                                       InMux                      0      3168               FALL  1       
I__4347/O                                       InMux                      320    3489               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_27_0/in3  LogicCell40_SEQ_MODE_1010  0      3489               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15798/I                                      GlobalMux                           0      0                  RISE  1       
I__15798/O                                      GlobalMux                           227    227                RISE  1       
I__15917/I                                      ClkMux                              0      227                RISE  1       
I__15917/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_27_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13416


Launch Clock Path Delay        3721
+ Clock To Q Delay              796
+ Data Path Delay              8899
---------------------------- ------
Clock To Out Delay            13416

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__19889/I                                      Odrv4                      0      0                  RISE  1       
I__19889/O                                      Odrv4                      517    517                RISE  1       
I__19891/I                                      Span4Mux_h                 0      517                RISE  1       
I__19891/O                                      Span4Mux_h                 444    961                RISE  1       
I__19892/I                                      Span4Mux_s2_h              0      961                RISE  1       
I__19892/O                                      Span4Mux_s2_h              300    1261               RISE  1       
I__19893/I                                      LocalMux                   0      1261               RISE  1       
I__19893/O                                      LocalMux                   486    1747               RISE  1       
I__19894/I                                      IoInMux                    0      1747               RISE  1       
I__19894/O                                      IoInMux                    382    2129               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2129               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                     910    3039               RISE  284     
I__20307/I                                      gio2CtrlBuf                0      3039               RISE  1       
I__20307/O                                      gio2CtrlBuf                0      3039               RISE  1       
I__20308/I                                      GlobalMux                  0      3039               RISE  1       
I__20308/O                                      GlobalMux                  227    3266               RISE  1       
I__20354/I                                      ClkMux                     0      3266               RISE  1       
I__20354/O                                      ClkMux                     455    3721               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_22_11_4/clk    LogicCell40_SEQ_MODE_1010  0      3721               RISE  1       

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_22_11_4/lcout  LogicCell40_SEQ_MODE_1010  796    4517               RISE  7       
I__16308/I                                      Odrv12                     0      4517               RISE  1       
I__16308/O                                      Odrv12                     724    5241               RISE  1       
I__16315/I                                      Sp12to4                    0      5241               RISE  1       
I__16315/O                                      Sp12to4                    631    5871               RISE  1       
I__16318/I                                      Span4Mux_v                 0      5871               RISE  1       
I__16318/O                                      Span4Mux_v                 517    6388               RISE  1       
I__16319/I                                      Span4Mux_v                 0      6388               RISE  1       
I__16319/O                                      Span4Mux_v                 517    6905               RISE  1       
I__16320/I                                      Span4Mux_s2_v              0      6905               RISE  1       
I__16320/O                                      Span4Mux_s2_v              372    7277               RISE  1       
I__16321/I                                      LocalMux                   0      7277               RISE  1       
I__16321/O                                      LocalMux                   486    7763               RISE  1       
I__16322/I                                      IoInMux                    0      7763               RISE  1       
I__16322/O                                      IoInMux                    382    8145               RISE  1       
sck_obuf_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      8145               RISE  1       
sck_obuf_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2956   11102              RISE  1       
sck_obuf_iopad/DIN                              IO_PAD                     0      11102              RISE  1       
sck_obuf_iopad/PACKAGEPIN:out                   IO_PAD                     2314   13416              RISE  1       
sck                                             demo                       0      13416              RISE  1       

6.5.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13757


Launch Clock Path Delay        3721
+ Clock To Q Delay              796
+ Data Path Delay              9240
---------------------------- ------
Clock To Out Delay            13757

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__19889/I                                          Odrv4                      0      0                  RISE  1       
I__19889/O                                          Odrv4                      517    517                RISE  1       
I__19891/I                                          Span4Mux_h                 0      517                RISE  1       
I__19891/O                                          Span4Mux_h                 444    961                RISE  1       
I__19892/I                                          Span4Mux_s2_h              0      961                RISE  1       
I__19892/O                                          Span4Mux_s2_h              300    1261               RISE  1       
I__19893/I                                          LocalMux                   0      1261               RISE  1       
I__19893/O                                          LocalMux                   486    1747               RISE  1       
I__19894/I                                          IoInMux                    0      1747               RISE  1       
I__19894/O                                          IoInMux                    382    2129               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      2129               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    3039               RISE  284     
I__20307/I                                          gio2CtrlBuf                0      3039               RISE  1       
I__20307/O                                          gio2CtrlBuf                0      3039               RISE  1       
I__20308/I                                          GlobalMux                  0      3039               RISE  1       
I__20308/O                                          GlobalMux                  227    3266               RISE  1       
I__20341/I                                          ClkMux                     0      3266               RISE  1       
I__20341/O                                          ClkMux                     455    3721               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_21_13_6/clk  LogicCell40_SEQ_MODE_1010  0      3721               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_21_13_6/lcout  LogicCell40_SEQ_MODE_1010  796    4517               RISE  1       
I__13187/I                                            Odrv12                     0      4517               RISE  1       
I__13187/O                                            Odrv12                     724    5241               RISE  1       
I__13188/I                                            Span12Mux_v                0      5241               RISE  1       
I__13188/O                                            Span12Mux_v                724    5964               RISE  1       
I__13189/I                                            Span12Mux_h                0      5964               RISE  1       
I__13189/O                                            Span12Mux_h                724    6688               RISE  1       
I__13190/I                                            Sp12to4                    0      6688               RISE  1       
I__13190/O                                            Sp12to4                    631    7319               RISE  1       
I__13191/I                                            Span4Mux_s0_v              0      7319               RISE  1       
I__13191/O                                            Span4Mux_s0_v              300    7618               RISE  1       
I__13192/I                                            LocalMux                   0      7618               RISE  1       
I__13192/O                                            LocalMux                   486    8104               RISE  1       
I__13193/I                                            IoInMux                    0      8104               RISE  1       
I__13193/O                                            IoInMux                    382    8487               RISE  1       
sdo_obuf_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      8487               RISE  1       
sdo_obuf_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     2956   11443              RISE  1       
sdo_obuf_iopad/DIN                                    IO_PAD                     0      11443              RISE  1       
sdo_obuf_iopad/PACKAGEPIN:out                         IO_PAD                     2314   13757              RISE  1       
sdo                                                   demo                       0      13757              RISE  1       

6.5.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 11989


Launch Clock Path Delay        3721
+ Clock To Q Delay              796
+ Data Path Delay              7472
---------------------------- ------
Clock To Out Delay            11989

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_26_18_0/lcout             LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__19889/I                                               Odrv4                      0      0                  RISE  1       
I__19889/O                                               Odrv4                      517    517                RISE  1       
I__19891/I                                               Span4Mux_h                 0      517                RISE  1       
I__19891/O                                               Span4Mux_h                 444    961                RISE  1       
I__19892/I                                               Span4Mux_s2_h              0      961                RISE  1       
I__19892/O                                               Span4Mux_s2_h              300    1261               RISE  1       
I__19893/I                                               LocalMux                   0      1261               RISE  1       
I__19893/O                                               LocalMux                   486    1747               RISE  1       
I__19894/I                                               IoInMux                    0      1747               RISE  1       
I__19894/O                                               IoInMux                    382    2129               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER           ICE_GB                     0      2129               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                 ICE_GB                     910    3039               RISE  284     
I__20307/I                                               gio2CtrlBuf                0      3039               RISE  1       
I__20307/O                                               gio2CtrlBuf                0      3039               RISE  1       
I__20308/I                                               GlobalMux                  0      3039               RISE  1       
I__20308/O                                               GlobalMux                  227    3266               RISE  1       
I__20343/I                                               ClkMux                     0      3266               RISE  1       
I__20343/O                                               ClkMux                     455    3721               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_22_12_7/clk  LogicCell40_SEQ_MODE_1011  0      3721               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_22_12_7/lcout  LogicCell40_SEQ_MODE_1011  796    4517               RISE  1       
I__14887/I                                                 Odrv12                     0      4517               RISE  1       
I__14887/O                                                 Odrv12                     724    5241               RISE  1       
I__14888/I                                                 Span12Mux_s11_v            0      5241               RISE  1       
I__14888/O                                                 Span12Mux_s11_v            610    5851               RISE  1       
I__14889/I                                                 LocalMux                   0      5851               RISE  1       
I__14889/O                                                 LocalMux                   486    6337               RISE  1       
I__14890/I                                                 IoInMux                    0      6337               RISE  1       
I__14890/O                                                 IoInMux                    382    6719               RISE  1       
ss_obuf_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      6719               RISE  1       
ss_obuf_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2956   9675               RISE  1       
ss_obuf_iopad/DIN                                          IO_PAD                     0      9675               RISE  1       
ss_obuf_iopad/PACKAGEPIN:out                               IO_PAD                     2314   11989              RISE  1       
ss                                                         demo                       0      11989              RISE  1       

6.5.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9160


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              7682
---------------------------- ------
Clock To Out Delay             9160

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15798/I                                            GlobalMux                           0      0                  RISE  1       
I__15798/O                                            GlobalMux                           227    227                RISE  1       
I__15869/I                                            ClkMux                              0      227                RISE  1       
I__15869/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_16_25_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_16_25_6/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__8121/I                                                         LocalMux                   0      1478               FALL  1       
I__8121/O                                                         LocalMux                   455    1933               FALL  1       
I__8125/I                                                         InMux                      0      1933               FALL  1       
I__8125/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_1_LC_16_25_7/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_1_LC_16_25_7/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  5       
I__9516/I                                                         Odrv4                      0      2677               FALL  1       
I__9516/O                                                         Odrv4                      548    3225               FALL  1       
I__9520/I                                                         LocalMux                   0      3225               FALL  1       
I__9520/O                                                         LocalMux                   455    3680               FALL  1       
I__9525/I                                                         InMux                      0      3680               FALL  1       
I__9525/O                                                         InMux                      320    4000               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_2_1_LC_15_28_4/in3    LogicCell40_SEQ_MODE_0000  0      4000               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_2_1_LC_15_28_4/lcout  LogicCell40_SEQ_MODE_0000  424    4424               FALL  2       
I__7133/I                                                         Odrv4                      0      4424               FALL  1       
I__7133/O                                                         Odrv4                      548    4972               FALL  1       
I__7134/I                                                         Span4Mux_s1_v              0      4972               FALL  1       
I__7134/O                                                         Span4Mux_s1_v              289    5261               FALL  1       
I__7135/I                                                         IoSpan4Mux                 0      5261               FALL  1       
I__7135/O                                                         IoSpan4Mux                 475    5737               FALL  1       
I__7136/I                                                         IoSpan4Mux                 0      5737               FALL  1       
I__7136/O                                                         IoSpan4Mux                 475    6212               FALL  1       
I__7137/I                                                         LocalMux                   0      6212               FALL  1       
I__7137/O                                                         LocalMux                   455    6667               FALL  1       
I__7139/I                                                         IoInMux                    0      6667               FALL  1       
I__7139/O                                                         IoInMux                    320    6988               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      6988               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7246               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      7246               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9160               RISE  1       
usb_n:out                                                         demo                       0      9160               RISE  1       

6.5.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9160


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              7682
---------------------------- ------
Clock To Out Delay             9160

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15798/I                                            GlobalMux                           0      0                  RISE  1       
I__15798/O                                            GlobalMux                           227    227                RISE  1       
I__15869/I                                            ClkMux                              0      227                RISE  1       
I__15869/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_16_25_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_16_25_6/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__8121/I                                                         LocalMux                   0      1478               FALL  1       
I__8121/O                                                         LocalMux                   455    1933               FALL  1       
I__8125/I                                                         InMux                      0      1933               FALL  1       
I__8125/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_1_LC_16_25_7/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_1_LC_16_25_7/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  5       
I__9516/I                                                         Odrv4                      0      2677               FALL  1       
I__9516/O                                                         Odrv4                      548    3225               FALL  1       
I__9520/I                                                         LocalMux                   0      3225               FALL  1       
I__9520/O                                                         LocalMux                   455    3680               FALL  1       
I__9525/I                                                         InMux                      0      3680               FALL  1       
I__9525/O                                                         InMux                      320    4000               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_2_1_LC_15_28_4/in3    LogicCell40_SEQ_MODE_0000  0      4000               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_2_1_LC_15_28_4/lcout  LogicCell40_SEQ_MODE_0000  424    4424               FALL  2       
I__7133/I                                                         Odrv4                      0      4424               FALL  1       
I__7133/O                                                         Odrv4                      548    4972               FALL  1       
I__7134/I                                                         Span4Mux_s1_v              0      4972               FALL  1       
I__7134/O                                                         Span4Mux_s1_v              289    5261               FALL  1       
I__7135/I                                                         IoSpan4Mux                 0      5261               FALL  1       
I__7135/O                                                         IoSpan4Mux                 475    5737               FALL  1       
I__7136/I                                                         IoSpan4Mux                 0      5737               FALL  1       
I__7136/O                                                         IoSpan4Mux                 475    6212               FALL  1       
I__7138/I                                                         LocalMux                   0      6212               FALL  1       
I__7138/O                                                         LocalMux                   455    6667               FALL  1       
I__7140/I                                                         IoInMux                    0      6667               FALL  1       
I__7140/O                                                         IoInMux                    320    6988               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      6988               FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7246               RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      7246               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9160               RISE  1       
usb_p:out                                                         demo                       0      9160               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

