$date
	Tue May 27 15:27:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fsm_moor_tb $end
$var wire 1 ! y $end
$var wire 3 " state [2:0] $end
$var wire 3 # nextstate [2:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 3 & nextstate [2:0] $end
$var wire 1 % reset $end
$var wire 3 ' state [2:0] $end
$var wire 1 ! y $end
$var reg 3 ( nextstate_reg [2:0] $end
$var reg 3 ) state_reg [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b1 (
b0 '
b1 &
1%
0$
b1 #
b0 "
1!
$end
#5000
1$
#10000
0$
#12000
0%
#15000
b10 #
b10 &
b10 (
0!
b1 "
b1 '
b1 )
1$
#20000
0$
#25000
b0 #
b0 &
b0 (
b10 "
b10 '
b10 )
1$
#30000
0$
#35000
b1 #
b1 &
b1 (
1!
b0 "
b0 '
b0 )
1$
#40000
0$
#45000
b10 #
b10 &
b10 (
0!
b1 "
b1 '
b1 )
1$
#50000
0$
#55000
b0 #
b0 &
b0 (
b10 "
b10 '
b10 )
1$
#60000
0$
#65000
b1 #
b1 &
b1 (
1!
b0 "
b0 '
b0 )
1$
#70000
0$
#75000
b10 #
b10 &
b10 (
0!
b1 "
b1 '
b1 )
1$
#80000
0$
#85000
b0 #
b0 &
b0 (
b10 "
b10 '
b10 )
1$
#90000
0$
#95000
b1 #
b1 &
b1 (
1!
b0 "
b0 '
b0 )
1$
#100000
0$
#105000
b10 #
b10 &
b10 (
0!
b1 "
b1 '
b1 )
1$
#110000
0$
#112000
