handler	,	V_136
gen_pool_create_fail	,	V_15
most_chan	,	V_119
spin_lock_init	,	F_40
dma_addr_t	,	T_2
rate_factor	,	V_53
DIV_ROUND_UP	,	F_37
shift	,	V_44
prev	,	V_152
delta	,	V_72
new_rate	,	V_78
ENOSYS	,	V_193
cpdma_chan_stop	,	F_47
_cpdma_control_set	,	F_24
cpdma_desc_pool_destroy	,	F_1
dev	,	V_5
len	,	V_165
runt_transmit_buff	,	V_171
stats	,	V_151
CPDMA_DESC_TD_COMPLETE	,	V_189
CPDMA_TXINTSTATMASKED	,	V_115
outlen	,	V_180
quota	,	V_194
CPDMA_DESC_PORT_MASK	,	V_190
state	,	V_35
desc_cnt	,	V_120
cpdma_chan_set_weight	,	F_59
chan_linear	,	F_68
ARRAY_SIZE	,	F_25
old_rate	,	V_66
DMA_FROM_DEVICE	,	V_146
unlikely	,	F_83
hw_next	,	V_157
new_rmask	,	V_67
__cpdma_chan_submit	,	F_71
rmask	,	V_49
cpdma_chan_set_descs	,	F_55
pool	,	V_2
tx_desc_num	,	V_131
"pool add failed %d\n"	,	L_4
free_rx_num	,	V_127
CPDMA_RXTEARDOWN	,	V_144
cpdma_ctlr_destroy	,	F_48
chan_read	,	F_86
size	,	V_11
gen_pool	,	V_3
GFP_KERNEL	,	V_14
device	,	V_9
devm_gen_pool_create	,	F_10
access	,	V_39
tx_weight	,	V_130
chan_num	,	V_52
rx	,	V_116
freq	,	V_83
buff_dma	,	V_182
divident	,	V_84
dma_alloc_coherent	,	F_16
min	,	V_122
EBUSY	,	V_58
__force	,	V_20
CPDMA_DESC_PASS_CRC	,	V_187
ENOTSUPP	,	V_34
desc_phys	,	F_18
__raw_readl	,	F_82
CPDMA_DMAINTMASKCLEAR	,	V_111
origlen	,	V_183
ch	,	V_64
CPDMA_DESC_SOP	,	V_172
dma_reg_write	,	F_27
tail	,	V_153
i	,	V_69
ENOENT	,	V_38
send_cnt	,	V_80
cp	,	V_140
desc_num	,	V_117
td	,	V_143
CPDMA_STATE_IDLE	,	V_57
ERR_PTR	,	F_65
cpdma_chan_int_ctrl	,	F_51
controls	,	V_30
__iomem	,	V_19
align	,	V_12
best_rate	,	V_79
dir	,	V_145
cpdma_chan_get_min_rate	,	F_60
rxhdp	,	V_99
__cpdma_chan_free	,	F_79
gen_pool_add_virt	,	F_17
reg	,	V_42
CPDMA_TXINTMASKCLEAR	,	V_103
CPDMA_STATE_ACTIVE	,	V_36
info	,	V_29
cpdma_chan_on	,	F_30
ret	,	V_13
int_set	,	V_59
tx_chan_num	,	F_35
count	,	V_63
weight	,	V_124
free_tx_num	,	V_128
cpdma_chan_submit	,	F_74
cpdma_control_set	,	F_88
ilog2	,	F_11
ioremap	,	F_15
WARN	,	F_2
desc_size	,	V_16
spin_unlock_irqrestore	,	F_32
cpdma_chan_create	,	F_63
channels	,	V_71
CPDMA_SOFTRESET	,	V_97
cpdma_handler_fn	,	T_4
tail_enqueue	,	V_158
"Prev channel of %dch is not rate limited\n"	,	L_5
min_send_cnt	,	V_82
desc	,	V_22
CPDMA_MAX_CHANNELS	,	V_70
iounmap	,	F_6
CPDMA_TX_PRI0_RATE	,	V_51
set_factor	,	V_86
dma_map_single	,	F_75
num_desc	,	V_18
timeout	,	V_96
dev_err	,	F_13
good_dequeue	,	V_191
hw_len	,	V_175
rate	,	V_50
hw_mode	,	V_159
rx_weight	,	V_129
dma_mapping_error	,	F_76
desc_hw_addr	,	V_91
head_enqueue	,	V_156
desc_read	,	F_73
gen_pool_add_virt_fail	,	V_21
cpdma_params	,	V_89
desc_mem_phys	,	V_90
"pool create failed %ld\n"	,	L_3
cpdma_desc_alloc	,	F_20
mask	,	V_43
chan_write	,	F_33
rx_desc_num	,	V_132
rxfree	,	V_62
devm_kfree	,	F_66
desc_dma	,	V_154
directed	,	V_166
cpdma_chan	,	V_46
__chan_linear	,	F_64
rlim	,	V_68
CPDMA_MACEOIVECTOR	,	V_113
BIT	,	F_67
cpdma_desc_to_port	,	F_77
prev_delta	,	V_74
per_ch_desc	,	V_118
cpdma_chan_split_pool	,	F_57
hdp	,	V_61
dma	,	V_23
best_delta	,	V_75
CPDMA_TX_PRIO_FIXED	,	V_106
CPDMA_MAX_RLIM_CNT	,	V_88
ACCESS_RO	,	V_45
ENOMEM	,	V_139
_cpdma_control_get	,	F_28
rxcp	,	V_101
CPDMA_DESC_OWNER	,	V_161
gen_pool_avail	,	F_4
CPDMA_DMAINTMASKSET	,	V_110
num_chan	,	V_94
mem_size	,	V_6
has_soft_reset	,	V_95
desc_write	,	F_72
CPDMA_RX_BUFFER_OFFSET	,	V_107
enable	,	V_109
lock	,	V_56
int_clear	,	V_142
tx_per_ch_desc	,	V_125
DMA_TO_DEVICE	,	V_149
hw_addr	,	V_10
val	,	V_31
CPDMA_STATE_TEARDOWN	,	V_108
phys	,	V_7
best_send_cnt	,	V_76
params	,	V_32
CPDMA_RXINTMASKCLEAR	,	V_102
rx_type	,	V_137
idle_cnt	,	V_81
dma_unmap_single	,	F_80
bus_freq_mhz	,	V_87
free_tx_desc	,	V_179
cb_status	,	V_184
status	,	V_181
cpdma_chan_get_rate	,	F_62
EPERM	,	V_41
next_dma	,	V_197
cpdma_ctlr	,	V_24
flags	,	V_55
cpdma_chan_get_stats	,	F_70
sw_len	,	V_178
most_dnum	,	V_121
desc_align	,	V_93
ALIGN	,	F_9
divisor	,	V_85
CPDMA_TEARDOWN_VALUE	,	V_196
__raw_writel	,	F_44
cpdma_ctlr_create	,	F_39
CPDMA_RXINTSTATMASKED	,	V_114
cpdma_chan_fit_rate	,	F_34
CPDMA_RXINTMASKSET	,	V_141
gen_pool_size	,	F_3
CPDMA_RXCONTROL	,	V_105
"cpdma"	,	L_2
cpdma_chan_destroy	,	F_49
err	,	V_135
max	,	V_123
cpdma_chan_process	,	F_84
txhdp	,	V_98
CPDMA_TX_RLIM	,	V_54
cpdma_ctlr_int_ctrl	,	F_50
token	,	V_163
cpdma_desc_free	,	F_22
EINVAL	,	V_37
cpdma_ctrl_rxchs_state	,	F_53
empty_dequeue	,	V_185
cpdma_chan_set_rate	,	F_61
udelay	,	F_43
CPDMA_TXINTMASKSET	,	V_147
dma_free_coherent	,	F_5
chan	,	V_47
best_idle_cnt	,	V_77
cpdma_ctlr_stop	,	F_46
sw_token	,	V_176
dma_reg_read	,	F_26
data	,	V_164
rate_reg	,	V_48
rx_per_ch_desc	,	V_126
cpdma_chan_get_rx_buf_num	,	F_69
used	,	V_195
iomap	,	V_8
UINT_MAX	,	V_73
mode	,	V_155
ACCESS_WO	,	V_40
u32	,	T_1
cpdma_chan_start	,	F_85
has_ext_regs	,	V_33
ctlr	,	V_25
teardown_dequeue	,	V_198
buffer	,	V_167
min_packet_size	,	V_170
cpdma_control_get	,	F_87
offset	,	V_138
ch_flags	,	V_134
cpdma_desc	,	V_17
prio_mode	,	V_65
cpdma_ctrl_txchs_state	,	F_54
CPDMA_DESC_CRC_LEN	,	V_188
PTR_ERR	,	F_14
cpdma_control_info	,	V_28
is_rx_chan	,	F_58
hw_buffer	,	V_174
spin_lock_irqsave	,	F_31
cpdma_chan_set_factors	,	F_36
cpdma_ctlr_start	,	F_42
__cpdma_chan_process	,	F_81
devm_kzalloc	,	F_8
cpdma_check_free_tx_desc	,	F_78
cpdma_desc_pool_create	,	F_7
txcp	,	V_100
cpdma_desc_pool	,	V_1
sw_buffer	,	V_177
busy_dequeue	,	V_186
head	,	V_60
CPDMA_TXTEARDOWN	,	V_148
desc_alloc_fail	,	V_169
misqueued	,	V_162
cpdma_chan_stats	,	V_150
"cpdma_desc_pool size %d != avail %d"	,	L_1
value	,	V_27
"The bus frequency is not set\n"	,	L_6
cpumap	,	V_4
WARN_ON	,	F_41
control	,	V_26
desc_mem_size	,	V_92
CPDMA_TXCONTROL	,	V_104
unlock_ret	,	V_168
gen_pool_free	,	F_23
DIV_ROUND_CLOSEST_ULL	,	F_38
cpdma_ctlr_eoi	,	F_52
requeue	,	V_192
CPDMA_DMAINT_HOSTERR	,	V_112
tx_num	,	V_133
u64	,	T_3
CPDMA_DESC_EOP	,	V_173
CPDMA_DESC_EOQ	,	V_160
rx_chan_num	,	F_56
is_tx_chan	,	F_45
desc_from_phys	,	F_19
cpdma_chan_set_chan_shaper	,	F_29
gen_pool_alloc	,	F_21
IS_ERR	,	F_12
