// Seed: 2284568394
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always $unsigned(35);
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd88,
    parameter id_12 = 32'd64,
    parameter id_6  = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  output tri id_8;
  input wire id_7;
  input wire _id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input logic [7:0] id_1;
  or primCall (id_2, id_1, id_6, id_9, id_7, id_3);
  assign #1 id_8#(.id_6(!1)) = id_1 == 1;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  logic [7:0] id_10;
  wire [id_6 : -1] _id_11, _id_12;
  logic id_13;
  assign id_10[!1 :-1'b0] = id_1[id_12 : 1?"" : {1}-id_11][1];
  integer id_14;
  assign id_13 = id_13;
endmodule
