-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_ROM_AUpcA is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_ROM_AUpcA is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111101011000100000100100100100", 1 => "10111011101111100110101100101110", 2 => "00111101000111101000011100101011", 3 => "00111101100111010000011100011000", 
    4 => "00111011110001100011000100100100", 5 => "00111100100011110001101010010100", 6 => "00111100001111001110101010111111", 7 => "00111101000001110110001110001011", 
    8 => "00111100110111100011000101111101", 9 => "10111100101011010111000101110101", 10 => "10111100010010100010100111011101", 11 => "00111101101101110011010100100110", 
    12 => "00111101110100110001111011100101", 13 => "00111110001000101001010011111010", 14 => "00111100010100010101011011001000", 15 => "00111101001111011010010110001101", 
    16 => "10111010110101100111011101111101", 17 => "00111101010111111110110111001000", 18 => "00111100001010001010010101000001", 19 => "00111101010100010001101111010010", 
    20 => "00111101100111100000110000110100", 21 => "00111100100110111000101010011010", 22 => "10111011111010100101010011111110", 23 => "10111101111001100010111011101001", 
    24 => "00111101100101100001111001010011", 25 => "10111101101100001111000011000111", 26 => "00111101000110000100011010101100", 27 => "10111100110010111111011011010011", 
    28 => "10111101100111000110111110110110", 29 => "10111101001000111110101010110101", 30 => "10111101101011111110100001101010", 31 => "10111100111111000100010011110010", 
    32 => "10111100110111000101010000000011", 33 => "00111101100010011011100000001101", 34 => "10111101100010110001010010110011", 35 => "10111100110111000110110011001011", 
    36 => "10111101001101000110111010110001", 37 => "00111101011110101101000111010000", 38 => "00111100110000011110100011000011", 39 => "10111101000100011110010111111110", 
    40 => "10111110001101100110111111111000", 41 => "00111101101010111001110011110001", 42 => "00111010100111111111010100100001", 43 => "10111010101110100101110111001101", 
    44 => "10111101001110011011110100110100", 45 => "00111101000100101011011110100000", 46 => "10111101001101100101110101000000", 47 => "10111101010011111111100010010100", 
    48 => "00111100101100111110100011010111", 49 => "10111101011100101110011001111010", 50 => "00111101010001000001100001000000", 51 => "00111100110111000101011000001110", 
    52 => "00111101111000010110111001101101", 53 => "00111101001000011101110100101000", 54 => "10111101010011010011111011100011", 55 => "10111101101100101111011110111000", 
    56 => "00111100100111110000000001010000", 57 => "10111101010011111101000101111001", 58 => "00111101001001100111000001101100", 59 => "10111101100000101001101011001010", 
    60 => "10111101101101001000001001111111", 61 => "10111101100111010011010111000001", 62 => "10111101110011000011100110101110", 63 => "10111100110001100110111000000110", 
    64 => "00111100100001010010011111100110", 65 => "10111101001001010010000001100001", 66 => "00111101111111010111000001000101", 67 => "00111101011100000010101011010011", 
    68 => "00111101010110011011001101010110", 69 => "00111100010011000001001111011110", 70 => "00111011110010100101101100010000", 71 => "00111101000110001110000000100110", 
    72 => "10111101111000100001010011100001", 73 => "00111101100000111010010001111010", 74 => "00111101000110011100111111100010", 75 => "00111101110000001010010010110110", 
    76 => "00111101011010100000011010101100", 77 => "10111101110101101001011110101010", 78 => "10111010110010110100001100001001", 79 => "10111100110100101010111010011110", 
    80 => "00111010011001111100011000000101", 81 => "00111100111011000100111100110101", 82 => "00111100110000011111010100011010", 83 => "00111101011011011000110001111001", 
    84 => "10111101010111010000111111101010", 85 => "00111100111001001011010101011101", 86 => "10111101001000101011110110010000", 87 => "00111011111100111011111101001001", 
    88 => "00111100111000100110111110111001", 89 => "10111011100000110100100001110000", 90 => "10111100101110011110110110010010", 91 => "10111101100000101100001110010110", 
    92 => "00111101001000110101101111001010", 93 => "10111101110111101001100110011111", 94 => "00111101001011110010110010011011", 95 => "10111101001101011011101101100011", 
    96 => "00111101101100101010110010100000", 97 => "10111101010001010111111111101001", 98 => "10111100011100010100010001100100", 99 => "00111001101011100010000001001110");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

