// Seed: 471202088
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input tri id_2,
    input wor id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    output supply1 id_8
);
  always_latch if (id_1) $display;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    input wire id_2,
    output uwire id_3,
    input wand id_4,
    input tri0 id_5,
    output tri0 id_6,
    output tri0 id_7,
    output logic id_8,
    input tri1 id_9,
    output supply0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output wand id_13,
    output tri1 id_14,
    input wand id_15,
    output tri0 id_16
);
  initial begin
    if (id_12);
  end
  module_0(
      id_6, id_11, id_2, id_5, id_15, id_5, id_11, id_12, id_16
  );
  always #1 @(posedge id_5 or posedge id_9 == 1) @(*) id_8 <= id_12 == 1 < id_4;
endmodule
