{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589805934388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589805934394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 18 14:45:34 2020 " "Processing started: Mon May 18 14:45:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589805934394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805934394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_2_wiith_RAM -c project_2_wiith_RAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_2_wiith_RAM -c project_2_wiith_RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805934394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589805934927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589805934927 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mem.v " "Can't analyze file -- file mem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589805943639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_2_wiith_ram.v 5 5 " "Found 5 design units, including 5 entities, in source file project_2_wiith_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_2_wiith_RAM " "Found entity 1: project_2_wiith_RAM" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589805943645 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_2 " "Found entity 2: processor_2" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589805943645 ""} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Found entity 3: regn" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589805943645 ""} { "Info" "ISGN_ENTITY_NAME" "4 dec3to8 " "Found entity 4: dec3to8" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589805943645 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter_N_bits " "Found entity 5: counter_N_bits" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589805943645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805943645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589805943649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805943649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Done project_2_wiith_RAM.v(25) " "Verilog HDL Implicit Net warning at project_2_wiith_RAM.v(25): created implicit net for \"Done\"" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589805943650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel project_2_wiith_RAM.v(236) " "Verilog HDL Implicit Net warning at project_2_wiith_RAM.v(236): created implicit net for \"sel\"" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589805943650 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(49) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(49): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805943650 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(50) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(50): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805943650 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(208) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(208): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 208 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805943651 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(209) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(209): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 209 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805943651 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(210) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(210): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 210 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805943651 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(211) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(211): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 211 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805943651 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(212) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(212): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 212 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805943651 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(213) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(213): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 213 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805943651 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(214) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(214): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 214 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805943651 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(221) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(221): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 221 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805943652 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(25) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(25): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805943652 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(27) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(27): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805943652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project_2_wiith_RAM " "Elaborating entity \"project_2_wiith_RAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589805943821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:memory " "Elaborating entity \"ram\" for hierarchy \"ram:memory\"" {  } { { "project_2_wiith_RAM.v" "memory" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589805943912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:memory\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589805944125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:memory\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589805944136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589805944137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589805944137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589805944137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589805944137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589805944137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589805944137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589805944137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589805944137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589805944137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589805944137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589805944137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589805944137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589805944137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589805944137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589805944137 ""}  } { { "ram.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589805944137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fko1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fko1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fko1 " "Found entity 1: altsyncram_fko1" {  } { { "db/altsyncram_fko1.tdf" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/db/altsyncram_fko1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589805944220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805944220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fko1 ram:memory\|altsyncram:altsyncram_component\|altsyncram_fko1:auto_generated " "Elaborating entity \"altsyncram_fko1\" for hierarchy \"ram:memory\|altsyncram:altsyncram_component\|altsyncram_fko1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589805944221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_2 processor_2:comb_12 " "Elaborating entity \"processor_2\" for hierarchy \"processor_2:comb_12\"" {  } { { "project_2_wiith_RAM.v" "comb_12" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589805944251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 project_2_wiith_RAM.v(57) " "Verilog HDL assignment warning at project_2_wiith_RAM.v(57): truncated value with size 3 to match size of target (2)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589805944253 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 project_2_wiith_RAM.v(58) " "Verilog HDL assignment warning at project_2_wiith_RAM.v(58): truncated value with size 3 to match size of target (2)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589805944253 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 project_2_wiith_RAM.v(61) " "Verilog HDL assignment warning at project_2_wiith_RAM.v(61): truncated value with size 3 to match size of target (2)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589805944253 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 project_2_wiith_RAM.v(65) " "Verilog HDL assignment warning at project_2_wiith_RAM.v(65): truncated value with size 3 to match size of target (2)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589805944253 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 project_2_wiith_RAM.v(66) " "Verilog HDL assignment warning at project_2_wiith_RAM.v(66): truncated value with size 3 to match size of target (2)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589805944253 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 project_2_wiith_RAM.v(70) " "Verilog HDL assignment warning at project_2_wiith_RAM.v(70): truncated value with size 3 to match size of target (2)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589805944254 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 project_2_wiith_RAM.v(71) " "Verilog HDL assignment warning at project_2_wiith_RAM.v(71): truncated value with size 3 to match size of target (2)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589805944254 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "project_2_wiith_RAM.v(73) " "Verilog HDL Case Statement warning at project_2_wiith_RAM.v(73): case item expression never matches the case expression" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 73 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589805944254 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G project_2_wiith_RAM.v(133) " "Verilog HDL Always Construct warning at project_2_wiith_RAM.v(133): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1589805944255 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "project_2_wiith_RAM.v(98) " "Verilog HDL Case Statement warning at project_2_wiith_RAM.v(98): incomplete case statement has no default case item" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 98 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1589805944255 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "project_2_wiith_RAM.v(145) " "Verilog HDL Case Statement warning at project_2_wiith_RAM.v(145): incomplete case statement has no default case item" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 145 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1589805944255 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "project_2_wiith_RAM.v(176) " "Verilog HDL Case Statement warning at project_2_wiith_RAM.v(176): case item expression never matches the case expression" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 176 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589805944255 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 project_2_wiith_RAM.v(204) " "Verilog HDL assignment warning at project_2_wiith_RAM.v(204): truncated value with size 3 to match size of target (2)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589805944256 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 project_2_wiith_RAM.v(225) " "Verilog HDL assignment warning at project_2_wiith_RAM.v(225): truncated value with size 10 to match size of target (9)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589805944256 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 project_2_wiith_RAM.v(227) " "Verilog HDL assignment warning at project_2_wiith_RAM.v(227): truncated value with size 10 to match size of target (9)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589805944256 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 project_2_wiith_RAM.v(236) " "Verilog HDL assignment warning at project_2_wiith_RAM.v(236): truncated value with size 10 to match size of target (1)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589805944257 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "project_2_wiith_RAM.v(240) " "Verilog HDL Case Statement warning at project_2_wiith_RAM.v(240): case item expression never matches the case expression" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 240 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589805944257 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "project_2_wiith_RAM.v(241) " "Verilog HDL Case Statement warning at project_2_wiith_RAM.v(241): case item expression never matches the case expression" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 241 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589805944257 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "project_2_wiith_RAM.v(242) " "Verilog HDL Case Statement warning at project_2_wiith_RAM.v(242): case item expression never matches the case expression" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 242 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589805944257 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "project_2_wiith_RAM.v(243) " "Verilog HDL Case Statement warning at project_2_wiith_RAM.v(243): case item expression never matches the case expression" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 243 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589805944257 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "project_2_wiith_RAM.v(244) " "Verilog HDL Case Statement warning at project_2_wiith_RAM.v(244): case item expression never matches the case expression" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 244 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589805944257 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "project_2_wiith_RAM.v(245) " "Verilog HDL Case Statement warning at project_2_wiith_RAM.v(245): case item expression never matches the case expression" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 245 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589805944257 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "project_2_wiith_RAM.v(246) " "Verilog HDL Case Statement warning at project_2_wiith_RAM.v(246): case item expression never matches the case expression" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 246 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589805944257 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc project_2_wiith_RAM.v(247) " "Verilog HDL Always Construct warning at project_2_wiith_RAM.v(247): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 247 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1589805944257 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "project_2_wiith_RAM.v(248) " "Verilog HDL Case Statement warning at project_2_wiith_RAM.v(248): case item expression never matches the case expression" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 248 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589805944257 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "project_2_wiith_RAM.v(249) " "Verilog HDL Case Statement warning at project_2_wiith_RAM.v(249): case item expression never matches the case expression" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 249 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589805944257 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "project_2_wiith_RAM.v(239) " "Verilog HDL Case Statement warning at project_2_wiith_RAM.v(239): incomplete case statement has no default case item" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 239 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1589805944257 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusWires project_2_wiith_RAM.v(238) " "Verilog HDL Always Construct warning at project_2_wiith_RAM.v(238): inferring latch(es) for variable \"BusWires\", which holds its previous value in one or more paths through the always construct" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589805944257 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[9\] project_2_wiith_RAM.v(238) " "Inferred latch for \"BusWires\[9\]\" at project_2_wiith_RAM.v(238)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805944258 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[8\] project_2_wiith_RAM.v(238) " "Inferred latch for \"BusWires\[8\]\" at project_2_wiith_RAM.v(238)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805944258 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[7\] project_2_wiith_RAM.v(238) " "Inferred latch for \"BusWires\[7\]\" at project_2_wiith_RAM.v(238)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805944258 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[6\] project_2_wiith_RAM.v(238) " "Inferred latch for \"BusWires\[6\]\" at project_2_wiith_RAM.v(238)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805944258 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[5\] project_2_wiith_RAM.v(238) " "Inferred latch for \"BusWires\[5\]\" at project_2_wiith_RAM.v(238)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805944258 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[4\] project_2_wiith_RAM.v(238) " "Inferred latch for \"BusWires\[4\]\" at project_2_wiith_RAM.v(238)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805944258 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[3\] project_2_wiith_RAM.v(238) " "Inferred latch for \"BusWires\[3\]\" at project_2_wiith_RAM.v(238)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805944258 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[2\] project_2_wiith_RAM.v(238) " "Inferred latch for \"BusWires\[2\]\" at project_2_wiith_RAM.v(238)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805944258 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[1\] project_2_wiith_RAM.v(238) " "Inferred latch for \"BusWires\[1\]\" at project_2_wiith_RAM.v(238)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805944259 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[0\] project_2_wiith_RAM.v(238) " "Inferred latch for \"BusWires\[0\]\" at project_2_wiith_RAM.v(238)" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805944259 "|project_2_wiith_RAM|processor_2:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 processor_2:comb_12\|dec3to8:comb_6 " "Elaborating entity \"dec3to8\" for hierarchy \"processor_2:comb_12\|dec3to8:comb_6\"" {  } { { "project_2_wiith_RAM.v" "comb_6" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589805944281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn processor_2:comb_12\|regn:comb_164 " "Elaborating entity \"regn\" for hierarchy \"processor_2:comb_12\|regn:comb_164\"" {  } { { "project_2_wiith_RAM.v" "comb_164" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589805944297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_N_bits processor_2:comb_12\|counter_N_bits:comb_171 " "Elaborating entity \"counter_N_bits\" for hierarchy \"processor_2:comb_12\|counter_N_bits:comb_171\"" {  } { { "project_2_wiith_RAM.v" "comb_171" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589805944315 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589805944943 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589805945062 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589805945555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589805945555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589805945705 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589805945705 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589805945705 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1589805945705 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589805945705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589805945739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 18 14:45:45 2020 " "Processing ended: Mon May 18 14:45:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589805945739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589805945739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589805945739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805945739 ""}
