# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../StereoDepth_final.gen/sources_1/ip/clk_wiz_0" \
"../../../../StereoDepth_final.gen/sources_1/ip/ila_0/sim/ila_0.v" \
"../../../../StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

sv xil_defaultlib  --include "../../../../StereoDepth_final.gen/sources_1/ip/clk_wiz_0" \
"../../../../StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv" \
"../../../../StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/FrameBuffer.sv" \
"../../../../StereoDepth_final.srcs/sources_1/imports/카카오톡 받은 파일/SCCB.sv" \
"../../../../StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/ov7670_SetData.sv" \
"../../../../StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/vga_controller.sv" \
"../../../../StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
