{
  "module_name": "athub_1_0_sh_mask.h",
  "hash_id": "180495c7284bd055916d995c104d7512a27ba7d938dc3efe4bb63e783b22ff7c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/athub/athub_1_0_sh_mask.h",
  "human_readable_source": " \n#ifndef _athub_1_0_SH_MASK_HEADER\n#define _athub_1_0_SH_MASK_HEADER\n\n\n\n\n#define ATC_ATS_CNTL__DISABLE_ATC__SHIFT\t0x0\n#define ATC_ATS_CNTL__DISABLE_PRI__SHIFT\t0x1\n#define ATC_ATS_CNTL__DISABLE_PASID__SHIFT\t0x2\n#define ATC_ATS_CNTL__CREDITS_ATS_RPB__SHIFT\t0x8\n#define ATC_ATS_CNTL__INVALIDATION_LOG_KEEP_ORDER__SHIFT\t0x14\n#define ATC_ATS_CNTL__TRANS_LOG_KEEP_ORDER__SHIFT\t0x15\n#define ATC_ATS_CNTL__TRANS_EXE_RETURN__SHIFT\t0x16\n#define ATC_ATS_CNTL__DISABLE_ATC_MASK\t0x00000001L\n#define ATC_ATS_CNTL__DISABLE_PRI_MASK\t0x00000002L\n#define ATC_ATS_CNTL__DISABLE_PASID_MASK\t0x00000004L\n#define ATC_ATS_CNTL__CREDITS_ATS_RPB_MASK\t0x00003F00L\n#define ATC_ATS_CNTL__INVALIDATION_LOG_KEEP_ORDER_MASK\t0x00100000L\n#define ATC_ATS_CNTL__TRANS_LOG_KEEP_ORDER_MASK\t0x00200000L\n#define ATC_ATS_CNTL__TRANS_EXE_RETURN_MASK\t0x00C00000L\n\n#define ATC_ATS_STATUS__BUSY__SHIFT\t0x0\n#define ATC_ATS_STATUS__CRASHED__SHIFT\t0x1\n#define ATC_ATS_STATUS__DEADLOCK_DETECTION__SHIFT\t0x2\n#define ATC_ATS_STATUS__FLUSH_INVALIDATION_OUTSTANDING__SHIFT\t0x3\n#define ATC_ATS_STATUS__NONFLUSH_INVALIDATION_OUTSTANDING__SHIFT\t0x6\n#define ATC_ATS_STATUS__BUSY_MASK\t0x00000001L\n#define ATC_ATS_STATUS__CRASHED_MASK\t0x00000002L\n#define ATC_ATS_STATUS__DEADLOCK_DETECTION_MASK\t0x00000004L\n#define ATC_ATS_STATUS__FLUSH_INVALIDATION_OUTSTANDING_MASK\t0x00000038L\n#define ATC_ATS_STATUS__NONFLUSH_INVALIDATION_OUTSTANDING_MASK\t0x000001C0L\n\n#define ATC_ATS_FAULT_CNTL__FAULT_REGISTER_LOG__SHIFT\t0x0\n#define ATC_ATS_FAULT_CNTL__FAULT_INTERRUPT_TABLE__SHIFT\t0xa\n#define ATC_ATS_FAULT_CNTL__FAULT_CRASH_TABLE__SHIFT\t0x14\n#define ATC_ATS_FAULT_CNTL__FAULT_REGISTER_LOG_MASK\t0x000001FFL\n#define ATC_ATS_FAULT_CNTL__FAULT_INTERRUPT_TABLE_MASK\t0x0007FC00L\n#define ATC_ATS_FAULT_CNTL__FAULT_CRASH_TABLE_MASK\t0x1FF00000L\n\n#define ATC_ATS_FAULT_STATUS_INFO__FAULT_TYPE__SHIFT\t0x0\n#define ATC_ATS_FAULT_STATUS_INFO__VMID__SHIFT\t0xa\n#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO__SHIFT\t0xf\n#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO2__SHIFT\t0x10\n#define ATC_ATS_FAULT_STATUS_INFO__INVALIDATION__SHIFT\t0x11\n#define ATC_ATS_FAULT_STATUS_INFO__PAGE_REQUEST__SHIFT\t0x12\n#define ATC_ATS_FAULT_STATUS_INFO__STATUS__SHIFT\t0x13\n#define ATC_ATS_FAULT_STATUS_INFO__PAGE_ADDR_HIGH__SHIFT\t0x18\n#define ATC_ATS_FAULT_STATUS_INFO__FAULT_TYPE_MASK\t0x000001FFL\n#define ATC_ATS_FAULT_STATUS_INFO__VMID_MASK\t0x00007C00L\n#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO_MASK\t0x00008000L\n#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO2_MASK\t0x00010000L\n#define ATC_ATS_FAULT_STATUS_INFO__INVALIDATION_MASK\t0x00020000L\n#define ATC_ATS_FAULT_STATUS_INFO__PAGE_REQUEST_MASK\t0x00040000L\n#define ATC_ATS_FAULT_STATUS_INFO__STATUS_MASK\t0x00F80000L\n#define ATC_ATS_FAULT_STATUS_INFO__PAGE_ADDR_HIGH_MASK\t0x0F000000L\n\n#define ATC_ATS_FAULT_STATUS_ADDR__PAGE_ADDR__SHIFT\t0x0\n#define ATC_ATS_FAULT_STATUS_ADDR__PAGE_ADDR_MASK\t0xFFFFFFFFL\n\n#define ATC_ATS_DEFAULT_PAGE_LOW__DEFAULT_PAGE__SHIFT\t0x0\n#define ATC_ATS_DEFAULT_PAGE_LOW__DEFAULT_PAGE_MASK\t0xFFFFFFFFL\n\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID0__SHIFT\t0x0\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID1__SHIFT\t0x1\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID2__SHIFT\t0x2\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID3__SHIFT\t0x3\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID4__SHIFT\t0x4\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID5__SHIFT\t0x5\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID6__SHIFT\t0x6\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID7__SHIFT\t0x7\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID8__SHIFT\t0x8\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID9__SHIFT\t0x9\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID10__SHIFT\t0xa\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID11__SHIFT\t0xb\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID12__SHIFT\t0xc\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID13__SHIFT\t0xd\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID14__SHIFT\t0xe\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID15__SHIFT\t0xf\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID16__SHIFT\t0x10\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID17__SHIFT\t0x11\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID18__SHIFT\t0x12\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID19__SHIFT\t0x13\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID20__SHIFT\t0x14\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID21__SHIFT\t0x15\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID22__SHIFT\t0x16\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID23__SHIFT\t0x17\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID24__SHIFT\t0x18\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID25__SHIFT\t0x19\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID26__SHIFT\t0x1a\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID27__SHIFT\t0x1b\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID28__SHIFT\t0x1c\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID29__SHIFT\t0x1d\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID30__SHIFT\t0x1e\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID31__SHIFT\t0x1f\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID0_MASK\t0x00000001L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID1_MASK\t0x00000002L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID2_MASK\t0x00000004L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID3_MASK\t0x00000008L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID4_MASK\t0x00000010L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID5_MASK\t0x00000020L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID6_MASK\t0x00000040L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID7_MASK\t0x00000080L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID8_MASK\t0x00000100L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID9_MASK\t0x00000200L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID10_MASK\t0x00000400L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID11_MASK\t0x00000800L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID12_MASK\t0x00001000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID13_MASK\t0x00002000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID14_MASK\t0x00004000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID15_MASK\t0x00008000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID16_MASK\t0x00010000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID17_MASK\t0x00020000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID18_MASK\t0x00040000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID19_MASK\t0x00080000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID20_MASK\t0x00100000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID21_MASK\t0x00200000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID22_MASK\t0x00400000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID23_MASK\t0x00800000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID24_MASK\t0x01000000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID25_MASK\t0x02000000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID26_MASK\t0x04000000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID27_MASK\t0x08000000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID28_MASK\t0x10000000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID29_MASK\t0x20000000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID30_MASK\t0x40000000L\n#define ATC_TRANS_FAULT_RSPCNTRL__VMID31_MASK\t0x80000000L\n\n#define ATC_ATS_FAULT_STATUS_INFO2__VF__SHIFT\t0x0\n#define ATC_ATS_FAULT_STATUS_INFO2__VFID__SHIFT\t0x1\n#define ATC_ATS_FAULT_STATUS_INFO2__MMHUB_INV_VMID__SHIFT\t0x9\n#define ATC_ATS_FAULT_STATUS_INFO2__VF_MASK\t0x00000001L\n#define ATC_ATS_FAULT_STATUS_INFO2__VFID_MASK\t0x0000001EL\n#define ATC_ATS_FAULT_STATUS_INFO2__MMHUB_INV_VMID_MASK\t0x00003E00L\n\n#define ATHUB_MISC_CNTL__CG_OFFDLY__SHIFT\t0x6\n#define ATHUB_MISC_CNTL__CG_ENABLE__SHIFT\t0x12\n#define ATHUB_MISC_CNTL__CG_MEM_LS_ENABLE__SHIFT\t0x13\n#define ATHUB_MISC_CNTL__PG_ENABLE__SHIFT\t0x14\n#define ATHUB_MISC_CNTL__PG_OFFDLY__SHIFT\t0x15\n#define ATHUB_MISC_CNTL__CG_STATUS__SHIFT\t0x1b\n#define ATHUB_MISC_CNTL__PG_STATUS__SHIFT\t0x1c\n#define ATHUB_MISC_CNTL__CG_OFFDLY_MASK\t0x00000FC0L\n#define ATHUB_MISC_CNTL__CG_ENABLE_MASK\t0x00040000L\n#define ATHUB_MISC_CNTL__CG_MEM_LS_ENABLE_MASK\t0x00080000L\n#define ATHUB_MISC_CNTL__PG_ENABLE_MASK\t0x00100000L\n#define ATHUB_MISC_CNTL__PG_OFFDLY_MASK\t0x07E00000L\n#define ATHUB_MISC_CNTL__CG_STATUS_MASK\t0x08000000L\n#define ATHUB_MISC_CNTL__PG_STATUS_MASK\t0x10000000L\n\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID0_REMAPPING_FINISHED__SHIFT\t0x0\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID1_REMAPPING_FINISHED__SHIFT\t0x1\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID2_REMAPPING_FINISHED__SHIFT\t0x2\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID3_REMAPPING_FINISHED__SHIFT\t0x3\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID4_REMAPPING_FINISHED__SHIFT\t0x4\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID5_REMAPPING_FINISHED__SHIFT\t0x5\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID6_REMAPPING_FINISHED__SHIFT\t0x6\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID7_REMAPPING_FINISHED__SHIFT\t0x7\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID8_REMAPPING_FINISHED__SHIFT\t0x8\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID9_REMAPPING_FINISHED__SHIFT\t0x9\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID10_REMAPPING_FINISHED__SHIFT\t0xa\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID11_REMAPPING_FINISHED__SHIFT\t0xb\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID12_REMAPPING_FINISHED__SHIFT\t0xc\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID13_REMAPPING_FINISHED__SHIFT\t0xd\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID14_REMAPPING_FINISHED__SHIFT\t0xe\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID15_REMAPPING_FINISHED__SHIFT\t0xf\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID16_REMAPPING_FINISHED__SHIFT\t0x10\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID17_REMAPPING_FINISHED__SHIFT\t0x11\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID18_REMAPPING_FINISHED__SHIFT\t0x12\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID19_REMAPPING_FINISHED__SHIFT\t0x13\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID20_REMAPPING_FINISHED__SHIFT\t0x14\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID21_REMAPPING_FINISHED__SHIFT\t0x15\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID22_REMAPPING_FINISHED__SHIFT\t0x16\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID23_REMAPPING_FINISHED__SHIFT\t0x17\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID24_REMAPPING_FINISHED__SHIFT\t0x18\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID25_REMAPPING_FINISHED__SHIFT\t0x19\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID26_REMAPPING_FINISHED__SHIFT\t0x1a\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID27_REMAPPING_FINISHED__SHIFT\t0x1b\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID28_REMAPPING_FINISHED__SHIFT\t0x1c\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID29_REMAPPING_FINISHED__SHIFT\t0x1d\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID30_REMAPPING_FINISHED__SHIFT\t0x1e\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID31_REMAPPING_FINISHED__SHIFT\t0x1f\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID0_REMAPPING_FINISHED_MASK\t0x00000001L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID1_REMAPPING_FINISHED_MASK\t0x00000002L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID2_REMAPPING_FINISHED_MASK\t0x00000004L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID3_REMAPPING_FINISHED_MASK\t0x00000008L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID4_REMAPPING_FINISHED_MASK\t0x00000010L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID5_REMAPPING_FINISHED_MASK\t0x00000020L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID6_REMAPPING_FINISHED_MASK\t0x00000040L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID7_REMAPPING_FINISHED_MASK\t0x00000080L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID8_REMAPPING_FINISHED_MASK\t0x00000100L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID9_REMAPPING_FINISHED_MASK\t0x00000200L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID10_REMAPPING_FINISHED_MASK\t0x00000400L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID11_REMAPPING_FINISHED_MASK\t0x00000800L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID12_REMAPPING_FINISHED_MASK\t0x00001000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID13_REMAPPING_FINISHED_MASK\t0x00002000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID14_REMAPPING_FINISHED_MASK\t0x00004000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID15_REMAPPING_FINISHED_MASK\t0x00008000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID16_REMAPPING_FINISHED_MASK\t0x00010000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID17_REMAPPING_FINISHED_MASK\t0x00020000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID18_REMAPPING_FINISHED_MASK\t0x00040000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID19_REMAPPING_FINISHED_MASK\t0x00080000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID20_REMAPPING_FINISHED_MASK\t0x00100000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID21_REMAPPING_FINISHED_MASK\t0x00200000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID22_REMAPPING_FINISHED_MASK\t0x00400000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID23_REMAPPING_FINISHED_MASK\t0x00800000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID24_REMAPPING_FINISHED_MASK\t0x01000000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID25_REMAPPING_FINISHED_MASK\t0x02000000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID26_REMAPPING_FINISHED_MASK\t0x04000000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID27_REMAPPING_FINISHED_MASK\t0x08000000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID28_REMAPPING_FINISHED_MASK\t0x10000000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID29_REMAPPING_FINISHED_MASK\t0x20000000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID30_REMAPPING_FINISHED_MASK\t0x40000000L\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID31_REMAPPING_FINISHED_MASK\t0x80000000L\n\n#define ATC_VMID0_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID0_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID0_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID0_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID0_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID0_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID1_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID1_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID1_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID1_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID1_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID1_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID2_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID2_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID2_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID2_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID2_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID2_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID3_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID3_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID3_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID3_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID3_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID3_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID4_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID4_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID4_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID4_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID4_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID4_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID5_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID5_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID5_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID5_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID5_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID5_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID6_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID6_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID6_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID6_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID6_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID6_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID7_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID7_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID7_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID7_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID7_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID7_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID8_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID8_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID8_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID8_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID8_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID8_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID9_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID9_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID9_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID9_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID9_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID9_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID10_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID10_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID10_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID10_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID10_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID10_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID11_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID11_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID11_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID11_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID11_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID11_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID12_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID12_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID12_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID12_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID12_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID12_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID13_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID13_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID13_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID13_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID13_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID13_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID14_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID14_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID14_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID14_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID14_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID14_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID15_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID15_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID15_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID15_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID15_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID15_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_ATS_VMID_STATUS__VMID0_OUTSTANDING__SHIFT\t0x0\n#define ATC_ATS_VMID_STATUS__VMID1_OUTSTANDING__SHIFT\t0x1\n#define ATC_ATS_VMID_STATUS__VMID2_OUTSTANDING__SHIFT\t0x2\n#define ATC_ATS_VMID_STATUS__VMID3_OUTSTANDING__SHIFT\t0x3\n#define ATC_ATS_VMID_STATUS__VMID4_OUTSTANDING__SHIFT\t0x4\n#define ATC_ATS_VMID_STATUS__VMID5_OUTSTANDING__SHIFT\t0x5\n#define ATC_ATS_VMID_STATUS__VMID6_OUTSTANDING__SHIFT\t0x6\n#define ATC_ATS_VMID_STATUS__VMID7_OUTSTANDING__SHIFT\t0x7\n#define ATC_ATS_VMID_STATUS__VMID8_OUTSTANDING__SHIFT\t0x8\n#define ATC_ATS_VMID_STATUS__VMID9_OUTSTANDING__SHIFT\t0x9\n#define ATC_ATS_VMID_STATUS__VMID10_OUTSTANDING__SHIFT\t0xa\n#define ATC_ATS_VMID_STATUS__VMID11_OUTSTANDING__SHIFT\t0xb\n#define ATC_ATS_VMID_STATUS__VMID12_OUTSTANDING__SHIFT\t0xc\n#define ATC_ATS_VMID_STATUS__VMID13_OUTSTANDING__SHIFT\t0xd\n#define ATC_ATS_VMID_STATUS__VMID14_OUTSTANDING__SHIFT\t0xe\n#define ATC_ATS_VMID_STATUS__VMID15_OUTSTANDING__SHIFT\t0xf\n#define ATC_ATS_VMID_STATUS__VMID16_OUTSTANDING__SHIFT\t0x10\n#define ATC_ATS_VMID_STATUS__VMID17_OUTSTANDING__SHIFT\t0x11\n#define ATC_ATS_VMID_STATUS__VMID18_OUTSTANDING__SHIFT\t0x12\n#define ATC_ATS_VMID_STATUS__VMID19_OUTSTANDING__SHIFT\t0x13\n#define ATC_ATS_VMID_STATUS__VMID20_OUTSTANDING__SHIFT\t0x14\n#define ATC_ATS_VMID_STATUS__VMID21_OUTSTANDING__SHIFT\t0x15\n#define ATC_ATS_VMID_STATUS__VMID22_OUTSTANDING__SHIFT\t0x16\n#define ATC_ATS_VMID_STATUS__VMID23_OUTSTANDING__SHIFT\t0x17\n#define ATC_ATS_VMID_STATUS__VMID24_OUTSTANDING__SHIFT\t0x18\n#define ATC_ATS_VMID_STATUS__VMID25_OUTSTANDING__SHIFT\t0x19\n#define ATC_ATS_VMID_STATUS__VMID26_OUTSTANDING__SHIFT\t0x1a\n#define ATC_ATS_VMID_STATUS__VMID27_OUTSTANDING__SHIFT\t0x1b\n#define ATC_ATS_VMID_STATUS__VMID28_OUTSTANDING__SHIFT\t0x1c\n#define ATC_ATS_VMID_STATUS__VMID29_OUTSTANDING__SHIFT\t0x1d\n#define ATC_ATS_VMID_STATUS__VMID30_OUTSTANDING__SHIFT\t0x1e\n#define ATC_ATS_VMID_STATUS__VMID31_OUTSTANDING__SHIFT\t0x1f\n#define ATC_ATS_VMID_STATUS__VMID0_OUTSTANDING_MASK\t0x00000001L\n#define ATC_ATS_VMID_STATUS__VMID1_OUTSTANDING_MASK\t0x00000002L\n#define ATC_ATS_VMID_STATUS__VMID2_OUTSTANDING_MASK\t0x00000004L\n#define ATC_ATS_VMID_STATUS__VMID3_OUTSTANDING_MASK\t0x00000008L\n#define ATC_ATS_VMID_STATUS__VMID4_OUTSTANDING_MASK\t0x00000010L\n#define ATC_ATS_VMID_STATUS__VMID5_OUTSTANDING_MASK\t0x00000020L\n#define ATC_ATS_VMID_STATUS__VMID6_OUTSTANDING_MASK\t0x00000040L\n#define ATC_ATS_VMID_STATUS__VMID7_OUTSTANDING_MASK\t0x00000080L\n#define ATC_ATS_VMID_STATUS__VMID8_OUTSTANDING_MASK\t0x00000100L\n#define ATC_ATS_VMID_STATUS__VMID9_OUTSTANDING_MASK\t0x00000200L\n#define ATC_ATS_VMID_STATUS__VMID10_OUTSTANDING_MASK\t0x00000400L\n#define ATC_ATS_VMID_STATUS__VMID11_OUTSTANDING_MASK\t0x00000800L\n#define ATC_ATS_VMID_STATUS__VMID12_OUTSTANDING_MASK\t0x00001000L\n#define ATC_ATS_VMID_STATUS__VMID13_OUTSTANDING_MASK\t0x00002000L\n#define ATC_ATS_VMID_STATUS__VMID14_OUTSTANDING_MASK\t0x00004000L\n#define ATC_ATS_VMID_STATUS__VMID15_OUTSTANDING_MASK\t0x00008000L\n#define ATC_ATS_VMID_STATUS__VMID16_OUTSTANDING_MASK\t0x00010000L\n#define ATC_ATS_VMID_STATUS__VMID17_OUTSTANDING_MASK\t0x00020000L\n#define ATC_ATS_VMID_STATUS__VMID18_OUTSTANDING_MASK\t0x00040000L\n#define ATC_ATS_VMID_STATUS__VMID19_OUTSTANDING_MASK\t0x00080000L\n#define ATC_ATS_VMID_STATUS__VMID20_OUTSTANDING_MASK\t0x00100000L\n#define ATC_ATS_VMID_STATUS__VMID21_OUTSTANDING_MASK\t0x00200000L\n#define ATC_ATS_VMID_STATUS__VMID22_OUTSTANDING_MASK\t0x00400000L\n#define ATC_ATS_VMID_STATUS__VMID23_OUTSTANDING_MASK\t0x00800000L\n#define ATC_ATS_VMID_STATUS__VMID24_OUTSTANDING_MASK\t0x01000000L\n#define ATC_ATS_VMID_STATUS__VMID25_OUTSTANDING_MASK\t0x02000000L\n#define ATC_ATS_VMID_STATUS__VMID26_OUTSTANDING_MASK\t0x04000000L\n#define ATC_ATS_VMID_STATUS__VMID27_OUTSTANDING_MASK\t0x08000000L\n#define ATC_ATS_VMID_STATUS__VMID28_OUTSTANDING_MASK\t0x10000000L\n#define ATC_ATS_VMID_STATUS__VMID29_OUTSTANDING_MASK\t0x20000000L\n#define ATC_ATS_VMID_STATUS__VMID30_OUTSTANDING_MASK\t0x40000000L\n#define ATC_ATS_VMID_STATUS__VMID31_OUTSTANDING_MASK\t0x80000000L\n\n#define ATC_ATS_GFX_ATCL2_STATUS__POWERED_DOWN__SHIFT\t0x0\n#define ATC_ATS_GFX_ATCL2_STATUS__POWERED_DOWN_MASK\t0x00000001L\n\n#define ATC_PERFCOUNTER0_CFG__PERF_SEL__SHIFT\t0x0\n#define ATC_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT\t0x8\n#define ATC_PERFCOUNTER0_CFG__PERF_MODE__SHIFT\t0x18\n#define ATC_PERFCOUNTER0_CFG__ENABLE__SHIFT\t0x1c\n#define ATC_PERFCOUNTER0_CFG__CLEAR__SHIFT\t0x1d\n#define ATC_PERFCOUNTER0_CFG__PERF_SEL_MASK\t0x000000FFL\n#define ATC_PERFCOUNTER0_CFG__PERF_SEL_END_MASK\t0x0000FF00L\n#define ATC_PERFCOUNTER0_CFG__PERF_MODE_MASK\t0x0F000000L\n#define ATC_PERFCOUNTER0_CFG__ENABLE_MASK\t0x10000000L\n#define ATC_PERFCOUNTER0_CFG__CLEAR_MASK\t0x20000000L\n\n#define ATC_PERFCOUNTER1_CFG__PERF_SEL__SHIFT\t0x0\n#define ATC_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT\t0x8\n#define ATC_PERFCOUNTER1_CFG__PERF_MODE__SHIFT\t0x18\n#define ATC_PERFCOUNTER1_CFG__ENABLE__SHIFT\t0x1c\n#define ATC_PERFCOUNTER1_CFG__CLEAR__SHIFT\t0x1d\n#define ATC_PERFCOUNTER1_CFG__PERF_SEL_MASK\t0x000000FFL\n#define ATC_PERFCOUNTER1_CFG__PERF_SEL_END_MASK\t0x0000FF00L\n#define ATC_PERFCOUNTER1_CFG__PERF_MODE_MASK\t0x0F000000L\n#define ATC_PERFCOUNTER1_CFG__ENABLE_MASK\t0x10000000L\n#define ATC_PERFCOUNTER1_CFG__CLEAR_MASK\t0x20000000L\n\n#define ATC_PERFCOUNTER2_CFG__PERF_SEL__SHIFT\t0x0\n#define ATC_PERFCOUNTER2_CFG__PERF_SEL_END__SHIFT\t0x8\n#define ATC_PERFCOUNTER2_CFG__PERF_MODE__SHIFT\t0x18\n#define ATC_PERFCOUNTER2_CFG__ENABLE__SHIFT\t0x1c\n#define ATC_PERFCOUNTER2_CFG__CLEAR__SHIFT\t0x1d\n#define ATC_PERFCOUNTER2_CFG__PERF_SEL_MASK\t0x000000FFL\n#define ATC_PERFCOUNTER2_CFG__PERF_SEL_END_MASK\t0x0000FF00L\n#define ATC_PERFCOUNTER2_CFG__PERF_MODE_MASK\t0x0F000000L\n#define ATC_PERFCOUNTER2_CFG__ENABLE_MASK\t0x10000000L\n#define ATC_PERFCOUNTER2_CFG__CLEAR_MASK\t0x20000000L\n\n#define ATC_PERFCOUNTER3_CFG__PERF_SEL__SHIFT\t0x0\n#define ATC_PERFCOUNTER3_CFG__PERF_SEL_END__SHIFT\t0x8\n#define ATC_PERFCOUNTER3_CFG__PERF_MODE__SHIFT\t0x18\n#define ATC_PERFCOUNTER3_CFG__ENABLE__SHIFT\t0x1c\n#define ATC_PERFCOUNTER3_CFG__CLEAR__SHIFT\t0x1d\n#define ATC_PERFCOUNTER3_CFG__PERF_SEL_MASK\t0x000000FFL\n#define ATC_PERFCOUNTER3_CFG__PERF_SEL_END_MASK\t0x0000FF00L\n#define ATC_PERFCOUNTER3_CFG__PERF_MODE_MASK\t0x0F000000L\n#define ATC_PERFCOUNTER3_CFG__ENABLE_MASK\t0x10000000L\n#define ATC_PERFCOUNTER3_CFG__CLEAR_MASK\t0x20000000L\n\n#define ATC_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT\t0x0\n#define ATC_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT\t0x8\n#define ATC_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT\t0x10\n#define ATC_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT\t0x18\n#define ATC_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT\t0x19\n#define ATC_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT\t0x1a\n#define ATC_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK\t0x0000000FL\n#define ATC_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK\t0x0000FF00L\n#define ATC_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK\t0x00FF0000L\n#define ATC_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK\t0x01000000L\n#define ATC_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK\t0x02000000L\n#define ATC_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK\t0x04000000L\n\n#define ATC_PERFCOUNTER_LO__COUNTER_LO__SHIFT\t0x0\n#define ATC_PERFCOUNTER_LO__COUNTER_LO_MASK\t0xFFFFFFFFL\n\n#define ATC_PERFCOUNTER_HI__COUNTER_HI__SHIFT\t0x0\n#define ATC_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT\t0x10\n#define ATC_PERFCOUNTER_HI__COUNTER_HI_MASK\t0x0000FFFFL\n#define ATC_PERFCOUNTER_HI__COMPARE_VALUE_MASK\t0xFFFF0000L\n\n#define ATHUB_PCIE_ATS_CNTL__STU__SHIFT\t0x10\n#define ATHUB_PCIE_ATS_CNTL__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL__STU_MASK\t0x001F0000L\n#define ATHUB_PCIE_ATS_CNTL__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_PCIE_PASID_CNTL__PASID_EN__SHIFT\t0x10\n#define ATHUB_PCIE_PASID_CNTL__PASID_EXE_PERMISSION_ENABLE__SHIFT\t0x11\n#define ATHUB_PCIE_PASID_CNTL__PASID_PRIV_MODE_SUPPORTED_ENABLE__SHIFT\t0x12\n#define ATHUB_PCIE_PASID_CNTL__PASID_EN_MASK\t0x00010000L\n#define ATHUB_PCIE_PASID_CNTL__PASID_EXE_PERMISSION_ENABLE_MASK\t0x00020000L\n#define ATHUB_PCIE_PASID_CNTL__PASID_PRIV_MODE_SUPPORTED_ENABLE_MASK\t0x00040000L\n\n#define ATHUB_PCIE_PAGE_REQ_CNTL__PRI_ENABLE__SHIFT\t0x0\n#define ATHUB_PCIE_PAGE_REQ_CNTL__PRI_RESET__SHIFT\t0x1\n#define ATHUB_PCIE_PAGE_REQ_CNTL__PRI_ENABLE_MASK\t0x00000001L\n#define ATHUB_PCIE_PAGE_REQ_CNTL__PRI_RESET_MASK\t0x00000002L\n\n#define ATHUB_PCIE_OUTSTAND_PAGE_REQ_ALLOC__OUTSTAND_PAGE_REQ_ALLOC__SHIFT\t0x0\n#define ATHUB_PCIE_OUTSTAND_PAGE_REQ_ALLOC__OUTSTAND_PAGE_REQ_ALLOC_MASK\t0xFFFFFFFFL\n\n#define ATHUB_COMMAND__BUS_MASTER_EN__SHIFT\t0x2\n#define ATHUB_COMMAND__BUS_MASTER_EN_MASK\t0x00000004L\n\n#define ATHUB_PCIE_ATS_CNTL_VF_0__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL_VF_0__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_PCIE_ATS_CNTL_VF_1__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL_VF_1__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_PCIE_ATS_CNTL_VF_2__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL_VF_2__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_PCIE_ATS_CNTL_VF_3__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL_VF_3__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_PCIE_ATS_CNTL_VF_4__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL_VF_4__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_PCIE_ATS_CNTL_VF_5__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL_VF_5__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_PCIE_ATS_CNTL_VF_6__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL_VF_6__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_PCIE_ATS_CNTL_VF_7__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL_VF_7__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_PCIE_ATS_CNTL_VF_8__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL_VF_8__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_PCIE_ATS_CNTL_VF_9__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL_VF_9__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_PCIE_ATS_CNTL_VF_10__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL_VF_10__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_PCIE_ATS_CNTL_VF_11__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL_VF_11__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_PCIE_ATS_CNTL_VF_12__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL_VF_12__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_PCIE_ATS_CNTL_VF_13__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL_VF_13__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_PCIE_ATS_CNTL_VF_14__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL_VF_14__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_PCIE_ATS_CNTL_VF_15__ATC_ENABLE__SHIFT\t0x1f\n#define ATHUB_PCIE_ATS_CNTL_VF_15__ATC_ENABLE_MASK\t0x80000000L\n\n#define ATHUB_MEM_POWER_LS__LS_SETUP__SHIFT\t0x0\n#define ATHUB_MEM_POWER_LS__LS_HOLD__SHIFT\t0x6\n#define ATHUB_MEM_POWER_LS__LS_SETUP_MASK\t0x0000003FL\n#define ATHUB_MEM_POWER_LS__LS_HOLD_MASK\t0x00000FC0L\n\n#define ATS_IH_CREDIT__CREDIT_VALUE__SHIFT\t0x0\n#define ATS_IH_CREDIT__IH_CLIENT_ID__SHIFT\t0x10\n#define ATS_IH_CREDIT__CREDIT_VALUE_MASK\t0x00000003L\n#define ATS_IH_CREDIT__IH_CLIENT_ID_MASK\t0x00FF0000L\n\n#define ATHUB_IH_CREDIT__CREDIT_VALUE__SHIFT\t0x0\n#define ATHUB_IH_CREDIT__IH_CLIENT_ID__SHIFT\t0x10\n#define ATHUB_IH_CREDIT__CREDIT_VALUE_MASK\t0x00000003L\n#define ATHUB_IH_CREDIT__IH_CLIENT_ID_MASK\t0x00FF0000L\n\n#define ATC_VMID16_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID16_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID16_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID16_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID16_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID16_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID17_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID17_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID17_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID17_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID17_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID17_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID18_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID18_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID18_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID18_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID18_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID18_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID19_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID19_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID19_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID19_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID19_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID19_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID20_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID20_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID20_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID20_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID20_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID20_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID21_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID21_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID21_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID21_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID21_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID21_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID22_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID22_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID22_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID22_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID22_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID22_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID23_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID23_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID23_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID23_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID23_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID23_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID24_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID24_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID24_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID24_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID24_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID24_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID25_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID25_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID25_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID25_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID25_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID25_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID26_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID26_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID26_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID26_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID26_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID26_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID27_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID27_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID27_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID27_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID27_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID27_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID28_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID28_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID28_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID28_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID28_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID28_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID29_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID29_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID29_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID29_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID29_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID29_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID30_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID30_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID30_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID30_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID30_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID30_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_VMID31_PASID_MAPPING__PASID__SHIFT\t0x0\n#define ATC_VMID31_PASID_MAPPING__NO_INVALIDATION__SHIFT\t0x1e\n#define ATC_VMID31_PASID_MAPPING__VALID__SHIFT\t0x1f\n#define ATC_VMID31_PASID_MAPPING__PASID_MASK\t0x0000FFFFL\n#define ATC_VMID31_PASID_MAPPING__NO_INVALIDATION_MASK\t0x40000000L\n#define ATC_VMID31_PASID_MAPPING__VALID_MASK\t0x80000000L\n\n#define ATC_ATS_MMHUB_ATCL2_STATUS__POWERED_DOWN__SHIFT\t0x0\n#define ATC_ATS_MMHUB_ATCL2_STATUS__POWERED_DOWN_MASK\t0x00000001L\n\n#define ATHUB_SHARED_VIRT_RESET_REQ__VF__SHIFT\t0x0\n#define ATHUB_SHARED_VIRT_RESET_REQ__PF__SHIFT\t0x1f\n#define ATHUB_SHARED_VIRT_RESET_REQ__VF_MASK\t0x0000FFFFL\n#define ATHUB_SHARED_VIRT_RESET_REQ__PF_MASK\t0x80000000L\n\n#define ATHUB_SHARED_ACTIVE_FCN_ID__VFID__SHIFT\t0x0\n#define ATHUB_SHARED_ACTIVE_FCN_ID__VF__SHIFT\t0x1f\n#define ATHUB_SHARED_ACTIVE_FCN_ID__VFID_MASK\t0x0000000FL\n#define ATHUB_SHARED_ACTIVE_FCN_ID__VF_MASK\t0x80000000L\n\n#define ATC_ATS_SDPPORT_CNTL__ATS_INV_SELF_ACTIVATE__SHIFT\t0x0\n#define ATC_ATS_SDPPORT_CNTL__ATS_INV_CFG_MODE__SHIFT\t0x1\n#define ATC_ATS_SDPPORT_CNTL__ATS_INV_HALT_THRESHOLD__SHIFT\t0x3\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_SELF_ACTIVATE__SHIFT\t0x7\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_QUICK_COMACK__SHIFT\t0x8\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_HALT_THRESHOLD__SHIFT\t0x9\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_PASSIVE_MODE__SHIFT\t0xd\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_RDY_MODE__SHIFT\t0xe\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_MMHUB_RDY_MODE__SHIFT\t0xf\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPCKEN__SHIFT\t0x10\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPCKENRCV__SHIFT\t0x11\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPDATACKEN__SHIFT\t0x12\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPDATACKENRCV__SHIFT\t0x13\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_WRRSPCKEN__SHIFT\t0x14\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_WRRSPCKENRCV__SHIFT\t0x15\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_REQCKEN__SHIFT\t0x16\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_REQCKENRCV__SHIFT\t0x17\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_ORIGDATACKEN__SHIFT\t0x18\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_ORIGDATACKENRCV__SHIFT\t0x19\n#define ATC_ATS_SDPPORT_CNTL__ATS_INV_SELF_ACTIVATE_MASK\t0x00000001L\n#define ATC_ATS_SDPPORT_CNTL__ATS_INV_CFG_MODE_MASK\t0x00000006L\n#define ATC_ATS_SDPPORT_CNTL__ATS_INV_HALT_THRESHOLD_MASK\t0x00000078L\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_SELF_ACTIVATE_MASK\t0x00000080L\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_QUICK_COMACK_MASK\t0x00000100L\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_HALT_THRESHOLD_MASK\t0x00001E00L\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_PASSIVE_MODE_MASK\t0x00002000L\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_RDY_MODE_MASK\t0x00004000L\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_MMHUB_RDY_MODE_MASK\t0x00008000L\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPCKEN_MASK\t0x00010000L\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPCKENRCV_MASK\t0x00020000L\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPDATACKEN_MASK\t0x00040000L\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPDATACKENRCV_MASK\t0x00080000L\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_WRRSPCKEN_MASK\t0x00100000L\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_WRRSPCKENRCV_MASK\t0x00200000L\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_REQCKEN_MASK\t0x00400000L\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_REQCKENRCV_MASK\t0x00800000L\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_ORIGDATACKEN_MASK\t0x01000000L\n#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_ORIGDATACKENRCV_MASK\t0x02000000L\n\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID0__SHIFT\t0x0\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID1__SHIFT\t0x1\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID2__SHIFT\t0x2\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID3__SHIFT\t0x3\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID4__SHIFT\t0x4\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID5__SHIFT\t0x5\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID6__SHIFT\t0x6\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID7__SHIFT\t0x7\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID8__SHIFT\t0x8\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID9__SHIFT\t0x9\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID10__SHIFT\t0xa\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID11__SHIFT\t0xb\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID12__SHIFT\t0xc\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID13__SHIFT\t0xd\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID14__SHIFT\t0xe\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID15__SHIFT\t0xf\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID0_MASK\t0x00000001L\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID1_MASK\t0x00000002L\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID2_MASK\t0x00000004L\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID3_MASK\t0x00000008L\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID4_MASK\t0x00000010L\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID5_MASK\t0x00000020L\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID6_MASK\t0x00000040L\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID7_MASK\t0x00000080L\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID8_MASK\t0x00000100L\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID9_MASK\t0x00000200L\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID10_MASK\t0x00000400L\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID11_MASK\t0x00000800L\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID12_MASK\t0x00001000L\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID13_MASK\t0x00002000L\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID14_MASK\t0x00004000L\n#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID15_MASK\t0x00008000L\n\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID0__SHIFT\t0x0\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID1__SHIFT\t0x1\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID2__SHIFT\t0x2\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID3__SHIFT\t0x3\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID4__SHIFT\t0x4\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID5__SHIFT\t0x5\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID6__SHIFT\t0x6\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID7__SHIFT\t0x7\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID8__SHIFT\t0x8\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID9__SHIFT\t0x9\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID10__SHIFT\t0xa\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID11__SHIFT\t0xb\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID12__SHIFT\t0xc\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID13__SHIFT\t0xd\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID14__SHIFT\t0xe\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID15__SHIFT\t0xf\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID0_MASK\t0x00000001L\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID1_MASK\t0x00000002L\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID2_MASK\t0x00000004L\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID3_MASK\t0x00000008L\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID4_MASK\t0x00000010L\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID5_MASK\t0x00000020L\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID6_MASK\t0x00000040L\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID7_MASK\t0x00000080L\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID8_MASK\t0x00000100L\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID9_MASK\t0x00000200L\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID10_MASK\t0x00000400L\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID11_MASK\t0x00000800L\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID12_MASK\t0x00001000L\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID13_MASK\t0x00002000L\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID14_MASK\t0x00004000L\n#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID15_MASK\t0x00008000L\n\n\n\n\n#define XPB_RTR_SRC_APRTR0__BASE_ADDR__SHIFT\t0x0\n#define XPB_RTR_SRC_APRTR0__BASE_ADDR_MASK\t0x7FFFFFFFL\n\n#define XPB_RTR_SRC_APRTR1__BASE_ADDR__SHIFT\t0x0\n#define XPB_RTR_SRC_APRTR1__BASE_ADDR_MASK\t0x7FFFFFFFL\n\n#define XPB_RTR_SRC_APRTR2__BASE_ADDR__SHIFT\t0x0\n#define XPB_RTR_SRC_APRTR2__BASE_ADDR_MASK\t0x7FFFFFFFL\n\n#define XPB_RTR_SRC_APRTR3__BASE_ADDR__SHIFT\t0x0\n#define XPB_RTR_SRC_APRTR3__BASE_ADDR_MASK\t0x7FFFFFFFL\n\n#define XPB_RTR_SRC_APRTR4__BASE_ADDR__SHIFT\t0x0\n#define XPB_RTR_SRC_APRTR4__BASE_ADDR_MASK\t0x7FFFFFFFL\n\n#define XPB_RTR_SRC_APRTR5__BASE_ADDR__SHIFT\t0x0\n#define XPB_RTR_SRC_APRTR5__BASE_ADDR_MASK\t0x7FFFFFFFL\n\n#define XPB_RTR_SRC_APRTR6__BASE_ADDR__SHIFT\t0x0\n#define XPB_RTR_SRC_APRTR6__BASE_ADDR_MASK\t0x7FFFFFFFL\n\n#define XPB_RTR_SRC_APRTR7__BASE_ADDR__SHIFT\t0x0\n#define XPB_RTR_SRC_APRTR7__BASE_ADDR_MASK\t0x7FFFFFFFL\n\n#define XPB_RTR_SRC_APRTR8__BASE_ADDR__SHIFT\t0x0\n#define XPB_RTR_SRC_APRTR8__BASE_ADDR_MASK\t0x7FFFFFFFL\n\n#define XPB_RTR_SRC_APRTR9__BASE_ADDR__SHIFT\t0x0\n#define XPB_RTR_SRC_APRTR9__BASE_ADDR_MASK\t0x7FFFFFFFL\n\n#define XPB_XDMA_RTR_SRC_APRTR0__BASE_ADDR__SHIFT\t0x0\n#define XPB_XDMA_RTR_SRC_APRTR0__BASE_ADDR_MASK\t0x7FFFFFFFL\n\n#define XPB_XDMA_RTR_SRC_APRTR1__BASE_ADDR__SHIFT\t0x0\n#define XPB_XDMA_RTR_SRC_APRTR1__BASE_ADDR_MASK\t0x7FFFFFFFL\n\n#define XPB_XDMA_RTR_SRC_APRTR2__BASE_ADDR__SHIFT\t0x0\n#define XPB_XDMA_RTR_SRC_APRTR2__BASE_ADDR_MASK\t0x7FFFFFFFL\n\n#define XPB_XDMA_RTR_SRC_APRTR3__BASE_ADDR__SHIFT\t0x0\n#define XPB_XDMA_RTR_SRC_APRTR3__BASE_ADDR_MASK\t0x7FFFFFFFL\n\n#define XPB_RTR_DEST_MAP0__NMR__SHIFT\t0x0\n#define XPB_RTR_DEST_MAP0__DEST_OFFSET__SHIFT\t0x1\n#define XPB_RTR_DEST_MAP0__DEST_SEL__SHIFT\t0x14\n#define XPB_RTR_DEST_MAP0__DEST_SEL_RPB__SHIFT\t0x18\n#define XPB_RTR_DEST_MAP0__APRTR_SIZE__SHIFT\t0x1a\n#define XPB_RTR_DEST_MAP0__NMR_MASK\t0x00000001L\n#define XPB_RTR_DEST_MAP0__DEST_OFFSET_MASK\t0x000FFFFEL\n#define XPB_RTR_DEST_MAP0__DEST_SEL_MASK\t0x00F00000L\n#define XPB_RTR_DEST_MAP0__DEST_SEL_RPB_MASK\t0x01000000L\n#define XPB_RTR_DEST_MAP0__APRTR_SIZE_MASK\t0x7C000000L\n\n#define XPB_RTR_DEST_MAP1__NMR__SHIFT\t0x0\n#define XPB_RTR_DEST_MAP1__DEST_OFFSET__SHIFT\t0x1\n#define XPB_RTR_DEST_MAP1__DEST_SEL__SHIFT\t0x14\n#define XPB_RTR_DEST_MAP1__DEST_SEL_RPB__SHIFT\t0x18\n#define XPB_RTR_DEST_MAP1__APRTR_SIZE__SHIFT\t0x1a\n#define XPB_RTR_DEST_MAP1__NMR_MASK\t0x00000001L\n#define XPB_RTR_DEST_MAP1__DEST_OFFSET_MASK\t0x000FFFFEL\n#define XPB_RTR_DEST_MAP1__DEST_SEL_MASK\t0x00F00000L\n#define XPB_RTR_DEST_MAP1__DEST_SEL_RPB_MASK\t0x01000000L\n#define XPB_RTR_DEST_MAP1__APRTR_SIZE_MASK\t0x7C000000L\n\n#define XPB_RTR_DEST_MAP2__NMR__SHIFT\t0x0\n#define XPB_RTR_DEST_MAP2__DEST_OFFSET__SHIFT\t0x1\n#define XPB_RTR_DEST_MAP2__DEST_SEL__SHIFT\t0x14\n#define XPB_RTR_DEST_MAP2__DEST_SEL_RPB__SHIFT\t0x18\n#define XPB_RTR_DEST_MAP2__APRTR_SIZE__SHIFT\t0x1a\n#define XPB_RTR_DEST_MAP2__NMR_MASK\t0x00000001L\n#define XPB_RTR_DEST_MAP2__DEST_OFFSET_MASK\t0x000FFFFEL\n#define XPB_RTR_DEST_MAP2__DEST_SEL_MASK\t0x00F00000L\n#define XPB_RTR_DEST_MAP2__DEST_SEL_RPB_MASK\t0x01000000L\n#define XPB_RTR_DEST_MAP2__APRTR_SIZE_MASK\t0x7C000000L\n\n#define XPB_RTR_DEST_MAP3__NMR__SHIFT\t0x0\n#define XPB_RTR_DEST_MAP3__DEST_OFFSET__SHIFT\t0x1\n#define XPB_RTR_DEST_MAP3__DEST_SEL__SHIFT\t0x14\n#define XPB_RTR_DEST_MAP3__DEST_SEL_RPB__SHIFT\t0x18\n#define XPB_RTR_DEST_MAP3__APRTR_SIZE__SHIFT\t0x1a\n#define XPB_RTR_DEST_MAP3__NMR_MASK\t0x00000001L\n#define XPB_RTR_DEST_MAP3__DEST_OFFSET_MASK\t0x000FFFFEL\n#define XPB_RTR_DEST_MAP3__DEST_SEL_MASK\t0x00F00000L\n#define XPB_RTR_DEST_MAP3__DEST_SEL_RPB_MASK\t0x01000000L\n#define XPB_RTR_DEST_MAP3__APRTR_SIZE_MASK\t0x7C000000L\n\n#define XPB_RTR_DEST_MAP4__NMR__SHIFT\t0x0\n#define XPB_RTR_DEST_MAP4__DEST_OFFSET__SHIFT\t0x1\n#define XPB_RTR_DEST_MAP4__DEST_SEL__SHIFT\t0x14\n#define XPB_RTR_DEST_MAP4__DEST_SEL_RPB__SHIFT\t0x18\n#define XPB_RTR_DEST_MAP4__APRTR_SIZE__SHIFT\t0x1a\n#define XPB_RTR_DEST_MAP4__NMR_MASK\t0x00000001L\n#define XPB_RTR_DEST_MAP4__DEST_OFFSET_MASK\t0x000FFFFEL\n#define XPB_RTR_DEST_MAP4__DEST_SEL_MASK\t0x00F00000L\n#define XPB_RTR_DEST_MAP4__DEST_SEL_RPB_MASK\t0x01000000L\n#define XPB_RTR_DEST_MAP4__APRTR_SIZE_MASK\t0x7C000000L\n\n#define XPB_RTR_DEST_MAP5__NMR__SHIFT\t0x0\n#define XPB_RTR_DEST_MAP5__DEST_OFFSET__SHIFT\t0x1\n#define XPB_RTR_DEST_MAP5__DEST_SEL__SHIFT\t0x14\n#define XPB_RTR_DEST_MAP5__DEST_SEL_RPB__SHIFT\t0x18\n#define XPB_RTR_DEST_MAP5__APRTR_SIZE__SHIFT\t0x1a\n#define XPB_RTR_DEST_MAP5__NMR_MASK\t0x00000001L\n#define XPB_RTR_DEST_MAP5__DEST_OFFSET_MASK\t0x000FFFFEL\n#define XPB_RTR_DEST_MAP5__DEST_SEL_MASK\t0x00F00000L\n#define XPB_RTR_DEST_MAP5__DEST_SEL_RPB_MASK\t0x01000000L\n#define XPB_RTR_DEST_MAP5__APRTR_SIZE_MASK\t0x7C000000L\n\n#define XPB_RTR_DEST_MAP6__NMR__SHIFT\t0x0\n#define XPB_RTR_DEST_MAP6__DEST_OFFSET__SHIFT\t0x1\n#define XPB_RTR_DEST_MAP6__DEST_SEL__SHIFT\t0x14\n#define XPB_RTR_DEST_MAP6__DEST_SEL_RPB__SHIFT\t0x18\n#define XPB_RTR_DEST_MAP6__APRTR_SIZE__SHIFT\t0x1a\n#define XPB_RTR_DEST_MAP6__NMR_MASK\t0x00000001L\n#define XPB_RTR_DEST_MAP6__DEST_OFFSET_MASK\t0x000FFFFEL\n#define XPB_RTR_DEST_MAP6__DEST_SEL_MASK\t0x00F00000L\n#define XPB_RTR_DEST_MAP6__DEST_SEL_RPB_MASK\t0x01000000L\n#define XPB_RTR_DEST_MAP6__APRTR_SIZE_MASK\t0x7C000000L\n\n#define XPB_RTR_DEST_MAP7__NMR__SHIFT\t0x0\n#define XPB_RTR_DEST_MAP7__DEST_OFFSET__SHIFT\t0x1\n#define XPB_RTR_DEST_MAP7__DEST_SEL__SHIFT\t0x14\n#define XPB_RTR_DEST_MAP7__DEST_SEL_RPB__SHIFT\t0x18\n#define XPB_RTR_DEST_MAP7__APRTR_SIZE__SHIFT\t0x1a\n#define XPB_RTR_DEST_MAP7__NMR_MASK\t0x00000001L\n#define XPB_RTR_DEST_MAP7__DEST_OFFSET_MASK\t0x000FFFFEL\n#define XPB_RTR_DEST_MAP7__DEST_SEL_MASK\t0x00F00000L\n#define XPB_RTR_DEST_MAP7__DEST_SEL_RPB_MASK\t0x01000000L\n#define XPB_RTR_DEST_MAP7__APRTR_SIZE_MASK\t0x7C000000L\n\n#define XPB_RTR_DEST_MAP8__NMR__SHIFT\t0x0\n#define XPB_RTR_DEST_MAP8__DEST_OFFSET__SHIFT\t0x1\n#define XPB_RTR_DEST_MAP8__DEST_SEL__SHIFT\t0x14\n#define XPB_RTR_DEST_MAP8__DEST_SEL_RPB__SHIFT\t0x18\n#define XPB_RTR_DEST_MAP8__APRTR_SIZE__SHIFT\t0x1a\n#define XPB_RTR_DEST_MAP8__NMR_MASK\t0x00000001L\n#define XPB_RTR_DEST_MAP8__DEST_OFFSET_MASK\t0x000FFFFEL\n#define XPB_RTR_DEST_MAP8__DEST_SEL_MASK\t0x00F00000L\n#define XPB_RTR_DEST_MAP8__DEST_SEL_RPB_MASK\t0x01000000L\n#define XPB_RTR_DEST_MAP8__APRTR_SIZE_MASK\t0x7C000000L\n\n#define XPB_RTR_DEST_MAP9__NMR__SHIFT\t0x0\n#define XPB_RTR_DEST_MAP9__DEST_OFFSET__SHIFT\t0x1\n#define XPB_RTR_DEST_MAP9__DEST_SEL__SHIFT\t0x14\n#define XPB_RTR_DEST_MAP9__DEST_SEL_RPB__SHIFT\t0x18\n#define XPB_RTR_DEST_MAP9__APRTR_SIZE__SHIFT\t0x1a\n#define XPB_RTR_DEST_MAP9__NMR_MASK\t0x00000001L\n#define XPB_RTR_DEST_MAP9__DEST_OFFSET_MASK\t0x000FFFFEL\n#define XPB_RTR_DEST_MAP9__DEST_SEL_MASK\t0x00F00000L\n#define XPB_RTR_DEST_MAP9__DEST_SEL_RPB_MASK\t0x01000000L\n#define XPB_RTR_DEST_MAP9__APRTR_SIZE_MASK\t0x7C000000L\n\n#define XPB_XDMA_RTR_DEST_MAP0__NMR__SHIFT\t0x0\n#define XPB_XDMA_RTR_DEST_MAP0__DEST_OFFSET__SHIFT\t0x1\n#define XPB_XDMA_RTR_DEST_MAP0__DEST_SEL__SHIFT\t0x14\n#define XPB_XDMA_RTR_DEST_MAP0__DEST_SEL_RPB__SHIFT\t0x18\n#define XPB_XDMA_RTR_DEST_MAP0__APRTR_SIZE__SHIFT\t0x1a\n#define XPB_XDMA_RTR_DEST_MAP0__NMR_MASK\t0x00000001L\n#define XPB_XDMA_RTR_DEST_MAP0__DEST_OFFSET_MASK\t0x000FFFFEL\n#define XPB_XDMA_RTR_DEST_MAP0__DEST_SEL_MASK\t0x00F00000L\n#define XPB_XDMA_RTR_DEST_MAP0__DEST_SEL_RPB_MASK\t0x01000000L\n#define XPB_XDMA_RTR_DEST_MAP0__APRTR_SIZE_MASK\t0x7C000000L\n\n#define XPB_XDMA_RTR_DEST_MAP1__NMR__SHIFT\t0x0\n#define XPB_XDMA_RTR_DEST_MAP1__DEST_OFFSET__SHIFT\t0x1\n#define XPB_XDMA_RTR_DEST_MAP1__DEST_SEL__SHIFT\t0x14\n#define XPB_XDMA_RTR_DEST_MAP1__DEST_SEL_RPB__SHIFT\t0x18\n#define XPB_XDMA_RTR_DEST_MAP1__APRTR_SIZE__SHIFT\t0x1a\n#define XPB_XDMA_RTR_DEST_MAP1__NMR_MASK\t0x00000001L\n#define XPB_XDMA_RTR_DEST_MAP1__DEST_OFFSET_MASK\t0x000FFFFEL\n#define XPB_XDMA_RTR_DEST_MAP1__DEST_SEL_MASK\t0x00F00000L\n#define XPB_XDMA_RTR_DEST_MAP1__DEST_SEL_RPB_MASK\t0x01000000L\n#define XPB_XDMA_RTR_DEST_MAP1__APRTR_SIZE_MASK\t0x7C000000L\n\n#define XPB_XDMA_RTR_DEST_MAP2__NMR__SHIFT\t0x0\n#define XPB_XDMA_RTR_DEST_MAP2__DEST_OFFSET__SHIFT\t0x1\n#define XPB_XDMA_RTR_DEST_MAP2__DEST_SEL__SHIFT\t0x14\n#define XPB_XDMA_RTR_DEST_MAP2__DEST_SEL_RPB__SHIFT\t0x18\n#define XPB_XDMA_RTR_DEST_MAP2__APRTR_SIZE__SHIFT\t0x1a\n#define XPB_XDMA_RTR_DEST_MAP2__NMR_MASK\t0x00000001L\n#define XPB_XDMA_RTR_DEST_MAP2__DEST_OFFSET_MASK\t0x000FFFFEL\n#define XPB_XDMA_RTR_DEST_MAP2__DEST_SEL_MASK\t0x00F00000L\n#define XPB_XDMA_RTR_DEST_MAP2__DEST_SEL_RPB_MASK\t0x01000000L\n#define XPB_XDMA_RTR_DEST_MAP2__APRTR_SIZE_MASK\t0x7C000000L\n\n#define XPB_XDMA_RTR_DEST_MAP3__NMR__SHIFT\t0x0\n#define XPB_XDMA_RTR_DEST_MAP3__DEST_OFFSET__SHIFT\t0x1\n#define XPB_XDMA_RTR_DEST_MAP3__DEST_SEL__SHIFT\t0x14\n#define XPB_XDMA_RTR_DEST_MAP3__DEST_SEL_RPB__SHIFT\t0x18\n#define XPB_XDMA_RTR_DEST_MAP3__APRTR_SIZE__SHIFT\t0x1a\n#define XPB_XDMA_RTR_DEST_MAP3__NMR_MASK\t0x00000001L\n#define XPB_XDMA_RTR_DEST_MAP3__DEST_OFFSET_MASK\t0x000FFFFEL\n#define XPB_XDMA_RTR_DEST_MAP3__DEST_SEL_MASK\t0x00F00000L\n#define XPB_XDMA_RTR_DEST_MAP3__DEST_SEL_RPB_MASK\t0x01000000L\n#define XPB_XDMA_RTR_DEST_MAP3__APRTR_SIZE_MASK\t0x7C000000L\n\n#define XPB_CLG_CFG0__WCB_NUM__SHIFT\t0x0\n#define XPB_CLG_CFG0__P2P_BAR__SHIFT\t0x7\n#define XPB_CLG_CFG0__HOST_FLUSH__SHIFT\t0xa\n#define XPB_CLG_CFG0__WCB_NUM_MASK\t0x0000000FL\n#define XPB_CLG_CFG0__P2P_BAR_MASK\t0x00000380L\n#define XPB_CLG_CFG0__HOST_FLUSH_MASK\t0x00003C00L\n\n#define XPB_CLG_CFG1__WCB_NUM__SHIFT\t0x0\n#define XPB_CLG_CFG1__P2P_BAR__SHIFT\t0x7\n#define XPB_CLG_CFG1__HOST_FLUSH__SHIFT\t0xa\n#define XPB_CLG_CFG1__WCB_NUM_MASK\t0x0000000FL\n#define XPB_CLG_CFG1__P2P_BAR_MASK\t0x00000380L\n#define XPB_CLG_CFG1__HOST_FLUSH_MASK\t0x00003C00L\n\n#define XPB_CLG_CFG2__WCB_NUM__SHIFT\t0x0\n#define XPB_CLG_CFG2__P2P_BAR__SHIFT\t0x7\n#define XPB_CLG_CFG2__HOST_FLUSH__SHIFT\t0xa\n#define XPB_CLG_CFG2__WCB_NUM_MASK\t0x0000000FL\n#define XPB_CLG_CFG2__P2P_BAR_MASK\t0x00000380L\n#define XPB_CLG_CFG2__HOST_FLUSH_MASK\t0x00003C00L\n\n#define XPB_CLG_CFG3__WCB_NUM__SHIFT\t0x0\n#define XPB_CLG_CFG3__P2P_BAR__SHIFT\t0x7\n#define XPB_CLG_CFG3__HOST_FLUSH__SHIFT\t0xa\n#define XPB_CLG_CFG3__WCB_NUM_MASK\t0x0000000FL\n#define XPB_CLG_CFG3__P2P_BAR_MASK\t0x00000380L\n#define XPB_CLG_CFG3__HOST_FLUSH_MASK\t0x00003C00L\n\n#define XPB_CLG_CFG4__WCB_NUM__SHIFT\t0x0\n#define XPB_CLG_CFG4__P2P_BAR__SHIFT\t0x7\n#define XPB_CLG_CFG4__HOST_FLUSH__SHIFT\t0xa\n#define XPB_CLG_CFG4__WCB_NUM_MASK\t0x0000000FL\n#define XPB_CLG_CFG4__P2P_BAR_MASK\t0x00000380L\n#define XPB_CLG_CFG4__HOST_FLUSH_MASK\t0x00003C00L\n\n#define XPB_CLG_CFG5__WCB_NUM__SHIFT\t0x0\n#define XPB_CLG_CFG5__P2P_BAR__SHIFT\t0x7\n#define XPB_CLG_CFG5__HOST_FLUSH__SHIFT\t0xa\n#define XPB_CLG_CFG5__WCB_NUM_MASK\t0x0000000FL\n#define XPB_CLG_CFG5__P2P_BAR_MASK\t0x00000380L\n#define XPB_CLG_CFG5__HOST_FLUSH_MASK\t0x00003C00L\n\n#define XPB_CLG_CFG6__WCB_NUM__SHIFT\t0x0\n#define XPB_CLG_CFG6__P2P_BAR__SHIFT\t0x7\n#define XPB_CLG_CFG6__HOST_FLUSH__SHIFT\t0xa\n#define XPB_CLG_CFG6__WCB_NUM_MASK\t0x0000000FL\n#define XPB_CLG_CFG6__P2P_BAR_MASK\t0x00000380L\n#define XPB_CLG_CFG6__HOST_FLUSH_MASK\t0x00003C00L\n\n#define XPB_CLG_CFG7__WCB_NUM__SHIFT\t0x0\n#define XPB_CLG_CFG7__P2P_BAR__SHIFT\t0x7\n#define XPB_CLG_CFG7__HOST_FLUSH__SHIFT\t0xa\n#define XPB_CLG_CFG7__WCB_NUM_MASK\t0x0000000FL\n#define XPB_CLG_CFG7__P2P_BAR_MASK\t0x00000380L\n#define XPB_CLG_CFG7__HOST_FLUSH_MASK\t0x00003C00L\n\n#define XPB_CLG_EXTRA__CMP0_HIGH__SHIFT\t0x0\n#define XPB_CLG_EXTRA__CMP0_LOW__SHIFT\t0x6\n#define XPB_CLG_EXTRA__VLD0__SHIFT\t0xb\n#define XPB_CLG_EXTRA__CLG0_NUM__SHIFT\t0xc\n#define XPB_CLG_EXTRA__CMP1_HIGH__SHIFT\t0xf\n#define XPB_CLG_EXTRA__CMP1_LOW__SHIFT\t0x15\n#define XPB_CLG_EXTRA__VLD1__SHIFT\t0x1a\n#define XPB_CLG_EXTRA__CLG1_NUM__SHIFT\t0x1b\n#define XPB_CLG_EXTRA__CMP0_HIGH_MASK\t0x0000003FL\n#define XPB_CLG_EXTRA__CMP0_LOW_MASK\t0x000007C0L\n#define XPB_CLG_EXTRA__VLD0_MASK\t0x00000800L\n#define XPB_CLG_EXTRA__CLG0_NUM_MASK\t0x00007000L\n#define XPB_CLG_EXTRA__CMP1_HIGH_MASK\t0x001F8000L\n#define XPB_CLG_EXTRA__CMP1_LOW_MASK\t0x03E00000L\n#define XPB_CLG_EXTRA__VLD1_MASK\t0x04000000L\n#define XPB_CLG_EXTRA__CLG1_NUM_MASK\t0x38000000L\n\n#define XPB_CLG_EXTRA_MSK__MSK0_HIGH__SHIFT\t0x0\n#define XPB_CLG_EXTRA_MSK__MSK0_LOW__SHIFT\t0x6\n#define XPB_CLG_EXTRA_MSK__MSK1_HIGH__SHIFT\t0xb\n#define XPB_CLG_EXTRA_MSK__MSK1_LOW__SHIFT\t0x11\n#define XPB_CLG_EXTRA_MSK__MSK0_HIGH_MASK\t0x0000003FL\n#define XPB_CLG_EXTRA_MSK__MSK0_LOW_MASK\t0x000007C0L\n#define XPB_CLG_EXTRA_MSK__MSK1_HIGH_MASK\t0x0001F800L\n#define XPB_CLG_EXTRA_MSK__MSK1_LOW_MASK\t0x003E0000L\n\n#define XPB_LB_ADDR__CMP0__SHIFT\t0x0\n#define XPB_LB_ADDR__MASK0__SHIFT\t0xa\n#define XPB_LB_ADDR__CMP1__SHIFT\t0x14\n#define XPB_LB_ADDR__MASK1__SHIFT\t0x1a\n#define XPB_LB_ADDR__CMP0_MASK\t0x000003FFL\n#define XPB_LB_ADDR__MASK0_MASK\t0x000FFC00L\n#define XPB_LB_ADDR__CMP1_MASK\t0x03F00000L\n#define XPB_LB_ADDR__MASK1_MASK\t0xFC000000L\n\n#define XPB_WCB_STS__PBUF_VLD__SHIFT\t0x0\n#define XPB_WCB_STS__WCB_HST_DATA_BUF_CNT__SHIFT\t0x10\n#define XPB_WCB_STS__WCB_SID_DATA_BUF_CNT__SHIFT\t0x17\n#define XPB_WCB_STS__PBUF_VLD_MASK\t0x0000FFFFL\n#define XPB_WCB_STS__WCB_HST_DATA_BUF_CNT_MASK\t0x007F0000L\n#define XPB_WCB_STS__WCB_SID_DATA_BUF_CNT_MASK\t0x3F800000L\n\n#define XPB_HST_CFG__BAR_UP_WR_CMD__SHIFT\t0x0\n#define XPB_HST_CFG__BAR_UP_WR_CMD_MASK\t0x00000001L\n\n#define XPB_P2P_BAR_CFG__ADDR_SIZE__SHIFT\t0x0\n#define XPB_P2P_BAR_CFG__SEND_BAR__SHIFT\t0x4\n#define XPB_P2P_BAR_CFG__SNOOP__SHIFT\t0x6\n#define XPB_P2P_BAR_CFG__SEND_DIS__SHIFT\t0x7\n#define XPB_P2P_BAR_CFG__COMPRESS_DIS__SHIFT\t0x8\n#define XPB_P2P_BAR_CFG__UPDATE_DIS__SHIFT\t0x9\n#define XPB_P2P_BAR_CFG__REGBAR_FROM_SYSBAR__SHIFT\t0xa\n#define XPB_P2P_BAR_CFG__RD_EN__SHIFT\t0xb\n#define XPB_P2P_BAR_CFG__ATC_TRANSLATED__SHIFT\t0xc\n#define XPB_P2P_BAR_CFG__ADDR_SIZE_MASK\t0x0000000FL\n#define XPB_P2P_BAR_CFG__SEND_BAR_MASK\t0x00000030L\n#define XPB_P2P_BAR_CFG__SNOOP_MASK\t0x00000040L\n#define XPB_P2P_BAR_CFG__SEND_DIS_MASK\t0x00000080L\n#define XPB_P2P_BAR_CFG__COMPRESS_DIS_MASK\t0x00000100L\n#define XPB_P2P_BAR_CFG__UPDATE_DIS_MASK\t0x00000200L\n#define XPB_P2P_BAR_CFG__REGBAR_FROM_SYSBAR_MASK\t0x00000400L\n#define XPB_P2P_BAR_CFG__RD_EN_MASK\t0x00000800L\n#define XPB_P2P_BAR_CFG__ATC_TRANSLATED_MASK\t0x00001000L\n\n#define XPB_P2P_BAR0__HOST_FLUSH__SHIFT\t0x0\n#define XPB_P2P_BAR0__REG_SYS_BAR__SHIFT\t0x4\n#define XPB_P2P_BAR0__MEM_SYS_BAR__SHIFT\t0x8\n#define XPB_P2P_BAR0__VALID__SHIFT\t0xc\n#define XPB_P2P_BAR0__SEND_DIS__SHIFT\t0xd\n#define XPB_P2P_BAR0__COMPRESS_DIS__SHIFT\t0xe\n#define XPB_P2P_BAR0__RESERVED__SHIFT\t0xf\n#define XPB_P2P_BAR0__ADDRESS__SHIFT\t0x10\n#define XPB_P2P_BAR0__HOST_FLUSH_MASK\t0x0000000FL\n#define XPB_P2P_BAR0__REG_SYS_BAR_MASK\t0x000000F0L\n#define XPB_P2P_BAR0__MEM_SYS_BAR_MASK\t0x00000F00L\n#define XPB_P2P_BAR0__VALID_MASK\t0x00001000L\n#define XPB_P2P_BAR0__SEND_DIS_MASK\t0x00002000L\n#define XPB_P2P_BAR0__COMPRESS_DIS_MASK\t0x00004000L\n#define XPB_P2P_BAR0__RESERVED_MASK\t0x00008000L\n#define XPB_P2P_BAR0__ADDRESS_MASK\t0xFFFF0000L\n\n#define XPB_P2P_BAR1__HOST_FLUSH__SHIFT\t0x0\n#define XPB_P2P_BAR1__REG_SYS_BAR__SHIFT\t0x4\n#define XPB_P2P_BAR1__MEM_SYS_BAR__SHIFT\t0x8\n#define XPB_P2P_BAR1__VALID__SHIFT\t0xc\n#define XPB_P2P_BAR1__SEND_DIS__SHIFT\t0xd\n#define XPB_P2P_BAR1__COMPRESS_DIS__SHIFT\t0xe\n#define XPB_P2P_BAR1__RESERVED__SHIFT\t0xf\n#define XPB_P2P_BAR1__ADDRESS__SHIFT\t0x10\n#define XPB_P2P_BAR1__HOST_FLUSH_MASK\t0x0000000FL\n#define XPB_P2P_BAR1__REG_SYS_BAR_MASK\t0x000000F0L\n#define XPB_P2P_BAR1__MEM_SYS_BAR_MASK\t0x00000F00L\n#define XPB_P2P_BAR1__VALID_MASK\t0x00001000L\n#define XPB_P2P_BAR1__SEND_DIS_MASK\t0x00002000L\n#define XPB_P2P_BAR1__COMPRESS_DIS_MASK\t0x00004000L\n#define XPB_P2P_BAR1__RESERVED_MASK\t0x00008000L\n#define XPB_P2P_BAR1__ADDRESS_MASK\t0xFFFF0000L\n\n#define XPB_P2P_BAR2__HOST_FLUSH__SHIFT\t0x0\n#define XPB_P2P_BAR2__REG_SYS_BAR__SHIFT\t0x4\n#define XPB_P2P_BAR2__MEM_SYS_BAR__SHIFT\t0x8\n#define XPB_P2P_BAR2__VALID__SHIFT\t0xc\n#define XPB_P2P_BAR2__SEND_DIS__SHIFT\t0xd\n#define XPB_P2P_BAR2__COMPRESS_DIS__SHIFT\t0xe\n#define XPB_P2P_BAR2__RESERVED__SHIFT\t0xf\n#define XPB_P2P_BAR2__ADDRESS__SHIFT\t0x10\n#define XPB_P2P_BAR2__HOST_FLUSH_MASK\t0x0000000FL\n#define XPB_P2P_BAR2__REG_SYS_BAR_MASK\t0x000000F0L\n#define XPB_P2P_BAR2__MEM_SYS_BAR_MASK\t0x00000F00L\n#define XPB_P2P_BAR2__VALID_MASK\t0x00001000L\n#define XPB_P2P_BAR2__SEND_DIS_MASK\t0x00002000L\n#define XPB_P2P_BAR2__COMPRESS_DIS_MASK\t0x00004000L\n#define XPB_P2P_BAR2__RESERVED_MASK\t0x00008000L\n#define XPB_P2P_BAR2__ADDRESS_MASK\t0xFFFF0000L\n\n#define XPB_P2P_BAR3__HOST_FLUSH__SHIFT\t0x0\n#define XPB_P2P_BAR3__REG_SYS_BAR__SHIFT\t0x4\n#define XPB_P2P_BAR3__MEM_SYS_BAR__SHIFT\t0x8\n#define XPB_P2P_BAR3__VALID__SHIFT\t0xc\n#define XPB_P2P_BAR3__SEND_DIS__SHIFT\t0xd\n#define XPB_P2P_BAR3__COMPRESS_DIS__SHIFT\t0xe\n#define XPB_P2P_BAR3__RESERVED__SHIFT\t0xf\n#define XPB_P2P_BAR3__ADDRESS__SHIFT\t0x10\n#define XPB_P2P_BAR3__HOST_FLUSH_MASK\t0x0000000FL\n#define XPB_P2P_BAR3__REG_SYS_BAR_MASK\t0x000000F0L\n#define XPB_P2P_BAR3__MEM_SYS_BAR_MASK\t0x00000F00L\n#define XPB_P2P_BAR3__VALID_MASK\t0x00001000L\n#define XPB_P2P_BAR3__SEND_DIS_MASK\t0x00002000L\n#define XPB_P2P_BAR3__COMPRESS_DIS_MASK\t0x00004000L\n#define XPB_P2P_BAR3__RESERVED_MASK\t0x00008000L\n#define XPB_P2P_BAR3__ADDRESS_MASK\t0xFFFF0000L\n\n#define XPB_P2P_BAR4__HOST_FLUSH__SHIFT\t0x0\n#define XPB_P2P_BAR4__REG_SYS_BAR__SHIFT\t0x4\n#define XPB_P2P_BAR4__MEM_SYS_BAR__SHIFT\t0x8\n#define XPB_P2P_BAR4__VALID__SHIFT\t0xc\n#define XPB_P2P_BAR4__SEND_DIS__SHIFT\t0xd\n#define XPB_P2P_BAR4__COMPRESS_DIS__SHIFT\t0xe\n#define XPB_P2P_BAR4__RESERVED__SHIFT\t0xf\n#define XPB_P2P_BAR4__ADDRESS__SHIFT\t0x10\n#define XPB_P2P_BAR4__HOST_FLUSH_MASK\t0x0000000FL\n#define XPB_P2P_BAR4__REG_SYS_BAR_MASK\t0x000000F0L\n#define XPB_P2P_BAR4__MEM_SYS_BAR_MASK\t0x00000F00L\n#define XPB_P2P_BAR4__VALID_MASK\t0x00001000L\n#define XPB_P2P_BAR4__SEND_DIS_MASK\t0x00002000L\n#define XPB_P2P_BAR4__COMPRESS_DIS_MASK\t0x00004000L\n#define XPB_P2P_BAR4__RESERVED_MASK\t0x00008000L\n#define XPB_P2P_BAR4__ADDRESS_MASK\t0xFFFF0000L\n\n#define XPB_P2P_BAR5__HOST_FLUSH__SHIFT\t0x0\n#define XPB_P2P_BAR5__REG_SYS_BAR__SHIFT\t0x4\n#define XPB_P2P_BAR5__MEM_SYS_BAR__SHIFT\t0x8\n#define XPB_P2P_BAR5__VALID__SHIFT\t0xc\n#define XPB_P2P_BAR5__SEND_DIS__SHIFT\t0xd\n#define XPB_P2P_BAR5__COMPRESS_DIS__SHIFT\t0xe\n#define XPB_P2P_BAR5__RESERVED__SHIFT\t0xf\n#define XPB_P2P_BAR5__ADDRESS__SHIFT\t0x10\n#define XPB_P2P_BAR5__HOST_FLUSH_MASK\t0x0000000FL\n#define XPB_P2P_BAR5__REG_SYS_BAR_MASK\t0x000000F0L\n#define XPB_P2P_BAR5__MEM_SYS_BAR_MASK\t0x00000F00L\n#define XPB_P2P_BAR5__VALID_MASK\t0x00001000L\n#define XPB_P2P_BAR5__SEND_DIS_MASK\t0x00002000L\n#define XPB_P2P_BAR5__COMPRESS_DIS_MASK\t0x00004000L\n#define XPB_P2P_BAR5__RESERVED_MASK\t0x00008000L\n#define XPB_P2P_BAR5__ADDRESS_MASK\t0xFFFF0000L\n\n#define XPB_P2P_BAR6__HOST_FLUSH__SHIFT\t0x0\n#define XPB_P2P_BAR6__REG_SYS_BAR__SHIFT\t0x4\n#define XPB_P2P_BAR6__MEM_SYS_BAR__SHIFT\t0x8\n#define XPB_P2P_BAR6__VALID__SHIFT\t0xc\n#define XPB_P2P_BAR6__SEND_DIS__SHIFT\t0xd\n#define XPB_P2P_BAR6__COMPRESS_DIS__SHIFT\t0xe\n#define XPB_P2P_BAR6__RESERVED__SHIFT\t0xf\n#define XPB_P2P_BAR6__ADDRESS__SHIFT\t0x10\n#define XPB_P2P_BAR6__HOST_FLUSH_MASK\t0x0000000FL\n#define XPB_P2P_BAR6__REG_SYS_BAR_MASK\t0x000000F0L\n#define XPB_P2P_BAR6__MEM_SYS_BAR_MASK\t0x00000F00L\n#define XPB_P2P_BAR6__VALID_MASK\t0x00001000L\n#define XPB_P2P_BAR6__SEND_DIS_MASK\t0x00002000L\n#define XPB_P2P_BAR6__COMPRESS_DIS_MASK\t0x00004000L\n#define XPB_P2P_BAR6__RESERVED_MASK\t0x00008000L\n#define XPB_P2P_BAR6__ADDRESS_MASK\t0xFFFF0000L\n\n#define XPB_P2P_BAR7__HOST_FLUSH__SHIFT\t0x0\n#define XPB_P2P_BAR7__REG_SYS_BAR__SHIFT\t0x4\n#define XPB_P2P_BAR7__MEM_SYS_BAR__SHIFT\t0x8\n#define XPB_P2P_BAR7__VALID__SHIFT\t0xc\n#define XPB_P2P_BAR7__SEND_DIS__SHIFT\t0xd\n#define XPB_P2P_BAR7__COMPRESS_DIS__SHIFT\t0xe\n#define XPB_P2P_BAR7__RESERVED__SHIFT\t0xf\n#define XPB_P2P_BAR7__ADDRESS__SHIFT\t0x10\n#define XPB_P2P_BAR7__HOST_FLUSH_MASK\t0x0000000FL\n#define XPB_P2P_BAR7__REG_SYS_BAR_MASK\t0x000000F0L\n#define XPB_P2P_BAR7__MEM_SYS_BAR_MASK\t0x00000F00L\n#define XPB_P2P_BAR7__VALID_MASK\t0x00001000L\n#define XPB_P2P_BAR7__SEND_DIS_MASK\t0x00002000L\n#define XPB_P2P_BAR7__COMPRESS_DIS_MASK\t0x00004000L\n#define XPB_P2P_BAR7__RESERVED_MASK\t0x00008000L\n#define XPB_P2P_BAR7__ADDRESS_MASK\t0xFFFF0000L\n\n#define XPB_P2P_BAR_SETUP__SEL__SHIFT\t0x0\n#define XPB_P2P_BAR_SETUP__REG_SYS_BAR__SHIFT\t0x8\n#define XPB_P2P_BAR_SETUP__VALID__SHIFT\t0xc\n#define XPB_P2P_BAR_SETUP__SEND_DIS__SHIFT\t0xd\n#define XPB_P2P_BAR_SETUP__COMPRESS_DIS__SHIFT\t0xe\n#define XPB_P2P_BAR_SETUP__RESERVED__SHIFT\t0xf\n#define XPB_P2P_BAR_SETUP__ADDRESS__SHIFT\t0x10\n#define XPB_P2P_BAR_SETUP__SEL_MASK\t0x000000FFL\n#define XPB_P2P_BAR_SETUP__REG_SYS_BAR_MASK\t0x00000F00L\n#define XPB_P2P_BAR_SETUP__VALID_MASK\t0x00001000L\n#define XPB_P2P_BAR_SETUP__SEND_DIS_MASK\t0x00002000L\n#define XPB_P2P_BAR_SETUP__COMPRESS_DIS_MASK\t0x00004000L\n#define XPB_P2P_BAR_SETUP__RESERVED_MASK\t0x00008000L\n#define XPB_P2P_BAR_SETUP__ADDRESS_MASK\t0xFFFF0000L\n\n#define XPB_P2P_BAR_DELTA_ABOVE__EN__SHIFT\t0x0\n#define XPB_P2P_BAR_DELTA_ABOVE__DELTA__SHIFT\t0x8\n#define XPB_P2P_BAR_DELTA_ABOVE__EN_MASK\t0x000000FFL\n#define XPB_P2P_BAR_DELTA_ABOVE__DELTA_MASK\t0x0FFFFF00L\n\n#define XPB_P2P_BAR_DELTA_BELOW__EN__SHIFT\t0x0\n#define XPB_P2P_BAR_DELTA_BELOW__DELTA__SHIFT\t0x8\n#define XPB_P2P_BAR_DELTA_BELOW__EN_MASK\t0x000000FFL\n#define XPB_P2P_BAR_DELTA_BELOW__DELTA_MASK\t0x0FFFFF00L\n\n#define XPB_PEER_SYS_BAR0__VALID__SHIFT\t0x0\n#define XPB_PEER_SYS_BAR0__ADDR__SHIFT\t0x1\n#define XPB_PEER_SYS_BAR0__VALID_MASK\t0x00000001L\n#define XPB_PEER_SYS_BAR0__ADDR_MASK\t0xFFFFFFFEL\n\n#define XPB_PEER_SYS_BAR1__VALID__SHIFT\t0x0\n#define XPB_PEER_SYS_BAR1__ADDR__SHIFT\t0x1\n#define XPB_PEER_SYS_BAR1__VALID_MASK\t0x00000001L\n#define XPB_PEER_SYS_BAR1__ADDR_MASK\t0xFFFFFFFEL\n\n#define XPB_PEER_SYS_BAR2__VALID__SHIFT\t0x0\n#define XPB_PEER_SYS_BAR2__ADDR__SHIFT\t0x1\n#define XPB_PEER_SYS_BAR2__VALID_MASK\t0x00000001L\n#define XPB_PEER_SYS_BAR2__ADDR_MASK\t0xFFFFFFFEL\n\n#define XPB_PEER_SYS_BAR3__VALID__SHIFT\t0x0\n#define XPB_PEER_SYS_BAR3__ADDR__SHIFT\t0x1\n#define XPB_PEER_SYS_BAR3__VALID_MASK\t0x00000001L\n#define XPB_PEER_SYS_BAR3__ADDR_MASK\t0xFFFFFFFEL\n\n#define XPB_PEER_SYS_BAR4__VALID__SHIFT\t0x0\n#define XPB_PEER_SYS_BAR4__ADDR__SHIFT\t0x1\n#define XPB_PEER_SYS_BAR4__VALID_MASK\t0x00000001L\n#define XPB_PEER_SYS_BAR4__ADDR_MASK\t0xFFFFFFFEL\n\n#define XPB_PEER_SYS_BAR5__VALID__SHIFT\t0x0\n#define XPB_PEER_SYS_BAR5__ADDR__SHIFT\t0x1\n#define XPB_PEER_SYS_BAR5__VALID_MASK\t0x00000001L\n#define XPB_PEER_SYS_BAR5__ADDR_MASK\t0xFFFFFFFEL\n\n#define XPB_PEER_SYS_BAR6__VALID__SHIFT\t0x0\n#define XPB_PEER_SYS_BAR6__ADDR__SHIFT\t0x1\n#define XPB_PEER_SYS_BAR6__VALID_MASK\t0x00000001L\n#define XPB_PEER_SYS_BAR6__ADDR_MASK\t0xFFFFFFFEL\n\n#define XPB_PEER_SYS_BAR7__VALID__SHIFT\t0x0\n#define XPB_PEER_SYS_BAR7__ADDR__SHIFT\t0x1\n#define XPB_PEER_SYS_BAR7__VALID_MASK\t0x00000001L\n#define XPB_PEER_SYS_BAR7__ADDR_MASK\t0xFFFFFFFEL\n\n#define XPB_PEER_SYS_BAR8__VALID__SHIFT\t0x0\n#define XPB_PEER_SYS_BAR8__ADDR__SHIFT\t0x1\n#define XPB_PEER_SYS_BAR8__VALID_MASK\t0x00000001L\n#define XPB_PEER_SYS_BAR8__ADDR_MASK\t0xFFFFFFFEL\n\n#define XPB_PEER_SYS_BAR9__VALID__SHIFT\t0x0\n#define XPB_PEER_SYS_BAR9__ADDR__SHIFT\t0x1\n#define XPB_PEER_SYS_BAR9__VALID_MASK\t0x00000001L\n#define XPB_PEER_SYS_BAR9__ADDR_MASK\t0xFFFFFFFEL\n\n#define XPB_XDMA_PEER_SYS_BAR0__VALID__SHIFT\t0x0\n#define XPB_XDMA_PEER_SYS_BAR0__ADDR__SHIFT\t0x1\n#define XPB_XDMA_PEER_SYS_BAR0__VALID_MASK\t0x00000001L\n#define XPB_XDMA_PEER_SYS_BAR0__ADDR_MASK\t0xFFFFFFFEL\n\n#define XPB_XDMA_PEER_SYS_BAR1__VALID__SHIFT\t0x0\n#define XPB_XDMA_PEER_SYS_BAR1__ADDR__SHIFT\t0x1\n#define XPB_XDMA_PEER_SYS_BAR1__VALID_MASK\t0x00000001L\n#define XPB_XDMA_PEER_SYS_BAR1__ADDR_MASK\t0xFFFFFFFEL\n\n#define XPB_XDMA_PEER_SYS_BAR2__VALID__SHIFT\t0x0\n#define XPB_XDMA_PEER_SYS_BAR2__ADDR__SHIFT\t0x1\n#define XPB_XDMA_PEER_SYS_BAR2__VALID_MASK\t0x00000001L\n#define XPB_XDMA_PEER_SYS_BAR2__ADDR_MASK\t0xFFFFFFFEL\n\n#define XPB_XDMA_PEER_SYS_BAR3__VALID__SHIFT\t0x0\n#define XPB_XDMA_PEER_SYS_BAR3__ADDR__SHIFT\t0x1\n#define XPB_XDMA_PEER_SYS_BAR3__VALID_MASK\t0x00000001L\n#define XPB_XDMA_PEER_SYS_BAR3__ADDR_MASK\t0xFFFFFFFEL\n\n#define XPB_CLK_GAT__ONDLY__SHIFT\t0x0\n#define XPB_CLK_GAT__OFFDLY__SHIFT\t0x6\n#define XPB_CLK_GAT__RDYDLY__SHIFT\t0xc\n#define XPB_CLK_GAT__ENABLE__SHIFT\t0x12\n#define XPB_CLK_GAT__MEM_LS_ENABLE__SHIFT\t0x13\n#define XPB_CLK_GAT__ONDLY_MASK\t0x0000003FL\n#define XPB_CLK_GAT__OFFDLY_MASK\t0x00000FC0L\n#define XPB_CLK_GAT__RDYDLY_MASK\t0x0003F000L\n#define XPB_CLK_GAT__ENABLE_MASK\t0x00040000L\n#define XPB_CLK_GAT__MEM_LS_ENABLE_MASK\t0x00080000L\n\n#define XPB_INTF_CFG__RPB_WRREQ_CRD__SHIFT\t0x0\n#define XPB_INTF_CFG__MC_WRRET_ASK__SHIFT\t0x8\n#define XPB_INTF_CFG__XSP_REQ_CRD__SHIFT\t0x10\n#define XPB_INTF_CFG__BIF_REG_SNOOP_SEL__SHIFT\t0x17\n#define XPB_INTF_CFG__BIF_REG_SNOOP_VAL__SHIFT\t0x18\n#define XPB_INTF_CFG__BIF_MEM_SNOOP_SEL__SHIFT\t0x19\n#define XPB_INTF_CFG__BIF_MEM_SNOOP_VAL__SHIFT\t0x1a\n#define XPB_INTF_CFG__XSP_SNOOP_SEL__SHIFT\t0x1b\n#define XPB_INTF_CFG__XSP_SNOOP_VAL__SHIFT\t0x1d\n#define XPB_INTF_CFG__XSP_ORDERING_SEL__SHIFT\t0x1e\n#define XPB_INTF_CFG__XSP_ORDERING_VAL__SHIFT\t0x1f\n#define XPB_INTF_CFG__RPB_WRREQ_CRD_MASK\t0x000000FFL\n#define XPB_INTF_CFG__MC_WRRET_ASK_MASK\t0x0000FF00L\n#define XPB_INTF_CFG__XSP_REQ_CRD_MASK\t0x007F0000L\n#define XPB_INTF_CFG__BIF_REG_SNOOP_SEL_MASK\t0x00800000L\n#define XPB_INTF_CFG__BIF_REG_SNOOP_VAL_MASK\t0x01000000L\n#define XPB_INTF_CFG__BIF_MEM_SNOOP_SEL_MASK\t0x02000000L\n#define XPB_INTF_CFG__BIF_MEM_SNOOP_VAL_MASK\t0x04000000L\n#define XPB_INTF_CFG__XSP_SNOOP_SEL_MASK\t0x18000000L\n#define XPB_INTF_CFG__XSP_SNOOP_VAL_MASK\t0x20000000L\n#define XPB_INTF_CFG__XSP_ORDERING_SEL_MASK\t0x40000000L\n#define XPB_INTF_CFG__XSP_ORDERING_VAL_MASK\t0x80000000L\n\n#define XPB_INTF_STS__RPB_WRREQ_CRD__SHIFT\t0x0\n#define XPB_INTF_STS__XSP_REQ_CRD__SHIFT\t0x8\n#define XPB_INTF_STS__HOP_DATA_BUF_FULL__SHIFT\t0xf\n#define XPB_INTF_STS__HOP_ATTR_BUF_FULL__SHIFT\t0x10\n#define XPB_INTF_STS__CNS_BUF_FULL__SHIFT\t0x11\n#define XPB_INTF_STS__CNS_BUF_BUSY__SHIFT\t0x12\n#define XPB_INTF_STS__RPB_RDREQ_CRD__SHIFT\t0x13\n#define XPB_INTF_STS__RPB_WRREQ_CRD_MASK\t0x000000FFL\n#define XPB_INTF_STS__XSP_REQ_CRD_MASK\t0x00007F00L\n#define XPB_INTF_STS__HOP_DATA_BUF_FULL_MASK\t0x00008000L\n#define XPB_INTF_STS__HOP_ATTR_BUF_FULL_MASK\t0x00010000L\n#define XPB_INTF_STS__CNS_BUF_FULL_MASK\t0x00020000L\n#define XPB_INTF_STS__CNS_BUF_BUSY_MASK\t0x00040000L\n#define XPB_INTF_STS__RPB_RDREQ_CRD_MASK\t0x07F80000L\n\n#define XPB_PIPE_STS__WCB_ANY_PBUF__SHIFT\t0x0\n#define XPB_PIPE_STS__WCB_HST_DATA_BUF_CNT__SHIFT\t0x1\n#define XPB_PIPE_STS__WCB_SID_DATA_BUF_CNT__SHIFT\t0x8\n#define XPB_PIPE_STS__WCB_HST_RD_PTR_BUF_FULL__SHIFT\t0xf\n#define XPB_PIPE_STS__WCB_SID_RD_PTR_BUF_FULL__SHIFT\t0x10\n#define XPB_PIPE_STS__WCB_HST_REQ_FIFO_FULL__SHIFT\t0x11\n#define XPB_PIPE_STS__WCB_SID_REQ_FIFO_FULL__SHIFT\t0x12\n#define XPB_PIPE_STS__WCB_HST_REQ_OBUF_FULL__SHIFT\t0x13\n#define XPB_PIPE_STS__WCB_SID_REQ_OBUF_FULL__SHIFT\t0x14\n#define XPB_PIPE_STS__WCB_HST_DATA_OBUF_FULL__SHIFT\t0x15\n#define XPB_PIPE_STS__WCB_SID_DATA_OBUF_FULL__SHIFT\t0x16\n#define XPB_PIPE_STS__RET_BUF_FULL__SHIFT\t0x17\n#define XPB_PIPE_STS__XPB_CLK_BUSY_BITS__SHIFT\t0x18\n#define XPB_PIPE_STS__WCB_ANY_PBUF_MASK\t0x00000001L\n#define XPB_PIPE_STS__WCB_HST_DATA_BUF_CNT_MASK\t0x000000FEL\n#define XPB_PIPE_STS__WCB_SID_DATA_BUF_CNT_MASK\t0x00007F00L\n#define XPB_PIPE_STS__WCB_HST_RD_PTR_BUF_FULL_MASK\t0x00008000L\n#define XPB_PIPE_STS__WCB_SID_RD_PTR_BUF_FULL_MASK\t0x00010000L\n#define XPB_PIPE_STS__WCB_HST_REQ_FIFO_FULL_MASK\t0x00020000L\n#define XPB_PIPE_STS__WCB_SID_REQ_FIFO_FULL_MASK\t0x00040000L\n#define XPB_PIPE_STS__WCB_HST_REQ_OBUF_FULL_MASK\t0x00080000L\n#define XPB_PIPE_STS__WCB_SID_REQ_OBUF_FULL_MASK\t0x00100000L\n#define XPB_PIPE_STS__WCB_HST_DATA_OBUF_FULL_MASK\t0x00200000L\n#define XPB_PIPE_STS__WCB_SID_DATA_OBUF_FULL_MASK\t0x00400000L\n#define XPB_PIPE_STS__RET_BUF_FULL_MASK\t0x00800000L\n#define XPB_PIPE_STS__XPB_CLK_BUSY_BITS_MASK\t0xFF000000L\n\n#define XPB_SUB_CTRL__WRREQ_BYPASS_XPB__SHIFT\t0x0\n#define XPB_SUB_CTRL__STALL_CNS_RTR_REQ__SHIFT\t0x1\n#define XPB_SUB_CTRL__STALL_RTR_RPB_WRREQ__SHIFT\t0x2\n#define XPB_SUB_CTRL__STALL_RTR_MAP_REQ__SHIFT\t0x3\n#define XPB_SUB_CTRL__STALL_MAP_WCB_REQ__SHIFT\t0x4\n#define XPB_SUB_CTRL__STALL_WCB_SID_REQ__SHIFT\t0x5\n#define XPB_SUB_CTRL__STALL_MC_XSP_REQ_SEND__SHIFT\t0x6\n#define XPB_SUB_CTRL__STALL_WCB_HST_REQ__SHIFT\t0x7\n#define XPB_SUB_CTRL__STALL_HST_HOP_REQ__SHIFT\t0x8\n#define XPB_SUB_CTRL__STALL_XPB_RPB_REQ_ATTR__SHIFT\t0x9\n#define XPB_SUB_CTRL__RESET_CNS__SHIFT\t0xa\n#define XPB_SUB_CTRL__RESET_RTR__SHIFT\t0xb\n#define XPB_SUB_CTRL__RESET_RET__SHIFT\t0xc\n#define XPB_SUB_CTRL__RESET_MAP__SHIFT\t0xd\n#define XPB_SUB_CTRL__RESET_WCB__SHIFT\t0xe\n#define XPB_SUB_CTRL__RESET_HST__SHIFT\t0xf\n#define XPB_SUB_CTRL__RESET_HOP__SHIFT\t0x10\n#define XPB_SUB_CTRL__RESET_SID__SHIFT\t0x11\n#define XPB_SUB_CTRL__RESET_SRB__SHIFT\t0x12\n#define XPB_SUB_CTRL__RESET_CGR__SHIFT\t0x13\n#define XPB_SUB_CTRL__WRREQ_BYPASS_XPB_MASK\t0x00000001L\n#define XPB_SUB_CTRL__STALL_CNS_RTR_REQ_MASK\t0x00000002L\n#define XPB_SUB_CTRL__STALL_RTR_RPB_WRREQ_MASK\t0x00000004L\n#define XPB_SUB_CTRL__STALL_RTR_MAP_REQ_MASK\t0x00000008L\n#define XPB_SUB_CTRL__STALL_MAP_WCB_REQ_MASK\t0x00000010L\n#define XPB_SUB_CTRL__STALL_WCB_SID_REQ_MASK\t0x00000020L\n#define XPB_SUB_CTRL__STALL_MC_XSP_REQ_SEND_MASK\t0x00000040L\n#define XPB_SUB_CTRL__STALL_WCB_HST_REQ_MASK\t0x00000080L\n#define XPB_SUB_CTRL__STALL_HST_HOP_REQ_MASK\t0x00000100L\n#define XPB_SUB_CTRL__STALL_XPB_RPB_REQ_ATTR_MASK\t0x00000200L\n#define XPB_SUB_CTRL__RESET_CNS_MASK\t0x00000400L\n#define XPB_SUB_CTRL__RESET_RTR_MASK\t0x00000800L\n#define XPB_SUB_CTRL__RESET_RET_MASK\t0x00001000L\n#define XPB_SUB_CTRL__RESET_MAP_MASK\t0x00002000L\n#define XPB_SUB_CTRL__RESET_WCB_MASK\t0x00004000L\n#define XPB_SUB_CTRL__RESET_HST_MASK\t0x00008000L\n#define XPB_SUB_CTRL__RESET_HOP_MASK\t0x00010000L\n#define XPB_SUB_CTRL__RESET_SID_MASK\t0x00020000L\n#define XPB_SUB_CTRL__RESET_SRB_MASK\t0x00040000L\n#define XPB_SUB_CTRL__RESET_CGR_MASK\t0x00080000L\n\n#define XPB_MAP_INVERT_FLUSH_NUM_LSB__ALTER_FLUSH_NUM__SHIFT\t0x0\n#define XPB_MAP_INVERT_FLUSH_NUM_LSB__ALTER_FLUSH_NUM_MASK\t0x0000FFFFL\n\n#define XPB_PERF_KNOBS__CNS_FIFO_DEPTH__SHIFT\t0x0\n#define XPB_PERF_KNOBS__WCB_HST_FIFO_DEPTH__SHIFT\t0x6\n#define XPB_PERF_KNOBS__WCB_SID_FIFO_DEPTH__SHIFT\t0xc\n#define XPB_PERF_KNOBS__CNS_FIFO_DEPTH_MASK\t0x0000003FL\n#define XPB_PERF_KNOBS__WCB_HST_FIFO_DEPTH_MASK\t0x00000FC0L\n#define XPB_PERF_KNOBS__WCB_SID_FIFO_DEPTH_MASK\t0x0003F000L\n\n#define XPB_STICKY__BITS__SHIFT\t0x0\n#define XPB_STICKY__BITS_MASK\t0xFFFFFFFFL\n\n#define XPB_STICKY_W1C__BITS__SHIFT\t0x0\n#define XPB_STICKY_W1C__BITS_MASK\t0xFFFFFFFFL\n\n#define XPB_MISC_CFG__FIELDNAME0__SHIFT\t0x0\n#define XPB_MISC_CFG__FIELDNAME1__SHIFT\t0x8\n#define XPB_MISC_CFG__FIELDNAME2__SHIFT\t0x10\n#define XPB_MISC_CFG__FIELDNAME3__SHIFT\t0x18\n#define XPB_MISC_CFG__TRIGGERNAME__SHIFT\t0x1f\n#define XPB_MISC_CFG__FIELDNAME0_MASK\t0x000000FFL\n#define XPB_MISC_CFG__FIELDNAME1_MASK\t0x0000FF00L\n#define XPB_MISC_CFG__FIELDNAME2_MASK\t0x00FF0000L\n#define XPB_MISC_CFG__FIELDNAME3_MASK\t0x7F000000L\n#define XPB_MISC_CFG__TRIGGERNAME_MASK\t0x80000000L\n\n#define XPB_INTF_CFG2__RPB_RDREQ_CRD__SHIFT\t0x0\n#define XPB_INTF_CFG2__RPB_RDREQ_CRD_MASK\t0x000000FFL\n\n#define XPB_CLG_EXTRA_RD__CMP0_HIGH__SHIFT\t0x0\n#define XPB_CLG_EXTRA_RD__CMP0_LOW__SHIFT\t0x6\n#define XPB_CLG_EXTRA_RD__VLD0__SHIFT\t0xb\n#define XPB_CLG_EXTRA_RD__CLG0_NUM__SHIFT\t0xc\n#define XPB_CLG_EXTRA_RD__CMP1_HIGH__SHIFT\t0xf\n#define XPB_CLG_EXTRA_RD__CMP1_LOW__SHIFT\t0x15\n#define XPB_CLG_EXTRA_RD__VLD1__SHIFT\t0x1a\n#define XPB_CLG_EXTRA_RD__CLG1_NUM__SHIFT\t0x1b\n#define XPB_CLG_EXTRA_RD__CMP0_HIGH_MASK\t0x0000003FL\n#define XPB_CLG_EXTRA_RD__CMP0_LOW_MASK\t0x000007C0L\n#define XPB_CLG_EXTRA_RD__VLD0_MASK\t0x00000800L\n#define XPB_CLG_EXTRA_RD__CLG0_NUM_MASK\t0x00007000L\n#define XPB_CLG_EXTRA_RD__CMP1_HIGH_MASK\t0x001F8000L\n#define XPB_CLG_EXTRA_RD__CMP1_LOW_MASK\t0x03E00000L\n#define XPB_CLG_EXTRA_RD__VLD1_MASK\t0x04000000L\n#define XPB_CLG_EXTRA_RD__CLG1_NUM_MASK\t0x38000000L\n\n#define XPB_CLG_EXTRA_MSK_RD__MSK0_HIGH__SHIFT\t0x0\n#define XPB_CLG_EXTRA_MSK_RD__MSK0_LOW__SHIFT\t0x6\n#define XPB_CLG_EXTRA_MSK_RD__MSK1_HIGH__SHIFT\t0xb\n#define XPB_CLG_EXTRA_MSK_RD__MSK1_LOW__SHIFT\t0x11\n#define XPB_CLG_EXTRA_MSK_RD__MSK0_HIGH_MASK\t0x0000003FL\n#define XPB_CLG_EXTRA_MSK_RD__MSK0_LOW_MASK\t0x000007C0L\n#define XPB_CLG_EXTRA_MSK_RD__MSK1_HIGH_MASK\t0x0001F800L\n#define XPB_CLG_EXTRA_MSK_RD__MSK1_LOW_MASK\t0x003E0000L\n\n#define XPB_CLG_GFX_MATCH__FARBIRC0_ID__SHIFT\t0x0\n#define XPB_CLG_GFX_MATCH__FARBIRC1_ID__SHIFT\t0x6\n#define XPB_CLG_GFX_MATCH__FARBIRC2_ID__SHIFT\t0xc\n#define XPB_CLG_GFX_MATCH__FARBIRC3_ID__SHIFT\t0x12\n#define XPB_CLG_GFX_MATCH__FARBIRC0_VLD__SHIFT\t0x18\n#define XPB_CLG_GFX_MATCH__FARBIRC1_VLD__SHIFT\t0x19\n#define XPB_CLG_GFX_MATCH__FARBIRC2_VLD__SHIFT\t0x1a\n#define XPB_CLG_GFX_MATCH__FARBIRC3_VLD__SHIFT\t0x1b\n#define XPB_CLG_GFX_MATCH__FARBIRC0_ID_MASK\t0x0000003FL\n#define XPB_CLG_GFX_MATCH__FARBIRC1_ID_MASK\t0x00000FC0L\n#define XPB_CLG_GFX_MATCH__FARBIRC2_ID_MASK\t0x0003F000L\n#define XPB_CLG_GFX_MATCH__FARBIRC3_ID_MASK\t0x00FC0000L\n#define XPB_CLG_GFX_MATCH__FARBIRC0_VLD_MASK\t0x01000000L\n#define XPB_CLG_GFX_MATCH__FARBIRC1_VLD_MASK\t0x02000000L\n#define XPB_CLG_GFX_MATCH__FARBIRC2_VLD_MASK\t0x04000000L\n#define XPB_CLG_GFX_MATCH__FARBIRC3_VLD_MASK\t0x08000000L\n\n#define XPB_CLG_GFX_MATCH_MSK__FARBIRC0_ID_MSK__SHIFT\t0x0\n#define XPB_CLG_GFX_MATCH_MSK__FARBIRC1_ID_MSK__SHIFT\t0x6\n#define XPB_CLG_GFX_MATCH_MSK__FARBIRC2_ID_MSK__SHIFT\t0xc\n#define XPB_CLG_GFX_MATCH_MSK__FARBIRC3_ID_MSK__SHIFT\t0x12\n#define XPB_CLG_GFX_MATCH_MSK__FARBIRC0_ID_MSK_MASK\t0x0000003FL\n#define XPB_CLG_GFX_MATCH_MSK__FARBIRC1_ID_MSK_MASK\t0x00000FC0L\n#define XPB_CLG_GFX_MATCH_MSK__FARBIRC2_ID_MSK_MASK\t0x0003F000L\n#define XPB_CLG_GFX_MATCH_MSK__FARBIRC3_ID_MSK_MASK\t0x00FC0000L\n\n#define XPB_CLG_MM_MATCH__FARBIRC0_ID__SHIFT\t0x0\n#define XPB_CLG_MM_MATCH__FARBIRC1_ID__SHIFT\t0x6\n#define XPB_CLG_MM_MATCH__FARBIRC2_ID__SHIFT\t0xc\n#define XPB_CLG_MM_MATCH__FARBIRC3_ID__SHIFT\t0x12\n#define XPB_CLG_MM_MATCH__FARBIRC0_VLD__SHIFT\t0x18\n#define XPB_CLG_MM_MATCH__FARBIRC1_VLD__SHIFT\t0x19\n#define XPB_CLG_MM_MATCH__FARBIRC2_VLD__SHIFT\t0x1a\n#define XPB_CLG_MM_MATCH__FARBIRC3_VLD__SHIFT\t0x1b\n#define XPB_CLG_MM_MATCH__FARBIRC0_ID_MASK\t0x0000003FL\n#define XPB_CLG_MM_MATCH__FARBIRC1_ID_MASK\t0x00000FC0L\n#define XPB_CLG_MM_MATCH__FARBIRC2_ID_MASK\t0x0003F000L\n#define XPB_CLG_MM_MATCH__FARBIRC3_ID_MASK\t0x00FC0000L\n#define XPB_CLG_MM_MATCH__FARBIRC0_VLD_MASK\t0x01000000L\n#define XPB_CLG_MM_MATCH__FARBIRC1_VLD_MASK\t0x02000000L\n#define XPB_CLG_MM_MATCH__FARBIRC2_VLD_MASK\t0x04000000L\n#define XPB_CLG_MM_MATCH__FARBIRC3_VLD_MASK\t0x08000000L\n\n#define XPB_CLG_MM_MATCH_MSK__FARBIRC0_ID_MSK__SHIFT\t0x0\n#define XPB_CLG_MM_MATCH_MSK__FARBIRC1_ID_MSK__SHIFT\t0x6\n#define XPB_CLG_MM_MATCH_MSK__FARBIRC2_ID_MSK__SHIFT\t0xc\n#define XPB_CLG_MM_MATCH_MSK__FARBIRC3_ID_MSK__SHIFT\t0x12\n#define XPB_CLG_MM_MATCH_MSK__FARBIRC0_ID_MSK_MASK\t0x0000003FL\n#define XPB_CLG_MM_MATCH_MSK__FARBIRC1_ID_MSK_MASK\t0x00000FC0L\n#define XPB_CLG_MM_MATCH_MSK__FARBIRC2_ID_MSK_MASK\t0x0003F000L\n#define XPB_CLG_MM_MATCH_MSK__FARBIRC3_ID_MSK_MASK\t0x00FC0000L\n\n#define XPB_CLG_GFX_UNITID_MAPPING0__UNITID_LOW__SHIFT\t0x0\n#define XPB_CLG_GFX_UNITID_MAPPING0__UNITID_VLD__SHIFT\t0x5\n#define XPB_CLG_GFX_UNITID_MAPPING0__DEST_CLG_NUM__SHIFT\t0x6\n#define XPB_CLG_GFX_UNITID_MAPPING0__UNITID_LOW_MASK\t0x0000001FL\n#define XPB_CLG_GFX_UNITID_MAPPING0__UNITID_VLD_MASK\t0x00000020L\n#define XPB_CLG_GFX_UNITID_MAPPING0__DEST_CLG_NUM_MASK\t0x000001C0L\n\n#define XPB_CLG_GFX_UNITID_MAPPING1__UNITID_LOW__SHIFT\t0x0\n#define XPB_CLG_GFX_UNITID_MAPPING1__UNITID_VLD__SHIFT\t0x5\n#define XPB_CLG_GFX_UNITID_MAPPING1__DEST_CLG_NUM__SHIFT\t0x6\n#define XPB_CLG_GFX_UNITID_MAPPING1__UNITID_LOW_MASK\t0x0000001FL\n#define XPB_CLG_GFX_UNITID_MAPPING1__UNITID_VLD_MASK\t0x00000020L\n#define XPB_CLG_GFX_UNITID_MAPPING1__DEST_CLG_NUM_MASK\t0x000001C0L\n\n#define XPB_CLG_GFX_UNITID_MAPPING2__UNITID_LOW__SHIFT\t0x0\n#define XPB_CLG_GFX_UNITID_MAPPING2__UNITID_VLD__SHIFT\t0x5\n#define XPB_CLG_GFX_UNITID_MAPPING2__DEST_CLG_NUM__SHIFT\t0x6\n#define XPB_CLG_GFX_UNITID_MAPPING2__UNITID_LOW_MASK\t0x0000001FL\n#define XPB_CLG_GFX_UNITID_MAPPING2__UNITID_VLD_MASK\t0x00000020L\n#define XPB_CLG_GFX_UNITID_MAPPING2__DEST_CLG_NUM_MASK\t0x000001C0L\n\n#define XPB_CLG_GFX_UNITID_MAPPING3__UNITID_LOW__SHIFT\t0x0\n#define XPB_CLG_GFX_UNITID_MAPPING3__UNITID_VLD__SHIFT\t0x5\n#define XPB_CLG_GFX_UNITID_MAPPING3__DEST_CLG_NUM__SHIFT\t0x6\n#define XPB_CLG_GFX_UNITID_MAPPING3__UNITID_LOW_MASK\t0x0000001FL\n#define XPB_CLG_GFX_UNITID_MAPPING3__UNITID_VLD_MASK\t0x00000020L\n#define XPB_CLG_GFX_UNITID_MAPPING3__DEST_CLG_NUM_MASK\t0x000001C0L\n\n#define XPB_CLG_GFX_UNITID_MAPPING4__UNITID_LOW__SHIFT\t0x0\n#define XPB_CLG_GFX_UNITID_MAPPING4__UNITID_VLD__SHIFT\t0x5\n#define XPB_CLG_GFX_UNITID_MAPPING4__DEST_CLG_NUM__SHIFT\t0x6\n#define XPB_CLG_GFX_UNITID_MAPPING4__UNITID_LOW_MASK\t0x0000001FL\n#define XPB_CLG_GFX_UNITID_MAPPING4__UNITID_VLD_MASK\t0x00000020L\n#define XPB_CLG_GFX_UNITID_MAPPING4__DEST_CLG_NUM_MASK\t0x000001C0L\n\n#define XPB_CLG_GFX_UNITID_MAPPING5__UNITID_LOW__SHIFT\t0x0\n#define XPB_CLG_GFX_UNITID_MAPPING5__UNITID_VLD__SHIFT\t0x5\n#define XPB_CLG_GFX_UNITID_MAPPING5__DEST_CLG_NUM__SHIFT\t0x6\n#define XPB_CLG_GFX_UNITID_MAPPING5__UNITID_LOW_MASK\t0x0000001FL\n#define XPB_CLG_GFX_UNITID_MAPPING5__UNITID_VLD_MASK\t0x00000020L\n#define XPB_CLG_GFX_UNITID_MAPPING5__DEST_CLG_NUM_MASK\t0x000001C0L\n\n#define XPB_CLG_GFX_UNITID_MAPPING6__UNITID_LOW__SHIFT\t0x0\n#define XPB_CLG_GFX_UNITID_MAPPING6__UNITID_VLD__SHIFT\t0x5\n#define XPB_CLG_GFX_UNITID_MAPPING6__DEST_CLG_NUM__SHIFT\t0x6\n#define XPB_CLG_GFX_UNITID_MAPPING6__UNITID_LOW_MASK\t0x0000001FL\n#define XPB_CLG_GFX_UNITID_MAPPING6__UNITID_VLD_MASK\t0x00000020L\n#define XPB_CLG_GFX_UNITID_MAPPING6__DEST_CLG_NUM_MASK\t0x000001C0L\n\n#define XPB_CLG_GFX_UNITID_MAPPING7__UNITID_LOW__SHIFT\t0x0\n#define XPB_CLG_GFX_UNITID_MAPPING7__UNITID_VLD__SHIFT\t0x5\n#define XPB_CLG_GFX_UNITID_MAPPING7__DEST_CLG_NUM__SHIFT\t0x6\n#define XPB_CLG_GFX_UNITID_MAPPING7__UNITID_LOW_MASK\t0x0000001FL\n#define XPB_CLG_GFX_UNITID_MAPPING7__UNITID_VLD_MASK\t0x00000020L\n#define XPB_CLG_GFX_UNITID_MAPPING7__DEST_CLG_NUM_MASK\t0x000001C0L\n\n#define XPB_CLG_MM_UNITID_MAPPING0__UNITID_LOW__SHIFT\t0x0\n#define XPB_CLG_MM_UNITID_MAPPING0__UNITID_VLD__SHIFT\t0x5\n#define XPB_CLG_MM_UNITID_MAPPING0__DEST_CLG_NUM__SHIFT\t0x6\n#define XPB_CLG_MM_UNITID_MAPPING0__UNITID_LOW_MASK\t0x0000001FL\n#define XPB_CLG_MM_UNITID_MAPPING0__UNITID_VLD_MASK\t0x00000020L\n#define XPB_CLG_MM_UNITID_MAPPING0__DEST_CLG_NUM_MASK\t0x000001C0L\n\n#define XPB_CLG_MM_UNITID_MAPPING1__UNITID_LOW__SHIFT\t0x0\n#define XPB_CLG_MM_UNITID_MAPPING1__UNITID_VLD__SHIFT\t0x5\n#define XPB_CLG_MM_UNITID_MAPPING1__DEST_CLG_NUM__SHIFT\t0x6\n#define XPB_CLG_MM_UNITID_MAPPING1__UNITID_LOW_MASK\t0x0000001FL\n#define XPB_CLG_MM_UNITID_MAPPING1__UNITID_VLD_MASK\t0x00000020L\n#define XPB_CLG_MM_UNITID_MAPPING1__DEST_CLG_NUM_MASK\t0x000001C0L\n\n#define XPB_CLG_MM_UNITID_MAPPING2__UNITID_LOW__SHIFT\t0x0\n#define XPB_CLG_MM_UNITID_MAPPING2__UNITID_VLD__SHIFT\t0x5\n#define XPB_CLG_MM_UNITID_MAPPING2__DEST_CLG_NUM__SHIFT\t0x6\n#define XPB_CLG_MM_UNITID_MAPPING2__UNITID_LOW_MASK\t0x0000001FL\n#define XPB_CLG_MM_UNITID_MAPPING2__UNITID_VLD_MASK\t0x00000020L\n#define XPB_CLG_MM_UNITID_MAPPING2__DEST_CLG_NUM_MASK\t0x000001C0L\n\n#define XPB_CLG_MM_UNITID_MAPPING3__UNITID_LOW__SHIFT\t0x0\n#define XPB_CLG_MM_UNITID_MAPPING3__UNITID_VLD__SHIFT\t0x5\n#define XPB_CLG_MM_UNITID_MAPPING3__DEST_CLG_NUM__SHIFT\t0x6\n#define XPB_CLG_MM_UNITID_MAPPING3__UNITID_LOW_MASK\t0x0000001FL\n#define XPB_CLG_MM_UNITID_MAPPING3__UNITID_VLD_MASK\t0x00000020L\n#define XPB_CLG_MM_UNITID_MAPPING3__DEST_CLG_NUM_MASK\t0x000001C0L\n\n\n\n\n#define RPB_PASSPW_CONF__XPB_PASSPW_OVERRIDE__SHIFT\t0x0\n#define RPB_PASSPW_CONF__XPB_RSPPASSPW_OVERRIDE__SHIFT\t0x1\n#define RPB_PASSPW_CONF__ATC_TR_PASSPW_OVERRIDE__SHIFT\t0x2\n#define RPB_PASSPW_CONF__ATC_PAGE_PASSPW_OVERRIDE__SHIFT\t0x3\n#define RPB_PASSPW_CONF__WR_PASSPW_OVERRIDE__SHIFT\t0x4\n#define RPB_PASSPW_CONF__RD_PASSPW_OVERRIDE__SHIFT\t0x5\n#define RPB_PASSPW_CONF__WR_RSPPASSPW_OVERRIDE__SHIFT\t0x6\n#define RPB_PASSPW_CONF__RD_RSPPASSPW_OVERRIDE__SHIFT\t0x7\n#define RPB_PASSPW_CONF__ATC_RSPPASSPW_OVERRIDE__SHIFT\t0x8\n#define RPB_PASSPW_CONF__ATOMIC_PASSPW_OVERRIDE__SHIFT\t0x9\n#define RPB_PASSPW_CONF__ATOMIC_RSPPASSPW_OVERRIDE__SHIFT\t0xa\n#define RPB_PASSPW_CONF__ATC_TR_PASSPW_OVERRIDE_EN__SHIFT\t0xb\n#define RPB_PASSPW_CONF__ATC_PAGE_PASSPW_OVERRIDE_EN__SHIFT\t0xc\n#define RPB_PASSPW_CONF__ATC_RSPPASSPW_OVERRIDE_EN__SHIFT\t0xd\n#define RPB_PASSPW_CONF__WRRSP_PASSPW_OVERRIDE__SHIFT\t0xe\n#define RPB_PASSPW_CONF__WRRSP_PASSPW_OVERRIDE_EN__SHIFT\t0xf\n#define RPB_PASSPW_CONF__RDRSP_PASSPW_OVERRIDE__SHIFT\t0x10\n#define RPB_PASSPW_CONF__RDRSP_PASSPW_OVERRIDE_EN__SHIFT\t0x11\n#define RPB_PASSPW_CONF__XPB_PASSPW_OVERRIDE_MASK\t0x00000001L\n#define RPB_PASSPW_CONF__XPB_RSPPASSPW_OVERRIDE_MASK\t0x00000002L\n#define RPB_PASSPW_CONF__ATC_TR_PASSPW_OVERRIDE_MASK\t0x00000004L\n#define RPB_PASSPW_CONF__ATC_PAGE_PASSPW_OVERRIDE_MASK\t0x00000008L\n#define RPB_PASSPW_CONF__WR_PASSPW_OVERRIDE_MASK\t0x00000010L\n#define RPB_PASSPW_CONF__RD_PASSPW_OVERRIDE_MASK\t0x00000020L\n#define RPB_PASSPW_CONF__WR_RSPPASSPW_OVERRIDE_MASK\t0x00000040L\n#define RPB_PASSPW_CONF__RD_RSPPASSPW_OVERRIDE_MASK\t0x00000080L\n#define RPB_PASSPW_CONF__ATC_RSPPASSPW_OVERRIDE_MASK\t0x00000100L\n#define RPB_PASSPW_CONF__ATOMIC_PASSPW_OVERRIDE_MASK\t0x00000200L\n#define RPB_PASSPW_CONF__ATOMIC_RSPPASSPW_OVERRIDE_MASK\t0x00000400L\n#define RPB_PASSPW_CONF__ATC_TR_PASSPW_OVERRIDE_EN_MASK\t0x00000800L\n#define RPB_PASSPW_CONF__ATC_PAGE_PASSPW_OVERRIDE_EN_MASK\t0x00001000L\n#define RPB_PASSPW_CONF__ATC_RSPPASSPW_OVERRIDE_EN_MASK\t0x00002000L\n#define RPB_PASSPW_CONF__WRRSP_PASSPW_OVERRIDE_MASK\t0x00004000L\n#define RPB_PASSPW_CONF__WRRSP_PASSPW_OVERRIDE_EN_MASK\t0x00008000L\n#define RPB_PASSPW_CONF__RDRSP_PASSPW_OVERRIDE_MASK\t0x00010000L\n#define RPB_PASSPW_CONF__RDRSP_PASSPW_OVERRIDE_EN_MASK\t0x00020000L\n\n#define RPB_BLOCKLEVEL_CONF__XPB_BLOCKLEVEL_OVERRIDE__SHIFT\t0x0\n#define RPB_BLOCKLEVEL_CONF__ATC_TR_BLOCKLEVEL__SHIFT\t0x2\n#define RPB_BLOCKLEVEL_CONF__ATC_PAGE_BLOCKLEVEL__SHIFT\t0x4\n#define RPB_BLOCKLEVEL_CONF__ATC_INV_BLOCKLEVEL__SHIFT\t0x6\n#define RPB_BLOCKLEVEL_CONF__IO_WR_BLOCKLEVEL_OVERRIDE__SHIFT\t0x8\n#define RPB_BLOCKLEVEL_CONF__IO_RD_BLOCKLEVEL_OVERRIDE__SHIFT\t0xa\n#define RPB_BLOCKLEVEL_CONF__ATOMIC_BLOCKLEVEL_OVERRIDE__SHIFT\t0xc\n#define RPB_BLOCKLEVEL_CONF__XPB_BLOCKLEVEL_OVERRIDE_EN__SHIFT\t0xe\n#define RPB_BLOCKLEVEL_CONF__IO_WR_BLOCKLEVEL_OVERRIDE_EN__SHIFT\t0xf\n#define RPB_BLOCKLEVEL_CONF__IO_RD_BLOCKLEVEL_OVERRIDE_EN__SHIFT\t0x10\n#define RPB_BLOCKLEVEL_CONF__ATOMIC_BLOCKLEVEL_OVERRIDE_EN__SHIFT\t0x11\n#define RPB_BLOCKLEVEL_CONF__XPB_BLOCKLEVEL_OVERRIDE_MASK\t0x00000003L\n#define RPB_BLOCKLEVEL_CONF__ATC_TR_BLOCKLEVEL_MASK\t0x0000000CL\n#define RPB_BLOCKLEVEL_CONF__ATC_PAGE_BLOCKLEVEL_MASK\t0x00000030L\n#define RPB_BLOCKLEVEL_CONF__ATC_INV_BLOCKLEVEL_MASK\t0x000000C0L\n#define RPB_BLOCKLEVEL_CONF__IO_WR_BLOCKLEVEL_OVERRIDE_MASK\t0x00000300L\n#define RPB_BLOCKLEVEL_CONF__IO_RD_BLOCKLEVEL_OVERRIDE_MASK\t0x00000C00L\n#define RPB_BLOCKLEVEL_CONF__ATOMIC_BLOCKLEVEL_OVERRIDE_MASK\t0x00003000L\n#define RPB_BLOCKLEVEL_CONF__XPB_BLOCKLEVEL_OVERRIDE_EN_MASK\t0x00004000L\n#define RPB_BLOCKLEVEL_CONF__IO_WR_BLOCKLEVEL_OVERRIDE_EN_MASK\t0x00008000L\n#define RPB_BLOCKLEVEL_CONF__IO_RD_BLOCKLEVEL_OVERRIDE_EN_MASK\t0x00010000L\n#define RPB_BLOCKLEVEL_CONF__ATOMIC_BLOCKLEVEL_OVERRIDE_EN_MASK\t0x00020000L\n\n#define RPB_TAG_CONF__RPB_ATS_TR__SHIFT\t0x0\n#define RPB_TAG_CONF__RPB_IO_WR__SHIFT\t0x8\n#define RPB_TAG_CONF__RPB_ATS_PR__SHIFT\t0x10\n#define RPB_TAG_CONF__RPB_ATS_TR_MASK\t0x000000FFL\n#define RPB_TAG_CONF__RPB_IO_WR_MASK\t0x0000FF00L\n#define RPB_TAG_CONF__RPB_ATS_PR_MASK\t0x00FF0000L\n\n#define RPB_EFF_CNTL__WR_LAZY_TIMER__SHIFT\t0x0\n#define RPB_EFF_CNTL__RD_LAZY_TIMER__SHIFT\t0x8\n#define RPB_EFF_CNTL__WR_LAZY_TIMER_MASK\t0x000000FFL\n#define RPB_EFF_CNTL__RD_LAZY_TIMER_MASK\t0x0000FF00L\n\n#define RPB_ARB_CNTL__RD_SWITCH_NUM__SHIFT\t0x0\n#define RPB_ARB_CNTL__WR_SWITCH_NUM__SHIFT\t0x8\n#define RPB_ARB_CNTL__ATC_TR_SWITCH_NUM__SHIFT\t0x10\n#define RPB_ARB_CNTL__ARB_MODE__SHIFT\t0x18\n#define RPB_ARB_CNTL__SWITCH_NUM_MODE__SHIFT\t0x19\n#define RPB_ARB_CNTL__RD_SWITCH_NUM_MASK\t0x000000FFL\n#define RPB_ARB_CNTL__WR_SWITCH_NUM_MASK\t0x0000FF00L\n#define RPB_ARB_CNTL__ATC_TR_SWITCH_NUM_MASK\t0x00FF0000L\n#define RPB_ARB_CNTL__ARB_MODE_MASK\t0x01000000L\n#define RPB_ARB_CNTL__SWITCH_NUM_MODE_MASK\t0x02000000L\n\n#define RPB_ARB_CNTL2__P2P_SWITCH_NUM__SHIFT\t0x0\n#define RPB_ARB_CNTL2__ATOMIC_SWITCH_NUM__SHIFT\t0x8\n#define RPB_ARB_CNTL2__ATC_PAGE_SWITCH_NUM__SHIFT\t0x10\n#define RPB_ARB_CNTL2__P2P_SWITCH_NUM_MASK\t0x000000FFL\n#define RPB_ARB_CNTL2__ATOMIC_SWITCH_NUM_MASK\t0x0000FF00L\n#define RPB_ARB_CNTL2__ATC_PAGE_SWITCH_NUM_MASK\t0x00FF0000L\n\n#define RPB_BIF_CNTL__VC0_SWITCH_NUM__SHIFT\t0x0\n#define RPB_BIF_CNTL__VC1_SWITCH_NUM__SHIFT\t0x8\n#define RPB_BIF_CNTL__ARB_MODE__SHIFT\t0x10\n#define RPB_BIF_CNTL__DRAIN_VC_NUM__SHIFT\t0x11\n#define RPB_BIF_CNTL__SWITCH_ENABLE__SHIFT\t0x12\n#define RPB_BIF_CNTL__SWITCH_THRESHOLD__SHIFT\t0x13\n#define RPB_BIF_CNTL__PAGE_PRI_EN__SHIFT\t0x1b\n#define RPB_BIF_CNTL__TR_PRI_EN__SHIFT\t0x1c\n#define RPB_BIF_CNTL__VC0_CHAINED_OVERRIDE__SHIFT\t0x1d\n#define RPB_BIF_CNTL__PARITY_CHECK_EN__SHIFT\t0x1e\n#define RPB_BIF_CNTL__VC0_SWITCH_NUM_MASK\t0x000000FFL\n#define RPB_BIF_CNTL__VC1_SWITCH_NUM_MASK\t0x0000FF00L\n#define RPB_BIF_CNTL__ARB_MODE_MASK\t0x00010000L\n#define RPB_BIF_CNTL__DRAIN_VC_NUM_MASK\t0x00020000L\n#define RPB_BIF_CNTL__SWITCH_ENABLE_MASK\t0x00040000L\n#define RPB_BIF_CNTL__SWITCH_THRESHOLD_MASK\t0x07F80000L\n#define RPB_BIF_CNTL__PAGE_PRI_EN_MASK\t0x08000000L\n#define RPB_BIF_CNTL__TR_PRI_EN_MASK\t0x10000000L\n#define RPB_BIF_CNTL__VC0_CHAINED_OVERRIDE_MASK\t0x20000000L\n#define RPB_BIF_CNTL__PARITY_CHECK_EN_MASK\t0x40000000L\n\n#define RPB_WR_SWITCH_CNTL__QUEUE0_SWITCH_NUM__SHIFT\t0x0\n#define RPB_WR_SWITCH_CNTL__QUEUE1_SWITCH_NUM__SHIFT\t0x7\n#define RPB_WR_SWITCH_CNTL__QUEUE2_SWITCH_NUM__SHIFT\t0xe\n#define RPB_WR_SWITCH_CNTL__QUEUE3_SWITCH_NUM__SHIFT\t0x15\n#define RPB_WR_SWITCH_CNTL__SWITCH_NUM_MODE__SHIFT\t0x1c\n#define RPB_WR_SWITCH_CNTL__QUEUE0_SWITCH_NUM_MASK\t0x0000007FL\n#define RPB_WR_SWITCH_CNTL__QUEUE1_SWITCH_NUM_MASK\t0x00003F80L\n#define RPB_WR_SWITCH_CNTL__QUEUE2_SWITCH_NUM_MASK\t0x001FC000L\n#define RPB_WR_SWITCH_CNTL__QUEUE3_SWITCH_NUM_MASK\t0x0FE00000L\n#define RPB_WR_SWITCH_CNTL__SWITCH_NUM_MODE_MASK\t0x10000000L\n\n#define RPB_RD_SWITCH_CNTL__QUEUE0_SWITCH_NUM__SHIFT\t0x0\n#define RPB_RD_SWITCH_CNTL__QUEUE1_SWITCH_NUM__SHIFT\t0x7\n#define RPB_RD_SWITCH_CNTL__QUEUE2_SWITCH_NUM__SHIFT\t0xe\n#define RPB_RD_SWITCH_CNTL__QUEUE3_SWITCH_NUM__SHIFT\t0x15\n#define RPB_RD_SWITCH_CNTL__SWITCH_NUM_MODE__SHIFT\t0x1c\n#define RPB_RD_SWITCH_CNTL__QUEUE0_SWITCH_NUM_MASK\t0x0000007FL\n#define RPB_RD_SWITCH_CNTL__QUEUE1_SWITCH_NUM_MASK\t0x00003F80L\n#define RPB_RD_SWITCH_CNTL__QUEUE2_SWITCH_NUM_MASK\t0x001FC000L\n#define RPB_RD_SWITCH_CNTL__QUEUE3_SWITCH_NUM_MASK\t0x0FE00000L\n#define RPB_RD_SWITCH_CNTL__SWITCH_NUM_MODE_MASK\t0x10000000L\n\n#define RPB_CID_QUEUE_WR__CLIENT_ID_LOW__SHIFT\t0x0\n#define RPB_CID_QUEUE_WR__CLIENT_ID_HIGH__SHIFT\t0x5\n#define RPB_CID_QUEUE_WR__UPDATE_MODE__SHIFT\t0xb\n#define RPB_CID_QUEUE_WR__WRITE_QUEUE__SHIFT\t0xc\n#define RPB_CID_QUEUE_WR__READ_QUEUE__SHIFT\t0xf\n#define RPB_CID_QUEUE_WR__UPDATE__SHIFT\t0x12\n#define RPB_CID_QUEUE_WR__CLIENT_ID_LOW_MASK\t0x0000001FL\n#define RPB_CID_QUEUE_WR__CLIENT_ID_HIGH_MASK\t0x000007E0L\n#define RPB_CID_QUEUE_WR__UPDATE_MODE_MASK\t0x00000800L\n#define RPB_CID_QUEUE_WR__WRITE_QUEUE_MASK\t0x00007000L\n#define RPB_CID_QUEUE_WR__READ_QUEUE_MASK\t0x00038000L\n#define RPB_CID_QUEUE_WR__UPDATE_MASK\t0x00040000L\n\n#define RPB_CID_QUEUE_RD__CLIENT_ID_LOW__SHIFT\t0x0\n#define RPB_CID_QUEUE_RD__CLIENT_ID_HIGH__SHIFT\t0x5\n#define RPB_CID_QUEUE_RD__WRITE_QUEUE__SHIFT\t0xb\n#define RPB_CID_QUEUE_RD__READ_QUEUE__SHIFT\t0xe\n#define RPB_CID_QUEUE_RD__CLIENT_ID_LOW_MASK\t0x0000001FL\n#define RPB_CID_QUEUE_RD__CLIENT_ID_HIGH_MASK\t0x000007E0L\n#define RPB_CID_QUEUE_RD__WRITE_QUEUE_MASK\t0x00003800L\n#define RPB_CID_QUEUE_RD__READ_QUEUE_MASK\t0x0001C000L\n\n#define RPB_CID_QUEUE_EX__START__SHIFT\t0x0\n#define RPB_CID_QUEUE_EX__OFFSET__SHIFT\t0x1\n#define RPB_CID_QUEUE_EX__START_MASK\t0x00000001L\n#define RPB_CID_QUEUE_EX__OFFSET_MASK\t0x000001FEL\n\n#define RPB_CID_QUEUE_EX_DATA__WRITE_ENTRIES__SHIFT\t0x0\n#define RPB_CID_QUEUE_EX_DATA__READ_ENTRIES__SHIFT\t0x10\n#define RPB_CID_QUEUE_EX_DATA__WRITE_ENTRIES_MASK\t0x0000FFFFL\n#define RPB_CID_QUEUE_EX_DATA__READ_ENTRIES_MASK\t0xFFFF0000L\n\n#define RPB_SWITCH_CNTL2__RD_QUEUE4_SWITCH_NUM__SHIFT\t0x0\n#define RPB_SWITCH_CNTL2__RD_QUEUE5_SWITCH_NUM__SHIFT\t0x7\n#define RPB_SWITCH_CNTL2__WR_QUEUE4_SWITCH_NUM__SHIFT\t0xe\n#define RPB_SWITCH_CNTL2__WR_QUEUE5_SWITCH_NUM__SHIFT\t0x15\n#define RPB_SWITCH_CNTL2__RD_QUEUE4_SWITCH_NUM_MASK\t0x0000007FL\n#define RPB_SWITCH_CNTL2__RD_QUEUE5_SWITCH_NUM_MASK\t0x00003F80L\n#define RPB_SWITCH_CNTL2__WR_QUEUE4_SWITCH_NUM_MASK\t0x001FC000L\n#define RPB_SWITCH_CNTL2__WR_QUEUE5_SWITCH_NUM_MASK\t0x0FE00000L\n\n#define RPB_DEINTRLV_COMBINE_CNTL__WC_CHAINED_FLUSH_TIMER__SHIFT\t0x0\n#define RPB_DEINTRLV_COMBINE_CNTL__WC_CHAINED_BREAK_EN__SHIFT\t0x4\n#define RPB_DEINTRLV_COMBINE_CNTL__WC_HANDLE_CHECK_DISABLE__SHIFT\t0x5\n#define RPB_DEINTRLV_COMBINE_CNTL__WC_CHAINED_FLUSH_TIMER_MASK\t0x0000000FL\n#define RPB_DEINTRLV_COMBINE_CNTL__WC_CHAINED_BREAK_EN_MASK\t0x00000010L\n#define RPB_DEINTRLV_COMBINE_CNTL__WC_HANDLE_CHECK_DISABLE_MASK\t0x00000020L\n\n#define RPB_VC_SWITCH_RDWR__MODE__SHIFT\t0x0\n#define RPB_VC_SWITCH_RDWR__NUM_RD__SHIFT\t0x2\n#define RPB_VC_SWITCH_RDWR__NUM_WR__SHIFT\t0xa\n#define RPB_VC_SWITCH_RDWR__MODE_MASK\t0x00000003L\n#define RPB_VC_SWITCH_RDWR__NUM_RD_MASK\t0x000003FCL\n#define RPB_VC_SWITCH_RDWR__NUM_WR_MASK\t0x0003FC00L\n\n#define RPB_PERFCOUNTER_LO__COUNTER_LO__SHIFT\t0x0\n#define RPB_PERFCOUNTER_LO__COUNTER_LO_MASK\t0xFFFFFFFFL\n\n#define RPB_PERFCOUNTER_HI__COUNTER_HI__SHIFT\t0x0\n#define RPB_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT\t0x10\n#define RPB_PERFCOUNTER_HI__COUNTER_HI_MASK\t0x0000FFFFL\n#define RPB_PERFCOUNTER_HI__COMPARE_VALUE_MASK\t0xFFFF0000L\n\n#define RPB_PERFCOUNTER0_CFG__PERF_SEL__SHIFT\t0x0\n#define RPB_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT\t0x8\n#define RPB_PERFCOUNTER0_CFG__PERF_MODE__SHIFT\t0x18\n#define RPB_PERFCOUNTER0_CFG__ENABLE__SHIFT\t0x1c\n#define RPB_PERFCOUNTER0_CFG__CLEAR__SHIFT\t0x1d\n#define RPB_PERFCOUNTER0_CFG__PERF_SEL_MASK\t0x000000FFL\n#define RPB_PERFCOUNTER0_CFG__PERF_SEL_END_MASK\t0x0000FF00L\n#define RPB_PERFCOUNTER0_CFG__PERF_MODE_MASK\t0x0F000000L\n#define RPB_PERFCOUNTER0_CFG__ENABLE_MASK\t0x10000000L\n#define RPB_PERFCOUNTER0_CFG__CLEAR_MASK\t0x20000000L\n\n#define RPB_PERFCOUNTER1_CFG__PERF_SEL__SHIFT\t0x0\n#define RPB_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT\t0x8\n#define RPB_PERFCOUNTER1_CFG__PERF_MODE__SHIFT\t0x18\n#define RPB_PERFCOUNTER1_CFG__ENABLE__SHIFT\t0x1c\n#define RPB_PERFCOUNTER1_CFG__CLEAR__SHIFT\t0x1d\n#define RPB_PERFCOUNTER1_CFG__PERF_SEL_MASK\t0x000000FFL\n#define RPB_PERFCOUNTER1_CFG__PERF_SEL_END_MASK\t0x0000FF00L\n#define RPB_PERFCOUNTER1_CFG__PERF_MODE_MASK\t0x0F000000L\n#define RPB_PERFCOUNTER1_CFG__ENABLE_MASK\t0x10000000L\n#define RPB_PERFCOUNTER1_CFG__CLEAR_MASK\t0x20000000L\n\n#define RPB_PERFCOUNTER2_CFG__PERF_SEL__SHIFT\t0x0\n#define RPB_PERFCOUNTER2_CFG__PERF_SEL_END__SHIFT\t0x8\n#define RPB_PERFCOUNTER2_CFG__PERF_MODE__SHIFT\t0x18\n#define RPB_PERFCOUNTER2_CFG__ENABLE__SHIFT\t0x1c\n#define RPB_PERFCOUNTER2_CFG__CLEAR__SHIFT\t0x1d\n#define RPB_PERFCOUNTER2_CFG__PERF_SEL_MASK\t0x000000FFL\n#define RPB_PERFCOUNTER2_CFG__PERF_SEL_END_MASK\t0x0000FF00L\n#define RPB_PERFCOUNTER2_CFG__PERF_MODE_MASK\t0x0F000000L\n#define RPB_PERFCOUNTER2_CFG__ENABLE_MASK\t0x10000000L\n#define RPB_PERFCOUNTER2_CFG__CLEAR_MASK\t0x20000000L\n\n#define RPB_PERFCOUNTER3_CFG__PERF_SEL__SHIFT\t0x0\n#define RPB_PERFCOUNTER3_CFG__PERF_SEL_END__SHIFT\t0x8\n#define RPB_PERFCOUNTER3_CFG__PERF_MODE__SHIFT\t0x18\n#define RPB_PERFCOUNTER3_CFG__ENABLE__SHIFT\t0x1c\n#define RPB_PERFCOUNTER3_CFG__CLEAR__SHIFT\t0x1d\n#define RPB_PERFCOUNTER3_CFG__PERF_SEL_MASK\t0x000000FFL\n#define RPB_PERFCOUNTER3_CFG__PERF_SEL_END_MASK\t0x0000FF00L\n#define RPB_PERFCOUNTER3_CFG__PERF_MODE_MASK\t0x0F000000L\n#define RPB_PERFCOUNTER3_CFG__ENABLE_MASK\t0x10000000L\n#define RPB_PERFCOUNTER3_CFG__CLEAR_MASK\t0x20000000L\n\n#define RPB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT\t0x0\n#define RPB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT\t0x8\n#define RPB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT\t0x10\n#define RPB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT\t0x18\n#define RPB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT\t0x19\n#define RPB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT\t0x1a\n#define RPB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK\t0x0000000FL\n#define RPB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK\t0x0000FF00L\n#define RPB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK\t0x00FF0000L\n#define RPB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK\t0x01000000L\n#define RPB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK\t0x02000000L\n#define RPB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK\t0x04000000L\n\n#define RPB_RD_QUEUE_CNTL__ARB_MODE__SHIFT\t0x0\n#define RPB_RD_QUEUE_CNTL__Q4_SHARED__SHIFT\t0x1\n#define RPB_RD_QUEUE_CNTL__Q5_SHARED__SHIFT\t0x2\n#define RPB_RD_QUEUE_CNTL__Q4_UNITID_EA_MODE__SHIFT\t0x3\n#define RPB_RD_QUEUE_CNTL__Q5_UNITID_EA_MODE__SHIFT\t0x4\n#define RPB_RD_QUEUE_CNTL__Q4_PATTERN_LOW__SHIFT\t0x5\n#define RPB_RD_QUEUE_CNTL__Q4_PATTERN_HIGH__SHIFT\t0xa\n#define RPB_RD_QUEUE_CNTL__Q5_PATTERN_LOW__SHIFT\t0x10\n#define RPB_RD_QUEUE_CNTL__Q5_PATTERN_HIGH__SHIFT\t0x15\n#define RPB_RD_QUEUE_CNTL__ARB_MODE_MASK\t0x00000001L\n#define RPB_RD_QUEUE_CNTL__Q4_SHARED_MASK\t0x00000002L\n#define RPB_RD_QUEUE_CNTL__Q5_SHARED_MASK\t0x00000004L\n#define RPB_RD_QUEUE_CNTL__Q4_UNITID_EA_MODE_MASK\t0x00000008L\n#define RPB_RD_QUEUE_CNTL__Q5_UNITID_EA_MODE_MASK\t0x00000010L\n#define RPB_RD_QUEUE_CNTL__Q4_PATTERN_LOW_MASK\t0x000003E0L\n#define RPB_RD_QUEUE_CNTL__Q4_PATTERN_HIGH_MASK\t0x0000FC00L\n#define RPB_RD_QUEUE_CNTL__Q5_PATTERN_LOW_MASK\t0x001F0000L\n#define RPB_RD_QUEUE_CNTL__Q5_PATTERN_HIGH_MASK\t0x07E00000L\n\n#define RPB_RD_QUEUE_CNTL2__Q4_PATTERN_MASK_LOW__SHIFT\t0x0\n#define RPB_RD_QUEUE_CNTL2__Q4_PATTERN_MASK_HIGH__SHIFT\t0x5\n#define RPB_RD_QUEUE_CNTL2__Q5_PATTERN_MASK_LOW__SHIFT\t0xb\n#define RPB_RD_QUEUE_CNTL2__Q5_PATTERN_MASK_HIGH__SHIFT\t0x10\n#define RPB_RD_QUEUE_CNTL2__Q4_PATTERN_MASK_LOW_MASK\t0x0000001FL\n#define RPB_RD_QUEUE_CNTL2__Q4_PATTERN_MASK_HIGH_MASK\t0x000007E0L\n#define RPB_RD_QUEUE_CNTL2__Q5_PATTERN_MASK_LOW_MASK\t0x0000F800L\n#define RPB_RD_QUEUE_CNTL2__Q5_PATTERN_MASK_HIGH_MASK\t0x003F0000L\n\n#define RPB_WR_QUEUE_CNTL__ARB_MODE__SHIFT\t0x0\n#define RPB_WR_QUEUE_CNTL__Q4_SHARED__SHIFT\t0x1\n#define RPB_WR_QUEUE_CNTL__Q5_SHARED__SHIFT\t0x2\n#define RPB_WR_QUEUE_CNTL__Q4_UNITID_EA_MODE__SHIFT\t0x3\n#define RPB_WR_QUEUE_CNTL__Q5_UNITID_EA_MODE__SHIFT\t0x4\n#define RPB_WR_QUEUE_CNTL__Q4_PATTERN_LOW__SHIFT\t0x5\n#define RPB_WR_QUEUE_CNTL__Q4_PATTERN_HIGH__SHIFT\t0xa\n#define RPB_WR_QUEUE_CNTL__Q5_PATTERN_LOW__SHIFT\t0x10\n#define RPB_WR_QUEUE_CNTL__Q5_PATTERN_HIGH__SHIFT\t0x15\n#define RPB_WR_QUEUE_CNTL__ARB_MODE_MASK\t0x00000001L\n#define RPB_WR_QUEUE_CNTL__Q4_SHARED_MASK\t0x00000002L\n#define RPB_WR_QUEUE_CNTL__Q5_SHARED_MASK\t0x00000004L\n#define RPB_WR_QUEUE_CNTL__Q4_UNITID_EA_MODE_MASK\t0x00000008L\n#define RPB_WR_QUEUE_CNTL__Q5_UNITID_EA_MODE_MASK\t0x00000010L\n#define RPB_WR_QUEUE_CNTL__Q4_PATTERN_LOW_MASK\t0x000003E0L\n#define RPB_WR_QUEUE_CNTL__Q4_PATTERN_HIGH_MASK\t0x0000FC00L\n#define RPB_WR_QUEUE_CNTL__Q5_PATTERN_LOW_MASK\t0x001F0000L\n#define RPB_WR_QUEUE_CNTL__Q5_PATTERN_HIGH_MASK\t0x07E00000L\n\n#define RPB_WR_QUEUE_CNTL2__Q4_PATTERN_MASK_LOW__SHIFT\t0x0\n#define RPB_WR_QUEUE_CNTL2__Q4_PATTERN_MASK_HIGH__SHIFT\t0x5\n#define RPB_WR_QUEUE_CNTL2__Q5_PATTERN_MASK_LOW__SHIFT\t0xb\n#define RPB_WR_QUEUE_CNTL2__Q5_PATTERN_MASK_HIGH__SHIFT\t0x10\n#define RPB_WR_QUEUE_CNTL2__Q4_PATTERN_MASK_LOW_MASK\t0x0000001FL\n#define RPB_WR_QUEUE_CNTL2__Q4_PATTERN_MASK_HIGH_MASK\t0x000007E0L\n#define RPB_WR_QUEUE_CNTL2__Q5_PATTERN_MASK_LOW_MASK\t0x0000F800L\n#define RPB_WR_QUEUE_CNTL2__Q5_PATTERN_MASK_HIGH_MASK\t0x003F0000L\n\n#define RPB_EA_QUEUE_WR__EA_NUMBER__SHIFT\t0x0\n#define RPB_EA_QUEUE_WR__WRITE_QUEUE__SHIFT\t0x5\n#define RPB_EA_QUEUE_WR__READ_QUEUE__SHIFT\t0x8\n#define RPB_EA_QUEUE_WR__UPDATE__SHIFT\t0xb\n#define RPB_EA_QUEUE_WR__EA_NUMBER_MASK\t0x0000001FL\n#define RPB_EA_QUEUE_WR__WRITE_QUEUE_MASK\t0x000000E0L\n#define RPB_EA_QUEUE_WR__READ_QUEUE_MASK\t0x00000700L\n#define RPB_EA_QUEUE_WR__UPDATE_MASK\t0x00000800L\n\n#define RPB_ATS_CNTL__PAGE_MIN_LATENCY_ENABLE__SHIFT\t0x0\n#define RPB_ATS_CNTL__TR_MIN_LATENCY_ENABLE__SHIFT\t0x1\n#define RPB_ATS_CNTL__SWITCH_THRESHOLD__SHIFT\t0x2\n#define RPB_ATS_CNTL__TIME_SLICE__SHIFT\t0x7\n#define RPB_ATS_CNTL__ATCTR_SWITCH_NUM__SHIFT\t0xf\n#define RPB_ATS_CNTL__ATCPAGE_SWITCH_NUM__SHIFT\t0x13\n#define RPB_ATS_CNTL__WR_AT__SHIFT\t0x17\n#define RPB_ATS_CNTL__INVAL_COM_CMD__SHIFT\t0x19\n#define RPB_ATS_CNTL__PAGE_MIN_LATENCY_ENABLE_MASK\t0x00000001L\n#define RPB_ATS_CNTL__TR_MIN_LATENCY_ENABLE_MASK\t0x00000002L\n#define RPB_ATS_CNTL__SWITCH_THRESHOLD_MASK\t0x0000007CL\n#define RPB_ATS_CNTL__TIME_SLICE_MASK\t0x00007F80L\n#define RPB_ATS_CNTL__ATCTR_SWITCH_NUM_MASK\t0x00078000L\n#define RPB_ATS_CNTL__ATCPAGE_SWITCH_NUM_MASK\t0x00780000L\n#define RPB_ATS_CNTL__WR_AT_MASK\t0x01800000L\n#define RPB_ATS_CNTL__INVAL_COM_CMD_MASK\t0x7E000000L\n\n#define RPB_ATS_CNTL2__TRANS_CMD__SHIFT\t0x0\n#define RPB_ATS_CNTL2__PAGE_REQ_CMD__SHIFT\t0x6\n#define RPB_ATS_CNTL2__PAGE_ROUTING_CODE__SHIFT\t0xc\n#define RPB_ATS_CNTL2__INVAL_COM_ROUTING_CODE__SHIFT\t0xf\n#define RPB_ATS_CNTL2__VENDOR_ID__SHIFT\t0x12\n#define RPB_ATS_CNTL2__TRANS_CMD_MASK\t0x0000003FL\n#define RPB_ATS_CNTL2__PAGE_REQ_CMD_MASK\t0x00000FC0L\n#define RPB_ATS_CNTL2__PAGE_ROUTING_CODE_MASK\t0x00007000L\n#define RPB_ATS_CNTL2__INVAL_COM_ROUTING_CODE_MASK\t0x00038000L\n#define RPB_ATS_CNTL2__VENDOR_ID_MASK\t0x000C0000L\n\n#define RPB_SDPPORT_CNTL__NBIF_DMA_SELF_ACTIVATE__SHIFT\t0x0\n#define RPB_SDPPORT_CNTL__NBIF_DMA_CFG_MODE__SHIFT\t0x1\n#define RPB_SDPPORT_CNTL__NBIF_DMA_ENABLE_REISSUE_CREDIT__SHIFT\t0x3\n#define RPB_SDPPORT_CNTL__NBIF_DMA_ENABLE_SATURATE_COUNTER__SHIFT\t0x4\n#define RPB_SDPPORT_CNTL__NBIF_DMA_ENABLE_DISRUPT_FULLDIS__SHIFT\t0x5\n#define RPB_SDPPORT_CNTL__NBIF_DMA_HALT_THRESHOLD__SHIFT\t0x6\n#define RPB_SDPPORT_CNTL__NBIF_HST_SELF_ACTIVATE__SHIFT\t0xa\n#define RPB_SDPPORT_CNTL__NBIF_HST_CFG_MODE__SHIFT\t0xb\n#define RPB_SDPPORT_CNTL__NBIF_HST_ENABLE_REISSUE_CREDIT__SHIFT\t0xd\n#define RPB_SDPPORT_CNTL__NBIF_HST_ENABLE_SATURATE_COUNTER__SHIFT\t0xe\n#define RPB_SDPPORT_CNTL__NBIF_HST_ENABLE_DISRUPT_FULLDIS__SHIFT\t0xf\n#define RPB_SDPPORT_CNTL__NBIF_HST_HALT_THRESHOLD__SHIFT\t0x10\n#define RPB_SDPPORT_CNTL__NBIF_HST_PASSIVE_MODE__SHIFT\t0x14\n#define RPB_SDPPORT_CNTL__NBIF_HST_QUICK_COMACK__SHIFT\t0x15\n#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPCKEN__SHIFT\t0x16\n#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPCKENRCV__SHIFT\t0x17\n#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPDATACKEN__SHIFT\t0x18\n#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPDATACKENRCV__SHIFT\t0x19\n#define RPB_SDPPORT_CNTL__DF_SDPVDCI_WRRSPCKEN__SHIFT\t0x1a\n#define RPB_SDPPORT_CNTL__DF_SDPVDCI_WRRSPCKENRCV__SHIFT\t0x1b\n#define RPB_SDPPORT_CNTL__NBIF_DMA_SELF_ACTIVATE_MASK\t0x00000001L\n#define RPB_SDPPORT_CNTL__NBIF_DMA_CFG_MODE_MASK\t0x00000006L\n#define RPB_SDPPORT_CNTL__NBIF_DMA_ENABLE_REISSUE_CREDIT_MASK\t0x00000008L\n#define RPB_SDPPORT_CNTL__NBIF_DMA_ENABLE_SATURATE_COUNTER_MASK\t0x00000010L\n#define RPB_SDPPORT_CNTL__NBIF_DMA_ENABLE_DISRUPT_FULLDIS_MASK\t0x00000020L\n#define RPB_SDPPORT_CNTL__NBIF_DMA_HALT_THRESHOLD_MASK\t0x000003C0L\n#define RPB_SDPPORT_CNTL__NBIF_HST_SELF_ACTIVATE_MASK\t0x00000400L\n#define RPB_SDPPORT_CNTL__NBIF_HST_CFG_MODE_MASK\t0x00001800L\n#define RPB_SDPPORT_CNTL__NBIF_HST_ENABLE_REISSUE_CREDIT_MASK\t0x00002000L\n#define RPB_SDPPORT_CNTL__NBIF_HST_ENABLE_SATURATE_COUNTER_MASK\t0x00004000L\n#define RPB_SDPPORT_CNTL__NBIF_HST_ENABLE_DISRUPT_FULLDIS_MASK\t0x00008000L\n#define RPB_SDPPORT_CNTL__NBIF_HST_HALT_THRESHOLD_MASK\t0x000F0000L\n#define RPB_SDPPORT_CNTL__NBIF_HST_PASSIVE_MODE_MASK\t0x00100000L\n#define RPB_SDPPORT_CNTL__NBIF_HST_QUICK_COMACK_MASK\t0x00200000L\n#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPCKEN_MASK\t0x00400000L\n#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPCKENRCV_MASK\t0x00800000L\n#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPDATACKEN_MASK\t0x01000000L\n#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPDATACKENRCV_MASK\t0x02000000L\n#define RPB_SDPPORT_CNTL__DF_SDPVDCI_WRRSPCKEN_MASK\t0x04000000L\n#define RPB_SDPPORT_CNTL__DF_SDPVDCI_WRRSPCKENRCV_MASK\t0x08000000L\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}