Bench	PID		time	Instr Ret	Unh Clk Cycles	l2 trans reqs	l1lines	l2lines	Per Core bw	Power	Power2	Power3	bandwidth	 	IPC	MEM INTENSIITY	L2->L1 BW (MB)	L3->L2 BW (MB)	MM->L3 BW (MB)	L2 REUSE	L3 REUSE
jacLR_stream_d0
	54218		 20547   	2951464502.91	8085158539.78	3131427.73	132878656.82	88656328.78	87301880.78	2.00	0	97.00	0	0	.43	3131427.73	9.50	6.31	6.21	1.52	1.01
	54220		 13775   	3134200269.42	8346218893.78	83103.07	91497550.85	91662873.42	89654694.57	45.57	0	97.00	0	0	.47	83103.07	5.86	5.87	5.74	.99	1.02
	54238		  6370   	2870895682.85	7893585123.14	100074.00	86763252.00	87067842.14	84586906.28	35.71	0	97.00	0	0	.36	100074.00	6.06	6.08	5.91	.99	1.03
