Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct 28 12:54:38 2022
| Host         : Lucas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tent_map_timing_summary_routed.rpt -pb tent_map_timing_summary_routed.pb -rpx tent_map_timing_summary_routed.rpx -warn_on_violation
| Design       : tent_map
| Device       : 7a100t-fgg676
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.914        0.000                      0                   64        0.154        0.000                      0                   64        1.000        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.914        0.000                      0                   64        0.154        0.000                      0                   64        1.000        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 aux_r_aux_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.438ns (21.895%)  route 1.562ns (78.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 6.442 - 3.000 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.858     0.858 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.375    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.451 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.301     3.751    clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  aux_r_aux_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.341     4.092 r  aux_r_aux_reg[63]/Q
                         net (fo=64, routed)          1.079     5.171    aux_r_aux[63]
    SLICE_X1Y69          LUT5 (Prop_lut5_I3_O)        0.097     5.268 r  aux_r_aux[27]_i_1/O
                         net (fo=1, routed)           0.484     5.752    xor_result[26]
    SLICE_X1Y69          FDCE                                         r  aux_r_aux_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    L22                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.726     3.726 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     5.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.233 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.209     6.442    clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  aux_r_aux_reg[27]/C
                         clock pessimism              0.293     6.735    
                         clock uncertainty           -0.035     6.700    
    SLICE_X1Y69          FDCE (Setup_fdce_C_D)       -0.034     6.666    aux_r_aux_reg[27]
  -------------------------------------------------------------------
                         required time                          6.666    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 aux_r_aux_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.438ns (23.205%)  route 1.450ns (76.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 6.443 - 3.000 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.858     0.858 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.375    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.451 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.301     3.751    clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  aux_r_aux_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.341     4.092 r  aux_r_aux_reg[63]/Q
                         net (fo=64, routed)          1.113     5.205    aux_r_aux[63]
    SLICE_X1Y68          LUT5 (Prop_lut5_I3_O)        0.097     5.302 r  aux_r_aux[17]_i_1/O
                         net (fo=1, routed)           0.337     5.639    xor_result[16]
    SLICE_X1Y68          FDCE                                         r  aux_r_aux_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    L22                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.726     3.726 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     5.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.233 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.210     6.443    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  aux_r_aux_reg[17]/C
                         clock pessimism              0.293     6.736    
                         clock uncertainty           -0.035     6.701    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)       -0.049     6.652    aux_r_aux_reg[17]
  -------------------------------------------------------------------
                         required time                          6.652    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 aux_r_aux_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.438ns (23.236%)  route 1.447ns (76.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 6.441 - 3.000 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.858     0.858 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.375    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.451 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.301     3.751    clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  aux_r_aux_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.341     4.092 r  aux_r_aux_reg[63]/Q
                         net (fo=64, routed)          1.024     5.116    aux_r_aux[63]
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097     5.213 r  aux_r_aux[34]_i_1/O
                         net (fo=1, routed)           0.423     5.636    xor_result[33]
    SLICE_X1Y70          FDCE                                         r  aux_r_aux_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    L22                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.726     3.726 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     5.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.233 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.208     6.441    clk_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  aux_r_aux_reg[34]/C
                         clock pessimism              0.293     6.734    
                         clock uncertainty           -0.035     6.699    
    SLICE_X1Y70          FDCE (Setup_fdce_C_D)       -0.039     6.660    aux_r_aux_reg[34]
  -------------------------------------------------------------------
                         required time                          6.660    
                         arrival time                          -5.636    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 aux_r_aux_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.452ns (26.378%)  route 1.262ns (73.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns = ( 6.445 - 3.000 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.858     0.858 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.375    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.451 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.301     3.751    clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  aux_r_aux_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.341     4.092 r  aux_r_aux_reg[63]/Q
                         net (fo=64, routed)          0.908     5.000    aux_r_aux[63]
    SLICE_X0Y64          LUT5 (Prop_lut5_I3_O)        0.111     5.111 r  aux_r_aux[10]_i_1/O
                         net (fo=1, routed)           0.354     5.465    xor_result[9]
    SLICE_X0Y65          FDCE                                         r  aux_r_aux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    L22                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.726     3.726 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     5.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.233 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.212     6.445    clk_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  aux_r_aux_reg[10]/C
                         clock pessimism              0.293     6.738    
                         clock uncertainty           -0.035     6.703    
    SLICE_X0Y65          FDCE (Setup_fdce_C_D)       -0.187     6.516    aux_r_aux_reg[10]
  -------------------------------------------------------------------
                         required time                          6.516    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 aux_r_aux_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.438ns (23.453%)  route 1.430ns (76.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns = ( 6.446 - 3.000 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.858     0.858 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.375    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.451 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.301     3.751    clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  aux_r_aux_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.341     4.092 r  aux_r_aux_reg[63]/Q
                         net (fo=64, routed)          1.112     5.204    aux_r_aux[63]
    SLICE_X0Y65          LUT5 (Prop_lut5_I3_O)        0.097     5.301 r  aux_r_aux[9]_i_1/O
                         net (fo=1, routed)           0.318     5.619    xor_result[8]
    SLICE_X0Y64          FDCE                                         r  aux_r_aux_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    L22                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.726     3.726 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     5.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.233 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.213     6.446    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  aux_r_aux_reg[9]/C
                         clock pessimism              0.293     6.739    
                         clock uncertainty           -0.035     6.704    
    SLICE_X0Y64          FDCE (Setup_fdce_C_D)       -0.034     6.670    aux_r_aux_reg[9]
  -------------------------------------------------------------------
                         required time                          6.670    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 aux_r_aux_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.438ns (23.564%)  route 1.421ns (76.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 6.443 - 3.000 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.858     0.858 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.375    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.451 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.301     3.751    clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  aux_r_aux_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.341     4.092 r  aux_r_aux_reg[63]/Q
                         net (fo=64, routed)          1.301     5.393    aux_r_aux[63]
    SLICE_X0Y68          LUT5 (Prop_lut5_I3_O)        0.097     5.490 r  aux_r_aux[16]_i_1/O
                         net (fo=1, routed)           0.120     5.610    xor_result[15]
    SLICE_X1Y68          FDCE                                         r  aux_r_aux_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    L22                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.726     3.726 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     5.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.233 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.210     6.443    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  aux_r_aux_reg[16]/C
                         clock pessimism              0.293     6.736    
                         clock uncertainty           -0.035     6.701    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)       -0.039     6.662    aux_r_aux_reg[16]
  -------------------------------------------------------------------
                         required time                          6.662    
                         arrival time                          -5.610    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 aux_r_aux_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.438ns (23.451%)  route 1.430ns (76.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 6.443 - 3.000 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.858     0.858 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.375    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.451 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.301     3.751    clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  aux_r_aux_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.341     4.092 r  aux_r_aux_reg[63]/Q
                         net (fo=64, routed)          0.997     5.090    aux_r_aux[63]
    SLICE_X1Y68          LUT5 (Prop_lut5_I3_O)        0.097     5.187 r  aux_r_aux[25]_i_1/O
                         net (fo=1, routed)           0.432     5.619    xor_result[24]
    SLICE_X1Y68          FDCE                                         r  aux_r_aux_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    L22                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.726     3.726 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     5.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.233 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.210     6.443    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  aux_r_aux_reg[25]/C
                         clock pessimism              0.293     6.736    
                         clock uncertainty           -0.035     6.701    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)       -0.030     6.671    aux_r_aux_reg[25]
  -------------------------------------------------------------------
                         required time                          6.671    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 aux_r_aux_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.438ns (23.594%)  route 1.418ns (76.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 6.443 - 3.000 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.858     0.858 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.375    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.451 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.301     3.751    clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  aux_r_aux_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.341     4.092 r  aux_r_aux_reg[63]/Q
                         net (fo=64, routed)          0.941     5.034    aux_r_aux[63]
    SLICE_X0Y69          LUT5 (Prop_lut5_I3_O)        0.097     5.131 r  aux_r_aux[23]_i_1/O
                         net (fo=1, routed)           0.477     5.608    xor_result[22]
    SLICE_X0Y68          FDCE                                         r  aux_r_aux_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    L22                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.726     3.726 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     5.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.233 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.210     6.443    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  aux_r_aux_reg[23]/C
                         clock pessimism              0.293     6.736    
                         clock uncertainty           -0.035     6.701    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)       -0.030     6.671    aux_r_aux_reg[23]
  -------------------------------------------------------------------
                         required time                          6.671    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 aux_r_aux_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.438ns (23.836%)  route 1.400ns (76.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 6.441 - 3.000 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.858     0.858 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.375    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.451 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.301     3.751    clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  aux_r_aux_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.341     4.092 r  aux_r_aux_reg[63]/Q
                         net (fo=64, routed)          1.062     5.154    aux_r_aux[63]
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097     5.251 r  aux_r_aux[31]_i_1/O
                         net (fo=1, routed)           0.338     5.589    xor_result[30]
    SLICE_X2Y70          FDCE                                         r  aux_r_aux_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    L22                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.726     3.726 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     5.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.233 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.208     6.441    clk_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  aux_r_aux_reg[31]/C
                         clock pessimism              0.293     6.734    
                         clock uncertainty           -0.035     6.699    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)       -0.021     6.678    aux_r_aux_reg[31]
  -------------------------------------------------------------------
                         required time                          6.678    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 aux_r_aux_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.438ns (24.345%)  route 1.361ns (75.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 6.443 - 3.000 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.858     0.858 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.375    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.451 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.301     3.751    clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  aux_r_aux_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.341     4.092 r  aux_r_aux_reg[63]/Q
                         net (fo=64, routed)          1.002     5.095    aux_r_aux[63]
    SLICE_X0Y68          LUT5 (Prop_lut5_I3_O)        0.097     5.192 r  aux_r_aux[24]_i_1/O
                         net (fo=1, routed)           0.359     5.551    xor_result[23]
    SLICE_X1Y68          FDCE                                         r  aux_r_aux_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    L22                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.726     3.726 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     5.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.233 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.210     6.443    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  aux_r_aux_reg[24]/C
                         clock pessimism              0.293     6.736    
                         clock uncertainty           -0.035     6.701    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)       -0.034     6.667    aux_r_aux_reg[24]
  -------------------------------------------------------------------
                         required time                          6.667    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  1.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 aux_r_aux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ff_aux_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.886%)  route 0.073ns (28.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.877    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.597     1.500    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  aux_r_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  aux_r_aux_reg[1]/Q
                         net (fo=3, routed)           0.073     1.714    aux_r_aux[1]
    SLICE_X1Y66          LUT6 (Prop_lut6_I2_O)        0.045     1.759 r  ff_aux_i_1/O
                         net (fo=1, routed)           0.000     1.759    ff_aux_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  ff_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.868     2.018    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  ff_aux_reg/C
                         clock pessimism             -0.505     1.513    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.092     1.605    ff_aux_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 aux_r_aux_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.877    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.496    clk_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  aux_r_aux_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  aux_r_aux_reg[34]/Q
                         net (fo=2, routed)           0.089     1.726    aux_r_aux[34]
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.045     1.771 r  aux_r_aux[35]_i_1/O
                         net (fo=1, routed)           0.000     1.771    xor_result[34]
    SLICE_X0Y70          FDCE                                         r  aux_r_aux_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.014    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  aux_r_aux_reg[35]/C
                         clock pessimism             -0.505     1.509    
    SLICE_X0Y70          FDCE (Hold_fdce_C_D)         0.091     1.600    aux_r_aux_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 aux_r_aux_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.877    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.497    clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  aux_r_aux_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  aux_r_aux_reg[18]/Q
                         net (fo=2, routed)           0.089     1.727    aux_r_aux[18]
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.045     1.772 r  aux_r_aux[19]_i_1/O
                         net (fo=1, routed)           0.000     1.772    xor_result[18]
    SLICE_X0Y69          FDCE                                         r  aux_r_aux_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.865     2.015    clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  aux_r_aux_reg[19]/C
                         clock pessimism             -0.505     1.510    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.091     1.601    aux_r_aux_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 aux_r_aux_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.877    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.590     1.493    clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  aux_r_aux_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.141     1.634 r  aux_r_aux_reg[54]/Q
                         net (fo=2, routed)           0.089     1.723    aux_r_aux[54]
    SLICE_X0Y73          LUT5 (Prop_lut5_I4_O)        0.045     1.768 r  aux_r_aux[55]_i_1/O
                         net (fo=1, routed)           0.000     1.768    xor_result[54]
    SLICE_X0Y73          FDCE                                         r  aux_r_aux_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.010    clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  aux_r_aux_reg[55]/C
                         clock pessimism             -0.504     1.506    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.091     1.597    aux_r_aux_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 aux_r_aux_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.129%)  route 0.151ns (44.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.877    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.492    clk_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  aux_r_aux_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.633 r  aux_r_aux_reg[56]/Q
                         net (fo=2, routed)           0.151     1.784    aux_r_aux[56]
    SLICE_X0Y73          LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  aux_r_aux[57]_i_1/O
                         net (fo=1, routed)           0.000     1.829    xor_result[56]
    SLICE_X0Y73          FDCE                                         r  aux_r_aux_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.010    clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  aux_r_aux_reg[57]/C
                         clock pessimism             -0.504     1.506    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.092     1.598    aux_r_aux_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 aux_r_aux_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.702%)  route 0.154ns (45.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.877    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.492    clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  aux_r_aux_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141     1.633 r  aux_r_aux_reg[63]/Q
                         net (fo=64, routed)          0.154     1.787    aux_r_aux[63]
    SLICE_X0Y74          LUT5 (Prop_lut5_I3_O)        0.045     1.832 r  aux_r_aux[56]_i_1/O
                         net (fo=1, routed)           0.000     1.832    xor_result[55]
    SLICE_X0Y74          FDCE                                         r  aux_r_aux_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     2.009    clk_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  aux_r_aux_reg[56]/C
                         clock pessimism             -0.504     1.505    
    SLICE_X0Y74          FDCE (Hold_fdce_C_D)         0.091     1.596    aux_r_aux_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 aux_r_aux_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.739%)  route 0.160ns (46.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.877    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.492    clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  aux_r_aux_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141     1.633 r  aux_r_aux_reg[63]/Q
                         net (fo=64, routed)          0.160     1.793    aux_r_aux[63]
    SLICE_X0Y74          LUT5 (Prop_lut5_I3_O)        0.045     1.838 r  aux_r_aux[60]_i_1/O
                         net (fo=1, routed)           0.000     1.838    xor_result[59]
    SLICE_X0Y74          FDCE                                         r  aux_r_aux_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     2.009    clk_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  aux_r_aux_reg[60]/C
                         clock pessimism             -0.504     1.505    
    SLICE_X0Y74          FDCE (Hold_fdce_C_D)         0.092     1.597    aux_r_aux_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 aux_r_aux_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.226%)  route 0.157ns (45.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.877    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.496    clk_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  aux_r_aux_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  aux_r_aux_reg[46]/Q
                         net (fo=2, routed)           0.157     1.794    aux_r_aux[46]
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.045     1.839 r  aux_r_aux[47]_i_1/O
                         net (fo=1, routed)           0.000     1.839    xor_result[46]
    SLICE_X3Y70          FDCE                                         r  aux_r_aux_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.014    clk_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  aux_r_aux_reg[47]/C
                         clock pessimism             -0.518     1.496    
    SLICE_X3Y70          FDCE (Hold_fdce_C_D)         0.092     1.588    aux_r_aux_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 aux_r_aux_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.702%)  route 0.160ns (46.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.877    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.498    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  aux_r_aux_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  aux_r_aux_reg[20]/Q
                         net (fo=2, routed)           0.160     1.799    aux_r_aux[20]
    SLICE_X0Y68          LUT5 (Prop_lut5_I4_O)        0.045     1.844 r  aux_r_aux[21]_i_1/O
                         net (fo=1, routed)           0.000     1.844    xor_result[20]
    SLICE_X0Y68          FDCE                                         r  aux_r_aux_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.016    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  aux_r_aux_reg[21]/C
                         clock pessimism             -0.518     1.498    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.092     1.590    aux_r_aux_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 aux_r_aux_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            aux_r_aux_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.702%)  route 0.160ns (46.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.877    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.495    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  aux_r_aux_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  aux_r_aux_reg[38]/Q
                         net (fo=2, routed)           0.160     1.796    aux_r_aux[38]
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.045     1.841 r  aux_r_aux[39]_i_1/O
                         net (fo=1, routed)           0.000     1.841    xor_result[38]
    SLICE_X0Y71          FDCE                                         r  aux_r_aux_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.863     2.013    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  aux_r_aux_reg[39]/C
                         clock pessimism             -0.518     1.495    
    SLICE_X0Y71          FDCE (Hold_fdce_C_D)         0.092     1.587    aux_r_aux_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         3.000       1.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X0Y65    aux_r_aux_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X0Y65    aux_r_aux_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X0Y65    aux_r_aux_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X0Y64    aux_r_aux_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X0Y66    aux_r_aux_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X0Y66    aux_r_aux_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X1Y68    aux_r_aux_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X1Y68    aux_r_aux_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000      SLICE_X1Y69    aux_r_aux_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X0Y65    aux_r_aux_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X0Y65    aux_r_aux_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X0Y65    aux_r_aux_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X0Y66    aux_r_aux_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X0Y66    aux_r_aux_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X1Y68    aux_r_aux_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X1Y68    aux_r_aux_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X1Y69    aux_r_aux_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X0Y69    aux_r_aux_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X0Y66    aux_r_aux_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X0Y65    aux_r_aux_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X0Y65    aux_r_aux_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X0Y65    aux_r_aux_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X2Y70    aux_r_aux_reg[30]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X2Y70    aux_r_aux_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X2Y70    aux_r_aux_reg[32]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X2Y70    aux_r_aux_reg[33]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X1Y70    aux_r_aux_reg[34]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X0Y70    aux_r_aux_reg[35]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000      SLICE_X1Y65    aux_r_aux_reg[3]/C



