{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361.v@317:327@HdlIdDef", "  wire            tdd_tx_dp_en_s;\n  wire            tdd_rx_vco_en_s;\n  wire            tdd_tx_vco_en_s;\n  wire            tdd_rx_rf_en_s;\n  wire            tdd_tx_rf_en_s;\n  wire    [ 7:0]  tdd_status_s;\n\n  wire            dac_valid_i0_s;\n  wire            dac_valid_q0_s;\n  wire            dac_valid_i1_s;\n  wire            dac_valid_q1_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361.v@310:320", "  wire            up_rack_rx_s;\n  wire    [31:0]  up_rdata_tx_s;\n  wire            up_rack_tx_s;\n  wire            up_wack_tdd_s;\n  wire            up_rack_tdd_s;\n  wire    [31:0]  up_rdata_tdd_s;\n\n  wire            tdd_tx_dp_en_s;\n  wire            tdd_rx_vco_en_s;\n  wire            tdd_tx_vco_en_s;\n  wire            tdd_rx_rf_en_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@312:322", "  wire            up_rack_tx_s;\n  wire            up_wack_tdd_s;\n  wire            up_rack_tdd_s;\n  wire    [31:0]  up_rdata_tdd_s;\n\n  wire            tdd_tx_dp_en_s;\n  wire            tdd_rx_vco_en_s;\n  wire            tdd_tx_vco_en_s;\n  wire            tdd_rx_rf_en_s;\n  wire            tdd_tx_rf_en_s;\n  wire    [ 7:0]  tdd_status_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@314:324", "  wire            up_rack_tdd_s;\n  wire    [31:0]  up_rdata_tdd_s;\n\n  wire            tdd_tx_dp_en_s;\n  wire            tdd_rx_vco_en_s;\n  wire            tdd_tx_vco_en_s;\n  wire            tdd_rx_rf_en_s;\n  wire            tdd_tx_rf_en_s;\n  wire    [ 7:0]  tdd_status_s;\n\n  wire            dac_valid_i0_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@319:329", "  wire            tdd_tx_vco_en_s;\n  wire            tdd_rx_rf_en_s;\n  wire            tdd_tx_rf_en_s;\n  wire    [ 7:0]  tdd_status_s;\n\n  wire            dac_valid_i0_s;\n  wire            dac_valid_q0_s;\n  wire            dac_valid_i1_s;\n  wire            dac_valid_q1_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@313:323", "  wire            up_wack_tdd_s;\n  wire            up_rack_tdd_s;\n  wire    [31:0]  up_rdata_tdd_s;\n\n  wire            tdd_tx_dp_en_s;\n  wire            tdd_rx_vco_en_s;\n  wire            tdd_tx_vco_en_s;\n  wire            tdd_rx_rf_en_s;\n  wire            tdd_tx_rf_en_s;\n  wire    [ 7:0]  tdd_status_s;\n\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@315:325", "  wire    [31:0]  up_rdata_tdd_s;\n\n  wire            tdd_tx_dp_en_s;\n  wire            tdd_rx_vco_en_s;\n  wire            tdd_tx_vco_en_s;\n  wire            tdd_rx_rf_en_s;\n  wire            tdd_tx_rf_en_s;\n  wire    [ 7:0]  tdd_status_s;\n\n  wire            dac_valid_i0_s;\n  wire            dac_valid_q0_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@316:326", "\n  wire            tdd_tx_dp_en_s;\n  wire            tdd_rx_vco_en_s;\n  wire            tdd_tx_vco_en_s;\n  wire            tdd_rx_rf_en_s;\n  wire            tdd_tx_rf_en_s;\n  wire    [ 7:0]  tdd_status_s;\n\n  wire            dac_valid_i0_s;\n  wire            dac_valid_q0_s;\n  wire            dac_valid_i1_s;\n"]], "Diff Content": {"Delete": [], "Add": [[322, "  wire            tdd_enable_s;\n"], [322, "  wire            tdd_txnrx_s;\n"], [322, "  wire            tdd_mode_s;\n"]]}}