Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Jan  4 17:42:17 2022
| Host         : HP-CE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-8   Critical Warning  No common period between related clocks         2           
TIMING-16  Warning           Large setup violation                           227         
TIMING-18  Warning           Missing input or output delay                   8           
ULMTCS-1   Warning           Control Sets use limits recommend reduction     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.257     -966.365                    227                20981        0.011        0.000                      0                20981        8.750        0.000                       0                  7119  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         
clk_fpga_2  {0.000 44.285}     88.571          11.290          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.768        0.000                      0                19795        0.011        0.000                      0                19795        8.750        0.000                       0                  6795  
clk_fpga_2         78.210        0.000                      0                 1186        0.071        0.000                      0                 1186       43.305        0.000                       0                   324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2    clk_fpga_0         -6.257      -94.484                     16                   16        0.060        0.000                      0                   16  
clk_fpga_0    clk_fpga_2         -5.725     -871.880                    211                  211        0.117        0.000                      0                  211  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.768ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[184]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 2.250ns (28.497%)  route 5.646ns (71.503%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 23.258 - 20.000 ) 
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.681     3.720    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aclk
    SLICE_X9Y38          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.419     4.139 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1128]/Q
                         net (fo=18, routed)          2.596     6.736    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arlen[3]
    SLICE_X18Y39         LUT3 (Prop_lut3_I0_O)        0.299     7.035 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1065]_i_3__0/O
                         net (fo=2, routed)           0.847     7.882    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1065]_i_3__0_n_0
    SLICE_X13Y40         LUT4 (Prop_lut4_I2_O)        0.120     8.002 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1065]_i_2__0/O
                         net (fo=4, routed)           1.229     9.231    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1125]_1
    SLICE_X19Y40         LUT3 (Prop_lut3_I0_O)        0.353     9.584 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_6__0/O
                         net (fo=1, routed)           0.474    10.058    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_6__0_n_0
    SLICE_X20Y40         LUT6 (Prop_lut6_I4_O)        0.326    10.384 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_5/O
                         net (fo=1, routed)           0.000    10.384    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_5_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.811 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[185]_i_1__0/O[1]
                         net (fo=2, routed)           0.499    11.310    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_ar_payld[184]
    SLICE_X21Y40         LUT3 (Prop_lut3_I1_O)        0.306    11.616 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[184]_i_1/O
                         net (fo=1, routed)           0.000    11.616    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[184]_i_1_n_0
    SLICE_X21Y40         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.500    23.258    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X21Y40         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[184]/C
                         clock pessimism              0.397    23.654    
                         clock uncertainty           -0.302    23.352    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)        0.032    23.384    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[184]
  -------------------------------------------------------------------
                         required time                         23.384    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                 11.768    

Slack (MET) :             11.772ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 0.580ns (7.669%)  route 6.983ns (92.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 23.257 - 20.000 ) 
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.658     3.697    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X15Y62         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.456     4.153 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         6.217    10.370    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/areset
    SLICE_X18Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.494 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset[3]_i_1__0/O
                         net (fo=4, routed)           0.766    11.260    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo_n_3
    SLICE_X17Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.499    23.257    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X17Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[3]/C
                         clock pessimism              0.282    23.539    
                         clock uncertainty           -0.302    23.237    
    SLICE_X17Y37         FDRE (Setup_fdre_C_CE)      -0.205    23.032    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[3]
  -------------------------------------------------------------------
                         required time                         23.032    
                         arrival time                         -11.260    
  -------------------------------------------------------------------
                         slack                                 11.772    

Slack (MET) :             11.799ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[185]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 2.355ns (29.778%)  route 5.553ns (70.222%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 23.258 - 20.000 ) 
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.681     3.720    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aclk
    SLICE_X9Y38          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.419     4.139 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1128]/Q
                         net (fo=18, routed)          2.596     6.736    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arlen[3]
    SLICE_X18Y39         LUT3 (Prop_lut3_I0_O)        0.299     7.035 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1065]_i_3__0/O
                         net (fo=2, routed)           0.847     7.882    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1065]_i_3__0_n_0
    SLICE_X13Y40         LUT4 (Prop_lut4_I2_O)        0.120     8.002 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1065]_i_2__0/O
                         net (fo=4, routed)           1.229     9.231    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1125]_1
    SLICE_X19Y40         LUT3 (Prop_lut3_I0_O)        0.353     9.584 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_6__0/O
                         net (fo=1, routed)           0.474    10.058    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_6__0_n_0
    SLICE_X20Y40         LUT6 (Prop_lut6_I4_O)        0.326    10.384 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_5/O
                         net (fo=1, routed)           0.000    10.384    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_5_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.928 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[185]_i_1__0/O[2]
                         net (fo=2, routed)           0.407    11.335    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_ar_payld[185]
    SLICE_X21Y40         LUT3 (Prop_lut3_I1_O)        0.294    11.629 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[185]_i_1/O
                         net (fo=1, routed)           0.000    11.629    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[185]_i_1_n_0
    SLICE_X21Y40         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.500    23.258    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X21Y40         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[185]/C
                         clock pessimism              0.397    23.654    
                         clock uncertainty           -0.302    23.352    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)        0.075    23.427    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[185]
  -------------------------------------------------------------------
                         required time                         23.427    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                 11.799    

Slack (MET) :             11.806ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 0.580ns (8.141%)  route 6.545ns (91.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 23.249 - 20.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.735     3.774    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     4.230 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.644     6.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124     6.999 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=106, routed)         3.901    10.899    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.491    23.249    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.282    23.531    
                         clock uncertainty           -0.302    23.229    
    SLICE_X28Y20         FDRE (Setup_fdre_C_R)       -0.524    22.705    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         22.705    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                 11.806    

Slack (MET) :             11.806ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 0.580ns (8.141%)  route 6.545ns (91.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 23.249 - 20.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.735     3.774    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     4.230 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.644     6.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124     6.999 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=106, routed)         3.901    10.899    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.491    23.249    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.282    23.531    
                         clock uncertainty           -0.302    23.229    
    SLICE_X28Y20         FDRE (Setup_fdre_C_R)       -0.524    22.705    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         22.705    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                 11.806    

Slack (MET) :             11.806ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 0.580ns (8.141%)  route 6.545ns (91.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 23.249 - 20.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.735     3.774    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     4.230 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.644     6.875    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124     6.999 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=106, routed)         3.901    10.899    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.491    23.249    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.282    23.531    
                         clock uncertainty           -0.302    23.229    
    SLICE_X28Y20         FDRE (Setup_fdre_C_R)       -0.524    22.705    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         22.705    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                 11.806    

Slack (MET) :             11.913ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 0.580ns (7.814%)  route 6.843ns (92.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 23.258 - 20.000 ) 
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.658     3.697    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X15Y62         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.456     4.153 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         6.217    10.370    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/areset
    SLICE_X18Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.494 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset[3]_i_1__0/O
                         net (fo=4, routed)           0.626    11.120    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo_n_3
    SLICE_X17Y38         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.500    23.258    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X17Y38         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[0]/C
                         clock pessimism              0.282    23.540    
                         clock uncertainty           -0.302    23.238    
    SLICE_X17Y38         FDRE (Setup_fdre_C_CE)      -0.205    23.033    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[0]
  -------------------------------------------------------------------
                         required time                         23.033    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                 11.913    

Slack (MET) :             11.913ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 0.580ns (7.814%)  route 6.843ns (92.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 23.258 - 20.000 ) 
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.658     3.697    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X15Y62         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.456     4.153 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         6.217    10.370    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/areset
    SLICE_X18Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.494 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset[3]_i_1__0/O
                         net (fo=4, routed)           0.626    11.120    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo_n_3
    SLICE_X17Y38         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.500    23.258    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X17Y38         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[1]/C
                         clock pessimism              0.282    23.540    
                         clock uncertainty           -0.302    23.238    
    SLICE_X17Y38         FDRE (Setup_fdre_C_CE)      -0.205    23.033    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[1]
  -------------------------------------------------------------------
                         required time                         23.033    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                 11.913    

Slack (MET) :             11.913ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 0.580ns (7.814%)  route 6.843ns (92.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 23.258 - 20.000 ) 
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.658     3.697    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X15Y62         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.456     4.153 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         6.217    10.370    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/areset
    SLICE_X18Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.494 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset[3]_i_1__0/O
                         net (fo=4, routed)           0.626    11.120    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo_n_3
    SLICE_X17Y38         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.500    23.258    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X17Y38         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[2]/C
                         clock pessimism              0.282    23.540    
                         clock uncertainty           -0.302    23.238    
    SLICE_X17Y38         FDRE (Setup_fdre_C_CE)      -0.205    23.033    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[2]
  -------------------------------------------------------------------
                         required time                         23.033    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                 11.913    

Slack (MET) :             11.948ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_unshelve_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 1.058ns (13.635%)  route 6.701ns (86.365%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.302ns = ( 23.302 - 20.000 ) 
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.679     3.718    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X14Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_unshelve_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     4.174 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_unshelve_reg[3]/Q
                         net (fo=22, routed)          3.455     7.630    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/p_2_in17_in
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.152     7.782 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[38]_i_7/O
                         net (fo=36, routed)          2.697    10.479    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[38]_i_7_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I4_O)        0.326    10.805 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[12]_i_3/O
                         net (fo=1, routed)           0.549    11.354    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[12]_i_3_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.124    11.478 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    11.478    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/f_muxhot_return[12]
    SLICE_X2Y31          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.544    23.302    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X2Y31          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[12]/C
                         clock pessimism              0.397    23.698    
                         clock uncertainty           -0.302    23.396    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)        0.029    23.425    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         23.425    
                         arrival time                         -11.478    
  -------------------------------------------------------------------
                         slack                                 11.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1091]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1091]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.249ns (61.487%)  route 0.156ns (38.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.586     1.416    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1091]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.564 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1091]/Q
                         net (fo=1, routed)           0.156     1.720    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg_n_0_[1091]
    SLICE_X0Y50          LUT3 (Prop_lut3_I0_O)        0.101     1.821 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i[1091]_i_1/O
                         net (fo=1, routed)           0.000     1.821    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i[1091]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1091]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.849     1.797    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1091]/C
                         clock pessimism             -0.118     1.679    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.131     1.810    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1091]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[2].active_target_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.285%)  route 0.218ns (60.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.563     1.393    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[73]/Q
                         net (fo=6, routed)           0.218     1.752    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/Q[4]
    SLICE_X10Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[2].active_target_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.837     1.785    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[2].active_target_reg[2][1]/C
                         clock pessimism             -0.118     1.667    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.064     1.731    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[2].active_target_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.019%)  route 0.218ns (62.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.555     1.385    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X18Y27         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.128     1.513 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1075]/Q
                         net (fo=1, routed)           0.218     1.731    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/DIA1
    SLICE_X24Y28         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.818     1.766    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X24Y28         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
                         clock pessimism             -0.123     1.643    
    SLICE_X24Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.066     1.709    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer_reg[1064]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1064]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.187ns (47.283%)  route 0.208ns (52.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.552     1.382    design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/aclk
    SLICE_X21Y27         FDRE                                         r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer_reg[1064]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer_reg[1064]/Q
                         net (fo=1, routed)           0.208     1.731    design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer_reg_n_0_[1064]
    SLICE_X22Y27         LUT3 (Prop_lut3_I0_O)        0.046     1.777 r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i[1064]_i_2/O
                         net (fo=1, routed)           0.000     1.777    design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i[1064]_i_2_n_0
    SLICE_X22Y27         FDRE                                         r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1064]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.817     1.765    design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/aclk
    SLICE_X22Y27         FDRE                                         r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1064]/C
                         clock pessimism             -0.123     1.642    
    SLICE_X22Y27         FDRE (Hold_fdre_C_D)         0.107     1.749    design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1064]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i_reg[1079]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1079]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.501%)  route 0.225ns (61.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.559     1.389    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aclk
    SLICE_X17Y55         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i_reg[1079]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.141     1.530 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i_reg[1079]/Q
                         net (fo=2, routed)           0.225     1.755    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_axi_awaddr[18]
    SLICE_X23Y55         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1079]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.825     1.773    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X23Y55         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1079]/C
                         clock pessimism             -0.123     1.650    
    SLICE_X23Y55         FDRE (Hold_fdre_C_D)         0.070     1.720    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1079]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.457%)  route 0.182ns (52.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.549     1.379    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X20Y24         FDRE                                         r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.164     1.543 r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.182     1.724    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X24Y23         RAMD32                                       r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.815     1.763    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X24Y23         RAMD32                                       r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.123     1.640    
    SLICE_X24Y23         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.688    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.457%)  route 0.182ns (52.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.549     1.379    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X20Y24         FDRE                                         r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.164     1.543 r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.182     1.724    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X24Y23         RAMD32                                       r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.815     1.763    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X24Y23         RAMD32                                       r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.123     1.640    
    SLICE_X24Y23         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.688    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.457%)  route 0.182ns (52.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.549     1.379    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X20Y24         FDRE                                         r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.164     1.543 r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.182     1.724    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X24Y23         RAMD32                                       r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.815     1.763    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X24Y23         RAMD32                                       r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.123     1.640    
    SLICE_X24Y23         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.688    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.457%)  route 0.182ns (52.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.549     1.379    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X20Y24         FDRE                                         r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.164     1.543 r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.182     1.724    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X24Y23         RAMD32                                       r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.815     1.763    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X24Y23         RAMD32                                       r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.123     1.640    
    SLICE_X24Y23         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.688    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.457%)  route 0.182ns (52.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.549     1.379    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X20Y24         FDRE                                         r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.164     1.543 r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.182     1.724    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X24Y23         RAMD32                                       r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.815     1.763    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X24Y23         RAMD32                                       r  design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.123     1.640    
    SLICE_X24Y23         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.688    design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y1   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y3   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y0   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y0   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y1   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       78.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       43.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.545ns  (logic 1.712ns (20.035%)  route 6.833ns (79.965%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 91.693 - 88.571 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.664     3.554    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y16         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     4.010 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     4.834    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]
    SLICE_X24Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.491 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.491    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.608 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.608    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.725 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.725    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.842 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2/CO[3]
                         net (fo=44, routed)          2.590     8.432    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.556 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5/O
                         net (fo=4, routed)           1.379     9.935    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.059 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          2.039    12.099    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X33Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.491    91.693    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X33Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]/C
                         clock pessimism              0.374    92.067    
                         clock uncertainty           -1.329    90.738    
    SLICE_X33Y21         FDRE (Setup_fdre_C_R)       -0.429    90.309    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]
  -------------------------------------------------------------------
                         required time                         90.309    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.545ns  (logic 1.712ns (20.035%)  route 6.833ns (79.965%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 91.693 - 88.571 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.664     3.554    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y16         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     4.010 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     4.834    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]
    SLICE_X24Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.491 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.491    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.608 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.608    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.725 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.725    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.842 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2/CO[3]
                         net (fo=44, routed)          2.590     8.432    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.556 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5/O
                         net (fo=4, routed)           1.379     9.935    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.059 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          2.039    12.099    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X33Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.491    91.693    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X33Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]/C
                         clock pessimism              0.374    92.067    
                         clock uncertainty           -1.329    90.738    
    SLICE_X33Y21         FDRE (Setup_fdre_C_R)       -0.429    90.309    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]
  -------------------------------------------------------------------
                         required time                         90.309    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.545ns  (logic 1.712ns (20.035%)  route 6.833ns (79.965%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 91.693 - 88.571 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.664     3.554    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y16         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     4.010 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     4.834    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]
    SLICE_X24Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.491 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.491    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.608 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.608    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.725 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.725    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.842 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2/CO[3]
                         net (fo=44, routed)          2.590     8.432    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.556 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5/O
                         net (fo=4, routed)           1.379     9.935    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.059 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          2.039    12.099    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X33Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.491    91.693    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X33Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[18]/C
                         clock pessimism              0.374    92.067    
                         clock uncertainty           -1.329    90.738    
    SLICE_X33Y21         FDRE (Setup_fdre_C_R)       -0.429    90.309    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[18]
  -------------------------------------------------------------------
                         required time                         90.309    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.545ns  (logic 1.712ns (20.035%)  route 6.833ns (79.965%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 91.693 - 88.571 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.664     3.554    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y16         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     4.010 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     4.834    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]
    SLICE_X24Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.491 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.491    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.608 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.608    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.725 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.725    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.842 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2/CO[3]
                         net (fo=44, routed)          2.590     8.432    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.556 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5/O
                         net (fo=4, routed)           1.379     9.935    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.059 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          2.039    12.099    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X33Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.491    91.693    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X33Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[19]/C
                         clock pessimism              0.374    92.067    
                         clock uncertainty           -1.329    90.738    
    SLICE_X33Y21         FDRE (Setup_fdre_C_R)       -0.429    90.309    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[19]
  -------------------------------------------------------------------
                         required time                         90.309    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.350ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 1.712ns (20.358%)  route 6.697ns (79.642%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 91.697 - 88.571 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.664     3.554    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y16         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     4.010 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     4.834    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]
    SLICE_X24Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.491 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.491    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.608 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.608    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.725 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.725    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.842 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2/CO[3]
                         net (fo=44, routed)          2.590     8.432    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.556 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5/O
                         net (fo=4, routed)           1.379     9.935    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.059 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          1.904    11.963    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X33Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.495    91.697    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X33Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[0]/C
                         clock pessimism              0.374    92.071    
                         clock uncertainty           -1.329    90.742    
    SLICE_X33Y17         FDRE (Setup_fdre_C_R)       -0.429    90.313    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[0]
  -------------------------------------------------------------------
                         required time                         90.313    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                 78.350    

Slack (MET) :             78.350ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 1.712ns (20.358%)  route 6.697ns (79.642%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 91.697 - 88.571 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.664     3.554    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y16         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     4.010 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     4.834    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]
    SLICE_X24Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.491 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.491    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.608 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.608    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.725 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.725    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.842 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2/CO[3]
                         net (fo=44, routed)          2.590     8.432    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.556 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5/O
                         net (fo=4, routed)           1.379     9.935    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.059 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          1.904    11.963    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X33Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.495    91.697    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X33Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[1]/C
                         clock pessimism              0.374    92.071    
                         clock uncertainty           -1.329    90.742    
    SLICE_X33Y17         FDRE (Setup_fdre_C_R)       -0.429    90.313    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[1]
  -------------------------------------------------------------------
                         required time                         90.313    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                 78.350    

Slack (MET) :             78.350ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 1.712ns (20.358%)  route 6.697ns (79.642%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 91.697 - 88.571 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.664     3.554    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y16         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     4.010 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     4.834    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]
    SLICE_X24Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.491 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.491    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.608 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.608    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.725 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.725    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.842 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2/CO[3]
                         net (fo=44, routed)          2.590     8.432    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.556 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5/O
                         net (fo=4, routed)           1.379     9.935    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.059 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          1.904    11.963    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X33Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.495    91.697    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X33Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[2]/C
                         clock pessimism              0.374    92.071    
                         clock uncertainty           -1.329    90.742    
    SLICE_X33Y17         FDRE (Setup_fdre_C_R)       -0.429    90.313    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[2]
  -------------------------------------------------------------------
                         required time                         90.313    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                 78.350    

Slack (MET) :             78.350ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 1.712ns (20.358%)  route 6.697ns (79.642%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 91.697 - 88.571 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.664     3.554    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y16         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     4.010 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     4.834    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]
    SLICE_X24Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.491 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.491    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.608 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.608    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.725 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.725    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.842 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2/CO[3]
                         net (fo=44, routed)          2.590     8.432    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.556 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5/O
                         net (fo=4, routed)           1.379     9.935    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.059 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          1.904    11.963    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X33Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.495    91.697    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X33Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[3]/C
                         clock pessimism              0.374    92.071    
                         clock uncertainty           -1.329    90.742    
    SLICE_X33Y17         FDRE (Setup_fdre_C_R)       -0.429    90.313    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[3]
  -------------------------------------------------------------------
                         required time                         90.313    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                 78.350    

Slack (MET) :             78.353ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 1.712ns (20.373%)  route 6.691ns (79.627%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 91.694 - 88.571 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.664     3.554    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y16         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     4.010 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     4.834    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]
    SLICE_X24Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.491 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.491    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.608 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.608    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.725 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.725    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.842 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2/CO[3]
                         net (fo=44, routed)          2.590     8.432    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.556 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5/O
                         net (fo=4, routed)           1.379     9.935    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.059 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          1.898    11.957    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X33Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.492    91.694    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X33Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[12]/C
                         clock pessimism              0.374    92.068    
                         clock uncertainty           -1.329    90.739    
    SLICE_X33Y20         FDRE (Setup_fdre_C_R)       -0.429    90.310    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[12]
  -------------------------------------------------------------------
                         required time                         90.310    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                 78.353    

Slack (MET) :             78.353ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_2 rise@88.571ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 1.712ns (20.373%)  route 6.691ns (79.627%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 91.694 - 88.571 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789     1.789    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.890 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.664     3.554    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X25Y16         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456     4.010 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     4.834    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sclk_cnt_reg[3]
    SLICE_X24Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.958 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.958    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_i_4_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.491 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.491    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.608 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.608    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__0_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.725 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.725    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.842 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2/CO[3]
                         net (fo=44, routed)          2.590     8.432    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ena1_carry__2_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.556 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5/O
                         net (fo=4, routed)           1.379     9.935    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[31]_i_5_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.059 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          1.898    11.957    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X33Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540    90.111    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.202 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.492    91.694    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X33Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[13]/C
                         clock pessimism              0.374    92.068    
                         clock uncertainty           -1.329    90.739    
    SLICE_X33Y20         FDRE (Setup_fdre_C_R)       -0.429    90.310    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[13]
  -------------------------------------------------------------------
                         required time                         90.310    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                 78.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.476%)  route 0.169ns (54.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.555     1.321    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X35Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.462 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[11]/Q
                         net (fo=17, routed)          0.169     1.631    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.864     1.739    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.361     1.378    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.561    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.568%)  route 0.265ns (67.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X29Y18         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.128     1.452 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[8]/Q
                         net (fo=1, routed)           0.265     1.717    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.868     1.743    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.341     1.402    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.243     1.645    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.608%)  route 0.224ns (61.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.555     1.321    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X27Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141     1.462 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[3]/Q
                         net (fo=17, routed)          0.224     1.686    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.863     1.738    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.360     1.378    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.561    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.397%)  route 0.226ns (61.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.555     1.321    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X35Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.462 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[10]/Q
                         net (fo=17, routed)          0.226     1.688    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.864     1.739    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.361     1.378    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.561    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.090%)  route 0.347ns (67.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X28Y18         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.164     1.488 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[12]/Q
                         net (fo=1, routed)           0.347     1.835    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.873     1.748    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.341     1.407    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.703    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.400%)  route 0.355ns (71.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.559     1.325    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X26Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_fdre_C_Q)         0.141     1.466 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[29]/Q
                         net (fo=1, routed)           0.355     1.822    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.875     1.750    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.360     1.390    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.686    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.675%)  route 0.354ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X28Y18         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.164     1.488 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[13]/Q
                         net (fo=1, routed)           0.354     1.842    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.873     1.748    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.341     1.407    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.703    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.659%)  route 0.593ns (78.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.557     1.323    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X28Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.164     1.487 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[6]/Q
                         net (fo=1, routed)           0.593     2.080    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.878     1.753    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.113     1.640    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.936    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.713%)  route 0.387ns (73.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X29Y18         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     1.465 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[28]/Q
                         net (fo=1, routed)           0.387     1.852    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.875     1.750    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.341     1.409    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.705    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.866%)  route 0.228ns (58.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.555     1.321    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X34Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.485 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[7]/Q
                         net (fo=17, routed)          0.228     1.713    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.864     1.739    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.361     1.378    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.561    design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 44.285 }
Period(ns):         88.571
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X0Y4   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X0Y5   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X1Y6   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X1Y4   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X0Y6   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X1Y1   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X0Y3   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X2Y0   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X1Y0   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         88.571      85.995     RAMB36_X0Y1   design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X16Y25  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         44.285      43.305     SLICE_X16Y25  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X34Y24  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         44.285      43.305     SLICE_X34Y24  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         44.285      43.786     SLICE_X35Y18  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         44.285      43.786     SLICE_X35Y18  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         44.285      43.786     SLICE_X35Y18  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         44.285      43.786     SLICE_X35Y18  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         44.285      43.786     SLICE_X31Y23  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         44.285      43.785     SLICE_X31Y23  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X16Y25  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         44.286      43.306     SLICE_X16Y25  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         44.285      43.306     SLICE_X34Y24  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         44.286      43.306     SLICE_X34Y24  design_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         44.285      43.786     SLICE_X35Y18  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         44.286      43.786     SLICE_X35Y18  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         44.285      43.786     SLICE_X35Y18  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         44.286      43.786     SLICE_X35Y18  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         44.285      43.786     SLICE_X31Y23  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         44.286      43.786     SLICE_X31Y23  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :           16  Failing Endpoints,  Worst Slack       -6.257ns,  Total Violation      -94.484ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.257ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.627ns  (logic 0.580ns (12.536%)  route 4.047ns (87.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 623.250 - 620.000 ) 
    Source Clock Delay      (SCD):    3.553ns = ( 623.550 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.663   623.550    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X35Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.456   624.006 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[11]/Q
                         net (fo=17, routed)          4.047   628.052    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[9]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124   628.176 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000   628.176    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X35Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.492   623.250    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000   623.250    
                         clock uncertainty           -1.362   621.887    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)        0.032   621.919    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                        621.919    
                         arrival time                        -628.176    
  -------------------------------------------------------------------
                         slack                                 -6.257    

Slack (VIOLATED) :        -6.202ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.615ns  (logic 0.718ns (15.559%)  route 3.897ns (84.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 623.249 - 620.000 ) 
    Source Clock Delay      (SCD):    3.554ns = ( 623.551 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.664   623.551    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X29Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.419   623.970 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[8]/Q
                         net (fo=17, routed)          3.897   627.866    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[6]
    SLICE_X28Y20         LUT6 (Prop_lut6_I1_O)        0.299   628.165 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000   628.165    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X28Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.491   623.249    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000   623.249    
                         clock uncertainty           -1.362   621.886    
    SLICE_X28Y20         FDRE (Setup_fdre_C_D)        0.077   621.963    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                        621.963    
                         arrival time                        -628.165    
  -------------------------------------------------------------------
                         slack                                 -6.202    

Slack (VIOLATED) :        -6.066ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.435ns  (logic 0.580ns (13.078%)  route 3.855ns (86.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 623.248 - 620.000 ) 
    Source Clock Delay      (SCD):    3.552ns = ( 623.549 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.662   623.549    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X27Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.456   624.005 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[3]/Q
                         net (fo=17, routed)          3.855   627.859    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[1]
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124   627.983 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000   627.983    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X29Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.490   623.248    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000   623.248    
                         clock uncertainty           -1.362   621.885    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)        0.032   621.917    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                        621.917    
                         arrival time                        -627.983    
  -------------------------------------------------------------------
                         slack                                 -6.066    

Slack (VIOLATED) :        -6.002ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.367ns  (logic 0.580ns (13.281%)  route 3.787ns (86.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 623.246 - 620.000 ) 
    Source Clock Delay      (SCD):    3.553ns = ( 623.550 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.663   623.550    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X31Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456   624.006 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[5]/Q
                         net (fo=17, routed)          3.787   627.793    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[3]
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.124   627.917 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000   627.917    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X31Y22         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.488   623.246    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y22         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000   623.246    
                         clock uncertainty           -1.362   621.883    
    SLICE_X31Y22         FDRE (Setup_fdre_C_D)        0.031   621.914    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                        621.914    
                         arrival time                        -627.917    
  -------------------------------------------------------------------
                         slack                                 -6.002    

Slack (VIOLATED) :        -5.919ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.338ns  (logic 0.580ns (13.371%)  route 3.758ns (86.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 623.249 - 620.000 ) 
    Source Clock Delay      (SCD):    3.552ns = ( 623.549 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.662   623.549    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X27Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.456   624.005 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[4]/Q
                         net (fo=17, routed)          3.758   627.762    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[2]
    SLICE_X28Y20         LUT6 (Prop_lut6_I0_O)        0.124   627.886 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000   627.886    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X28Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.491   623.249    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000   623.249    
                         clock uncertainty           -1.362   621.886    
    SLICE_X28Y20         FDRE (Setup_fdre_C_D)        0.081   621.967    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                        621.967    
                         arrival time                        -627.886    
  -------------------------------------------------------------------
                         slack                                 -5.919    

Slack (VIOLATED) :        -5.901ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.265ns  (logic 0.580ns (13.600%)  route 3.685ns (86.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 623.250 - 620.000 ) 
    Source Clock Delay      (SCD):    3.556ns = ( 623.553 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.666   623.553    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X35Y18         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.456   624.009 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[9]/Q
                         net (fo=17, routed)          3.685   627.693    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[7]
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124   627.817 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000   627.817    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X35Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.492   623.250    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000   623.250    
                         clock uncertainty           -1.362   621.887    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)        0.029   621.916    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                        621.916    
                         arrival time                        -627.817    
  -------------------------------------------------------------------
                         slack                                 -5.901    

Slack (VIOLATED) :        -5.888ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.256ns  (logic 0.642ns (15.083%)  route 3.614ns (84.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 623.250 - 620.000 ) 
    Source Clock Delay      (SCD):    3.553ns = ( 623.550 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.663   623.550    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X34Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.518   624.068 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[7]/Q
                         net (fo=17, routed)          3.614   627.682    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[5]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124   627.806 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000   627.806    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X35Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.492   623.250    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000   623.250    
                         clock uncertainty           -1.362   621.887    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)        0.031   621.918    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                        621.918    
                         arrival time                        -627.806    
  -------------------------------------------------------------------
                         slack                                 -5.888    

Slack (VIOLATED) :        -5.880ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.249ns  (logic 0.580ns (13.651%)  route 3.669ns (86.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 623.246 - 620.000 ) 
    Source Clock Delay      (SCD):    3.549ns = ( 623.546 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.659   623.546    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X31Y23         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.456   624.002 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]/Q
                         net (fo=17, routed)          3.669   627.670    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[10]
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.124   627.794 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000   627.794    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X29Y22         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.488   623.246    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y22         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000   623.246    
                         clock uncertainty           -1.362   621.883    
    SLICE_X29Y22         FDRE (Setup_fdre_C_D)        0.031   621.914    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                        621.914    
                         arrival time                        -627.794    
  -------------------------------------------------------------------
                         slack                                 -5.880    

Slack (VIOLATED) :        -5.844ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.211ns  (logic 0.580ns (13.773%)  route 3.631ns (86.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 623.246 - 620.000 ) 
    Source Clock Delay      (SCD):    3.549ns = ( 623.546 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.659   623.546    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X29Y23         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456   624.002 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[13]/Q
                         net (fo=17, routed)          3.631   627.633    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[11]
    SLICE_X29Y22         LUT6 (Prop_lut6_I1_O)        0.124   627.757 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000   627.757    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X29Y22         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.488   623.246    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y22         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000   623.246    
                         clock uncertainty           -1.362   621.883    
    SLICE_X29Y22         FDRE (Setup_fdre_C_D)        0.029   621.912    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                        621.912    
                         arrival time                        -627.757    
  -------------------------------------------------------------------
                         slack                                 -5.844    

Slack (VIOLATED) :        -5.838ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_2 rise@619.997ns)
  Data Path Delay:        4.207ns  (logic 0.580ns (13.788%)  route 3.627ns (86.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 623.250 - 620.000 ) 
    Source Clock Delay      (SCD):    3.553ns = ( 623.550 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.789   621.786    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   621.887 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.663   623.550    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X35Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.456   624.006 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[10]/Q
                         net (fo=17, routed)          3.627   627.632    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[8]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124   627.756 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000   627.756    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X35Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   621.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   621.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.492   623.250    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000   623.250    
                         clock uncertainty           -1.362   621.887    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)        0.031   621.918    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                        621.918    
                         arrival time                        -627.756    
  -------------------------------------------------------------------
                         slack                                 -5.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.186ns (9.483%)  route 1.775ns (90.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.555     1.321    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X27Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141     1.462 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[16]/Q
                         net (fo=1, routed)           1.775     3.238    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[14]
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.045     3.283 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     3.283    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X29Y22         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.820     1.768    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y22         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     1.768    
                         clock uncertainty            1.362     3.131    
    SLICE_X29Y22         FDRE (Hold_fdre_C_D)         0.092     3.223    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.209ns (10.639%)  route 1.755ns (89.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.555     1.321    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y22         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     1.485 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[17]/Q
                         net (fo=1, routed)           1.755     3.241    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[15]
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.045     3.286 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     3.286    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X31Y22         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.820     1.768    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y22         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     1.768    
                         clock uncertainty            1.362     3.131    
    SLICE_X31Y22         FDRE (Hold_fdre_C_D)         0.092     3.223    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.186ns (9.450%)  route 1.782ns (90.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.557     1.323    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X33Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.464 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[7]_replica/Q
                         net (fo=1, routed)           1.782     3.246    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[5]_repN
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.045     3.291 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     3.291    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X35Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.824     1.772    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     1.772    
                         clock uncertainty            1.362     3.135    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.092     3.227    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.186ns (9.380%)  route 1.797ns (90.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.556     1.322    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X29Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[2]/Q
                         net (fo=17, routed)          1.797     3.260    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[0]
    SLICE_X29Y21         LUT6 (Prop_lut6_I1_O)        0.045     3.305 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.305    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X29Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.821     1.769    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.769    
                         clock uncertainty            1.362     3.132    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.092     3.224    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.209ns (10.533%)  route 1.775ns (89.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.555     1.321    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.164     1.485 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/Q
                         net (fo=17, routed)          1.775     3.260    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[12]
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.045     3.305 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     3.305    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X29Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.821     1.769    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.769    
                         clock uncertainty            1.362     3.132    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.091     3.223    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.186ns (9.338%)  route 1.806ns (90.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.558     1.324    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X35Y18         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.465 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/Q
                         net (fo=17, routed)          1.806     3.271    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[8]
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.045     3.316 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     3.316    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X35Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.824     1.772    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.772    
                         clock uncertainty            1.362     3.135    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.092     3.227    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.186ns (9.329%)  route 1.808ns (90.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.559     1.325    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X35Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     1.466 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[9]/Q
                         net (fo=17, routed)          1.808     3.274    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[7]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.045     3.319 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     3.319    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X35Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.824     1.772    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.772    
                         clock uncertainty            1.362     3.135    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.091     3.226    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.186ns (9.326%)  route 1.809ns (90.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.555     1.321    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X26Y22         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.141     1.462 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[13]/Q
                         net (fo=17, routed)          1.809     3.271    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[11]
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.045     3.316 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     3.316    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X29Y22         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.820     1.768    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y22         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000     1.768    
                         clock uncertainty            1.362     3.131    
    SLICE_X29Y22         FDRE (Hold_fdre_C_D)         0.091     3.222    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.226ns (11.141%)  route 1.803ns (88.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.556     1.322    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X29Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.128     1.450 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[8]/Q
                         net (fo=17, routed)          1.803     3.253    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[6]
    SLICE_X28Y20         LUT6 (Prop_lut6_I1_O)        0.098     3.351 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     3.351    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X28Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.822     1.770    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.770    
                         clock uncertainty            1.362     3.133    
    SLICE_X28Y20         FDRE (Hold_fdre_C_D)         0.120     3.253    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.351    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.186ns (9.133%)  route 1.851ns (90.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.741     0.741    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.767 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.555     1.321    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X27Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141     1.462 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[4]/Q
                         net (fo=17, routed)          1.851     3.313    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[2]
    SLICE_X28Y20         LUT6 (Prop_lut6_I0_O)        0.045     3.358 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     3.358    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X28Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.822     1.770    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.770    
                         clock uncertainty            1.362     3.133    
    SLICE_X28Y20         FDRE (Hold_fdre_C_D)         0.121     3.254    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :          211  Failing Endpoints,  Worst Slack       -5.725ns,  Total Violation     -871.881ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.725ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.018ns  (logic 1.330ns (22.101%)  route 4.688ns (77.899%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 19665.887 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 19663.709 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.669 19663.709    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y16         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456 19664.164 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=3, routed)           1.520 19665.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[14]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.124 19665.807 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_i_6/O
                         net (fo=1, routed)           0.000 19665.807    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398 19666.205 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.205    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.318 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.318    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.432 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__2/CO[3]
                         net (fo=1, routed)           1.081 19667.512    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1
    SLICE_X28Y19         LUT6 (Prop_lut6_I3_O)        0.124 19667.635 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1/O
                         net (fo=32, routed)          2.087 19669.723    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0
    SLICE_X30Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.494 19665.887    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[12]/C
                         clock pessimism              0.000 19665.887    
                         clock uncertainty           -1.362 19664.523    
    SLICE_X30Y17         FDRE (Setup_fdre_C_R)       -0.524 19664.000    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[12]
  -------------------------------------------------------------------
                         required time                      19664.002    
                         arrival time                       -19669.727    
  -------------------------------------------------------------------
                         slack                                 -5.725    

Slack (VIOLATED) :        -5.725ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.018ns  (logic 1.330ns (22.101%)  route 4.688ns (77.899%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 19665.887 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 19663.709 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.669 19663.709    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y16         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456 19664.164 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=3, routed)           1.520 19665.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[14]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.124 19665.807 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_i_6/O
                         net (fo=1, routed)           0.000 19665.807    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398 19666.205 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.205    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.318 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.318    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.432 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__2/CO[3]
                         net (fo=1, routed)           1.081 19667.512    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1
    SLICE_X28Y19         LUT6 (Prop_lut6_I3_O)        0.124 19667.635 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1/O
                         net (fo=32, routed)          2.087 19669.723    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0
    SLICE_X30Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.494 19665.887    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[13]/C
                         clock pessimism              0.000 19665.887    
                         clock uncertainty           -1.362 19664.523    
    SLICE_X30Y17         FDRE (Setup_fdre_C_R)       -0.524 19664.000    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[13]
  -------------------------------------------------------------------
                         required time                      19664.002    
                         arrival time                       -19669.727    
  -------------------------------------------------------------------
                         slack                                 -5.725    

Slack (VIOLATED) :        -5.725ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.018ns  (logic 1.330ns (22.101%)  route 4.688ns (77.899%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 19665.887 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 19663.709 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.669 19663.709    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y16         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456 19664.164 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=3, routed)           1.520 19665.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[14]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.124 19665.807 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_i_6/O
                         net (fo=1, routed)           0.000 19665.807    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398 19666.205 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.205    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.318 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.318    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.432 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__2/CO[3]
                         net (fo=1, routed)           1.081 19667.512    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1
    SLICE_X28Y19         LUT6 (Prop_lut6_I3_O)        0.124 19667.635 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1/O
                         net (fo=32, routed)          2.087 19669.723    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0
    SLICE_X30Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.494 19665.887    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[14]/C
                         clock pessimism              0.000 19665.887    
                         clock uncertainty           -1.362 19664.523    
    SLICE_X30Y17         FDRE (Setup_fdre_C_R)       -0.524 19664.000    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[14]
  -------------------------------------------------------------------
                         required time                      19664.002    
                         arrival time                       -19669.727    
  -------------------------------------------------------------------
                         slack                                 -5.725    

Slack (VIOLATED) :        -5.725ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.018ns  (logic 1.330ns (22.101%)  route 4.688ns (77.899%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 19665.887 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 19663.709 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.669 19663.709    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y16         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456 19664.164 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=3, routed)           1.520 19665.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[14]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.124 19665.807 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_i_6/O
                         net (fo=1, routed)           0.000 19665.807    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398 19666.205 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.205    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.318 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.318    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.432 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__2/CO[3]
                         net (fo=1, routed)           1.081 19667.512    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1
    SLICE_X28Y19         LUT6 (Prop_lut6_I3_O)        0.124 19667.635 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1/O
                         net (fo=32, routed)          2.087 19669.723    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0
    SLICE_X30Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.494 19665.887    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[15]/C
                         clock pessimism              0.000 19665.887    
                         clock uncertainty           -1.362 19664.523    
    SLICE_X30Y17         FDRE (Setup_fdre_C_R)       -0.524 19664.000    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[15]
  -------------------------------------------------------------------
                         required time                      19664.002    
                         arrival time                       -19669.727    
  -------------------------------------------------------------------
                         slack                                 -5.725    

Slack (VIOLATED) :        -5.725ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.018ns  (logic 1.330ns (22.101%)  route 4.688ns (77.899%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 19665.887 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 19663.709 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.669 19663.709    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y16         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456 19664.164 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=3, routed)           1.520 19665.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[14]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.124 19665.807 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_i_6/O
                         net (fo=1, routed)           0.000 19665.807    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398 19666.205 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.205    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.318 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.318    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.432 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__2/CO[3]
                         net (fo=1, routed)           1.081 19667.512    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1
    SLICE_X28Y19         LUT6 (Prop_lut6_I3_O)        0.124 19667.635 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1/O
                         net (fo=32, routed)          2.087 19669.723    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0
    SLICE_X30Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.494 19665.887    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[4]/C
                         clock pessimism              0.000 19665.887    
                         clock uncertainty           -1.362 19664.523    
    SLICE_X30Y17         FDRE (Setup_fdre_C_R)       -0.524 19664.000    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[4]
  -------------------------------------------------------------------
                         required time                      19664.002    
                         arrival time                       -19669.727    
  -------------------------------------------------------------------
                         slack                                 -5.725    

Slack (VIOLATED) :        -5.725ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.018ns  (logic 1.330ns (22.101%)  route 4.688ns (77.899%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 19665.887 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 19663.709 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.669 19663.709    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y16         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456 19664.164 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=3, routed)           1.520 19665.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[14]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.124 19665.807 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_i_6/O
                         net (fo=1, routed)           0.000 19665.807    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398 19666.205 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.205    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.318 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.318    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.432 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__2/CO[3]
                         net (fo=1, routed)           1.081 19667.512    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1
    SLICE_X28Y19         LUT6 (Prop_lut6_I3_O)        0.124 19667.635 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1/O
                         net (fo=32, routed)          2.087 19669.723    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0
    SLICE_X30Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.494 19665.887    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[5]/C
                         clock pessimism              0.000 19665.887    
                         clock uncertainty           -1.362 19664.523    
    SLICE_X30Y17         FDRE (Setup_fdre_C_R)       -0.524 19664.000    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[5]
  -------------------------------------------------------------------
                         required time                      19664.002    
                         arrival time                       -19669.727    
  -------------------------------------------------------------------
                         slack                                 -5.725    

Slack (VIOLATED) :        -5.725ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.018ns  (logic 1.330ns (22.101%)  route 4.688ns (77.899%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 19665.887 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 19663.709 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.669 19663.709    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y16         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456 19664.164 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=3, routed)           1.520 19665.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[14]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.124 19665.807 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_i_6/O
                         net (fo=1, routed)           0.000 19665.807    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398 19666.205 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.205    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.318 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.318    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.432 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__2/CO[3]
                         net (fo=1, routed)           1.081 19667.512    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1
    SLICE_X28Y19         LUT6 (Prop_lut6_I3_O)        0.124 19667.635 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1/O
                         net (fo=32, routed)          2.087 19669.723    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0
    SLICE_X30Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.494 19665.887    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[6]/C
                         clock pessimism              0.000 19665.887    
                         clock uncertainty           -1.362 19664.523    
    SLICE_X30Y17         FDRE (Setup_fdre_C_R)       -0.524 19664.000    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[6]
  -------------------------------------------------------------------
                         required time                      19664.002    
                         arrival time                       -19669.727    
  -------------------------------------------------------------------
                         slack                                 -5.725    

Slack (VIOLATED) :        -5.725ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.018ns  (logic 1.330ns (22.101%)  route 4.688ns (77.899%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 19665.887 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 19663.709 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.669 19663.709    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y16         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456 19664.164 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=3, routed)           1.520 19665.684    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[14]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.124 19665.807 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_i_6/O
                         net (fo=1, routed)           0.000 19665.807    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_i_6_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398 19666.205 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.205    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.318 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.318    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19666.432 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__2/CO[3]
                         net (fo=1, routed)           1.081 19667.512    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1
    SLICE_X28Y19         LUT6 (Prop_lut6_I3_O)        0.124 19667.635 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1/O
                         net (fo=32, routed)          2.087 19669.723    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0
    SLICE_X30Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.494 19665.887    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X30Y17         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[7]/C
                         clock pessimism              0.000 19665.887    
                         clock uncertainty           -1.362 19664.523    
    SLICE_X30Y17         FDRE (Setup_fdre_C_R)       -0.524 19664.000    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[7]
  -------------------------------------------------------------------
                         required time                      19664.002    
                         arrival time                       -19669.727    
  -------------------------------------------------------------------
                         slack                                 -5.725    

Slack (VIOLATED) :        -5.631ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.022ns  (logic 1.650ns (27.401%)  route 4.372ns (72.599%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 19665.883 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.703ns = ( 19663.703 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.664 19663.703    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518 19664.221 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=3, routed)           1.191 19665.412    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[4]
    SLICE_X34Y19         LUT4 (Prop_lut4_I1_O)        0.124 19665.535 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7/O
                         net (fo=1, routed)           0.000 19665.535    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533 19666.068 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry/CO[3]
                         net (fo=1, routed)           0.000 19666.068    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.186 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.186    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.303 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.303    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.420 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           1.142 19667.561    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.124 19667.684 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          2.039 19669.723    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X33Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.491 19665.885    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X33Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]/C
                         clock pessimism              0.000 19665.885    
                         clock uncertainty           -1.362 19664.521    
    SLICE_X33Y21         FDRE (Setup_fdre_C_R)       -0.429 19664.092    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]
  -------------------------------------------------------------------
                         required time                      19664.094    
                         arrival time                       -19669.725    
  -------------------------------------------------------------------
                         slack                                 -5.631    

Slack (VIOLATED) :        -5.631ns  (required time - arrival time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_2 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        6.022ns  (logic 1.650ns (27.401%)  route 4.372ns (72.599%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 19665.883 - 19662.762 ) 
    Source Clock Delay      (SCD):    3.703ns = ( 19663.703 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938 19661.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 19662.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        1.664 19663.703    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y20         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518 19664.221 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=3, routed)           1.191 19665.412    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[4]
    SLICE_X34Y19         LUT4 (Prop_lut4_I1_O)        0.124 19665.535 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7/O
                         net (fo=1, routed)           0.000 19665.535    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_7_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533 19666.068 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry/CO[3]
                         net (fo=1, routed)           0.000 19666.068    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.186 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 19666.186    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.303 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 19666.303    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 19666.420 f  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__2/CO[3]
                         net (fo=1, routed)           1.142 19667.561    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.124 19667.684 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1/O
                         net (fo=32, routed)          2.039 19669.723    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay0
    SLICE_X33Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.540 19664.301    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 19664.393 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         1.491 19665.885    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X33Y21         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]/C
                         clock pessimism              0.000 19665.885    
                         clock uncertainty           -1.362 19664.521    
    SLICE_X33Y21         FDRE (Setup_fdre_C_R)       -0.429 19664.092    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]
  -------------------------------------------------------------------
                         required time                      19664.094    
                         arrival time                       -19669.725    
  -------------------------------------------------------------------
                         slack                                 -5.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.231ns (12.280%)  route 1.650ns (87.720%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.558     1.388    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y18         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=8, routed)           0.835     2.364    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X31Y19         LUT4 (Prop_lut4_I3_O)        0.045     2.409 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea[3]_i_4/O
                         net (fo=1, routed)           0.815     3.224    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea[3]_i_4_n_0
    SLICE_X27Y19         LUT6 (Prop_lut6_I3_O)        0.045     3.269 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea[3]_i_1/O
                         net (fo=1, routed)           0.000     3.269    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea[3]_i_1_n_0
    SLICE_X27Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X27Y19         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea_reg[3]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X27Y19         FDRE (Hold_fdre_C_D)         0.092     3.152    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.152    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.186ns (10.529%)  route 1.581ns (89.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.558     1.388    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y18         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=8, routed)           0.741     2.270    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X29Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.315 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr[23]_i_1/O
                         net (fo=24, routed)          0.840     3.154    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_3
    SLICE_X26Y19         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X26Y19         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[0]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X26Y19         FDCE (Hold_fdce_C_CE)       -0.039     3.021    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.186ns (10.529%)  route 1.581ns (89.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.558     1.388    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y18         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=8, routed)           0.741     2.270    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X29Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.315 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr[23]_i_1/O
                         net (fo=24, routed)          0.840     3.154    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_3
    SLICE_X26Y19         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X26Y19         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[1]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X26Y19         FDCE (Hold_fdce_C_CE)       -0.039     3.021    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.186ns (10.529%)  route 1.581ns (89.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.558     1.388    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y18         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=8, routed)           0.741     2.270    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X29Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.315 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr[23]_i_1/O
                         net (fo=24, routed)          0.840     3.154    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_3
    SLICE_X26Y19         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X26Y19         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[2]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X26Y19         FDCE (Hold_fdce_C_CE)       -0.039     3.021    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.186ns (10.529%)  route 1.581ns (89.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.558     1.388    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y18         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=8, routed)           0.741     2.270    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X29Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.315 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr[23]_i_1/O
                         net (fo=24, routed)          0.840     3.154    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_3
    SLICE_X26Y19         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X26Y19         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[3]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X26Y19         FDCE (Hold_fdce_C_CE)       -0.039     3.021    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.186ns (10.529%)  route 1.581ns (89.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.558     1.388    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y18         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=8, routed)           0.741     2.270    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X29Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.315 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr[23]_i_1/O
                         net (fo=24, routed)          0.840     3.154    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_3
    SLICE_X26Y19         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X26Y19         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[4]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X26Y19         FDCE (Hold_fdce_C_CE)       -0.039     3.021    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.186ns (10.529%)  route 1.581ns (89.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.558     1.388    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y18         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=8, routed)           0.741     2.270    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X29Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.315 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr[23]_i_1/O
                         net (fo=24, routed)          0.840     3.154    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_3
    SLICE_X26Y19         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X26Y19         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[8]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X26Y19         FDCE (Hold_fdce_C_CE)       -0.039     3.021    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.254ns (13.321%)  route 1.653ns (86.679%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.555     1.385    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y22         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     1.549 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=6, routed)           0.860     2.409    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_0[0]
    SLICE_X35Y22         LUT5 (Prop_lut5_I2_O)        0.045     2.454 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_i_2/O
                         net (fo=1, routed)           0.793     3.247    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_i_2_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I3_O)        0.045     3.292 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_i_1/O
                         net (fo=1, routed)           0.000     3.292    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_i_1_n_0
    SLICE_X35Y23         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.819     1.694    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X35Y23         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_reg/C
                         clock pessimism              0.000     1.694    
                         clock uncertainty            1.362     3.056    
    SLICE_X35Y23         FDCE (Hold_fdce_C_D)         0.091     3.147    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_reg
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.186ns (10.434%)  route 1.597ns (89.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.558     1.388    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y18         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=8, routed)           0.741     2.270    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X29Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.315 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr[23]_i_1/O
                         net (fo=24, routed)          0.856     3.171    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_3
    SLICE_X31Y19         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X31Y19         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[20]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X31Y19         FDCE (Hold_fdce_C_CE)       -0.039     3.021    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.186ns (10.434%)  route 1.597ns (89.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6795, routed)        0.558     1.388    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y18         FDRE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=8, routed)           0.741     2.270    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/Q[0]
    SLICE_X29Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.315 r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr[23]_i_1/O
                         net (fo=24, routed)          0.856     3.171    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_3
    SLICE_X31Y19         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.846     0.846    design_1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.875 r  design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=325, routed)         0.823     1.698    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/mclk
    SLICE_X31Y19         FDCE                                         r  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[7]/C
                         clock pessimism              0.000     1.698    
                         clock uncertainty            1.362     3.060    
    SLICE_X31Y19         FDCE (Hold_fdce_C_CE)       -0.039     3.021    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.149    





