-- Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.1/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.1/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.1/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/my_pll.v' (VERI-1482)
-- Analyzing Verilog file 'Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/vga.v' (VERI-1482)
-- Analyzing Verilog file 'Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/camera_read.v' (VERI-1482)
-- Analyzing Verilog file 'Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/OV7670_config.v' (VERI-1482)
-- Analyzing Verilog file 'Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/OV7670_config_rom.v' (VERI-1482)
-- Analyzing Verilog file 'Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/SCCB_interface.v' (VERI-1482)
-- Analyzing Verilog file 'Z:/senior_design/0v7670_Verilog/camera_output/mypll/rtl/mypll.v' (VERI-1482)
-- Analyzing Verilog file 'Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/pattern_gen.v' (VERI-1482)
-- Analyzing Verilog file 'Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/single_capture.v' (VERI-1482)
