// Seed: 1730406457
module module_0 ();
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input wand id_2,
    output wand id_3,
    input tri1 id_4,
    input supply1 id_5,
    output uwire id_6,
    input wire id_7,
    input wand id_8,
    input tri0 id_9,
    input wor id_10,
    input uwire id_11
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    output wire id_1,
    output supply0 id_2,
    input wand id_3,
    input tri1 id_4,
    input wand id_5,
    input wand id_6,
    output logic id_7,
    input tri1 id_8,
    output tri0 id_9,
    input wire id_10,
    inout tri1 id_11,
    input tri1 id_12,
    input tri0 id_13,
    output wor id_14,
    output supply0 id_15,
    input tri1 id_16
);
  assign id_9 = 1;
  and primCall (id_1, id_10, id_11, id_12, id_13, id_16, id_3, id_4, id_5, id_6, id_8);
  module_0 modCall_1 ();
  assign id_14 = -1;
  initial id_7 <= id_12;
  wire id_18;
  assign id_7 = 1 / -1'b0 & -1;
  union packed {logic id_19;} id_20;
  ;
  always @(posedge -1) id_20.id_19 = id_20;
endmodule
