{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702542301878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702542301879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 16:25:01 2023 " "Processing started: Thu Dec 14 16:25:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702542301879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542301879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off anjian -c anjian " "Command: quartus_map --read_settings_files=on --write_settings_files=off anjian -c anjian" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542301879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702542302940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702542302941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "seg_sel SEG_SEL anjain.v(10) " "Verilog HDL Declaration information at anjain.v(10): object \"seg_sel\" differs only in case from object \"SEG_SEL\" in the same scope" {  } { { "anjain.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/anjain.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702542309151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anjain.v 1 1 " "Found 1 design units, including 1 entities, in source file anjain.v" { { "Info" "ISGN_ENTITY_NAME" "1 anjian " "Found entity 1: anjian" {  } { { "anjain.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/anjain.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542309152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542309152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "naozhong.v 1 1 " "Found 1 design units, including 1 entities, in source file naozhong.v" { { "Info" "ISGN_ENTITY_NAME" "1 naozhong " "Found entity 1: naozhong" {  } { { "naozhong.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/naozhong.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542309155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542309155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_data.v 1 1 " "Found 1 design units, including 1 entities, in source file time_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_data " "Found entity 1: time_data" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542309157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542309157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_disp " "Found entity 1: seg_disp" {  } { { "seg_disp.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/seg_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542309160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542309160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_module.v 1 1 " "Found 1 design units, including 1 entities, in source file key_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_module " "Found entity 1: key_module" {  } { { "key_module.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/key_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542309163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542309163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds18b20_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file ds18b20_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20_driver " "Found entity 1: ds18b20_driver" {  } { { "ds18b20_driver.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/ds18b20_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542309166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542309166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnts naozhong.v(43) " "Verilog HDL Implicit Net warning at naozhong.v(43): created implicit net for \"add_cnts\"" {  } { { "naozhong.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/naozhong.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnts naozhong.v(44) " "Verilog HDL Implicit Net warning at naozhong.v(44): created implicit net for \"end_cnts\"" {  } { { "naozhong.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/naozhong.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt0 time_data.v(46) " "Verilog HDL Implicit Net warning at time_data.v(46): created implicit net for \"add_cnt0\"" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnt0 time_data.v(47) " "Verilog HDL Implicit Net warning at time_data.v(47): created implicit net for \"end_cnt0\"" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt1 time_data.v(77) " "Verilog HDL Implicit Net warning at time_data.v(77): created implicit net for \"add_cnt1\"" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnt1 time_data.v(78) " "Verilog HDL Implicit Net warning at time_data.v(78): created implicit net for \"end_cnt1\"" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt2 time_data.v(94) " "Verilog HDL Implicit Net warning at time_data.v(94): created implicit net for \"add_cnt2\"" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnt2 time_data.v(95) " "Verilog HDL Implicit Net warning at time_data.v(95): created implicit net for \"end_cnt2\"" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt3 time_data.v(111) " "Verilog HDL Implicit Net warning at time_data.v(111): created implicit net for \"add_cnt3\"" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnt3 time_data.v(112) " "Verilog HDL Implicit Net warning at time_data.v(112): created implicit net for \"end_cnt3\"" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt4 time_data.v(127) " "Verilog HDL Implicit Net warning at time_data.v(127): created implicit net for \"add_cnt4\"" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnt4 time_data.v(128) " "Verilog HDL Implicit Net warning at time_data.v(128): created implicit net for \"end_cnt4\"" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt5 time_data.v(142) " "Verilog HDL Implicit Net warning at time_data.v(142): created implicit net for \"add_cnt5\"" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnt5 time_data.v(143) " "Verilog HDL Implicit Net warning at time_data.v(143): created implicit net for \"end_cnt5\"" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309167 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt6 time_data.v(157) " "Verilog HDL Implicit Net warning at time_data.v(157): created implicit net for \"add_cnt6\"" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309167 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnt6 time_data.v(158) " "Verilog HDL Implicit Net warning at time_data.v(158): created implicit net for \"end_cnt6\"" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309167 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt7 time_data.v(173) " "Verilog HDL Implicit Net warning at time_data.v(173): created implicit net for \"add_cnt7\"" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309167 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnt7 time_data.v(174) " "Verilog HDL Implicit Net warning at time_data.v(174): created implicit net for \"end_cnt7\"" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309167 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt8 seg_disp.v(34) " "Verilog HDL Implicit Net warning at seg_disp.v(34): created implicit net for \"add_cnt8\"" {  } { { "seg_disp.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/seg_disp.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309167 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnt8 seg_disp.v(35) " "Verilog HDL Implicit Net warning at seg_disp.v(35): created implicit net for \"end_cnt8\"" {  } { { "seg_disp.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/seg_disp.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309167 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt9 seg_disp.v(49) " "Verilog HDL Implicit Net warning at seg_disp.v(49): created implicit net for \"add_cnt9\"" {  } { { "seg_disp.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/seg_disp.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309167 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnt9 seg_disp.v(50) " "Verilog HDL Implicit Net warning at seg_disp.v(50): created implicit net for \"end_cnt9\"" {  } { { "seg_disp.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/seg_disp.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309167 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt key_module.v(32) " "Verilog HDL Implicit Net warning at key_module.v(32): created implicit net for \"add_cnt\"" {  } { { "key_module.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/key_module.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309167 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnt key_module.v(33) " "Verilog HDL Implicit Net warning at key_module.v(33): created implicit net for \"end_cnt\"" {  } { { "key_module.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/key_module.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "anjian " "Elaborating entity \"anjian\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702542309253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_module key_module:uut0 " "Elaborating entity \"key_module\" for hierarchy \"key_module:uut0\"" {  } { { "anjain.v" "uut0" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/anjain.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_data time_data:uut1 " "Elaborating entity \"time_data\" for hierarchy \"time_data:uut1\"" {  } { { "anjain.v" "uut1" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/anjain.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 time_data.v(43) " "Verilog HDL assignment warning at time_data.v(43): truncated value with size 32 to match size of target (3)" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702542309916 "|anjian|time_data:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 time_data.v(71) " "Verilog HDL assignment warning at time_data.v(71): truncated value with size 32 to match size of target (29)" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702542309917 "|anjian|time_data:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_data.v(91) " "Verilog HDL assignment warning at time_data.v(91): truncated value with size 32 to match size of target (4)" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702542309917 "|anjian|time_data:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_data.v(108) " "Verilog HDL assignment warning at time_data.v(108): truncated value with size 32 to match size of target (4)" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702542309917 "|anjian|time_data:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_data.v(124) " "Verilog HDL assignment warning at time_data.v(124): truncated value with size 32 to match size of target (4)" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702542309918 "|anjian|time_data:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_data.v(139) " "Verilog HDL assignment warning at time_data.v(139): truncated value with size 32 to match size of target (4)" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702542309918 "|anjian|time_data:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_data.v(154) " "Verilog HDL assignment warning at time_data.v(154): truncated value with size 32 to match size of target (4)" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702542309918 "|anjian|time_data:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_data.v(170) " "Verilog HDL assignment warning at time_data.v(170): truncated value with size 32 to match size of target (4)" {  } { { "time_data.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/time_data.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702542309919 "|anjian|time_data:uut1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_disp seg_disp:uut2 " "Elaborating entity \"seg_disp\" for hierarchy \"seg_disp:uut2\"" {  } { { "anjain.v" "uut2" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/anjain.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 seg_disp.v(31) " "Verilog HDL assignment warning at seg_disp.v(31): truncated value with size 32 to match size of target (16)" {  } { { "seg_disp.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/seg_disp.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702542309930 "|anjian|seg_disp:uut2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seg_disp.v(46) " "Verilog HDL assignment warning at seg_disp.v(46): truncated value with size 32 to match size of target (3)" {  } { { "seg_disp.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/seg_disp.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702542309930 "|anjian|seg_disp:uut2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "naozhong naozhong:uut3 " "Elaborating entity \"naozhong\" for hierarchy \"naozhong:uut3\"" {  } { { "anjain.v" "uut3" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/anjain.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542309941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 naozhong.v(37) " "Verilog HDL assignment warning at naozhong.v(37): truncated value with size 32 to match size of target (31)" {  } { { "naozhong.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/naozhong.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702542309942 "|anjian|naozhong:uut3"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fa24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fa24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fa24 " "Found entity 1: altsyncram_fa24" {  } { { "db/altsyncram_fa24.tdf" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/db/altsyncram_fa24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542311559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542311559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542311772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542311772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542311895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542311895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/db/cntr_fgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542312034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542312034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542312102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542312102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542312181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542312181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542312275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542312275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542312358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542312358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542312425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542312425 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542312789 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1702542312850 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.14.16:25:15 Progress: Loading sld15b539dc/alt_sld_fab_wrapper_hw.tcl " "2023.12.14.16:25:15 Progress: Loading sld15b539dc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542315499 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542318133 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542318199 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542322799 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542322856 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542322918 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542322991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542322997 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542322998 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1702542323668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld15b539dc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld15b539dc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld15b539dc/alt_sld_fab.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/db/ip/sld15b539dc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542323801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542323801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542323848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542323848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542323851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542323851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542323885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542323885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542323935 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542323935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542323935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/db/ip/sld15b539dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702542323971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542323971 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702542324767 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "naozhong.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/naozhong.v" 9 -1 0 } } { "seg_disp.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/seg_disp.v" 61 -1 0 } } { "seg_disp.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/seg_disp.v" 85 -1 0 } } { "key_module.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/key_module.v" 55 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702542324822 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702542324822 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[7\] VCC " "Pin \"segment\[7\]\" is stuck at VCC" {  } { { "anjain.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/anjain.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702542324870 "|anjian|segment[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702542324870 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542324917 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/output_files/anjian.map.smsg " "Generated suppressed messages file D:/Users/Unitn i/Documents/Project/FPGA/course experiment/shuzizhong/shuzizhong/output_files/anjian.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542325308 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 81 0 0 48 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 48 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1702542326079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702542326095 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702542326095 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1295 " "Implemented 1295 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702542326215 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702542326215 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1245 " "Implemented 1245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702542326215 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702542326215 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702542326215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702542326241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 16:25:26 2023 " "Processing ended: Thu Dec 14 16:25:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702542326241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702542326241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702542326241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702542326241 ""}
