# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Test_Platform.srcs/sources_1/new/capacity_controller.vhd" \
"../../../../Test_Platform.srcs/sim_1/new/capacity_ctrl_fsm_tb.vhd" \

# Do not sort compile order
nosort
