

================================================================
== Vitis HLS Report for 'Bert_layer'
================================================================
* Date:           Sat Sep  2 22:11:19 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  426102783|  426102783|  4.261 sec|  4.261 sec|  426102784|  426102784|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |                    |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- l_gemm_i9_l_j9    |   35509248|   35509248|      3853|          -|          -|   9216|        no|
        |- l_gemm_i15_l_j14  |  142036992|  142036992|      3853|          -|          -|  36864|        no|
        |- l_gemm_i18_l_j17  |  141677568|  141677568|     15373|          -|          -|   9216|        no|
        +--------------------+-----------+-----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 14 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 9 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 24 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 19 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 32 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 27 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j9 = alloca i32 1"   --->   Operation 37 'alloca' 'j9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i9 = alloca i32 1"   --->   Operation 38 'alloca' 'i9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 39 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v220 = alloca i64 1" [kernel.cpp:381]   --->   Operation 40 'alloca' 'v220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v221 = alloca i64 1" [kernel.cpp:383]   --->   Operation 41 'alloca' 'v221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v222 = alloca i64 1" [kernel.cpp:385]   --->   Operation 42 'alloca' 'v222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v223 = alloca i64 1"   --->   Operation 43 'alloca' 'v223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v224 = alloca i64 1" [kernel.cpp:389]   --->   Operation 44 'alloca' 'v224' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v225 = alloca i64 1" [kernel.cpp:391]   --->   Operation 45 'alloca' 'v225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v226 = alloca i64 1"   --->   Operation 46 'alloca' 'v226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%v227 = alloca i64 1" [kernel.cpp:395]   --->   Operation 47 'alloca' 'v227' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%v228 = alloca i64 1" [kernel.cpp:397]   --->   Operation 48 'alloca' 'v228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%v229 = alloca i64 1" [kernel.cpp:399]   --->   Operation 49 'alloca' 'v229' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%v230 = alloca i64 1" [kernel.cpp:401]   --->   Operation 50 'alloca' 'v230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln382 = call void @Linear_layer_qkv, i32 %v202, i32 %v203, i32 %v204, i32 %v220" [kernel.cpp:382]   --->   Operation 51 'call' 'call_ln382' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2, i32 %v224"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln179 = store i14 0, i14 %indvar_flatten6" [kernel.cpp:179]   --->   Operation 53 'store' 'store_ln179' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln179 = store i4 0, i4 %i9" [kernel.cpp:179]   --->   Operation 54 'store' 'store_ln179' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln179 = store i10 0, i10 %j9" [kernel.cpp:179]   --->   Operation 55 'store' 'store_ln179' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln382 = call void @Linear_layer_qkv, i32 %v202, i32 %v203, i32 %v204, i32 %v220" [kernel.cpp:382]   --->   Operation 56 'call' 'call_ln382' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2, i32 %v224"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln384 = call void @Linear_layer_qkv, i32 %v202, i32 %v205, i32 %v206, i32 %v221" [kernel.cpp:384]   --->   Operation 58 'call' 'call_ln384' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln384 = call void @Linear_layer_qkv, i32 %v202, i32 %v205, i32 %v206, i32 %v221" [kernel.cpp:384]   --->   Operation 59 'call' 'call_ln384' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln386 = call void @Linear_layer_qkv, i32 %v202, i32 %v207, i32 %v208, i32 %v222" [kernel.cpp:386]   --->   Operation 60 'call' 'call_ln386' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln386 = call void @Linear_layer_qkv, i32 %v202, i32 %v207, i32 %v208, i32 %v222" [kernel.cpp:386]   --->   Operation 61 'call' 'call_ln386' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln388 = call void @Self_attention, i32 %v220, i32 %v221, i32 %v222, i32 %v223" [kernel.cpp:388]   --->   Operation 62 'call' 'call_ln388' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%spectopmodule_ln361 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [kernel.cpp:361]   --->   Operation 63 'spectopmodule' 'spectopmodule_ln361' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v202, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v202"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v203, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v203"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v204, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v204"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v205, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v205"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v206, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v206"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v207, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v207"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v208, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v208"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v209"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v210, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v210"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v211, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v211"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v212, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v212"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v213, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v213"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v214, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v214"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v215, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v215"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v216"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v217, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v217"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v218, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v218"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v219, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v219"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln388 = call void @Self_attention, i32 %v220, i32 %v221, i32 %v222, i32 %v223" [kernel.cpp:388]   --->   Operation 100 'call' 'call_ln388' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln179 = br void %l_S_k_0_k3.i" [kernel.cpp:179]   --->   Operation 101 'br' 'br_ln179' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.77>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i14 %indvar_flatten6" [kernel.cpp:179]   --->   Operation 102 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (2.20ns)   --->   "%icmp_ln179 = icmp_eq  i14 %indvar_flatten6_load, i14 9216" [kernel.cpp:179]   --->   Operation 103 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (1.81ns)   --->   "%add_ln179_1 = add i14 %indvar_flatten6_load, i14 1" [kernel.cpp:179]   --->   Operation 104 'add' 'add_ln179_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %icmp_ln179, void %for.inc44.i, void %for.inc66.i.preheader" [kernel.cpp:179]   --->   Operation 105 'br' 'br_ln179' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%j9_load = load i10 %j9" [kernel.cpp:180]   --->   Operation 106 'load' 'j9_load' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%i9_load = load i4 %i9" [kernel.cpp:179]   --->   Operation 107 'load' 'i9_load' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.73ns)   --->   "%add_ln179 = add i4 %i9_load, i4 1" [kernel.cpp:179]   --->   Operation 108 'add' 'add_ln179' <Predicate = (!icmp_ln179)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (1.77ns)   --->   "%icmp_ln180 = icmp_eq  i10 %j9_load, i10 768" [kernel.cpp:180]   --->   Operation 109 'icmp' 'icmp_ln180' <Predicate = (!icmp_ln179)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.68ns)   --->   "%select_ln179 = select i1 %icmp_ln180, i10 0, i10 %j9_load" [kernel.cpp:179]   --->   Operation 110 'select' 'select_ln179' <Predicate = (!icmp_ln179)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (1.02ns)   --->   "%select_ln179_1 = select i1 %icmp_ln180, i4 %add_ln179, i4 %i9_load" [kernel.cpp:179]   --->   Operation 111 'select' 'select_ln179_1' <Predicate = (!icmp_ln179)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (1.73ns)   --->   "%add_ln180 = add i10 %select_ln179, i10 1" [kernel.cpp:180]   --->   Operation 112 'add' 'add_ln180' <Predicate = (!icmp_ln179)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln180 = store i14 %add_ln179_1, i14 %indvar_flatten6" [kernel.cpp:180]   --->   Operation 113 'store' 'store_ln180' <Predicate = (!icmp_ln179)> <Delay = 1.58>
ST_9 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln180 = store i4 %select_ln179_1, i4 %i9" [kernel.cpp:180]   --->   Operation 114 'store' 'store_ln180' <Predicate = (!icmp_ln179)> <Delay = 1.58>
ST_9 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln180 = store i10 %add_ln180, i10 %j9" [kernel.cpp:180]   --->   Operation 115 'store' 'store_ln180' <Predicate = (!icmp_ln179)> <Delay = 1.58>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%j14 = alloca i32 1"   --->   Operation 116 'alloca' 'j14' <Predicate = (icmp_ln179)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%i15 = alloca i32 1"   --->   Operation 117 'alloca' 'i15' <Predicate = (icmp_ln179)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%indvar_flatten38 = alloca i32 1"   --->   Operation 118 'alloca' 'indvar_flatten38' <Predicate = (icmp_ln179)> <Delay = 0.00>
ST_9 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_bias_i10_l_j10, i32 %v224, i32 %v210"   --->   Operation 119 'call' 'call_ln0' <Predicate = (icmp_ln179)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 120 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2, i32 %v227"   --->   Operation 120 'call' 'call_ln0' <Predicate = (icmp_ln179)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln286 = store i16 0, i16 %indvar_flatten38" [kernel.cpp:286]   --->   Operation 121 'store' 'store_ln286' <Predicate = (icmp_ln179)> <Delay = 1.58>
ST_9 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln286 = store i4 0, i4 %i15" [kernel.cpp:286]   --->   Operation 122 'store' 'store_ln286' <Predicate = (icmp_ln179)> <Delay = 1.58>
ST_9 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln286 = store i12 0, i12 %j14" [kernel.cpp:286]   --->   Operation 123 'store' 'store_ln286' <Predicate = (icmp_ln179)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.87>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln179_1, i10 0" [kernel.cpp:182]   --->   Operation 124 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln179_1, i8 0" [kernel.cpp:182]   --->   Operation 125 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i12 %tmp_46" [kernel.cpp:182]   --->   Operation 126 'zext' 'zext_ln182' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (1.81ns)   --->   "%sub_ln182 = sub i14 %tmp_s, i14 %zext_ln182" [kernel.cpp:182]   --->   Operation 127 'sub' 'sub_ln182' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i10 %select_ln179" [kernel.cpp:183]   --->   Operation 128 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (1.81ns)   --->   "%empty_374 = add i14 %sub_ln182, i14 %zext_ln183" [kernel.cpp:182]   --->   Operation 129 'add' 'empty_374' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty_374" [kernel.cpp:182]   --->   Operation 130 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%v224_addr = getelementptr i32 %v224, i64 0, i64 %p_cast" [kernel.cpp:182]   --->   Operation 131 'getelementptr' 'v224_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [2/2] (3.25ns)   --->   "%v224_load = load i14 %v224_addr" [kernel.cpp:185]   --->   Operation 132 'load' 'v224_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln179, i10 0" [kernel.cpp:183]   --->   Operation 133 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln179, i8 0" [kernel.cpp:183]   --->   Operation 134 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln183_3 = zext i18 %tmp_48" [kernel.cpp:183]   --->   Operation 135 'zext' 'zext_ln183_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (2.19ns)   --->   "%sub_ln183 = sub i20 %tmp_47, i20 %zext_ln183_3" [kernel.cpp:183]   --->   Operation 136 'sub' 'sub_ln183' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/2] (3.25ns)   --->   "%v224_load = load i14 %v224_addr" [kernel.cpp:185]   --->   Operation 137 'load' 'v224_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 12 <SV = 11> <Delay = 5.44>
ST_12 : Operation 138 [2/2] (5.44ns)   --->   "%call_ln185 = call void @Bert_layer_Pipeline_l_S_k_0_k3, i32 %v224_load, i32 %v224, i14 %empty_374, i20 %sub_ln183, i32 %v209, i14 %sub_ln182, i32 %v223" [kernel.cpp:185]   --->   Operation 138 'call' 'call_ln185' <Predicate = true> <Delay = 5.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i9_l_j9_str"   --->   Operation 139 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 140 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [kernel.cpp:180]   --->   Operation 141 'specloopname' 'specloopname_ln180' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/2] (0.00ns)   --->   "%call_ln185 = call void @Bert_layer_Pipeline_l_S_k_0_k3, i32 %v224_load, i32 %v224, i14 %empty_374, i20 %sub_ln183, i32 %v209, i14 %sub_ln182, i32 %v223" [kernel.cpp:185]   --->   Operation 142 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln180 = br void %l_S_k_0_k3.i" [kernel.cpp:180]   --->   Operation 143 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 0.00>
ST_14 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_bias_i10_l_j10, i32 %v224, i32 %v210"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2, i32 %v227"   --->   Operation 145 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 10> <Delay = 0.00>
ST_15 : Operation 146 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11, i32 %v202, i32 %v224, i32 %v225"   --->   Operation 146 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 0.00>
ST_16 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11, i32 %v202, i32 %v224, i32 %v225"   --->   Operation 147 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 148 [2/2] (0.00ns)   --->   "%call_ln394 = call void @Layer_norm, i32 %v225, i32 %v215, i32 %v216, i32 %v226" [kernel.cpp:394]   --->   Operation 148 'call' 'call_ln394' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 0.00>
ST_18 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln394 = call void @Layer_norm, i32 %v225, i32 %v215, i32 %v216, i32 %v226" [kernel.cpp:394]   --->   Operation 149 'call' 'call_ln394' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln286 = br void %l_S_k_0_k4.i" [kernel.cpp:286]   --->   Operation 150 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>

State 19 <SV = 14> <Delay = 5.82>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%indvar_flatten38_load = load i16 %indvar_flatten38" [kernel.cpp:286]   --->   Operation 151 'load' 'indvar_flatten38_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (2.42ns)   --->   "%icmp_ln286 = icmp_eq  i16 %indvar_flatten38_load, i16 36864" [kernel.cpp:286]   --->   Operation 152 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [1/1] (2.07ns)   --->   "%add_ln286_1 = add i16 %indvar_flatten38_load, i16 1" [kernel.cpp:286]   --->   Operation 153 'add' 'add_ln286_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %icmp_ln286, void %for.inc44.i34, void %for.inc66.i42.preheader" [kernel.cpp:286]   --->   Operation 154 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%j14_load = load i12 %j14" [kernel.cpp:287]   --->   Operation 155 'load' 'j14_load' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%i15_load = load i4 %i15" [kernel.cpp:286]   --->   Operation 156 'load' 'i15_load' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (1.73ns)   --->   "%add_ln286 = add i4 %i15_load, i4 1" [kernel.cpp:286]   --->   Operation 157 'add' 'add_ln286' <Predicate = (!icmp_ln286)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (1.99ns)   --->   "%icmp_ln287 = icmp_eq  i12 %j14_load, i12 3072" [kernel.cpp:287]   --->   Operation 158 'icmp' 'icmp_ln287' <Predicate = (!icmp_ln286)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 159 [1/1] (0.69ns)   --->   "%select_ln286 = select i1 %icmp_ln287, i12 0, i12 %j14_load" [kernel.cpp:286]   --->   Operation 159 'select' 'select_ln286' <Predicate = (!icmp_ln286)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (1.02ns)   --->   "%select_ln286_1 = select i1 %icmp_ln287, i4 %add_ln286, i4 %i15_load" [kernel.cpp:286]   --->   Operation 160 'select' 'select_ln286_1' <Predicate = (!icmp_ln286)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (1.54ns)   --->   "%add_ln287 = add i12 %select_ln286, i12 1" [kernel.cpp:287]   --->   Operation 161 'add' 'add_ln287' <Predicate = (!icmp_ln286)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln287 = store i16 %add_ln286_1, i16 %indvar_flatten38" [kernel.cpp:287]   --->   Operation 162 'store' 'store_ln287' <Predicate = (!icmp_ln286)> <Delay = 1.58>
ST_19 : Operation 163 [1/1] (1.58ns)   --->   "%store_ln287 = store i4 %select_ln286_1, i4 %i15" [kernel.cpp:287]   --->   Operation 163 'store' 'store_ln287' <Predicate = (!icmp_ln286)> <Delay = 1.58>
ST_19 : Operation 164 [1/1] (1.58ns)   --->   "%store_ln287 = store i12 %add_ln287, i12 %j14" [kernel.cpp:287]   --->   Operation 164 'store' 'store_ln287' <Predicate = (!icmp_ln286)> <Delay = 1.58>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%j17 = alloca i32 1"   --->   Operation 165 'alloca' 'j17' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%i18 = alloca i32 1"   --->   Operation 166 'alloca' 'i18' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%indvar_flatten70 = alloca i32 1"   --->   Operation 167 'alloca' 'indvar_flatten70' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_19 : Operation 168 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_bias_i16_l_j15, i32 %v227, i32 %v212"   --->   Operation 168 'call' 'call_ln0' <Predicate = (icmp_ln286)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 169 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2, i32 %v229"   --->   Operation 169 'call' 'call_ln0' <Predicate = (icmp_ln286)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 170 [1/1] (1.58ns)   --->   "%store_ln339 = store i14 0, i14 %indvar_flatten70" [kernel.cpp:339]   --->   Operation 170 'store' 'store_ln339' <Predicate = (icmp_ln286)> <Delay = 1.58>
ST_19 : Operation 171 [1/1] (1.58ns)   --->   "%store_ln339 = store i4 0, i4 %i18" [kernel.cpp:339]   --->   Operation 171 'store' 'store_ln339' <Predicate = (icmp_ln286)> <Delay = 1.58>
ST_19 : Operation 172 [1/1] (1.58ns)   --->   "%store_ln339 = store i10 0, i10 %j17" [kernel.cpp:339]   --->   Operation 172 'store' 'store_ln339' <Predicate = (icmp_ln286)> <Delay = 1.58>

State 20 <SV = 15> <Delay = 7.15>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln286_1, i10 0" [kernel.cpp:289]   --->   Operation 173 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln289 = zext i14 %tmp_49" [kernel.cpp:289]   --->   Operation 174 'zext' 'zext_ln289' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln286_1, i8 0" [kernel.cpp:289]   --->   Operation 175 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln289_1 = zext i12 %tmp_50" [kernel.cpp:289]   --->   Operation 176 'zext' 'zext_ln289_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (1.81ns)   --->   "%sub_ln289 = sub i14 %tmp_49, i14 %zext_ln289_1" [kernel.cpp:289]   --->   Operation 177 'sub' 'sub_ln289' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln286_1, i12 0" [kernel.cpp:286]   --->   Operation 178 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_376 = sub i16 %tmp_51, i16 %zext_ln289" [kernel.cpp:286]   --->   Operation 179 'sub' 'empty_376' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i12 %select_ln286" [kernel.cpp:290]   --->   Operation 180 'zext' 'zext_ln290' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%empty_377 = add i16 %empty_376, i16 %zext_ln290" [kernel.cpp:286]   --->   Operation 181 'add' 'empty_377' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%p_cast69 = zext i16 %empty_377" [kernel.cpp:286]   --->   Operation 182 'zext' 'p_cast69' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%v227_addr = getelementptr i32 %v227, i64 0, i64 %p_cast69" [kernel.cpp:286]   --->   Operation 183 'getelementptr' 'v227_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 184 [2/2] (3.25ns)   --->   "%v227_load = load i16 %v227_addr" [kernel.cpp:292]   --->   Operation 184 'load' 'v227_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>

State 21 <SV = 16> <Delay = 3.25>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %select_ln286, i10 0" [kernel.cpp:290]   --->   Operation 185 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %select_ln286, i8 0" [kernel.cpp:290]   --->   Operation 186 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln290_3 = zext i20 %tmp_53" [kernel.cpp:290]   --->   Operation 187 'zext' 'zext_ln290_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (2.25ns)   --->   "%sub_ln290 = sub i22 %tmp_52, i22 %zext_ln290_3" [kernel.cpp:290]   --->   Operation 188 'sub' 'sub_ln290' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/2] (3.25ns)   --->   "%v227_load = load i16 %v227_addr" [kernel.cpp:292]   --->   Operation 189 'load' 'v227_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>

State 22 <SV = 17> <Delay = 5.50>
ST_22 : Operation 190 [2/2] (5.50ns)   --->   "%call_ln292 = call void @Bert_layer_Pipeline_l_S_k_0_k4, i32 %v227_load, i32 %v227, i16 %empty_377, i22 %sub_ln290, i32 %v211, i14 %sub_ln289, i32 %v226" [kernel.cpp:292]   --->   Operation 190 'call' 'call_ln292' <Predicate = true> <Delay = 5.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 18> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i15_l_j14_str"   --->   Operation 191 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%empty_375 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 192 'speclooptripcount' 'empty_375' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln287 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [kernel.cpp:287]   --->   Operation 193 'specloopname' 'specloopname_ln287' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 194 [1/2] (0.00ns)   --->   "%call_ln292 = call void @Bert_layer_Pipeline_l_S_k_0_k4, i32 %v227_load, i32 %v227, i16 %empty_377, i22 %sub_ln290, i32 %v211, i14 %sub_ln289, i32 %v226" [kernel.cpp:292]   --->   Operation 194 'call' 'call_ln292' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln287 = br void %l_S_k_0_k4.i" [kernel.cpp:287]   --->   Operation 195 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>

State 24 <SV = 15> <Delay = 0.00>
ST_24 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_bias_i16_l_j15, i32 %v227, i32 %v212"   --->   Operation 196 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 197 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2, i32 %v229"   --->   Operation 197 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 16> <Delay = 0.00>
ST_25 : Operation 198 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16, i32 %v227, i32 %v228, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"   --->   Operation 198 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 17> <Delay = 0.00>
ST_26 : Operation 199 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16, i32 %v227, i32 %v228, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"   --->   Operation 199 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln339 = br void %l_S_k_0_k5.i" [kernel.cpp:339]   --->   Operation 200 'br' 'br_ln339' <Predicate = true> <Delay = 0.00>

State 27 <SV = 18> <Delay = 5.77>
ST_27 : Operation 201 [1/1] (0.00ns)   --->   "%indvar_flatten70_load = load i14 %indvar_flatten70" [kernel.cpp:339]   --->   Operation 201 'load' 'indvar_flatten70_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 202 [1/1] (2.20ns)   --->   "%icmp_ln339 = icmp_eq  i14 %indvar_flatten70_load, i14 9216" [kernel.cpp:339]   --->   Operation 202 'icmp' 'icmp_ln339' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 203 [1/1] (1.81ns)   --->   "%add_ln339_1 = add i14 %indvar_flatten70_load, i14 1" [kernel.cpp:339]   --->   Operation 203 'add' 'add_ln339_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln339 = br i1 %icmp_ln339, void %for.inc44.i81, void %for.inc66.i89.preheader" [kernel.cpp:339]   --->   Operation 204 'br' 'br_ln339' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 205 [1/1] (0.00ns)   --->   "%j17_load = load i10 %j17" [kernel.cpp:340]   --->   Operation 205 'load' 'j17_load' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_27 : Operation 206 [1/1] (0.00ns)   --->   "%i18_load = load i4 %i18" [kernel.cpp:339]   --->   Operation 206 'load' 'i18_load' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_27 : Operation 207 [1/1] (1.73ns)   --->   "%add_ln339 = add i4 %i18_load, i4 1" [kernel.cpp:339]   --->   Operation 207 'add' 'add_ln339' <Predicate = (!icmp_ln339)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 208 [1/1] (1.77ns)   --->   "%icmp_ln340 = icmp_eq  i10 %j17_load, i10 768" [kernel.cpp:340]   --->   Operation 208 'icmp' 'icmp_ln340' <Predicate = (!icmp_ln339)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 209 [1/1] (0.68ns)   --->   "%select_ln339 = select i1 %icmp_ln340, i10 0, i10 %j17_load" [kernel.cpp:339]   --->   Operation 209 'select' 'select_ln339' <Predicate = (!icmp_ln339)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 210 [1/1] (1.02ns)   --->   "%select_ln339_1 = select i1 %icmp_ln340, i4 %add_ln339, i4 %i18_load" [kernel.cpp:339]   --->   Operation 210 'select' 'select_ln339_1' <Predicate = (!icmp_ln339)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 211 [1/1] (1.73ns)   --->   "%add_ln340 = add i10 %select_ln339, i10 1" [kernel.cpp:340]   --->   Operation 211 'add' 'add_ln340' <Predicate = (!icmp_ln339)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 212 [1/1] (1.58ns)   --->   "%store_ln340 = store i14 %add_ln339_1, i14 %indvar_flatten70" [kernel.cpp:340]   --->   Operation 212 'store' 'store_ln340' <Predicate = (!icmp_ln339)> <Delay = 1.58>
ST_27 : Operation 213 [1/1] (1.58ns)   --->   "%store_ln340 = store i4 %select_ln339_1, i4 %i18" [kernel.cpp:340]   --->   Operation 213 'store' 'store_ln340' <Predicate = (!icmp_ln339)> <Delay = 1.58>
ST_27 : Operation 214 [1/1] (1.58ns)   --->   "%store_ln340 = store i10 %add_ln340, i10 %j17" [kernel.cpp:340]   --->   Operation 214 'store' 'store_ln340' <Predicate = (!icmp_ln339)> <Delay = 1.58>
ST_27 : Operation 215 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_bias_i19_l_j18, i32 %v229, i32 %v214"   --->   Operation 215 'call' 'call_ln0' <Predicate = (icmp_ln339)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 19> <Delay = 7.09>
ST_28 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln339_1, i12 0" [kernel.cpp:342]   --->   Operation 216 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln339_1, i10 0" [kernel.cpp:342]   --->   Operation 217 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i14 %tmp_55" [kernel.cpp:342]   --->   Operation 218 'zext' 'zext_ln342' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 219 [1/1] (2.07ns)   --->   "%sub_ln342 = sub i16 %tmp_54, i16 %zext_ln342" [kernel.cpp:342]   --->   Operation 219 'sub' 'sub_ln342' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln339_1, i8 0" [kernel.cpp:339]   --->   Operation 220 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_298_cast = zext i12 %tmp_56" [kernel.cpp:339]   --->   Operation 221 'zext' 'tmp_298_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_379 = sub i14 %tmp_55, i14 %tmp_298_cast" [kernel.cpp:342]   --->   Operation 222 'sub' 'empty_379' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln343 = zext i10 %select_ln339" [kernel.cpp:343]   --->   Operation 223 'zext' 'zext_ln343' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 224 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%empty_380 = add i14 %empty_379, i14 %zext_ln343" [kernel.cpp:342]   --->   Operation 224 'add' 'empty_380' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 225 [1/1] (0.00ns)   --->   "%p_cast70 = zext i14 %empty_380" [kernel.cpp:342]   --->   Operation 225 'zext' 'p_cast70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 226 [1/1] (0.00ns)   --->   "%v229_addr = getelementptr i32 %v229, i64 0, i64 %p_cast70" [kernel.cpp:342]   --->   Operation 226 'getelementptr' 'v229_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 227 [2/2] (3.25ns)   --->   "%v229_load = load i14 %v229_addr" [kernel.cpp:345]   --->   Operation 227 'load' 'v229_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 29 <SV = 20> <Delay = 3.25>
ST_29 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %select_ln339, i12 0" [kernel.cpp:343]   --->   Operation 228 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln339, i10 0" [kernel.cpp:343]   --->   Operation 229 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln343_3 = zext i20 %tmp_58" [kernel.cpp:343]   --->   Operation 230 'zext' 'zext_ln343_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 231 [1/1] (2.25ns)   --->   "%sub_ln343 = sub i22 %tmp_57, i22 %zext_ln343_3" [kernel.cpp:343]   --->   Operation 231 'sub' 'sub_ln343' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 232 [1/2] (3.25ns)   --->   "%v229_load = load i14 %v229_addr" [kernel.cpp:345]   --->   Operation 232 'load' 'v229_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 30 <SV = 21> <Delay = 5.50>
ST_30 : Operation 233 [2/2] (5.50ns)   --->   "%call_ln345 = call void @Bert_layer_Pipeline_l_S_k_0_k5, i32 %v229_load, i32 %v229, i14 %empty_380, i22 %sub_ln343, i32 %v213, i16 %sub_ln342, i32 %v228" [kernel.cpp:345]   --->   Operation 233 'call' 'call_ln345' <Predicate = true> <Delay = 5.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 22> <Delay = 0.00>
ST_31 : Operation 234 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i18_l_j17_str"   --->   Operation 234 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 235 [1/1] (0.00ns)   --->   "%empty_378 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 235 'speclooptripcount' 'empty_378' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln340 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [kernel.cpp:340]   --->   Operation 236 'specloopname' 'specloopname_ln340' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 237 [1/2] (0.00ns)   --->   "%call_ln345 = call void @Bert_layer_Pipeline_l_S_k_0_k5, i32 %v229_load, i32 %v229, i14 %empty_380, i22 %sub_ln343, i32 %v213, i16 %sub_ln342, i32 %v228" [kernel.cpp:345]   --->   Operation 237 'call' 'call_ln345' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln340 = br void %l_S_k_0_k5.i" [kernel.cpp:340]   --->   Operation 238 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>

State 32 <SV = 19> <Delay = 0.00>
ST_32 : Operation 239 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_bias_i19_l_j18, i32 %v229, i32 %v214"   --->   Operation 239 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 20> <Delay = 0.00>
ST_33 : Operation 240 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117, i32 %v226, i32 %v229, i32 %v230"   --->   Operation 240 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 21> <Delay = 0.00>
ST_34 : Operation 241 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117, i32 %v226, i32 %v229, i32 %v230"   --->   Operation 241 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 22> <Delay = 0.00>
ST_35 : Operation 242 [2/2] (0.00ns)   --->   "%call_ln403 = call void @Layer_norm.1, i32 %v230, i32 %v217, i32 %v218, i32 %v219" [kernel.cpp:403]   --->   Operation 242 'call' 'call_ln403' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 23> <Delay = 0.00>
ST_36 : Operation 243 [1/2] (0.00ns)   --->   "%call_ln403 = call void @Layer_norm.1, i32 %v230, i32 %v217, i32 %v218, i32 %v219" [kernel.cpp:403]   --->   Operation 243 'call' 'call_ln403' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 244 [1/1] (0.00ns)   --->   "%ret_ln404 = ret" [kernel.cpp:404]   --->   Operation 244 'ret' 'ret_ln404' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten6') [36]  (0 ns)
	'store' operation ('store_ln179', kernel.cpp:179) of constant 0 on local variable 'indvar_flatten6' [90]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 5.78ns
The critical path consists of the following:
	'load' operation ('j9_load', kernel.cpp:180) on local variable 'j9' [100]  (0 ns)
	'icmp' operation ('icmp_ln180', kernel.cpp:180) [105]  (1.77 ns)
	'select' operation ('select_ln179', kernel.cpp:179) [106]  (0.687 ns)
	'add' operation ('add_ln180', kernel.cpp:180) [123]  (1.73 ns)
	'store' operation ('store_ln180', kernel.cpp:180) of variable 'add_ln180', kernel.cpp:180 on local variable 'j9' [126]  (1.59 ns)

 <State 10>: 6.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln182', kernel.cpp:182) [111]  (1.81 ns)
	'add' operation ('empty_374', kernel.cpp:182) [117]  (1.81 ns)
	'getelementptr' operation ('v224_addr', kernel.cpp:182) [119]  (0 ns)
	'load' operation ('v224_load', kernel.cpp:185) on array 'v103', kernel.cpp:389 [121]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('v224_load', kernel.cpp:185) on array 'v103', kernel.cpp:389 [121]  (3.25 ns)

 <State 12>: 5.45ns
The critical path consists of the following:
	'call' operation ('call_ln185', kernel.cpp:185) to 'Bert_layer_Pipeline_l_S_k_0_k3' [122]  (5.45 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 5.82ns
The critical path consists of the following:
	'load' operation ('j14_load', kernel.cpp:287) on local variable 'j14' [146]  (0 ns)
	'icmp' operation ('icmp_ln287', kernel.cpp:287) [151]  (1.99 ns)
	'select' operation ('select_ln286', kernel.cpp:286) [152]  (0.697 ns)
	'add' operation ('add_ln287', kernel.cpp:287) [172]  (1.55 ns)
	'store' operation ('store_ln287', kernel.cpp:287) of variable 'add_ln287', kernel.cpp:287 on local variable 'j14' [175]  (1.59 ns)

 <State 20>: 7.16ns
The critical path consists of the following:
	'sub' operation ('empty_376', kernel.cpp:286) [160]  (0 ns)
	'add' operation ('empty_377', kernel.cpp:286) [166]  (3.9 ns)
	'getelementptr' operation ('v227_addr', kernel.cpp:286) [168]  (0 ns)
	'load' operation ('v227_load', kernel.cpp:292) on array 'v170', kernel.cpp:395 [170]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('v227_load', kernel.cpp:292) on array 'v170', kernel.cpp:395 [170]  (3.25 ns)

 <State 22>: 5.51ns
The critical path consists of the following:
	'call' operation ('call_ln292', kernel.cpp:292) to 'Bert_layer_Pipeline_l_S_k_0_k4' [171]  (5.51 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 5.78ns
The critical path consists of the following:
	'load' operation ('j17_load', kernel.cpp:340) on local variable 'j17' [194]  (0 ns)
	'icmp' operation ('icmp_ln340', kernel.cpp:340) [199]  (1.77 ns)
	'select' operation ('select_ln339', kernel.cpp:339) [200]  (0.687 ns)
	'add' operation ('add_ln340', kernel.cpp:340) [220]  (1.73 ns)
	'store' operation ('store_ln340', kernel.cpp:340) of variable 'add_ln340', kernel.cpp:340 on local variable 'j17' [223]  (1.59 ns)

 <State 28>: 7.1ns
The critical path consists of the following:
	'sub' operation ('empty_379', kernel.cpp:342) [208]  (0 ns)
	'add' operation ('empty_380', kernel.cpp:342) [214]  (3.84 ns)
	'getelementptr' operation ('v229_addr', kernel.cpp:342) [216]  (0 ns)
	'load' operation ('v229_load', kernel.cpp:345) on array 'v103', kernel.cpp:399 [218]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'load' operation ('v229_load', kernel.cpp:345) on array 'v103', kernel.cpp:399 [218]  (3.25 ns)

 <State 30>: 5.51ns
The critical path consists of the following:
	'call' operation ('call_ln345', kernel.cpp:345) to 'Bert_layer_Pipeline_l_S_k_0_k5' [219]  (5.51 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
