{"vcs1":{"timestamp_begin":1768704466.541189541, "rt":3.28, "ut":2.40, "st":0.31}}
{"vcselab":{"timestamp_begin":1768704469.927075762, "rt":0.82, "ut":0.24, "st":0.21}}
{"link":{"timestamp_begin":1768704470.846839073, "rt":0.56, "ut":0.17, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768704465.897322908}
{"VCS_COMP_START_TIME": 1768704465.897322908}
{"VCS_COMP_END_TIME": 1768705778.649090281}
{"VCS_USER_OPTIONS": "-sverilog testbed_dwconv.sv -R -full64 -debug_access+all +v2k +define+RTL -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 331732}}
{"stitch_vcselab": {"peak_mem": 231532}}
