----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 12/15/2022 06:11:18 PM
-- Design Name: 
-- Module Name: scc_config - rtl
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
--
--
--  Config Signals:
--
--  [ Bits  ] -- [ Description
--
--  [ 31:9 ] -- [ Reserved
--  [ 8     ] -- [ Gain control for Channel 1 voltage divider, bit 1. Combination (of bit 8 and 7) gains: 00 -> 1; 01 -> 2; 10 -> 5; 11 -> 10  ]
--  [ 7     ] -- [ Gain control for Channel 1 voltage divider, bit 0. Combination (of bit 8 and 7) gains: 00 -> 1; 01 -> 2; 10 -> 5; 11 -> 10  ]
--  [ 6     ] -- [ Gain control for Channel 2 voltage divider, bit 1. Combination (of bit 6 and 5) gains: 00 -> 1; 01 -> 2; 10 -> 5; 11 -> 10  ]
--  [ 5     ] -- [ Gain control for Channel 2 voltage divider, bit 0. Combination (of bit 6 and 5) gains: 00 -> 1; 01 -> 2; 10 -> 5; 11 -> 10  ]
--  [ 4     ] -- [ Switch for Channel 1 voltage offset. Remember to enable the switch (bit 2 -> low). Switch value low -> no offset, high -> offset ]
--  [ 3     ] -- [ Switch for Channel 2 voltage offset. Remember to enable the switch (bit 2 -> low). Switch value low -> no offset, high -> offset ]
--  [ 2     ] -- [ Enable the switch. Low -> Enabled, High -> Disabled ]
--  [ 1     ] -- [ Enable LED 2. High -> Enable, Low -> Disable ]
--  [ 0     ] -- [ Enable LED 1. High -> Enable, Low -> Disable ]
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity scc_config is
    Port ( 
      cfg_in          : in  std_logic_vector (31 downto 0);
      gain_ctrl_1_1   : out std_logic;
      gain_ctrl_1_0   : out std_logic;
      gain_ctrl_2_1   : out std_logic;
      gain_ctrl_2_0   : out std_logic;
      switch_1        : out std_logic;
      switch_2        : out std_logic;
      n_enable_switch : out std_logic;
      led_2           : out std_logic;
      led_1           : out std_logic
    );
end scc_config;

architecture rtl of scc_config is

begin


end rtl;
