From 06e36fe08b90d1ea6a80bec04b039f704a68d5d7 Mon Sep 17 00:00:00 2001
From: Martino Facchin <m.facchin@arduino.cc>
Date: Mon, 5 Dec 2022 17:31:42 +0100
Subject: [PATCH 185/204] STM32H7: set ADC PLL clock for various source
 configurations

Replaces c65d254dcac7e2c44ee459871472fc1f7955699f
---
 .../TARGET_STM32H7/analogin_device.c          | 23 +++++++++++++++----
 1 file changed, 19 insertions(+), 4 deletions(-)

diff --git a/targets/TARGET_STM/TARGET_STM32H7/analogin_device.c b/targets/TARGET_STM/TARGET_STM32H7/analogin_device.c
index bdf3277e1c..be16b16cda 100644
--- a/targets/TARGET_STM/TARGET_STM32H7/analogin_device.c
+++ b/targets/TARGET_STM/TARGET_STM32H7/analogin_device.c
@@ -36,10 +36,25 @@ void analogin_pll_configuration(void)
 
     RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
-    PeriphClkInitStruct.PLL2.PLL2M = 4;
-    PeriphClkInitStruct.PLL2.PLL2N = 240;
-    PeriphClkInitStruct.PLL2.PLL2P = 2;
-    PeriphClkInitStruct.PLL2.PLL2Q = 2;
+    if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI) {
+        PeriphClkInitStruct.PLL2.PLL2M = 16;
+        PeriphClkInitStruct.PLL2.PLL2N = 120;
+    } else {
+        #if HSE_VALUE==8000000
+        PeriphClkInitStruct.PLL2.PLL2M = 2;
+        PeriphClkInitStruct.PLL2.PLL2N = 120;
+        #elif HSE_VALUE==16000000
+        PeriphClkInitStruct.PLL2.PLL2M = 2;
+        PeriphClkInitStruct.PLL2.PLL2N = 60;
+        #elif HSE_VALUE==25000000
+        PeriphClkInitStruct.PLL2.PLL2M = 5;
+        PeriphClkInitStruct.PLL2.PLL2N = 96;
+        #else
+        error("HSE not configured properly");
+        #endif
+    }
+    PeriphClkInitStruct.PLL2.PLL2P = 3;
+    PeriphClkInitStruct.PLL2.PLL2Q = 4;
     PeriphClkInitStruct.PLL2.PLL2R = 2;
     PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
     PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
-- 
2.39.1

