<map id="lib/Target/AMDGPU/AMDGPUISelLowering.h" name="lib/Target/AMDGPU/AMDGPUISelLowering.h">
<area shape="rect" id="node1" title="Interface definition of the TargetLowering class that is common to all AMD GPUs." alt="" coords="9069,5,9291,47"/>
<area shape="rect" id="node2" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="10769,259,10991,300"/>
<area shape="rect" id="node3" href="$R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition." alt="" coords="1795,95,1989,136"/>
<area shape="rect" id="node21" href="$SIISelLowering_8h.html" title="SI DAG Lowering interface definition." alt="" coords="9091,95,9269,136"/>
<area shape="rect" id="node4" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600." alt="" coords="5,259,200,300"/>
<area shape="rect" id="node5" href="$R600Subtarget_8h.html" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="1773,184,2011,211"/>
<area shape="rect" id="node6" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="3189,259,3411,300"/>
<area shape="rect" id="node7" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="3435,259,3669,300"/>
<area shape="rect" id="node9" href="$AMDILCFGStructurizer_8cpp.html" title=" " alt="" coords="997,266,1299,293"/>
<area shape="rect" id="node10" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="1323,259,1522,300"/>
<area shape="rect" id="node11" href="$R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer." alt="" coords="1547,259,1760,300"/>
<area shape="rect" id="node12" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="1785,259,1999,300"/>
<area shape="rect" id="node13" href="$R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU." alt="" coords="2023,259,2222,300"/>
<area shape="rect" id="node14" href="$R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly." alt="" coords="2247,259,2463,300"/>
<area shape="rect" id="node15" href="$R600FrameLowering_8cpp.html" title=" " alt="" coords="2487,259,2697,300"/>
<area shape="rect" id="node16" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo." alt="" coords="2721,259,2919,300"/>
<area shape="rect" id="node17" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface." alt="" coords="2944,259,3165,300"/>
<area shape="rect" id="node18" href="$R600OptimizeVectorRegisters_8cpp.html" title="This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough..." alt="" coords="225,259,447,300"/>
<area shape="rect" id="node19" href="$R600Packetizer_8cpp.html" title="This pass implements instructions packetization for R600." alt="" coords="471,266,729,293"/>
<area shape="rect" id="node20" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class." alt="" coords="753,259,973,300"/>
<area shape="rect" id="node8" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="7202,348,7379,389"/>
<area shape="rect" id="node22" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="7185,184,7423,211"/>
<area shape="rect" id="node23" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="8576,259,8827,300"/>
<area shape="rect" id="node24" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="8851,259,9077,300"/>
<area shape="rect" id="node25" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="9101,259,9339,300"/>
<area shape="rect" id="node26" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="9363,259,9645,300"/>
<area shape="rect" id="node27" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="9669,259,9885,300"/>
<area shape="rect" id="node28" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="9910,259,10143,300"/>
<area shape="rect" id="node29" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="10168,259,10416,300"/>
<area shape="rect" id="node30" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="10440,266,10744,293"/>
<area shape="rect" id="node31" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="3693,259,3920,300"/>
<area shape="rect" id="node32" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="3944,259,4192,300"/>
<area shape="rect" id="node33" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="4217,259,4439,300"/>
<area shape="rect" id="node34" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="4463,259,4710,300"/>
<area shape="rect" id="node35" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="4735,266,5009,293"/>
<area shape="rect" id="node36" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="5034,259,5249,300"/>
<area shape="rect" id="node37" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="5273,266,5551,293"/>
<area shape="rect" id="node38" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts." alt="" coords="5576,259,5771,300"/>
<area shape="rect" id="node39" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="5795,259,5989,300"/>
<area shape="rect" id="node40" href="$SIAddIMGInit_8cpp.html" title="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..." alt="" coords="6014,266,6258,293"/>
<area shape="rect" id="node41" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="6282,259,6489,300"/>
<area shape="rect" id="node42" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="6513,266,6788,293"/>
<area shape="rect" id="node43" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="6813,266,7086,293"/>
<area shape="rect" id="node44" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="7111,259,7289,300"/>
<area shape="rect" id="node45" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="7314,259,7505,300"/>
<area shape="rect" id="node46" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="7529,259,7717,300"/>
<area shape="rect" id="node47" href="$SIInsertSkips_8cpp.html" title="This pass inserts branches on the 0 exec mask over divergent branches branches when it&#39;s expected tha..." alt="" coords="7741,259,7929,300"/>
<area shape="rect" id="node48" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="7953,259,8141,300"/>
<area shape="rect" id="node49" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="8165,259,8345,300"/>
<area shape="rect" id="node50" href="$SILoadStoreOptimizer_8cpp.html" title=" " alt="" coords="8369,259,8551,300"/>
</map>
