/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [18:0] _00_;
  wire [18:0] _01_;
  wire [29:0] _02_;
  wire [19:0] _03_;
  wire [19:0] _04_;
  reg [5:0] _05_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [15:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [18:0] celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire [12:0] celloutsig_0_40z;
  wire [8:0] celloutsig_0_41z;
  wire [4:0] celloutsig_0_43z;
  wire [29:0] celloutsig_0_44z;
  wire [20:0] celloutsig_0_46z;
  wire [11:0] celloutsig_0_48z;
  wire celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire [10:0] celloutsig_0_6z;
  wire [19:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [15:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = _00_ + { celloutsig_0_25z[9:2], celloutsig_0_30z, celloutsig_0_33z, _01_[8:0] };
  assign celloutsig_0_44z = in_data[83:54] + { celloutsig_0_7z[9], celloutsig_0_41z, _02_[19:15], celloutsig_0_30z, celloutsig_0_39z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_18z };
  assign celloutsig_0_48z = celloutsig_0_46z[13:2] + { celloutsig_0_8z[6:1], celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_30z };
  assign celloutsig_1_5z = celloutsig_1_4z[4:1] + { in_data[131:129], celloutsig_1_1z };
  assign celloutsig_0_7z = { in_data[77:67], celloutsig_0_5z, _03_[7:0] } + { celloutsig_0_6z[10:2], celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[35:31] + celloutsig_0_0z;
  assign celloutsig_0_17z = { celloutsig_0_8z[0], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_15z } + { _02_[19:16], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_16z };
  assign celloutsig_0_23z = { in_data[36:22], celloutsig_0_15z } + { _03_[4:0], _02_[19:15], celloutsig_0_19z, _02_[19:15] };
  assign celloutsig_0_25z = { celloutsig_0_6z[10:3], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_16z } + { celloutsig_0_23z[11:7], celloutsig_0_12z, _02_[19:15] };
  reg [19:0] _15_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 20'h00000;
    else _15_ <= in_data[64:45];
  assign { _00_, _04_[0] } = _15_;
  reg [7:0] _16_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 8'h00;
    else _16_ <= { celloutsig_0_2z[8:6], celloutsig_0_1z };
  assign _03_[7:0] = _16_;
  reg [12:0] _17_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 13'h0000;
    else _17_ <= { _00_[13:2], celloutsig_0_9z };
  assign out_data[12:0] = _17_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 6'h00;
    else _05_ <= { celloutsig_1_10z[7:3], celloutsig_1_1z };
  reg [4:0] _19_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 5'h00;
    else _19_ <= celloutsig_0_1z;
  assign _02_[19:15] = _19_;
  reg [8:0] _20_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 9'h000;
    else _20_ <= { celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_14z };
  assign _01_[8:0] = _20_;
  assign celloutsig_0_68z = celloutsig_0_48z[4:0] == { celloutsig_0_43z[2:0], celloutsig_0_24z, celloutsig_0_22z };
  assign celloutsig_1_9z = { celloutsig_1_8z[3:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z } == in_data[143:135];
  assign celloutsig_1_16z = { celloutsig_1_8z[10:8], celloutsig_1_0z } == { celloutsig_1_10z[7:5], celloutsig_1_11z };
  assign celloutsig_1_18z = { in_data[126:115], celloutsig_1_9z } == { celloutsig_1_14z[12:10], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_14z[9:6] == { celloutsig_1_2z[6:5], celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_11z = _00_[13:6] == { _00_[17:16], celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_12z = in_data[66:64] == in_data[10:8];
  assign celloutsig_0_14z = celloutsig_0_6z[7:1] == { celloutsig_0_2z[9], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_2z[9:4], _02_[19:15] } == { celloutsig_0_6z[10:1], celloutsig_0_9z };
  assign celloutsig_0_28z = { in_data[39:38], celloutsig_0_21z, celloutsig_0_15z } == { _01_[4:2], celloutsig_0_10z };
  assign celloutsig_0_29z = { celloutsig_0_25z[10:7], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_19z } == { in_data[64:63], celloutsig_0_22z, celloutsig_0_2z };
  assign celloutsig_0_33z = { _03_[7:2], celloutsig_0_28z } == celloutsig_0_7z[10:4];
  assign celloutsig_0_39z = ~^ { _03_[7:1], celloutsig_0_33z };
  assign celloutsig_0_5z = ~^ in_data[76:70];
  assign celloutsig_1_0z = ~^ in_data[113:105];
  assign celloutsig_1_1z = ~^ { in_data[165:161], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = ~^ { in_data[178:171], celloutsig_1_1z };
  assign celloutsig_1_6z = ~^ celloutsig_1_4z[4:2];
  assign celloutsig_1_11z = ~^ { celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_9z = ~^ celloutsig_0_8z[6:2];
  assign celloutsig_0_10z = ~^ _00_[13:10];
  assign celloutsig_0_16z = ~^ { celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_18z = ~^ { in_data[19:18], celloutsig_0_12z };
  assign celloutsig_0_19z = ~^ celloutsig_0_7z[18:2];
  assign celloutsig_0_21z = ~^ { in_data[18:11], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_11z, _02_[19:15], celloutsig_0_17z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_6z[6:3], celloutsig_0_21z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_7z[13:9], celloutsig_0_11z, _03_[7:0], celloutsig_0_9z };
  assign celloutsig_0_27z = ~^ { celloutsig_0_6z[4:0], celloutsig_0_16z, celloutsig_0_18z, _01_[8:0] };
  assign celloutsig_0_30z = ~^ celloutsig_0_23z[13:2];
  assign celloutsig_0_0z = in_data[82:78] >> in_data[31:27];
  assign celloutsig_0_40z = { celloutsig_0_2z[5:2], celloutsig_0_14z, _03_[7:0] } >> { celloutsig_0_25z[8:7], celloutsig_0_25z };
  assign celloutsig_0_41z = celloutsig_0_40z[10:2] >> celloutsig_0_34z[18:10];
  assign celloutsig_0_43z = celloutsig_0_7z[10:6] >> { celloutsig_0_8z[6:3], celloutsig_0_5z };
  assign celloutsig_0_46z = { celloutsig_0_44z[24:11], celloutsig_0_39z, celloutsig_0_0z, celloutsig_0_29z } >> { _02_[17:15], celloutsig_0_39z, celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_43z };
  assign celloutsig_1_2z = in_data[135:129] >> { in_data[179:174], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[119:118], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } >> celloutsig_1_2z[4:0];
  assign celloutsig_0_6z = { _00_[6:1], celloutsig_0_1z } >> { _00_[10:1], celloutsig_0_5z };
  assign celloutsig_1_8z = { in_data[178:164], celloutsig_1_6z } >> { in_data[146:133], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_8z[10:8], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_3z } >> celloutsig_1_8z[15:5];
  assign celloutsig_1_14z = { celloutsig_1_8z[14:8], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_11z } >> { _05_[4:1], celloutsig_1_11z, _05_, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_8z = { celloutsig_0_0z[1:0], celloutsig_0_0z } >> in_data[63:57];
  assign celloutsig_0_2z = in_data[94:84] >> { in_data[41], celloutsig_0_0z, celloutsig_0_1z };
  assign _01_[18:9] = { celloutsig_0_25z[9:2], celloutsig_0_30z, celloutsig_0_33z };
  assign { _02_[29:20], _02_[14:0] } = { celloutsig_0_7z[9], celloutsig_0_41z, celloutsig_0_30z, celloutsig_0_39z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_18z };
  assign _03_[19:8] = { in_data[77:67], celloutsig_0_5z };
  assign _04_[19:1] = _00_;
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z };
endmodule
