<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/Disassembler/X86DisassemblerDecoder.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li><li class="navelem"><a class="el" href="dir_2560eea5b289d3eb82407ff5927ed31f.html">Disassembler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">X86DisassemblerDecoder.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86DisassemblerDecoder_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86DisassemblerDecoderInternal.h - Disassembler decoder -*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file is part of the X86 Disassembler.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// It contains the public interface of the instruction decoder.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// Documentation for the disassembler can be found in X86Disassembler.h.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_X86_DISASSEMBLER_X86DISASSEMBLERDECODER_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_X86_DISASSEMBLER_X86DISASSEMBLERDECODER_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86DisassemblerDecoderCommon_8h.html">llvm/Support/X86DisassemblerDecoderCommon.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>MCInstrInfo;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span>X86Disassembler {</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// Accessor functions for various fields of an Intel instruction</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a4bce531c2ed18d569a316029616e82f0">   28</a></span>&#160;<span class="preprocessor">#define modFromModRM(modRM)  (((modRM) &amp; 0xc0) &gt;&gt; 6)</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a8386ddf05ce05f470ca10679a78973bd">   29</a></span>&#160;<span class="preprocessor">#define regFromModRM(modRM)  (((modRM) &amp; 0x38) &gt;&gt; 3)</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a384089e78b51b1b5773e879ed1d4e672">   30</a></span>&#160;<span class="preprocessor">#define rmFromModRM(modRM)   ((modRM) &amp; 0x7)</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a7b5f49eafdca9d6be0464fccb94a4f33">   31</a></span>&#160;<span class="preprocessor">#define scaleFromSIB(sib)    (((sib) &amp; 0xc0) &gt;&gt; 6)</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#adc11bcb515676078c7c25441c03bddbc">   32</a></span>&#160;<span class="preprocessor">#define indexFromSIB(sib)    (((sib) &amp; 0x38) &gt;&gt; 3)</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a439f21b8d5ea58ea5fe17d11d1547986">   33</a></span>&#160;<span class="preprocessor">#define baseFromSIB(sib)     ((sib) &amp; 0x7)</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a567f29a688d316f9d1e149753d4d77da">   34</a></span>&#160;<span class="preprocessor">#define wFromREX(rex)        (((rex) &amp; 0x8) &gt;&gt; 3)</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a1c2e931225f964b581ab025f86a39872">   35</a></span>&#160;<span class="preprocessor">#define rFromREX(rex)        (((rex) &amp; 0x4) &gt;&gt; 2)</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#af00d764f04a2d7143d9de59ea213f148">   36</a></span>&#160;<span class="preprocessor">#define xFromREX(rex)        (((rex) &amp; 0x2) &gt;&gt; 1)</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#af112ae874f4cca98ba15a30f5743e5e1">   37</a></span>&#160;<span class="preprocessor">#define bFromREX(rex)        ((rex) &amp; 0x1)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a02d842bd0f45034a398eecc59d65c805">   39</a></span>&#160;<span class="preprocessor">#define rFromEVEX2of4(evex)     (((~(evex)) &amp; 0x80) &gt;&gt; 7)</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#acc1e56049a41a736160b7ed348bc7709">   40</a></span>&#160;<span class="preprocessor">#define xFromEVEX2of4(evex)     (((~(evex)) &amp; 0x40) &gt;&gt; 6)</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#ac938494c24cf099544f7e9a4075454c1">   41</a></span>&#160;<span class="preprocessor">#define bFromEVEX2of4(evex)     (((~(evex)) &amp; 0x20) &gt;&gt; 5)</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a9c7da8bddc41cbd0fdd48dd75309cc9d">   42</a></span>&#160;<span class="preprocessor">#define r2FromEVEX2of4(evex)    (((~(evex)) &amp; 0x10) &gt;&gt; 4)</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#aa0f5e45eb5b00f28b4c2a22b52ad07dc">   43</a></span>&#160;<span class="preprocessor">#define mmFromEVEX2of4(evex)    ((evex) &amp; 0x3)</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#aaa9036cb371f65ab0c9aa3d7f2abb5f3">   44</a></span>&#160;<span class="preprocessor">#define wFromEVEX3of4(evex)     (((evex) &amp; 0x80) &gt;&gt; 7)</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#aefa5ea2a9230c9f8dba9efa4d4e226b4">   45</a></span>&#160;<span class="preprocessor">#define vvvvFromEVEX3of4(evex)  (((~(evex)) &amp; 0x78) &gt;&gt; 3)</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a4a08eb3991a81513d973c4d1d70fd81b">   46</a></span>&#160;<span class="preprocessor">#define ppFromEVEX3of4(evex)    ((evex) &amp; 0x3)</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a0f317d7fd1a55926bed30febed7606da">   47</a></span>&#160;<span class="preprocessor">#define zFromEVEX4of4(evex)     (((evex) &amp; 0x80) &gt;&gt; 7)</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a05d1ee61cb5494166e335ff64d2cffa8">   48</a></span>&#160;<span class="preprocessor">#define l2FromEVEX4of4(evex)    (((evex) &amp; 0x40) &gt;&gt; 6)</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a057966fda096251466bbdfda0b801081">   49</a></span>&#160;<span class="preprocessor">#define lFromEVEX4of4(evex)     (((evex) &amp; 0x20) &gt;&gt; 5)</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a4521a330feb2823d5f0a83db8233186a">   50</a></span>&#160;<span class="preprocessor">#define bFromEVEX4of4(evex)     (((evex) &amp; 0x10) &gt;&gt; 4)</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a4b4847dc5b2960b63e97e71da1d802a4">   51</a></span>&#160;<span class="preprocessor">#define v2FromEVEX4of4(evex)    (((~evex) &amp; 0x8) &gt;&gt; 3)</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#abd318ed530c8fc71af093848beb0e2a9">   52</a></span>&#160;<span class="preprocessor">#define aaaFromEVEX4of4(evex)   ((evex) &amp; 0x7)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a0eb17652126644a237528e0153ee96b1">   54</a></span>&#160;<span class="preprocessor">#define rFromVEX2of3(vex)       (((~(vex)) &amp; 0x80) &gt;&gt; 7)</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a2702d55c4b2a40989bd2b9cc8a71596e">   55</a></span>&#160;<span class="preprocessor">#define xFromVEX2of3(vex)       (((~(vex)) &amp; 0x40) &gt;&gt; 6)</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#aabfc6f7a66e0c44fd2145dddeaa88497">   56</a></span>&#160;<span class="preprocessor">#define bFromVEX2of3(vex)       (((~(vex)) &amp; 0x20) &gt;&gt; 5)</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a30e003e4461758b6dba2c70f339ed6c3">   57</a></span>&#160;<span class="preprocessor">#define mmmmmFromVEX2of3(vex)   ((vex) &amp; 0x1f)</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#ab11339ee1e5b8aaa4a706693c51041ae">   58</a></span>&#160;<span class="preprocessor">#define wFromVEX3of3(vex)       (((vex) &amp; 0x80) &gt;&gt; 7)</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a9b5608175fb4bc57fd5e6bcd7f5efed2">   59</a></span>&#160;<span class="preprocessor">#define vvvvFromVEX3of3(vex)    (((~(vex)) &amp; 0x78) &gt;&gt; 3)</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#abf2fe87228fa8c1419f2a5f86baaa597">   60</a></span>&#160;<span class="preprocessor">#define lFromVEX3of3(vex)       (((vex) &amp; 0x4) &gt;&gt; 2)</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#ac85472ee64d389babbd2c32deef16d89">   61</a></span>&#160;<span class="preprocessor">#define ppFromVEX3of3(vex)      ((vex) &amp; 0x3)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a4543a64655e2abfbf25bc206c9219150">   63</a></span>&#160;<span class="preprocessor">#define rFromVEX2of2(vex)       (((~(vex)) &amp; 0x80) &gt;&gt; 7)</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a8dc9745657ce1382ca803e1e3e62a049">   64</a></span>&#160;<span class="preprocessor">#define vvvvFromVEX2of2(vex)    (((~(vex)) &amp; 0x78) &gt;&gt; 3)</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a6886436df5f38bbed7d036a5d8cb44bf">   65</a></span>&#160;<span class="preprocessor">#define lFromVEX2of2(vex)       (((vex) &amp; 0x4) &gt;&gt; 2)</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#adba38d038bb20114ef792961068aebd9">   66</a></span>&#160;<span class="preprocessor">#define ppFromVEX2of2(vex)      ((vex) &amp; 0x3)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a5297b8410eeadfd658404a6cf3958c07">   68</a></span>&#160;<span class="preprocessor">#define rFromXOP2of3(xop)       (((~(xop)) &amp; 0x80) &gt;&gt; 7)</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#aa76783b724faa5f93e249184af820b9e">   69</a></span>&#160;<span class="preprocessor">#define xFromXOP2of3(xop)       (((~(xop)) &amp; 0x40) &gt;&gt; 6)</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a215ec2d9ebe8a9be78a3cd8eabaeed71">   70</a></span>&#160;<span class="preprocessor">#define bFromXOP2of3(xop)       (((~(xop)) &amp; 0x20) &gt;&gt; 5)</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#abbed9da0e0dde67954fe9e97f6befcc5">   71</a></span>&#160;<span class="preprocessor">#define mmmmmFromXOP2of3(xop)   ((xop) &amp; 0x1f)</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#aea420e27120dd9f790849c9090b42256">   72</a></span>&#160;<span class="preprocessor">#define wFromXOP3of3(xop)       (((xop) &amp; 0x80) &gt;&gt; 7)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#ad6634f7f956dec873ecc606847a660cc">   73</a></span>&#160;<span class="preprocessor">#define vvvvFromXOP3of3(vex)    (((~(vex)) &amp; 0x78) &gt;&gt; 3)</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a63266a63baf54bef487061a728d12908">   74</a></span>&#160;<span class="preprocessor">#define lFromXOP3of3(xop)       (((xop) &amp; 0x4) &gt;&gt; 2)</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a91bdeef85650fa60106450fb24d9c500">   75</a></span>&#160;<span class="preprocessor">#define ppFromXOP3of3(xop)      ((xop) &amp; 0x3)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">// These enums represent Intel registers for use by the decoder.</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a258c72e73a946a158cc399bf90d94ce0">   78</a></span>&#160;<span class="preprocessor">#define REGS_8BIT     \</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">  ENTRY(AL)           \</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">  ENTRY(CL)           \</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">  ENTRY(DL)           \</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">  ENTRY(BL)           \</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">  ENTRY(AH)           \</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  ENTRY(CH)           \</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">  ENTRY(DH)           \</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">  ENTRY(BH)           \</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">  ENTRY(R8B)          \</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">  ENTRY(R9B)          \</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">  ENTRY(R10B)         \</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">  ENTRY(R11B)         \</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">  ENTRY(R12B)         \</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">  ENTRY(R13B)         \</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">  ENTRY(R14B)         \</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">  ENTRY(R15B)         \</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">  ENTRY(SPL)          \</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">  ENTRY(BPL)          \</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">  ENTRY(SIL)          \</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">  ENTRY(DIL)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a94a57a6eee386883e5e59e016eace859">  100</a></span>&#160;<span class="preprocessor">#define EA_BASES_16BIT  \</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">  ENTRY(BX_SI)          \</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">  ENTRY(BX_DI)          \</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">  ENTRY(BP_SI)          \</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">  ENTRY(BP_DI)          \</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">  ENTRY(SI)             \</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">  ENTRY(DI)             \</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">  ENTRY(BP)             \</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">  ENTRY(BX)             \</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">  ENTRY(R8W)            \</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">  ENTRY(R9W)            \</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">  ENTRY(R10W)           \</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">  ENTRY(R11W)           \</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">  ENTRY(R12W)           \</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">  ENTRY(R13W)           \</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">  ENTRY(R14W)           \</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">  ENTRY(R15W)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a9007c428c7b7ffd0ca765cb41c2e002d">  118</a></span>&#160;<span class="preprocessor">#define REGS_16BIT    \</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">  ENTRY(AX)           \</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">  ENTRY(CX)           \</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">  ENTRY(DX)           \</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">  ENTRY(BX)           \</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">  ENTRY(SP)           \</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">  ENTRY(BP)           \</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">  ENTRY(SI)           \</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">  ENTRY(DI)           \</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">  ENTRY(R8W)          \</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">  ENTRY(R9W)          \</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">  ENTRY(R10W)         \</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">  ENTRY(R11W)         \</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">  ENTRY(R12W)         \</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">  ENTRY(R13W)         \</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">  ENTRY(R14W)         \</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">  ENTRY(R15W)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#aa49626340dd008810da4c2f48358f4e5">  136</a></span>&#160;<span class="preprocessor">#define EA_BASES_32BIT  \</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">  ENTRY(EAX)            \</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">  ENTRY(ECX)            \</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">  ENTRY(EDX)            \</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">  ENTRY(EBX)            \</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">  ENTRY(sib)            \</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">  ENTRY(EBP)            \</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">  ENTRY(ESI)            \</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">  ENTRY(EDI)            \</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">  ENTRY(R8D)            \</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">  ENTRY(R9D)            \</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">  ENTRY(R10D)           \</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">  ENTRY(R11D)           \</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">  ENTRY(R12D)           \</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">  ENTRY(R13D)           \</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">  ENTRY(R14D)           \</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">  ENTRY(R15D)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a4ad23de5ab07419bd9fadd58ca615585">  154</a></span>&#160;<span class="preprocessor">#define REGS_32BIT  \</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">  ENTRY(EAX)        \</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">  ENTRY(ECX)        \</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">  ENTRY(EDX)        \</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">  ENTRY(EBX)        \</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">  ENTRY(ESP)        \</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">  ENTRY(EBP)        \</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">  ENTRY(ESI)        \</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">  ENTRY(EDI)        \</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">  ENTRY(R8D)        \</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">  ENTRY(R9D)        \</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">  ENTRY(R10D)       \</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">  ENTRY(R11D)       \</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">  ENTRY(R12D)       \</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">  ENTRY(R13D)       \</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">  ENTRY(R14D)       \</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">  ENTRY(R15D)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a67e6e1688bcff4c9ea17a36f5cd8b8b0">  172</a></span>&#160;<span class="preprocessor">#define EA_BASES_64BIT  \</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">  ENTRY(RAX)            \</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">  ENTRY(RCX)            \</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">  ENTRY(RDX)            \</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">  ENTRY(RBX)            \</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">  ENTRY(sib64)          \</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">  ENTRY(RBP)            \</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">  ENTRY(RSI)            \</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">  ENTRY(RDI)            \</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">  ENTRY(R8)             \</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">  ENTRY(R9)             \</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">  ENTRY(R10)            \</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">  ENTRY(R11)            \</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">  ENTRY(R12)            \</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">  ENTRY(R13)            \</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">  ENTRY(R14)            \</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">  ENTRY(R15)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a98b6730ebd5ca012ee84ca5ba1582608">  190</a></span>&#160;<span class="preprocessor">#define REGS_64BIT  \</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">  ENTRY(RAX)        \</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">  ENTRY(RCX)        \</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">  ENTRY(RDX)        \</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">  ENTRY(RBX)        \</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">  ENTRY(RSP)        \</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">  ENTRY(RBP)        \</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">  ENTRY(RSI)        \</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">  ENTRY(RDI)        \</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">  ENTRY(R8)         \</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">  ENTRY(R9)         \</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">  ENTRY(R10)        \</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">  ENTRY(R11)        \</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">  ENTRY(R12)        \</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">  ENTRY(R13)        \</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">  ENTRY(R14)        \</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">  ENTRY(R15)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a71fa6e4885a38387a87080b979e926d8">  208</a></span>&#160;<span class="preprocessor">#define REGS_MMX  \</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">  ENTRY(MM0)      \</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">  ENTRY(MM1)      \</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">  ENTRY(MM2)      \</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">  ENTRY(MM3)      \</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">  ENTRY(MM4)      \</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">  ENTRY(MM5)      \</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">  ENTRY(MM6)      \</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">  ENTRY(MM7)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a7c194da583ffb0dd2fab50331e4cbc41">  218</a></span>&#160;<span class="preprocessor">#define REGS_XMM  \</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">  ENTRY(XMM0)     \</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">  ENTRY(XMM1)     \</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">  ENTRY(XMM2)     \</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">  ENTRY(XMM3)     \</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">  ENTRY(XMM4)     \</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">  ENTRY(XMM5)     \</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">  ENTRY(XMM6)     \</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">  ENTRY(XMM7)     \</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">  ENTRY(XMM8)     \</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">  ENTRY(XMM9)     \</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">  ENTRY(XMM10)    \</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">  ENTRY(XMM11)    \</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">  ENTRY(XMM12)    \</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">  ENTRY(XMM13)    \</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">  ENTRY(XMM14)    \</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">  ENTRY(XMM15)    \</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">  ENTRY(XMM16)    \</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">  ENTRY(XMM17)    \</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">  ENTRY(XMM18)    \</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">  ENTRY(XMM19)    \</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">  ENTRY(XMM20)    \</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">  ENTRY(XMM21)    \</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">  ENTRY(XMM22)    \</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">  ENTRY(XMM23)    \</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">  ENTRY(XMM24)    \</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">  ENTRY(XMM25)    \</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">  ENTRY(XMM26)    \</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">  ENTRY(XMM27)    \</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">  ENTRY(XMM28)    \</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">  ENTRY(XMM29)    \</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">  ENTRY(XMM30)    \</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">  ENTRY(XMM31)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a6fc6928518e9a8c348d985bec97d382e">  252</a></span>&#160;<span class="preprocessor">#define REGS_YMM  \</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">  ENTRY(YMM0)     \</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">  ENTRY(YMM1)     \</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">  ENTRY(YMM2)     \</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">  ENTRY(YMM3)     \</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">  ENTRY(YMM4)     \</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">  ENTRY(YMM5)     \</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">  ENTRY(YMM6)     \</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">  ENTRY(YMM7)     \</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">  ENTRY(YMM8)     \</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">  ENTRY(YMM9)     \</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">  ENTRY(YMM10)    \</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">  ENTRY(YMM11)    \</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">  ENTRY(YMM12)    \</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">  ENTRY(YMM13)    \</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">  ENTRY(YMM14)    \</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">  ENTRY(YMM15)    \</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">  ENTRY(YMM16)    \</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">  ENTRY(YMM17)    \</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">  ENTRY(YMM18)    \</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">  ENTRY(YMM19)    \</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">  ENTRY(YMM20)    \</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">  ENTRY(YMM21)    \</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">  ENTRY(YMM22)    \</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">  ENTRY(YMM23)    \</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">  ENTRY(YMM24)    \</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">  ENTRY(YMM25)    \</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">  ENTRY(YMM26)    \</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">  ENTRY(YMM27)    \</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">  ENTRY(YMM28)    \</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">  ENTRY(YMM29)    \</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">  ENTRY(YMM30)    \</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">  ENTRY(YMM31)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#acffec50bf53b6bde81c96e0951d577eb">  286</a></span>&#160;<span class="preprocessor">#define REGS_ZMM  \</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">  ENTRY(ZMM0)     \</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">  ENTRY(ZMM1)     \</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">  ENTRY(ZMM2)     \</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">  ENTRY(ZMM3)     \</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">  ENTRY(ZMM4)     \</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">  ENTRY(ZMM5)     \</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">  ENTRY(ZMM6)     \</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">  ENTRY(ZMM7)     \</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">  ENTRY(ZMM8)     \</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">  ENTRY(ZMM9)     \</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">  ENTRY(ZMM10)    \</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">  ENTRY(ZMM11)    \</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">  ENTRY(ZMM12)    \</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">  ENTRY(ZMM13)    \</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">  ENTRY(ZMM14)    \</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">  ENTRY(ZMM15)    \</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">  ENTRY(ZMM16)    \</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">  ENTRY(ZMM17)    \</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">  ENTRY(ZMM18)    \</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">  ENTRY(ZMM19)    \</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">  ENTRY(ZMM20)    \</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">  ENTRY(ZMM21)    \</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">  ENTRY(ZMM22)    \</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">  ENTRY(ZMM23)    \</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">  ENTRY(ZMM24)    \</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">  ENTRY(ZMM25)    \</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">  ENTRY(ZMM26)    \</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">  ENTRY(ZMM27)    \</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">  ENTRY(ZMM28)    \</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">  ENTRY(ZMM29)    \</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">  ENTRY(ZMM30)    \</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">  ENTRY(ZMM31)</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#af6092059fedeb6665004af3ce388d349">  320</a></span>&#160;<span class="preprocessor">#define REGS_MASKS \</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">  ENTRY(K0)        \</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">  ENTRY(K1)        \</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">  ENTRY(K2)        \</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">  ENTRY(K3)        \</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">  ENTRY(K4)        \</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">  ENTRY(K5)        \</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">  ENTRY(K6)        \</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">  ENTRY(K7)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#af5104b8ba59e7d09cbee5ed71a4300d9">  330</a></span>&#160;<span class="preprocessor">#define REGS_MASK_PAIRS \</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">  ENTRY(K0_K1)     \</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">  ENTRY(K2_K3)     \</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">  ENTRY(K4_K5)     \</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">  ENTRY(K6_K7)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#ac4d47716cec167134dff7b8a6e91ed17">  336</a></span>&#160;<span class="preprocessor">#define REGS_SEGMENT \</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">  ENTRY(ES)          \</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">  ENTRY(CS)          \</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">  ENTRY(SS)          \</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">  ENTRY(DS)          \</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">  ENTRY(FS)          \</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">  ENTRY(GS)</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#ab06e6891e879fdbd81834d827cecde67">  344</a></span>&#160;<span class="preprocessor">#define REGS_DEBUG  \</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">  ENTRY(DR0)        \</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">  ENTRY(DR1)        \</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">  ENTRY(DR2)        \</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">  ENTRY(DR3)        \</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">  ENTRY(DR4)        \</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">  ENTRY(DR5)        \</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">  ENTRY(DR6)        \</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">  ENTRY(DR7)        \</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">  ENTRY(DR8)        \</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">  ENTRY(DR9)        \</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">  ENTRY(DR10)       \</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">  ENTRY(DR11)       \</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">  ENTRY(DR12)       \</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">  ENTRY(DR13)       \</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">  ENTRY(DR14)       \</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">  ENTRY(DR15)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a4a1acdd8e2cba2404a5dc403a385c58c">  362</a></span>&#160;<span class="preprocessor">#define REGS_CONTROL  \</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">  ENTRY(CR0)          \</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">  ENTRY(CR1)          \</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">  ENTRY(CR2)          \</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">  ENTRY(CR3)          \</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">  ENTRY(CR4)          \</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">  ENTRY(CR5)          \</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">  ENTRY(CR6)          \</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">  ENTRY(CR7)          \</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">  ENTRY(CR8)          \</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">  ENTRY(CR9)          \</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">  ENTRY(CR10)         \</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">  ENTRY(CR11)         \</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">  ENTRY(CR12)         \</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">  ENTRY(CR13)         \</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">  ENTRY(CR14)         \</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">  ENTRY(CR15)</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a30655544784e687144eb9093c7d0ce15">  380</a></span>&#160;<span class="preprocessor">#define REGS_BOUND    \</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">  ENTRY(BND0)         \</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">  ENTRY(BND1)         \</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">  ENTRY(BND2)         \</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">  ENTRY(BND3)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">  386</a></span>&#160;<span class="preprocessor">#define ALL_EA_BASES  \</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">  EA_BASES_16BIT      \</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">  EA_BASES_32BIT      \</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">  EA_BASES_64BIT</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a967004f254ec4b0e36dca9b2db27f139">  391</a></span>&#160;<span class="preprocessor">#define ALL_SIB_BASES \</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">  REGS_32BIT          \</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">  REGS_64BIT</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">  395</a></span>&#160;<span class="preprocessor">#define ALL_REGS      \</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">  REGS_8BIT           \</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">  REGS_16BIT          \</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">  REGS_32BIT          \</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">  REGS_64BIT          \</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">  REGS_MMX            \</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">  REGS_XMM            \</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">  REGS_YMM            \</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">  REGS_ZMM            \</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">  REGS_MASKS          \</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">  REGS_MASK_PAIRS     \</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">  REGS_SEGMENT        \</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">  REGS_DEBUG          \</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">  REGS_CONTROL        \</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">  REGS_BOUND          \</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">  ENTRY(RIP)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/// All possible values of the base field for effective-address</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/// computations, a.k.a. the Mod and R/M fields of the ModR/M byte.</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/// We distinguish between bases (EA_BASE_*) and registers that just happen</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/// to be referred to when Mod == 0b11 (EA_REG_*).</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2c">  416</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a> {</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">  417</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">EA_BASE_NONE</a>,</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define ENTRY(x) EA_BASE_##x,</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <a class="code" href="X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL_EA_BASES</a></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define ENTRY(x) EA_REG_##x,</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2ca62eef77c4757a6b186fa4114415204c7">  424</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2ca62eef77c4757a6b186fa4114415204c7">EA_max</a></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;};</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/// All possible values of the SIB index field.</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/// borrows entries from ALL_EA_BASES with the special case that</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/// sib is synonymous with NONE.</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/// Vector SIB: index can be XMM or YMM.</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6">  431</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a> {</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee">  432</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee">SIB_INDEX_NONE</a>,</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define ENTRY(x) SIB_INDEX_##x,</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <a class="code" href="X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL_EA_BASES</a></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <a class="code" href="X86DisassemblerDecoder_8h.html#a7c194da583ffb0dd2fab50331e4cbc41">REGS_XMM</a></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <a class="code" href="X86DisassemblerDecoder_8h.html#a6fc6928518e9a8c348d985bec97d382e">REGS_YMM</a></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <a class="code" href="X86DisassemblerDecoder_8h.html#acffec50bf53b6bde81c96e0951d577eb">REGS_ZMM</a></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6ae580648edefbbcb4c5e015ddad4cca6b">  439</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6ae580648edefbbcb4c5e015ddad4cca6b">SIB_INDEX_max</a></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;};</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/// All possible values of the SIB base field.</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706">  443</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706">SIBBase</a> {</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">  444</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">SIB_BASE_NONE</a>,</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define ENTRY(x) SIB_BASE_##x,</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <a class="code" href="X86DisassemblerDecoder_8h.html#a967004f254ec4b0e36dca9b2db27f139">ALL_SIB_BASES</a></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706acd2e3e7468fc75a1e5e1d8ba6c8e84b5">  448</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706acd2e3e7468fc75a1e5e1d8ba6c8e84b5">SIB_BASE_max</a></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;};</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/// Possible displacement types for effective-address computations.</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6caf">  452</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6caf">EADisplacement</a> {</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">  453</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">EA_DISP_NONE</a>,</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92">  454</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92">EA_DISP_8</a>,</div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafac5a5b3bdf65b29024eb8126150657538">  455</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafac5a5b3bdf65b29024eb8126150657538">EA_DISP_16</a>,</div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa05caf1ba85c551141bdd17f67c404812">  456</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa05caf1ba85c551141bdd17f67c404812">EA_DISP_32</a></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;};</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/// All possible values of the reg field in the ModR/M byte.</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">  460</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> {</div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a168a41dfc8e956c6180862aeca885db1">  461</a></span>&#160;<span class="preprocessor">#define ENTRY(x) MODRM_REG_##x,</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <a class="code" href="X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ada54dc94c727dea7fb0223f6d3ff336d9b">  464</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ada54dc94c727dea7fb0223f6d3ff336d9b">MODRM_REG_max</a></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;};</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">/// All possible segment overrides.</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afe">  468</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afe">SegmentOverride</a> {</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea478c6c27632ee99e02062c6b078596ab">  469</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea478c6c27632ee99e02062c6b078596ab">SEG_OVERRIDE_NONE</a>,</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afead5a5b066d5cf1c312135a98292843022">  470</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afead5a5b066d5cf1c312135a98292843022">SEG_OVERRIDE_CS</a>,</div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea5fa4e0d53239f1adf986ae2b0e51293c">  471</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea5fa4e0d53239f1adf986ae2b0e51293c">SEG_OVERRIDE_SS</a>,</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afeaff8f03b6101c7edf8dbcd94da14eb929">  472</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afeaff8f03b6101c7edf8dbcd94da14eb929">SEG_OVERRIDE_DS</a>,</div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afeaf13dc03e7f4ce19d67915d5f718c3cc1">  473</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afeaf13dc03e7f4ce19d67915d5f718c3cc1">SEG_OVERRIDE_ES</a>,</div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea55a575ffdef756ea97c0b82f93a27035">  474</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea55a575ffdef756ea97c0b82f93a27035">SEG_OVERRIDE_FS</a>,</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afeab788e7576e087f48bad3f1bc41b37bf9">  475</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afeab788e7576e087f48bad3f1bc41b37bf9">SEG_OVERRIDE_GS</a>,</div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea3bd55b352ef9e15d7d40e21fbe3fdb39">  476</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea3bd55b352ef9e15d7d40e21fbe3fdb39">SEG_OVERRIDE_max</a></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;};</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/// Possible values for the VEX.m-mmmm field</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1">  480</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1">VEXLeadingOpcodeByte</a> {</div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1a93f5f8f993e9a66fc0aec7fd5ea2cef3">  481</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1a93f5f8f993e9a66fc0aec7fd5ea2cef3">VEX_LOB_0F</a> = 0x1,</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1ad65b6581c00cd9c364212601abce3425">  482</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1ad65b6581c00cd9c364212601abce3425">VEX_LOB_0F38</a> = 0x2,</div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1ab15ddc5f81ae3bda7a9a37f3ba0f1ad0">  483</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1ab15ddc5f81ae3bda7a9a37f3ba0f1ad0">VEX_LOB_0F3A</a> = 0x3</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;};</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97">  486</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97">XOPMapSelect</a> {</div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97a2c36789f4611c843ffa073d50cc4c851">  487</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97a2c36789f4611c843ffa073d50cc4c851">XOP_MAP_SELECT_8</a> = 0x8,</div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97ac2c3119b84ccd3e86fee2daa73f0217b">  488</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97ac2c3119b84ccd3e86fee2daa73f0217b">XOP_MAP_SELECT_9</a> = 0x9,</div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97acb45a816f871c105bdc85dba0b29acb1">  489</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97acb45a816f871c105bdc85dba0b29acb1">XOP_MAP_SELECT_A</a> = 0xA</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;};</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/// Possible values for the VEX.pp/EVEX.pp field</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231a">  493</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231a">VEXPrefixCode</a> {</div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa543616853caed3a04d81fc0790f9c9c8">  494</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa543616853caed3a04d81fc0790f9c9c8">VEX_PREFIX_NONE</a> = 0x0,</div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c">  495</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c">VEX_PREFIX_66</a> = 0x1,</div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa4017792b6132c73f0635b09eb5af1c78">  496</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa4017792b6132c73f0635b09eb5af1c78">VEX_PREFIX_F3</a> = 0x2,</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aaae1ab4d6adc50b57d220950665786ac1">  497</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aaae1ab4d6adc50b57d220950665786ac1">VEX_PREFIX_F2</a> = 0x3</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;};</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78">  500</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78">VectorExtensionType</a> {</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ab831cfec071b3ebe687235b3ef5b96f9">  501</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ab831cfec071b3ebe687235b3ef5b96f9">TYPE_NO_VEX_XOP</a>   = 0x0,</div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a594bf13c39d9785f9603aad71559006b">  502</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a594bf13c39d9785f9603aad71559006b">TYPE_VEX_2B</a>       = 0x1,</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e">  503</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e">TYPE_VEX_3B</a>       = 0x2,</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">  504</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE_EVEX</a>         = 0x3,</div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8">  505</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8">TYPE_XOP</a>          = 0x4</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;};</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/// The specification for how to extract and interpret a full instruction and</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">/// its operands.</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InstructionSpecifier.html">  510</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1X86Disassembler_1_1InstructionSpecifier.html">InstructionSpecifier</a> {</div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InstructionSpecifier.html#a5c97487808484796284b76623db83810">  511</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1X86Disassembler_1_1InstructionSpecifier.html#a5c97487808484796284b76623db83810">operands</a>;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;};</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/// The x86 internal instruction, which is produced by the decoder.</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">  515</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> {</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="comment">// Opaque value passed to the reader</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74bf20266f9a07d572e4ef494c29faf4">  517</a></span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt;uint8_t&gt;</a> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74bf20266f9a07d572e4ef494c29faf4">bytes</a>;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="comment">// The address of the next byte to read via the reader</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">  519</a></span>&#160;  uint64_t <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a>;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="comment">// General instruction information</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="comment">// The mode to disassemble for (64-bit, protected, real)</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">  524</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8">DisassemblerMode</a> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a>;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="comment">// The start of the instruction, usable with the reader</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">  526</a></span>&#160;  uint64_t <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a>;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="comment">// The length of the instruction, in bytes</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afd1103179df17f2e9eee0d79997cf1fc">  528</a></span>&#160;  <span class="keywordtype">size_t</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afd1103179df17f2e9eee0d79997cf1fc">length</a>;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="comment">// Prefix state</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="comment">// The possible mandatory prefix</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afc5dad7cd1e49271d0a0436b4fec0ab1">  533</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a>;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="comment">// The value of the vector extension prefix(EVEX/VEX/XOP), if present</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a4dfc5f5e7de8a290fb42d12a7e1b26dc">  535</a></span>&#160;  uint8_t vectorExtensionPrefix[4];</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="comment">// The type of the vector extension prefix</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">  537</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78">VectorExtensionType</a> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="comment">// The value of the REX prefix, if present</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">  539</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a>;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="comment">// The segment override type</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">  541</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afe">SegmentOverride</a> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a>;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="comment">// 1 if the prefix byte, 0xf2 or 0xf3 is xacquire or xrelease</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74edea7cfe143661776a30d6767598af">  543</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74edea7cfe143661776a30d6767598af">xAcquireRelease</a>;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="comment">// Address-size override</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">  546</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a>;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="comment">// Operand-size override</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">  548</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a>;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="comment">// Lock prefix</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a8e637fa4393e9c7d4cc2a52147d82893">  550</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a8e637fa4393e9c7d4cc2a52147d82893">hasLockPrefix</a>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="comment">// The repeat prefix if any</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#adc143cf4b45ac2f3084ad2481cd7856a">  552</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#adc143cf4b45ac2f3084ad2481cd7856a">repeatPrefix</a>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="comment">// Sizes of various critical pieces of data, in bytes</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa5f56dce77be16a72930ac037453b391">  555</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa5f56dce77be16a72930ac037453b391">registerSize</a>;</div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">  556</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a>;</div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">  557</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a>;</div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">  558</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a>;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="comment">// Offsets from the start of the instruction to the pieces of data, which is</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="comment">// needed to find relocation entries for adding symbolic operands.</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afa82013a499392699bc9999514fb6977">  562</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afa82013a499392699bc9999514fb6977">displacementOffset</a>;</div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afca447a485e325201cd7d0716787f52b">  563</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afca447a485e325201cd7d0716787f52b">immediateOffset</a>;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="comment">// opcode state</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="comment">// The last byte of the opcode, not counting any ModR/M extension</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">  568</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="comment">// decode state</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="comment">// The type of opcode, used for indexing into the array of decode tables</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">  573</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8e">OpcodeType</a> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a>;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="comment">// The instruction ID, extracted from the decode table</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">  575</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">instructionID</a>;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="comment">// The specifier for the instruction, from the instruction info table</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">  577</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1X86Disassembler_1_1InstructionSpecifier.html">InstructionSpecifier</a> *<a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">spec</a>;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="comment">// state for additional bytes, consumed during operand decode.  Pattern:</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="comment">// consumed___ indicates that the byte was already consumed and does not</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="comment">// need to be consumed again.</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="comment">// The VEX.vvvv field, which contains a third register operand for some AVX</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="comment">// instructions.</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aef9fa9afc0f128a5541cdc1944ebc076">  585</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>                           <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aef9fa9afc0f128a5541cdc1944ebc076">vvvv</a>;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="comment">// The writemask for AVX-512 instructions which is contained in EVEX.aaa</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a470c2d5240e9910df12140a2a4e78b73">  588</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>                           <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a470c2d5240e9910df12140a2a4e78b73">writemask</a>;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="comment">// The ModR/M byte, which contains most register operands and some portion of</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="comment">// all memory operands.</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a8359bc7d916af10d61370e8d67cc645e">  592</a></span>&#160;  <span class="keywordtype">bool</span>                          <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a8359bc7d916af10d61370e8d67cc645e">consumedModRM</a>;</div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a10db75d3ff8f4c4f1d6ac8bcf960a585">  593</a></span>&#160;  uint8_t                       <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="comment">// The SIB byte, used for more complex 32- or 64-bit memory operands</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7c02a6677c4ebfdb4269bf24ca10bdc0">  596</a></span>&#160;  uint8_t                       <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7c02a6677c4ebfdb4269bf24ca10bdc0">sib</a>;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="comment">// The displacement, used for memory operands</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">  599</a></span>&#160;  int32_t                       <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a>;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="comment">// Immediates.  There can be two in some cases</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5439803f50e569973762a82cb53f9a70">  602</a></span>&#160;  uint8_t                       <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a>;</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a868d56868e1ef47e4232797924657b46">  603</a></span>&#160;  uint8_t                       <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a868d56868e1ef47e4232797924657b46">numImmediatesTranslated</a>;</div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ae7b89d6897d22c8dcdcc55f36422476a">  604</a></span>&#160;  uint64_t                      immediates[2];</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="comment">// A register or immediate operand encoded into the opcode</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">  607</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>                           <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a>;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="comment">// Portions of the ModR/M byte</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="comment">// These fields determine the allowable values for the ModR/M fields, which</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="comment">// depend on operand and address widths.</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3f3aa87cb7be22553d05f4f11e9169fc">  613</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>                        <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3f3aa87cb7be22553d05f4f11e9169fc">eaRegBase</a>;</div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a28d4304ea02db3c8195079ad7f385646">  614</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>                           <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a28d4304ea02db3c8195079ad7f385646">regBase</a>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="comment">// The Mod and R/M fields can encode a base for an effective address, or a</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="comment">// register.  These are separated into two fields here.</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">  618</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>                        <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a>;</div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">  619</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6caf">EADisplacement</a>                <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a>;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="comment">// The reg field always encodes a register</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0869d511c69dbc7ca0d257b16c93b0c6">  621</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>                           <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0869d511c69dbc7ca0d257b16c93b0c6">reg</a>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="comment">// SIB state</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5dd72bf92591d08bd4ae712541461b24">  624</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a>                      <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5dd72bf92591d08bd4ae712541461b24">sibIndexBase</a>;</div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">  625</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a>                      <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a>;</div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a85eb1bfec569b970d44a12aad0488634">  626</a></span>&#160;  uint8_t                       <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a85eb1bfec569b970d44a12aad0488634">sibScale</a>;</div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">  627</a></span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706">SIBBase</a>                       <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a>;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="comment">// Embedded rounding control.</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a1fb6f49de943aa22baa9a9ce75cbcf35">  630</a></span>&#160;  uint8_t                       <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a1fb6f49de943aa22baa9a9ce75cbcf35">RC</a>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a363bc8e0050d89c461be91e81229edef">  632</a></span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;OperandSpecifier&gt;</a> <a class="code" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a363bc8e0050d89c461be91e81229edef">operands</a>;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;};</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;} <span class="comment">// namespace X86Disassembler</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;} <span class="comment">// namespace llvm</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a88730ad84a956ffad5205b3b79a93b78a594bf13c39d9785f9603aad71559006b"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a594bf13c39d9785f9603aad71559006b">llvm::X86Disassembler::TYPE_VEX_2B</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00502">X86DisassemblerDecoder.h:502</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_aec1dd627d95bd0f134d90d538d728cac"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aec1dd627d95bd0f134d90d538d728cac">llvm::X86Disassembler::InternalInstruction::vectorExtensionType</a></div><div class="ttdeci">VectorExtensionType vectorExtensionType</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00537">X86DisassemblerDecoder.h:537</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_aa5f56dce77be16a72930ac037453b391"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa5f56dce77be16a72930ac037453b391">llvm::X86Disassembler::InternalInstruction::registerSize</a></div><div class="ttdeci">uint8_t registerSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00555">X86DisassemblerDecoder.h:555</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_afd1103179df17f2e9eee0d79997cf1fc"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afd1103179df17f2e9eee0d79997cf1fc">llvm::X86Disassembler::InternalInstruction::length</a></div><div class="ttdeci">size_t length</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00528">X86DisassemblerDecoder.h:528</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InstructionSpecifier_html"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InstructionSpecifier.html">llvm::X86Disassembler::InstructionSpecifier</a></div><div class="ttdoc">The specification for how to extract and interpret a full instruction and its operands. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00510">X86DisassemblerDecoder.h:510</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afead5a5b066d5cf1c312135a98292843022"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afead5a5b066d5cf1c312135a98292843022">llvm::X86Disassembler::SEG_OVERRIDE_CS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00470">X86DisassemblerDecoder.h:470</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a74edea7cfe143661776a30d6767598af"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74edea7cfe143661776a30d6767598af">llvm::X86Disassembler::InternalInstruction::xAcquireRelease</a></div><div class="ttdeci">bool xAcquireRelease</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00543">X86DisassemblerDecoder.h:543</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a55c7491f7bf1d1c1ad3693eb7d169164"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">llvm::X86Disassembler::InternalInstruction::immediateSize</a></div><div class="ttdeci">uint8_t immediateSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00558">X86DisassemblerDecoder.h:558</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afea478c6c27632ee99e02062c6b078596ab"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea478c6c27632ee99e02062c6b078596ab">llvm::X86Disassembler::SEG_OVERRIDE_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00469">X86DisassemblerDecoder.h:469</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aed5529bc9c207a9ecdc6a2a93fe0ab97ac2c3119b84ccd3e86fee2daa73f0217b"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97ac2c3119b84ccd3e86fee2daa73f0217b">llvm::X86Disassembler::XOP_MAP_SELECT_9</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00488">X86DisassemblerDecoder.h:488</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a8f4c518929a964ae54a9d42780670cd2"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div><div class="ttdeci">#define ALL_REGS</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00395">X86DisassemblerDecoder.h:395</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae01fc319973355e6cd69eb9224ce6cafac5a5b3bdf65b29024eb8126150657538"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafac5a5b3bdf65b29024eb8126150657538">llvm::X86Disassembler::EA_DISP_16</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00455">X86DisassemblerDecoder.h:455</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_addd2d05002ebd2dc83a9d353a3d0231aa543616853caed3a04d81fc0790f9c9c8"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa543616853caed3a04d81fc0790f9c9c8">llvm::X86Disassembler::VEX_PREFIX_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00494">X86DisassemblerDecoder.h:494</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a48eaa97ba6df31c9e0d5b60057b26cb3"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">llvm::X86Disassembler::InternalInstruction::opcode</a></div><div class="ttdeci">uint8_t opcode</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00568">X86DisassemblerDecoder.h:568</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afeaf13dc03e7f4ce19d67915d5f718c3cc1"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afeaf13dc03e7f4ce19d67915d5f718c3cc1">llvm::X86Disassembler::SEG_OVERRIDE_ES</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00473">X86DisassemblerDecoder.h:473</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">llvm::X86Disassembler::EA_BASE_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00417">X86DisassemblerDecoder.h:417</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae01fc319973355e6cd69eb9224ce6caf"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6caf">llvm::X86Disassembler::EADisplacement</a></div><div class="ttdeci">EADisplacement</div><div class="ttdoc">Possible displacement types for effective-address computations. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00452">X86DisassemblerDecoder.h:452</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a88730ad84a956ffad5205b3b79a93b78ab831cfec071b3ebe687235b3ef5b96f9"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ab831cfec071b3ebe687235b3ef5b96f9">llvm::X86Disassembler::TYPE_NO_VEX_XOP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00501">X86DisassemblerDecoder.h:501</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae905569d5e7d96d9e1f4150c289660b6"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6">llvm::X86Disassembler::SIBIndex</a></div><div class="ttdeci">SIBIndex</div><div class="ttdoc">All possible values of the SIB index field. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00431">X86DisassemblerDecoder.h:431</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1394fd7f59cd599a2a6adda29e6778c1a93f5f8f993e9a66fc0aec7fd5ea2cef3"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1a93f5f8f993e9a66fc0aec7fd5ea2cef3">llvm::X86Disassembler::VEX_LOB_0F</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00481">X86DisassemblerDecoder.h:481</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a8359bc7d916af10d61370e8d67cc645e"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a8359bc7d916af10d61370e8d67cc645e">llvm::X86Disassembler::InternalInstruction::consumedModRM</a></div><div class="ttdeci">bool consumedModRM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00592">X86DisassemblerDecoder.h:592</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8">llvm::X86Disassembler::TYPE_XOP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00505">X86DisassemblerDecoder.h:505</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a55cba166daaaf8da5569f173c900d5aa"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">llvm::X86Disassembler::InternalInstruction::hasAdSize</a></div><div class="ttdeci">bool hasAdSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00546">X86DisassemblerDecoder.h:546</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afeaff8f03b6101c7edf8dbcd94da14eb929"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afeaff8f03b6101c7edf8dbcd94da14eb929">llvm::X86Disassembler::SEG_OVERRIDE_DS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00472">X86DisassemblerDecoder.h:472</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00460">X86DisassemblerDecoder.h:460</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">llvm::X86Disassembler::SIB_BASE_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_ae1c2d19d6110a95f79a5e8cbe1f6e007"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL_EA_BASES</a></div><div class="ttdeci">#define ALL_EA_BASES</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00386">X86DisassemblerDecoder.h:386</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a868d56868e1ef47e4232797924657b46"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a868d56868e1ef47e4232797924657b46">llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated</a></div><div class="ttdeci">uint8_t numImmediatesTranslated</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00603">X86DisassemblerDecoder.h:603</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a502d8f02d88de14dd4630514d487c4b7"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">llvm::X86Disassembler::InternalInstruction::segmentOverride</a></div><div class="ttdeci">SegmentOverride segmentOverride</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00541">X86DisassemblerDecoder.h:541</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_aef9fa9afc0f128a5541cdc1944ebc076"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aef9fa9afc0f128a5541cdc1944ebc076">llvm::X86Disassembler::InternalInstruction::vvvv</a></div><div class="ttdeci">Reg vvvv</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00585">X86DisassemblerDecoder.h:585</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1394fd7f59cd599a2a6adda29e6778c1"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1">llvm::X86Disassembler::VEXLeadingOpcodeByte</a></div><div class="ttdeci">VEXLeadingOpcodeByte</div><div class="ttdoc">Possible values for the VEX.m-mmmm field. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00480">X86DisassemblerDecoder.h:480</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_aa4e016b484881a9be4576ae14b12481e"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">llvm::X86Disassembler::InternalInstruction::sibIndex</a></div><div class="ttdeci">SIBIndex sibIndex</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00625">X86DisassemblerDecoder.h:625</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; uint8_t &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92">llvm::X86Disassembler::EA_DISP_8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00454">X86DisassemblerDecoder.h:454</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a800a1b50115e92e6d7762fab50cb5fd7"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">llvm::X86Disassembler::InternalInstruction::rexPrefix</a></div><div class="ttdeci">uint8_t rexPrefix</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00539">X86DisassemblerDecoder.h:539</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a0dd85da44c5f9e9cb2bc1901a2e40d2c"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2c">llvm::X86Disassembler::EABase</a></div><div class="ttdeci">EABase</div><div class="ttdoc">All possible values of the base field for effective-address computations, a.k.a. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00416">X86DisassemblerDecoder.h:416</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a470c2d5240e9910df12140a2a4e78b73"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a470c2d5240e9910df12140a2a4e78b73">llvm::X86Disassembler::InternalInstruction::writemask</a></div><div class="ttdeci">Reg writemask</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00588">X86DisassemblerDecoder.h:588</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ada54dc94c727dea7fb0223f6d3ff336d9b"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ada54dc94c727dea7fb0223f6d3ff336d9b">llvm::X86Disassembler::MODRM_REG_max</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00464">X86DisassemblerDecoder.h:464</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a57c6d8557589bdf4eb27c7cd616b5250"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">llvm::X86Disassembler::InternalInstruction::addressSize</a></div><div class="ttdeci">uint8_t addressSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00556">X86DisassemblerDecoder.h:556</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a11bba4757345c8248aa05c3526779d50"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">llvm::X86Disassembler::InternalInstruction::opcodeRegister</a></div><div class="ttdeci">Reg opcodeRegister</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00607">X86DisassemblerDecoder.h:607</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_acc4b989b9e4750eeb9787809e0159054"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">llvm::X86Disassembler::InternalInstruction::instructionID</a></div><div class="ttdeci">uint16_t instructionID</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00575">X86DisassemblerDecoder.h:575</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a1fb6f49de943aa22baa9a9ce75cbcf35"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a1fb6f49de943aa22baa9a9ce75cbcf35">llvm::X86Disassembler::InternalInstruction::RC</a></div><div class="ttdeci">uint8_t RC</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00630">X86DisassemblerDecoder.h:630</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a28d4304ea02db3c8195079ad7f385646"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a28d4304ea02db3c8195079ad7f385646">llvm::X86Disassembler::InternalInstruction::regBase</a></div><div class="ttdeci">Reg regBase</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00614">X86DisassemblerDecoder.h:614</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a967004f254ec4b0e36dca9b2db27f139"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a967004f254ec4b0e36dca9b2db27f139">ALL_SIB_BASES</a></div><div class="ttdeci">#define ALL_SIB_BASES</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00391">X86DisassemblerDecoder.h:391</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afeab788e7576e087f48bad3f1bc41b37bf9"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afeab788e7576e087f48bad3f1bc41b37bf9">llvm::X86Disassembler::SEG_OVERRIDE_GS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00475">X86DisassemblerDecoder.h:475</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a3f3aa87cb7be22553d05f4f11e9169fc"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3f3aa87cb7be22553d05f4f11e9169fc">llvm::X86Disassembler::InternalInstruction::eaRegBase</a></div><div class="ttdeci">EABase eaRegBase</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00613">X86DisassemblerDecoder.h:613</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html">X86DisassemblerDecoderCommon.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aaab12f79117070dc035099f1daed2b8e"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aaab12f79117070dc035099f1daed2b8e">llvm::X86Disassembler::OpcodeType</a></div><div class="ttdeci">OpcodeType</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00285">X86DisassemblerDecoderCommon.h:285</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_abc567fd2f4900dd81032863b0a5736ba"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">llvm::X86Disassembler::InternalInstruction::displacementSize</a></div><div class="ttdeci">uint8_t displacementSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00557">X86DisassemblerDecoder.h:557</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InstructionSpecifier_html_a5c97487808484796284b76623db83810"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InstructionSpecifier.html#a5c97487808484796284b76623db83810">llvm::X86Disassembler::InstructionSpecifier::operands</a></div><div class="ttdeci">uint16_t operands</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00511">X86DisassemblerDecoder.h:511</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a9c4b81107e8000eb718b029773322245"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">llvm::X86Disassembler::InternalInstruction::startLocation</a></div><div class="ttdeci">uint64_t startLocation</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00526">X86DisassemblerDecoder.h:526</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">llvm::X86Disassembler::InternalInstruction</a></div><div class="ttdoc">The x86 internal instruction, which is produced by the decoder. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00515">X86DisassemblerDecoder.h:515</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_aa3b2f84ae751780dd417d7d59f235f3f"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">llvm::X86Disassembler::InternalInstruction::readerCursor</a></div><div class="ttdeci">uint64_t readerCursor</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00519">X86DisassemblerDecoder.h:519</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_addd2d05002ebd2dc83a9d353a3d0231a"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231a">llvm::X86Disassembler::VEXPrefixCode</a></div><div class="ttdeci">VEXPrefixCode</div><div class="ttdoc">Possible values for the VEX.pp/EVEX.pp field. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00493">X86DisassemblerDecoder.h:493</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a7c02a6677c4ebfdb4269bf24ca10bdc0"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7c02a6677c4ebfdb4269bf24ca10bdc0">llvm::X86Disassembler::InternalInstruction::sib</a></div><div class="ttdeci">uint8_t sib</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00596">X86DisassemblerDecoder.h:596</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_acec6e7f968f004123e55e6b2c04859f7"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">llvm::X86Disassembler::InternalInstruction::mode</a></div><div class="ttdeci">DisassemblerMode mode</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00524">X86DisassemblerDecoder.h:524</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a0f2fd34bb6c71514e8e82cdbd6c1db8b"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">llvm::X86Disassembler::InternalInstruction::eaBase</a></div><div class="ttdeci">EABase eaBase</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00618">X86DisassemblerDecoder.h:618</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a3ef5968bc28801c57bcf2d34b37c560e"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">llvm::X86Disassembler::InternalInstruction::eaDisplacement</a></div><div class="ttdeci">EADisplacement eaDisplacement</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00619">X86DisassemblerDecoder.h:619</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afea55a575ffdef756ea97c0b82f93a27035"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea55a575ffdef756ea97c0b82f93a27035">llvm::X86Disassembler::SEG_OVERRIDE_FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00474">X86DisassemblerDecoder.h:474</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aaefe05b2150554a84b796b4bca71f706acd2e3e7468fc75a1e5e1d8ba6c8e84b5"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706acd2e3e7468fc75a1e5e1d8ba6c8e84b5">llvm::X86Disassembler::SIB_BASE_max</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00448">X86DisassemblerDecoder.h:448</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a0869d511c69dbc7ca0d257b16c93b0c6"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0869d511c69dbc7ca0d257b16c93b0c6">llvm::X86Disassembler::InternalInstruction::reg</a></div><div class="ttdeci">Reg reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00621">X86DisassemblerDecoder.h:621</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">llvm::X86Disassembler::TYPE_EVEX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00504">X86DisassemblerDecoder.h:504</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae905569d5e7d96d9e1f4150c289660b6ae580648edefbbcb4c5e015ddad4cca6b"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6ae580648edefbbcb4c5e015ddad4cca6b">llvm::X86Disassembler::SIB_INDEX_max</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00439">X86DisassemblerDecoder.h:439</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c">llvm::X86Disassembler::VEX_PREFIX_66</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00495">X86DisassemblerDecoder.h:495</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a363bc8e0050d89c461be91e81229edef"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a363bc8e0050d89c461be91e81229edef">llvm::X86Disassembler::InternalInstruction::operands</a></div><div class="ttdeci">ArrayRef&lt; OperandSpecifier &gt; operands</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00632">X86DisassemblerDecoder.h:632</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e">llvm::X86Disassembler::TYPE_VEX_3B</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00503">X86DisassemblerDecoder.h:503</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a10db75d3ff8f4c4f1d6ac8bcf960a585"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a10db75d3ff8f4c4f1d6ac8bcf960a585">llvm::X86Disassembler::InternalInstruction::modRM</a></div><div class="ttdeci">uint8_t modRM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00593">X86DisassemblerDecoder.h:593</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a55fd804164f59f102d9cf3bec2bdec5c"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">llvm::X86Disassembler::InternalInstruction::hasOpSize</a></div><div class="ttdeci">bool hasOpSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00548">X86DisassemblerDecoder.h:548</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_aac2dea60075f209cbef6ccf11f9829ba"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">llvm::X86Disassembler::InternalInstruction::spec</a></div><div class="ttdeci">const InstructionSpecifier * spec</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00577">X86DisassemblerDecoder.h:577</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_addd2d05002ebd2dc83a9d353a3d0231aa4017792b6132c73f0635b09eb5af1c78"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aa4017792b6132c73f0635b09eb5af1c78">llvm::X86Disassembler::VEX_PREFIX_F3</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00496">X86DisassemblerDecoder.h:496</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a74bf20266f9a07d572e4ef494c29faf4"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74bf20266f9a07d572e4ef494c29faf4">llvm::X86Disassembler::InternalInstruction::bytes</a></div><div class="ttdeci">llvm::ArrayRef&lt; uint8_t &gt; bytes</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00517">X86DisassemblerDecoder.h:517</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_afca447a485e325201cd7d0716787f52b"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afca447a485e325201cd7d0716787f52b">llvm::X86Disassembler::InternalInstruction::immediateOffset</a></div><div class="ttdeci">uint8_t immediateOffset</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00563">X86DisassemblerDecoder.h:563</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee">llvm::X86Disassembler::SIB_INDEX_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00432">X86DisassemblerDecoder.h:432</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aed5529bc9c207a9ecdc6a2a93fe0ab97a2c36789f4611c843ffa073d50cc4c851"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97a2c36789f4611c843ffa073d50cc4c851">llvm::X86Disassembler::XOP_MAP_SELECT_8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00487">X86DisassemblerDecoder.h:487</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afe"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afe">llvm::X86Disassembler::SegmentOverride</a></div><div class="ttdeci">SegmentOverride</div><div class="ttdoc">All possible segment overrides. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00468">X86DisassemblerDecoder.h:468</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae01fc319973355e6cd69eb9224ce6cafa05caf1ba85c551141bdd17f67c404812"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa05caf1ba85c551141bdd17f67c404812">llvm::X86Disassembler::EA_DISP_32</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00456">X86DisassemblerDecoder.h:456</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_acffec50bf53b6bde81c96e0951d577eb"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#acffec50bf53b6bde81c96e0951d577eb">REGS_ZMM</a></div><div class="ttdeci">#define REGS_ZMM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00286">X86DisassemblerDecoder.h:286</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_afa82013a499392699bc9999514fb6977"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afa82013a499392699bc9999514fb6977">llvm::X86Disassembler::InternalInstruction::displacementOffset</a></div><div class="ttdeci">uint8_t displacementOffset</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00562">X86DisassemblerDecoder.h:562</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aaefe05b2150554a84b796b4bca71f706"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706">llvm::X86Disassembler::SIBBase</a></div><div class="ttdeci">SIBBase</div><div class="ttdoc">All possible values of the SIB base field. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00443">X86DisassemblerDecoder.h:443</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a88730ad84a956ffad5205b3b79a93b78"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a88730ad84a956ffad5205b3b79a93b78">llvm::X86Disassembler::VectorExtensionType</a></div><div class="ttdeci">VectorExtensionType</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00500">X86DisassemblerDecoder.h:500</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1394fd7f59cd599a2a6adda29e6778c1ad65b6581c00cd9c364212601abce3425"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1ad65b6581c00cd9c364212601abce3425">llvm::X86Disassembler::VEX_LOB_0F38</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00482">X86DisassemblerDecoder.h:482</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a0dd85da44c5f9e9cb2bc1901a2e40d2ca62eef77c4757a6b186fa4114415204c7"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2ca62eef77c4757a6b186fa4114415204c7">llvm::X86Disassembler::EA_max</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00424">X86DisassemblerDecoder.h:424</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a5439803f50e569973762a82cb53f9a70"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5439803f50e569973762a82cb53f9a70">llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed</a></div><div class="ttdeci">uint8_t numImmediatesConsumed</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00602">X86DisassemblerDecoder.h:602</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1394fd7f59cd599a2a6adda29e6778c1ab15ddc5f81ae3bda7a9a37f3ba0f1ad0"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1394fd7f59cd599a2a6adda29e6778c1ab15ddc5f81ae3bda7a9a37f3ba0f1ad0">llvm::X86Disassembler::VEX_LOB_0F3A</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00483">X86DisassemblerDecoder.h:483</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_adc143cf4b45ac2f3084ad2481cd7856a"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#adc143cf4b45ac2f3084ad2481cd7856a">llvm::X86Disassembler::InternalInstruction::repeatPrefix</a></div><div class="ttdeci">uint8_t repeatPrefix</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00552">X86DisassemblerDecoder.h:552</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_ad0d7a34add9ff161d0c10f219a890bfc"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">llvm::X86Disassembler::InternalInstruction::sibBase</a></div><div class="ttdeci">SIBBase sibBase</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00627">X86DisassemblerDecoder.h:627</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a7c194da583ffb0dd2fab50331e4cbc41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a7c194da583ffb0dd2fab50331e4cbc41">REGS_XMM</a></div><div class="ttdeci">#define REGS_XMM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00218">X86DisassemblerDecoder.h:218</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a5dd72bf92591d08bd4ae712541461b24"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a5dd72bf92591d08bd4ae712541461b24">llvm::X86Disassembler::InternalInstruction::sibIndexBase</a></div><div class="ttdeci">SIBIndex sibIndexBase</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00624">X86DisassemblerDecoder.h:624</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_addd2d05002ebd2dc83a9d353a3d0231aaae1ab4d6adc50b57d220950665786ac1"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#addd2d05002ebd2dc83a9d353a3d0231aaae1ab4d6adc50b57d220950665786ac1">llvm::X86Disassembler::VEX_PREFIX_F2</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00497">X86DisassemblerDecoder.h:497</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_afc5dad7cd1e49271d0a0436b4fec0ab1"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afc5dad7cd1e49271d0a0436b4fec0ab1">llvm::X86Disassembler::InternalInstruction::mandatoryPrefix</a></div><div class="ttdeci">uint8_t mandatoryPrefix</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00533">X86DisassemblerDecoder.h:533</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afea5fa4e0d53239f1adf986ae2b0e51293c"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea5fa4e0d53239f1adf986ae2b0e51293c">llvm::X86Disassembler::SEG_OVERRIDE_SS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00471">X86DisassemblerDecoder.h:471</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a7ebbb42b8992130aeeeb050a8c53f41e"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">llvm::X86Disassembler::InternalInstruction::displacement</a></div><div class="ttdeci">int32_t displacement</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00599">X86DisassemblerDecoder.h:599</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a8e637fa4393e9c7d4cc2a52147d82893"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a8e637fa4393e9c7d4cc2a52147d82893">llvm::X86Disassembler::InternalInstruction::hasLockPrefix</a></div><div class="ttdeci">bool hasLockPrefix</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00550">X86DisassemblerDecoder.h:550</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">llvm::X86Disassembler::EA_DISP_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00453">X86DisassemblerDecoder.h:453</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a6fc6928518e9a8c348d985bec97d382e"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a6fc6928518e9a8c348d985bec97d382e">REGS_YMM</a></div><div class="ttdeci">#define REGS_YMM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00252">X86DisassemblerDecoder.h:252</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afea3bd55b352ef9e15d7d40e21fbe3fdb39"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea3bd55b352ef9e15d7d40e21fbe3fdb39">llvm::X86Disassembler::SEG_OVERRIDE_max</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00476">X86DisassemblerDecoder.h:476</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aed5529bc9c207a9ecdc6a2a93fe0ab97"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97">llvm::X86Disassembler::XOPMapSelect</a></div><div class="ttdeci">XOPMapSelect</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00486">X86DisassemblerDecoder.h:486</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a85eb1bfec569b970d44a12aad0488634"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a85eb1bfec569b970d44a12aad0488634">llvm::X86Disassembler::InternalInstruction::sibScale</a></div><div class="ttdeci">uint8_t sibScale</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00626">X86DisassemblerDecoder.h:626</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_af87363b191e81d22b3dfa0618628ed3e"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#af87363b191e81d22b3dfa0618628ed3e">llvm::X86Disassembler::InternalInstruction::opcodeType</a></div><div class="ttdeci">OpcodeType opcodeType</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00573">X86DisassemblerDecoder.h:573</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a2770a7b5455f322436ac3d7723979ab8"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8">llvm::X86Disassembler::DisassemblerMode</a></div><div class="ttdeci">DisassemblerMode</div><div class="ttdoc">Decoding mode for the Intel disassembler. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00458">X86DisassemblerDecoderCommon.h:458</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aed5529bc9c207a9ecdc6a2a93fe0ab97acb45a816f871c105bdc85dba0b29acb1"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aed5529bc9c207a9ecdc6a2a93fe0ab97acb45a816f871c105bdc85dba0b29acb1">llvm::X86Disassembler::XOP_MAP_SELECT_A</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00489">X86DisassemblerDecoder.h:489</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:13:00 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
