
Microphone_wav_SD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014104  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000aa308  080142e0  080142e0  000152e0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080be5e8  080be5e8  000c09d4  2**0
                  CONTENTS
  4 .ARM          00000008  080be5e8  080be5e8  000bf5e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080be5f0  080be5f0  000c09d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080be5f0  080be5f0  000bf5f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080be5f4  080be5f4  000bf5f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000009d4  20000000  080be5f8  000c0000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005608  200009d4  080befcc  000c09d4  2**2
                  ALLOC
 10 ._user_heap_stack 00003804  20005fdc  080befcc  000c0fdc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000c09d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f57d  00000000  00000000  000c0a04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004cd8  00000000  00000000  000dff81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018a8  00000000  00000000  000e4c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012d7  00000000  00000000  000e6508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cb99  00000000  00000000  000e77df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002326b  00000000  00000000  00114378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102715  00000000  00000000  001375e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  00239cf8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000073b8  00000000  00000000  00239d80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00241138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200009d4 	.word	0x200009d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080142bc 	.word	0x080142bc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200009d8 	.word	0x200009d8
 800020c:	080142bc 	.word	0x080142bc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ede:	4b14      	ldr	r3, [pc, #80]	@ (8000f30 <MX_DMA_Init+0x58>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee2:	4a13      	ldr	r2, [pc, #76]	@ (8000f30 <MX_DMA_Init+0x58>)
 8000ee4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ee8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eea:	4b11      	ldr	r3, [pc, #68]	@ (8000f30 <MX_DMA_Init+0x58>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000ef2:	607b      	str	r3, [r7, #4]
 8000ef4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2100      	movs	r1, #0
 8000efa:	2039      	movs	r0, #57	@ 0x39
 8000efc:	f003 fb5f 	bl	80045be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000f00:	2039      	movs	r0, #57	@ 0x39
 8000f02:	f003 fb78 	bl	80045f6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 2, 0);
 8000f06:	2200      	movs	r2, #0
 8000f08:	2102      	movs	r1, #2
 8000f0a:	203b      	movs	r0, #59	@ 0x3b
 8000f0c:	f003 fb57 	bl	80045be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000f10:	203b      	movs	r0, #59	@ 0x3b
 8000f12:	f003 fb70 	bl	80045f6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 2, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2102      	movs	r1, #2
 8000f1a:	2045      	movs	r0, #69	@ 0x45
 8000f1c:	f003 fb4f 	bl	80045be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000f20:	2045      	movs	r0, #69	@ 0x45
 8000f22:	f003 fb68 	bl	80045f6 <HAL_NVIC_EnableIRQ>

}
 8000f26:	bf00      	nop
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40023800 	.word	0x40023800

08000f34 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b090      	sub	sp, #64	@ 0x40
 8000f38:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]
 8000f44:	609a      	str	r2, [r3, #8]
 8000f46:	60da      	str	r2, [r3, #12]
 8000f48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f4a:	4ba6      	ldr	r3, [pc, #664]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	4aa5      	ldr	r2, [pc, #660]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f50:	f043 0310 	orr.w	r3, r3, #16
 8000f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f56:	4ba3      	ldr	r3, [pc, #652]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	f003 0310 	and.w	r3, r3, #16
 8000f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f62:	4ba0      	ldr	r3, [pc, #640]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	4a9f      	ldr	r2, [pc, #636]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f6e:	4b9d      	ldr	r3, [pc, #628]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f76:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7a:	4b9a      	ldr	r3, [pc, #616]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7e:	4a99      	ldr	r2, [pc, #612]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f80:	f043 0302 	orr.w	r3, r3, #2
 8000f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f86:	4b97      	ldr	r3, [pc, #604]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8a:	f003 0302 	and.w	r3, r3, #2
 8000f8e:	623b      	str	r3, [r7, #32]
 8000f90:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f92:	4b94      	ldr	r3, [pc, #592]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f96:	4a93      	ldr	r2, [pc, #588]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f98:	f043 0308 	orr.w	r3, r3, #8
 8000f9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9e:	4b91      	ldr	r3, [pc, #580]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa2:	f003 0308 	and.w	r3, r3, #8
 8000fa6:	61fb      	str	r3, [r7, #28]
 8000fa8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000faa:	4b8e      	ldr	r3, [pc, #568]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	4a8d      	ldr	r2, [pc, #564]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fb0:	f043 0304 	orr.w	r3, r3, #4
 8000fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb6:	4b8b      	ldr	r3, [pc, #556]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	f003 0304 	and.w	r3, r3, #4
 8000fbe:	61bb      	str	r3, [r7, #24]
 8000fc0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc2:	4b88      	ldr	r3, [pc, #544]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc6:	4a87      	ldr	r2, [pc, #540]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fc8:	f043 0301 	orr.w	r3, r3, #1
 8000fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fce:	4b85      	ldr	r3, [pc, #532]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	f003 0301 	and.w	r3, r3, #1
 8000fd6:	617b      	str	r3, [r7, #20]
 8000fd8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000fda:	4b82      	ldr	r3, [pc, #520]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	4a81      	ldr	r2, [pc, #516]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fe0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe6:	4b7f      	ldr	r3, [pc, #508]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000fee:	613b      	str	r3, [r7, #16]
 8000ff0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000ff2:	4b7c      	ldr	r3, [pc, #496]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	4a7b      	ldr	r2, [pc, #492]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000ff8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffe:	4b79      	ldr	r3, [pc, #484]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800100a:	4b76      	ldr	r3, [pc, #472]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	4a75      	ldr	r2, [pc, #468]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8001010:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001014:	6313      	str	r3, [r2, #48]	@ 0x30
 8001016:	4b73      	ldr	r3, [pc, #460]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800101e:	60bb      	str	r3, [r7, #8]
 8001020:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001022:	4b70      	ldr	r3, [pc, #448]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001026:	4a6f      	ldr	r2, [pc, #444]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8001028:	f043 0320 	orr.w	r3, r3, #32
 800102c:	6313      	str	r3, [r2, #48]	@ 0x30
 800102e:	4b6d      	ldr	r3, [pc, #436]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	f003 0320 	and.w	r3, r3, #32
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800103a:	4b6a      	ldr	r3, [pc, #424]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	4a69      	ldr	r2, [pc, #420]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8001040:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001044:	6313      	str	r3, [r2, #48]	@ 0x30
 8001046:	4b67      	ldr	r3, [pc, #412]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800104e:	603b      	str	r3, [r7, #0]
 8001050:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8001052:	2200      	movs	r2, #0
 8001054:	2102      	movs	r1, #2
 8001056:	4864      	ldr	r0, [pc, #400]	@ (80011e8 <MX_GPIO_Init+0x2b4>)
 8001058:	f004 fa2c 	bl	80054b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 PE2 PE1 PE0
                           PE8 PE9 PE11 PE14
                           PE7 PE10 PE12 PE15
                           PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0
 800105c:	f64f 738f 	movw	r3, #65423	@ 0xff8f
 8001060:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14
                          |GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001062:	2303      	movs	r3, #3
 8001064:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001066:	2300      	movs	r3, #0
 8001068:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800106a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800106e:	4619      	mov	r1, r3
 8001070:	485e      	ldr	r0, [pc, #376]	@ (80011ec <MX_GPIO_Init+0x2b8>)
 8001072:	f003 ff4f 	bl	8004f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG14 PG13 PG15 PG11
                           PG12 PG10 PG9 PG8
                           PG7 PG6 PG1 PG3
                           PG2 PG0 PG5 PG4 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_11
 8001076:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800107a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_12|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8
                          |GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_1|GPIO_PIN_3
                          |GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800107c:	2303      	movs	r3, #3
 800107e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001080:	2300      	movs	r3, #0
 8001082:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001084:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001088:	4619      	mov	r1, r3
 800108a:	4859      	ldr	r0, [pc, #356]	@ (80011f0 <MX_GPIO_Init+0x2bc>)
 800108c:	f003 ff42 	bl	8004f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB5 PB4 PB3
                           PB9 PB6 PB13 PB12
                           PB2 PB10 PB1 PB0
                           PB11 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3
 8001090:	f64f 737f 	movw	r3, #65407	@ 0xff7f
 8001094:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_13|GPIO_PIN_12
                          |GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_1|GPIO_PIN_0
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001096:	2303      	movs	r3, #3
 8001098:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109a:	2300      	movs	r3, #0
 800109c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800109e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010a2:	4619      	mov	r1, r3
 80010a4:	4853      	ldr	r0, [pc, #332]	@ (80011f4 <MX_GPIO_Init+0x2c0>)
 80010a6:	f003 ff35 	bl	8004f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD7 PD6 PD0 PD5
                           PD3 PD1 PD4 PD15
                           PD10 PD14 PD9 PD8
                           PD12 PD13 PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_5
 80010aa:	f64f 73fb 	movw	r3, #65531	@ 0xfffb
 80010ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_15
                          |GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b0:	2303      	movs	r3, #3
 80010b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b4:	2300      	movs	r3, #0
 80010b6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010b8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010bc:	4619      	mov	r1, r3
 80010be:	484e      	ldr	r0, [pc, #312]	@ (80011f8 <MX_GPIO_Init+0x2c4>)
 80010c0:	f003 ff28 	bl	8004f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA15 PA12 PA11 PA10
                           PA8 PA1 PA0 PA4
                           PA2 PA6 PA5 PA3
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10
 80010c4:	f649 53ff 	movw	r3, #40447	@ 0x9dff
 80010c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_4
                          |GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_3
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010ca:	2303      	movs	r3, #3
 80010cc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ce:	2300      	movs	r3, #0
 80010d0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010d6:	4619      	mov	r1, r3
 80010d8:	4848      	ldr	r0, [pc, #288]	@ (80011fc <MX_GPIO_Init+0x2c8>)
 80010da:	f003 ff1b 	bl	8004f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ13 PJ12 PJ14 PJ15
                           PJ11 PJ8 PJ10 PJ7
                           PJ9 PJ6 PJ4 PJ5
                           PJ3 PJ2 PJ0 PJ1 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 80010de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010e4:	2303      	movs	r3, #3
 80010e6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80010ec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010f0:	4619      	mov	r1, r3
 80010f2:	4843      	ldr	r0, [pc, #268]	@ (8001200 <MX_GPIO_Init+0x2cc>)
 80010f4:	f003 ff0e 	bl	8004f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC11 PC10 PC14 PC15
                           PC9 PC7 PC6 PC3
                           PC0 PC1 PC2 PC4
                           PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15
 80010f8:	f64c 63ff 	movw	r3, #52991	@ 0xceff
 80010fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_9|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_3
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010fe:	2303      	movs	r3, #3
 8001100:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001106:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800110a:	4619      	mov	r1, r3
 800110c:	483d      	ldr	r0, [pc, #244]	@ (8001204 <MX_GPIO_Init+0x2d0>)
 800110e:	f003 ff01 	bl	8004f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI8 PI4 PI3 PI2
                           PI5 PI7 PI10 PI6
                           PI12 PI9 PI0 PI13
                           PI15 PI14 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2
 8001112:	f24f 73fd 	movw	r3, #63485	@ 0xf7fd
 8001116:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_6
                          |GPIO_PIN_12|GPIO_PIN_9|GPIO_PIN_0|GPIO_PIN_13
                          |GPIO_PIN_15|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001118:	2303      	movs	r3, #3
 800111a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111c:	2300      	movs	r3, #0
 800111e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001120:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001124:	4619      	mov	r1, r3
 8001126:	4830      	ldr	r0, [pc, #192]	@ (80011e8 <MX_GPIO_Init+0x2b4>)
 8001128:	f003 fef4 	bl	8004f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK7 PK6 PK5 PK4
                           PK3 PK1 PK2 PK0 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4
 800112c:	23ff      	movs	r3, #255	@ 0xff
 800112e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001130:	2303      	movs	r3, #3
 8001132:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001134:	2300      	movs	r3, #0
 8001136:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001138:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800113c:	4619      	mov	r1, r3
 800113e:	4832      	ldr	r0, [pc, #200]	@ (8001208 <MX_GPIO_Init+0x2d4>)
 8001140:	f003 fee8 	bl	8004f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001144:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001148:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800114a:	2300      	movs	r3, #0
 800114c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001152:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001156:	4619      	mov	r1, r3
 8001158:	482a      	ldr	r0, [pc, #168]	@ (8001204 <MX_GPIO_Init+0x2d0>)
 800115a:	f003 fedb 	bl	8004f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF7 PF6 PF5
                           PF10 PF9 PF8 PF12
                           PF15 PF13 PF14 PF11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800115e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001162:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8|GPIO_PIN_12
                          |GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001164:	2303      	movs	r3, #3
 8001166:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800116c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001170:	4619      	mov	r1, r3
 8001172:	4826      	ldr	r0, [pc, #152]	@ (800120c <MX_GPIO_Init+0x2d8>)
 8001174:	f003 fece 	bl	8004f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH15 PH13 PH14 PH4
                           PH5 PH3 PH2 PH12
                           PH7 PH9 PH11 PH6
                           PH8 PH10 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_4
 8001178:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800117c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_12
                          |GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_6
                          |GPIO_PIN_8|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117e:	2303      	movs	r3, #3
 8001180:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001186:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800118a:	4619      	mov	r1, r3
 800118c:	4820      	ldr	r0, [pc, #128]	@ (8001210 <MX_GPIO_Init+0x2dc>)
 800118e:	f003 fec1 	bl	8004f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8001192:	2302      	movs	r3, #2
 8001194:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001196:	2301      	movs	r3, #1
 8001198:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	2300      	movs	r3, #0
 80011a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 80011a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011a6:	4619      	mov	r1, r3
 80011a8:	480f      	ldr	r0, [pc, #60]	@ (80011e8 <MX_GPIO_Init+0x2b4>)
 80011aa:	f003 feb3 	bl	8004f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 80011ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80011b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011b4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011b8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 80011be:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011c2:	4619      	mov	r1, r3
 80011c4:	4808      	ldr	r0, [pc, #32]	@ (80011e8 <MX_GPIO_Init+0x2b4>)
 80011c6:	f003 fea5 	bl	8004f14 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80011ca:	2200      	movs	r2, #0
 80011cc:	2100      	movs	r1, #0
 80011ce:	2028      	movs	r0, #40	@ 0x28
 80011d0:	f003 f9f5 	bl	80045be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011d4:	2028      	movs	r0, #40	@ 0x28
 80011d6:	f003 fa0e 	bl	80045f6 <HAL_NVIC_EnableIRQ>

}
 80011da:	bf00      	nop
 80011dc:	3740      	adds	r7, #64	@ 0x40
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40023800 	.word	0x40023800
 80011e8:	40022000 	.word	0x40022000
 80011ec:	40021000 	.word	0x40021000
 80011f0:	40021800 	.word	0x40021800
 80011f4:	40020400 	.word	0x40020400
 80011f8:	40020c00 	.word	0x40020c00
 80011fc:	40020000 	.word	0x40020000
 8001200:	40022400 	.word	0x40022400
 8001204:	40020800 	.word	0x40020800
 8001208:	40022800 	.word	0x40022800
 800120c:	40021400 	.word	0x40021400
 8001210:	40021c00 	.word	0x40021c00

08001214 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001218:	f3bf 8f4f 	dsb	sy
}
 800121c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800121e:	f3bf 8f6f 	isb	sy
}
 8001222:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001224:	4b0d      	ldr	r3, [pc, #52]	@ (800125c <SCB_EnableICache+0x48>)
 8001226:	2200      	movs	r2, #0
 8001228:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800122c:	f3bf 8f4f 	dsb	sy
}
 8001230:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001232:	f3bf 8f6f 	isb	sy
}
 8001236:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001238:	4b08      	ldr	r3, [pc, #32]	@ (800125c <SCB_EnableICache+0x48>)
 800123a:	695b      	ldr	r3, [r3, #20]
 800123c:	4a07      	ldr	r2, [pc, #28]	@ (800125c <SCB_EnableICache+0x48>)
 800123e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001242:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001244:	f3bf 8f4f 	dsb	sy
}
 8001248:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800124a:	f3bf 8f6f 	isb	sy
}
 800124e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001250:	bf00      	nop
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	e000ed00 	.word	0xe000ed00

08001260 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8001260:	b480      	push	{r7}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001266:	4b1f      	ldr	r3, [pc, #124]	@ (80012e4 <SCB_EnableDCache+0x84>)
 8001268:	2200      	movs	r2, #0
 800126a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800126e:	f3bf 8f4f 	dsb	sy
}
 8001272:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001274:	4b1b      	ldr	r3, [pc, #108]	@ (80012e4 <SCB_EnableDCache+0x84>)
 8001276:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800127a:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	0b5b      	lsrs	r3, r3, #13
 8001280:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001284:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	08db      	lsrs	r3, r3, #3
 800128a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800128e:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	015a      	lsls	r2, r3, #5
 8001294:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001298:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800129a:	68ba      	ldr	r2, [r7, #8]
 800129c:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800129e:	4911      	ldr	r1, [pc, #68]	@ (80012e4 <SCB_EnableDCache+0x84>)
 80012a0:	4313      	orrs	r3, r2
 80012a2:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	1e5a      	subs	r2, r3, #1
 80012aa:	60ba      	str	r2, [r7, #8]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d1ef      	bne.n	8001290 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	1e5a      	subs	r2, r3, #1
 80012b4:	60fa      	str	r2, [r7, #12]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d1e5      	bne.n	8001286 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80012ba:	f3bf 8f4f 	dsb	sy
}
 80012be:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80012c0:	4b08      	ldr	r3, [pc, #32]	@ (80012e4 <SCB_EnableDCache+0x84>)
 80012c2:	695b      	ldr	r3, [r3, #20]
 80012c4:	4a07      	ldr	r2, [pc, #28]	@ (80012e4 <SCB_EnableDCache+0x84>)
 80012c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012ca:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80012cc:	f3bf 8f4f 	dsb	sy
}
 80012d0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012d2:	f3bf 8f6f 	isb	sy
}
 80012d6:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80012d8:	bf00      	nop
 80012da:	3714      	adds	r7, #20
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr
 80012e4:	e000ed00 	.word	0xe000ed00

080012e8 <AI_Init.0>:
	ai_buffer ai_output[AI_NETWORK_OUT_NUM];

	/**
	 * @brief Initialize the AI model
	 */
	void AI_Init(void) {
 80012e8:	b590      	push	{r4, r7, lr}
 80012ea:	b093      	sub	sp, #76	@ 0x4c
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4664      	mov	r4, ip
 80012f0:	f8c7 c004 	str.w	ip, [r7, #4]
	    ai_error ai_err;

	    // Set working memory and get weights/biases from the model
	    ai_network_params ai_params = {
	        AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()),
 80012f4:	f00d fa1a 	bl	800e72c <ai_network_data_weights_get>
 80012f8:	4602      	mov	r2, r0
 80012fa:	f107 030c 	add.w	r3, r7, #12
 80012fe:	4611      	mov	r1, r2
 8001300:	4618      	mov	r0, r3
 8001302:	f00d f9dd 	bl	800e6c0 <ai_network_data_weights_buffer_get>
	        AI_NETWORK_DATA_ACTIVATIONS(activations)
 8001306:	f64f 235c 	movw	r3, #64092	@ 0xfa5c
 800130a:	4423      	add	r3, r4
 800130c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001310:	4619      	mov	r1, r3
 8001312:	4610      	mov	r0, r2
 8001314:	f00d f99e 	bl	800e654 <ai_network_data_activations_buffer_get>
	    };

	    // Create and initialize the network
	    ai_err = ai_network_create(&network, AI_NETWORK_DATA_CONFIG);
 8001318:	f64f 2358 	movw	r3, #64088	@ 0xfa58
 800131c:	4423      	add	r3, r4
 800131e:	2100      	movs	r1, #0
 8001320:	4618      	mov	r0, r3
 8001322:	f00d f911 	bl	800e548 <ai_network_create>
 8001326:	4603      	mov	r3, r0
 8001328:	647b      	str	r3, [r7, #68]	@ 0x44
	    if (ai_err.type != AI_ERROR_NONE) {
 800132a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800132e:	2b00      	cmp	r3, #0
 8001330:	d00b      	beq.n	800134a <AI_Init.0+0x62>
	        printf("AI network creation failed: type=%d, code=%d\r\n", ai_err.type, ai_err.code);
 8001332:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001336:	4619      	mov	r1, r3
 8001338:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800133a:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800133e:	461a      	mov	r2, r3
 8001340:	4823      	ldr	r0, [pc, #140]	@ (80013d0 <AI_Init.0+0xe8>)
 8001342:	f011 f89b 	bl	801247c <iprintf>
	        Error_Handler();
 8001346:	f000 faab 	bl	80018a0 <Error_Handler>
	    }

	    if (!ai_network_init(network, &ai_params)) {
 800134a:	f504 4370 	add.w	r3, r4, #61440	@ 0xf000
 800134e:	f8d3 3a58 	ldr.w	r3, [r3, #2648]	@ 0xa58
 8001352:	f107 020c 	add.w	r2, r7, #12
 8001356:	4611      	mov	r1, r2
 8001358:	4618      	mov	r0, r3
 800135a:	f00d f93f 	bl	800e5dc <ai_network_init>
 800135e:	4603      	mov	r3, r0
 8001360:	f083 0301 	eor.w	r3, r3, #1
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b00      	cmp	r3, #0
 8001368:	d014      	beq.n	8001394 <AI_Init.0+0xac>
	        ai_err = ai_network_get_error(network);
 800136a:	f504 4370 	add.w	r3, r4, #61440	@ 0xf000
 800136e:	f8d3 3a58 	ldr.w	r3, [r3, #2648]	@ 0xa58
 8001372:	4618      	mov	r0, r3
 8001374:	f00d f8dc 	bl	800e530 <ai_network_get_error>
 8001378:	4603      	mov	r3, r0
 800137a:	647b      	str	r3, [r7, #68]	@ 0x44
	        printf("AI network initialization failed: type=%d, code=%d\r\n", ai_err.type, ai_err.code);
 800137c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001380:	4619      	mov	r1, r3
 8001382:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001384:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001388:	461a      	mov	r2, r3
 800138a:	4812      	ldr	r0, [pc, #72]	@ (80013d4 <AI_Init.0+0xec>)
 800138c:	f011 f876 	bl	801247c <iprintf>
	        Error_Handler();
 8001390:	f000 fa86 	bl	80018a0 <Error_Handler>
	    }

	    // Retrieve input and output buffer structures dynamically
	    ai_network_inputs_get(network, ai_input);
 8001394:	f504 4370 	add.w	r3, r4, #61440	@ 0xf000
 8001398:	f8d3 2a58 	ldr.w	r2, [r3, #2648]	@ 0xa58
 800139c:	f64f 233c 	movw	r3, #64060	@ 0xfa3c
 80013a0:	4423      	add	r3, r4
 80013a2:	4619      	mov	r1, r3
 80013a4:	4610      	mov	r0, r2
 80013a6:	f00d f8e5 	bl	800e574 <ai_network_inputs_get>
	    ai_network_outputs_get(network, ai_output);
 80013aa:	f504 4370 	add.w	r3, r4, #61440	@ 0xf000
 80013ae:	f8d3 2a58 	ldr.w	r2, [r3, #2648]	@ 0xa58
 80013b2:	f64f 2320 	movw	r3, #64032	@ 0xfa20
 80013b6:	4423      	add	r3, r4
 80013b8:	4619      	mov	r1, r3
 80013ba:	4610      	mov	r0, r2
 80013bc:	f00d f8f4 	bl	800e5a8 <ai_network_outputs_get>

	    printf("AI model initialized successfully.\r\n");
 80013c0:	4805      	ldr	r0, [pc, #20]	@ (80013d8 <AI_Init.0+0xf0>)
 80013c2:	f011 f8c3 	bl	801254c <puts>
	}
 80013c6:	bf00      	nop
 80013c8:	374c      	adds	r7, #76	@ 0x4c
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd90      	pop	{r4, r7, pc}
 80013ce:	bf00      	nop
 80013d0:	080142e0 	.word	0x080142e0
 80013d4:	08014310 	.word	0x08014310
 80013d8:	08014348 	.word	0x08014348

080013dc <main>:
{
 80013dc:	b5b0      	push	{r4, r5, r7, lr}
 80013de:	f5ad 3d00 	sub.w	sp, sp, #131072	@ 0x20000
 80013e2:	b0b4      	sub	sp, #208	@ 0xd0
 80013e4:	af00      	add	r7, sp, #0
int main(void)
 80013e6:	4b41      	ldr	r3, [pc, #260]	@ (80014ec <main+0x110>)
 80013e8:	443b      	add	r3, r7
 80013ea:	f107 02d0 	add.w	r2, r7, #208	@ 0xd0
 80013ee:	f502 32f8 	add.w	r2, r2, #126976	@ 0x1f000
 80013f2:	f8c2 3ff4 	str.w	r3, [r2, #4084]	@ 0xff4
	int buf_len = 0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	4a3d      	ldr	r2, [pc, #244]	@ (80014f0 <main+0x114>)
 80013fa:	443a      	add	r2, r7
 80013fc:	6013      	str	r3, [r2, #0]
	const char* activities[AI_NETWORK_OUT_1_SIZE] = {
 80013fe:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8001402:	4a3c      	ldr	r2, [pc, #240]	@ (80014f4 <main+0x118>)
 8001404:	f1a3 0498 	sub.w	r4, r3, #152	@ 0x98
 8001408:	4615      	mov	r5, r2
 800140a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800140c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800140e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001412:	e884 0003 	stmia.w	r4, {r0, r1}
	ai_handle network = AI_HANDLE_NULL;
 8001416:	2300      	movs	r3, #0
 8001418:	f107 02d0 	add.w	r2, r7, #208	@ 0xd0
 800141c:	f502 4270 	add.w	r2, r2, #61440	@ 0xf000
 8001420:	f8c2 39c0 	str.w	r3, [r2, #2496]	@ 0x9c0
	/* USER CODE END 1 */

  /* Enable the CPU Cache */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8001424:	f7ff fef6 	bl	8001214 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8001428:	f7ff ff1a 	bl	8001260 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800142c:	f002 ff6a 	bl	8004304 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001430:	f000 f876 	bl	8001520 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001434:	f7ff fd7e 	bl	8000f34 <MX_GPIO_Init>
  MX_DMA_Init();
 8001438:	f7ff fd4e 	bl	8000ed8 <MX_DMA_Init>
  MX_SAI1_Init();
 800143c:	f000 fa36 	bl	80018ac <MX_SAI1_Init>
  MX_USART1_UART_Init();
 8001440:	f000 fdee 	bl	8002020 <MX_USART1_UART_Init>
  MX_FATFS_Init();
 8001444:	f009 fbe6 	bl	800ac14 <MX_FATFS_Init>
  MX_SDMMC1_SD_Init();
 8001448:	f000 fb54 	bl	8001af4 <MX_SDMMC1_SD_Init>
  /* USER CODE BEGIN 2 */

  /* We format the SD card */
  printf("SD card init...\r\n");
 800144c:	482a      	ldr	r0, [pc, #168]	@ (80014f8 <main+0x11c>)
 800144e:	f011 f87d 	bl	801254c <puts>
  SDCard_InitAndFormat();
 8001452:	f000 f913 	bl	800167c <SDCard_InitAndFormat>

  AI_Init();
 8001456:	4b29      	ldr	r3, [pc, #164]	@ (80014fc <main+0x120>)
 8001458:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 800145c:	f103 03d0 	add.w	r3, r3, #208	@ 0xd0
 8001460:	443b      	add	r3, r7
 8001462:	469c      	mov	ip, r3
 8001464:	f7ff ff40 	bl	80012e8 <AI_Init.0>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t write_index = 0; // AI stuff
 8001468:	2300      	movs	r3, #0
 800146a:	4a25      	ldr	r2, [pc, #148]	@ (8001500 <main+0x124>)
 800146c:	443a      	add	r2, r7
 800146e:	6013      	str	r3, [r2, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  /* Standby : waiting for the button to be pressed to start recording */
	  check_button_release();
 8001470:	f000 f8f0 	bl	8001654 <check_button_release>
	  printf("Waiting for input to record...\r\n");
 8001474:	4823      	ldr	r0, [pc, #140]	@ (8001504 <main+0x128>)
 8001476:	f011 f869 	bl	801254c <puts>
	  HAL_Delay(1000);
 800147a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800147e:	f002 ff9f 	bl	80043c0 <HAL_Delay>

	  if (button_pressed == 1)
 8001482:	4b21      	ldr	r3, [pc, #132]	@ (8001508 <main+0x12c>)
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	b2db      	uxtb	r3, r3
 8001488:	2b01      	cmp	r3, #1
 800148a:	d1f1      	bne.n	8001470 <main+0x94>
	  {
		  /* Toggle the green led to visually show action */
		  HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 800148c:	2102      	movs	r1, #2
 800148e:	481f      	ldr	r0, [pc, #124]	@ (800150c <main+0x130>)
 8001490:	f004 f829 	bl	80054e6 <HAL_GPIO_TogglePin>
		  HAL_Delay(100);
 8001494:	2064      	movs	r0, #100	@ 0x64
 8001496:	f002 ff93 	bl	80043c0 <HAL_Delay>
		  HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 800149a:	2102      	movs	r1, #2
 800149c:	481b      	ldr	r0, [pc, #108]	@ (800150c <main+0x130>)
 800149e:	f004 f822 	bl	80054e6 <HAL_GPIO_TogglePin>
		  HAL_Delay(100);
 80014a2:	2064      	movs	r0, #100	@ 0x64
 80014a4:	f002 ff8c 	bl	80043c0 <HAL_Delay>

		  /* If the program is not already recording... */
		  if(AudioState == AUDIO_STATE_IDLE)
 80014a8:	4b19      	ldr	r3, [pc, #100]	@ (8001510 <main+0x134>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d108      	bne.n	80014c2 <main+0xe6>
		  {
		    /* Configure the audio recorder: sampling frequency, bits-depth, number of channels */
		    AUDIO_REC_Start();
 80014b0:	f009 f842 	bl	800a538 <AUDIO_REC_Start>
		  }

		  /* While recording, we loop the recording process */
		  while(AudioState == AUDIO_STATE_RECORD)
 80014b4:	e005      	b.n	80014c2 <main+0xe6>
		  {
		    status = AUDIO_REC_Process();
 80014b6:	f009 f8c5 	bl	800a644 <AUDIO_REC_Process>
 80014ba:	4603      	mov	r3, r0
 80014bc:	461a      	mov	r2, r3
 80014be:	4b15      	ldr	r3, [pc, #84]	@ (8001514 <main+0x138>)
 80014c0:	701a      	strb	r2, [r3, #0]
		  while(AudioState == AUDIO_STATE_RECORD)
 80014c2:	4b13      	ldr	r3, [pc, #76]	@ (8001510 <main+0x134>)
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	2b05      	cmp	r3, #5
 80014c8:	d0f5      	beq.n	80014b6 <main+0xda>
		  }

		  /* Once we stop recording, we correctly close the .WAV */
		  if (AudioState == AUDIO_STATE_STOP)
 80014ca:	4b11      	ldr	r3, [pc, #68]	@ (8001510 <main+0x134>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	2b0a      	cmp	r3, #10
 80014d0:	d108      	bne.n	80014e4 <main+0x108>
		  {
			status = AUDIO_REC_Process();
 80014d2:	f009 f8b7 	bl	800a644 <AUDIO_REC_Process>
 80014d6:	4603      	mov	r3, r0
 80014d8:	461a      	mov	r2, r3
 80014da:	4b0e      	ldr	r3, [pc, #56]	@ (8001514 <main+0x138>)
 80014dc:	701a      	strb	r2, [r3, #0]
		    printf("Recording stopped.\r\n");
 80014de:	480e      	ldr	r0, [pc, #56]	@ (8001518 <main+0x13c>)
 80014e0:	f011 f834 	bl	801254c <puts>
		  }

		  ReadWAVFileInfo("WAVE.wav");
 80014e4:	480d      	ldr	r0, [pc, #52]	@ (800151c <main+0x140>)
 80014e6:	f000 f919 	bl	800171c <ReadWAVFileInfo>
  {
 80014ea:	e7c1      	b.n	8001470 <main+0x94>
 80014ec:	000200e0 	.word	0x000200e0
 80014f0:	000200cc 	.word	0x000200cc
 80014f4:	080143e8 	.word	0x080143e8
 80014f8:	0801436c 	.word	0x0801436c
 80014fc:	fffdff68 	.word	0xfffdff68
 8001500:	000200c8 	.word	0x000200c8
 8001504:	08014380 	.word	0x08014380
 8001508:	20000bf4 	.word	0x20000bf4
 800150c:	40022000 	.word	0x40022000
 8001510:	200009f0 	.word	0x200009f0
 8001514:	200009f1 	.word	0x200009f1
 8001518:	080143a0 	.word	0x080143a0
 800151c:	080143b4 	.word	0x080143b4

08001520 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b094      	sub	sp, #80	@ 0x50
 8001524:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001526:	f107 0320 	add.w	r3, r7, #32
 800152a:	2230      	movs	r2, #48	@ 0x30
 800152c:	2100      	movs	r1, #0
 800152e:	4618      	mov	r0, r3
 8001530:	f011 f8ec 	bl	801270c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001534:	f107 030c 	add.w	r3, r7, #12
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001544:	4b2a      	ldr	r3, [pc, #168]	@ (80015f0 <SystemClock_Config+0xd0>)
 8001546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001548:	4a29      	ldr	r2, [pc, #164]	@ (80015f0 <SystemClock_Config+0xd0>)
 800154a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800154e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001550:	4b27      	ldr	r3, [pc, #156]	@ (80015f0 <SystemClock_Config+0xd0>)
 8001552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001558:	60bb      	str	r3, [r7, #8]
 800155a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800155c:	4b25      	ldr	r3, [pc, #148]	@ (80015f4 <SystemClock_Config+0xd4>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a24      	ldr	r2, [pc, #144]	@ (80015f4 <SystemClock_Config+0xd4>)
 8001562:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001566:	6013      	str	r3, [r2, #0]
 8001568:	4b22      	ldr	r3, [pc, #136]	@ (80015f4 <SystemClock_Config+0xd4>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001570:	607b      	str	r3, [r7, #4]
 8001572:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001574:	2302      	movs	r3, #2
 8001576:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001578:	2301      	movs	r3, #1
 800157a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800157c:	2310      	movs	r3, #16
 800157e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001580:	2302      	movs	r3, #2
 8001582:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001584:	2300      	movs	r3, #0
 8001586:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001588:	2308      	movs	r3, #8
 800158a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 200;
 800158c:	23c8      	movs	r3, #200	@ 0xc8
 800158e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001590:	2302      	movs	r3, #2
 8001592:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001594:	2308      	movs	r3, #8
 8001596:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001598:	f107 0320 	add.w	r3, r7, #32
 800159c:	4618      	mov	r0, r3
 800159e:	f004 fe03 	bl	80061a8 <HAL_RCC_OscConfig>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80015a8:	f000 f97a 	bl	80018a0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80015ac:	f004 fdac 	bl	8006108 <HAL_PWREx_EnableOverDrive>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80015b6:	f000 f973 	bl	80018a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015ba:	230f      	movs	r3, #15
 80015bc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015be:	2302      	movs	r3, #2
 80015c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015c2:	2300      	movs	r3, #0
 80015c4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015c6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80015ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015d0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80015d2:	f107 030c 	add.w	r3, r7, #12
 80015d6:	2106      	movs	r1, #6
 80015d8:	4618      	mov	r0, r3
 80015da:	f005 f889 	bl	80066f0 <HAL_RCC_ClockConfig>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80015e4:	f000 f95c 	bl	80018a0 <Error_Handler>
  }
}
 80015e8:	bf00      	nop
 80015ea:	3750      	adds	r7, #80	@ 0x50
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	40023800 	.word	0x40023800
 80015f4:	40007000 	.word	0x40007000

080015f8 <__io_putchar>:

/* USER CODE BEGIN 4 */

/* Needed to send messages easier to terminal for debugging */
PUTCHAR_PROTOTYPE
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
/* Place your implementation of fputc here */
/* e.g. write a character to the USART2 and Loop until the end
of transmission */
HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 100);
 8001600:	1d39      	adds	r1, r7, #4
 8001602:	2364      	movs	r3, #100	@ 0x64
 8001604:	2201      	movs	r2, #1
 8001606:	4804      	ldr	r0, [pc, #16]	@ (8001618 <__io_putchar+0x20>)
 8001608:	f007 fdac 	bl	8009164 <HAL_UART_Transmit>
return ch;
 800160c:	687b      	ldr	r3, [r7, #4]
}
 800160e:	4618      	mov	r0, r3
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	20000e28 	.word	0x20000e28

0800161c <HAL_GPIO_EXTI_Callback>:
/* ======================================================== */


/* User button interruption and variable change */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);

  if (GPIO_Pin == USR_BTN_Pin && button_pressed == 0)
 8001626:	88fb      	ldrh	r3, [r7, #6]
 8001628:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800162c:	d10a      	bne.n	8001644 <HAL_GPIO_EXTI_Callback+0x28>
 800162e:	4b07      	ldr	r3, [pc, #28]	@ (800164c <HAL_GPIO_EXTI_Callback+0x30>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	b2db      	uxtb	r3, r3
 8001634:	2b00      	cmp	r3, #0
 8001636:	d105      	bne.n	8001644 <HAL_GPIO_EXTI_Callback+0x28>
      {
	  	  button_pressed = 1;
 8001638:	4b04      	ldr	r3, [pc, #16]	@ (800164c <HAL_GPIO_EXTI_Callback+0x30>)
 800163a:	2201      	movs	r2, #1
 800163c:	701a      	strb	r2, [r3, #0]
	  	  printf("Button pressed...\r\n");
 800163e:	4804      	ldr	r0, [pc, #16]	@ (8001650 <HAL_GPIO_EXTI_Callback+0x34>)
 8001640:	f010 ff84 	bl	801254c <puts>
      }
}
 8001644:	bf00      	nop
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000bf4 	.word	0x20000bf4
 8001650:	08014400 	.word	0x08014400

08001654 <check_button_release>:
/* ======================================================== */


/* Used to verify the state of the button */
void check_button_release()
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
    if (HAL_GPIO_ReadPin(GPIOI, USR_BTN_Pin) == GPIO_PIN_RESET) button_pressed = 0;
 8001658:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800165c:	4805      	ldr	r0, [pc, #20]	@ (8001674 <check_button_release+0x20>)
 800165e:	f003 ff11 	bl	8005484 <HAL_GPIO_ReadPin>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d102      	bne.n	800166e <check_button_release+0x1a>
 8001668:	4b03      	ldr	r3, [pc, #12]	@ (8001678 <check_button_release+0x24>)
 800166a:	2200      	movs	r2, #0
 800166c:	701a      	strb	r2, [r3, #0]
}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40022000 	.word	0x40022000
 8001678:	20000bf4 	.word	0x20000bf4

0800167c <SDCard_InitAndFormat>:
/* ======================================================== */


/* Used to initialize the SD card */
void SDCard_InitAndFormat(void) {
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af02      	add	r7, sp, #8
    FRESULT res;

    // Mount the file system
    res = f_mount(&SDFatFS, (TCHAR const *)SDPath, 0);
 8001682:	2200      	movs	r2, #0
 8001684:	491e      	ldr	r1, [pc, #120]	@ (8001700 <SDCard_InitAndFormat+0x84>)
 8001686:	481f      	ldr	r0, [pc, #124]	@ (8001704 <SDCard_InitAndFormat+0x88>)
 8001688:	f00b fa52 	bl	800cb30 <f_mount>
 800168c:	4603      	mov	r3, r0
 800168e:	71fb      	strb	r3, [r7, #7]
    if (res != FR_OK) {
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d006      	beq.n	80016a4 <SDCard_InitAndFormat+0x28>
        printf("Error: Failed to mount SD card (Code: %d).\r\n", res);
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	4619      	mov	r1, r3
 800169a:	481b      	ldr	r0, [pc, #108]	@ (8001708 <SDCard_InitAndFormat+0x8c>)
 800169c:	f010 feee 	bl	801247c <iprintf>
        Error_Handler();
 80016a0:	f000 f8fe 	bl	80018a0 <Error_Handler>
    }

    // Format the SD card
    res = f_mkfs((TCHAR const *)SDPath, FM_ANY, 0, workBuffer_init, sizeof(workBuffer_init));
 80016a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016a8:	9300      	str	r3, [sp, #0]
 80016aa:	4b18      	ldr	r3, [pc, #96]	@ (800170c <SDCard_InitAndFormat+0x90>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	2107      	movs	r1, #7
 80016b0:	4813      	ldr	r0, [pc, #76]	@ (8001700 <SDCard_InitAndFormat+0x84>)
 80016b2:	f00c f9a3 	bl	800d9fc <f_mkfs>
 80016b6:	4603      	mov	r3, r0
 80016b8:	71fb      	strb	r3, [r7, #7]
    if (res != FR_OK) {
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d006      	beq.n	80016ce <SDCard_InitAndFormat+0x52>
        printf("Error: Failed to format SD card (Code: %d).\r\n", res);
 80016c0:	79fb      	ldrb	r3, [r7, #7]
 80016c2:	4619      	mov	r1, r3
 80016c4:	4812      	ldr	r0, [pc, #72]	@ (8001710 <SDCard_InitAndFormat+0x94>)
 80016c6:	f010 fed9 	bl	801247c <iprintf>
        Error_Handler();
 80016ca:	f000 f8e9 	bl	80018a0 <Error_Handler>
    }

    // Unmount the file system to complete formatting
    res = f_mount(NULL, (TCHAR const *)SDPath, 0);
 80016ce:	2200      	movs	r2, #0
 80016d0:	490b      	ldr	r1, [pc, #44]	@ (8001700 <SDCard_InitAndFormat+0x84>)
 80016d2:	2000      	movs	r0, #0
 80016d4:	f00b fa2c 	bl	800cb30 <f_mount>
 80016d8:	4603      	mov	r3, r0
 80016da:	71fb      	strb	r3, [r7, #7]
    if (res != FR_OK) {
 80016dc:	79fb      	ldrb	r3, [r7, #7]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d006      	beq.n	80016f0 <SDCard_InitAndFormat+0x74>
        printf("Error: Failed to unmount SD card after formatting (Code: %d).\r\n", res);
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	4619      	mov	r1, r3
 80016e6:	480b      	ldr	r0, [pc, #44]	@ (8001714 <SDCard_InitAndFormat+0x98>)
 80016e8:	f010 fec8 	bl	801247c <iprintf>
        Error_Handler();
 80016ec:	f000 f8d8 	bl	80018a0 <Error_Handler>
    }

    printf("SD card initialized and formatted successfully.\r\n");
 80016f0:	4809      	ldr	r0, [pc, #36]	@ (8001718 <SDCard_InitAndFormat+0x9c>)
 80016f2:	f010 ff2b 	bl	801254c <puts>
}
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	20005b78 	.word	0x20005b78
 8001704:	20005b7c 	.word	0x20005b7c
 8001708:	08014414 	.word	0x08014414
 800170c:	200009f4 	.word	0x200009f4
 8001710:	08014444 	.word	0x08014444
 8001714:	08014474 	.word	0x08014474
 8001718:	080144b4 	.word	0x080144b4

0800171c <ReadWAVFileInfo>:
}
/* ======================================================== */


/* Debug function : reads the characteristics of a .wav file in the SD card */
void ReadWAVFileInfo(const char *filename) {
 800171c:	b580      	push	{r7, lr}
 800171e:	f5ad 7d1c 	sub.w	sp, sp, #624	@ 0x270
 8001722:	af00      	add	r7, sp, #0
 8001724:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001728:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 800172c:	6018      	str	r0, [r3, #0]
    WAV_Header header;      // WAV file header
    UINT bytesRead;         // Number of bytes read
    FRESULT res;

    // Open the WAV file
    res = f_open(&file, filename, FA_READ);
 800172e:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001732:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001736:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 800173a:	2201      	movs	r2, #1
 800173c:	6819      	ldr	r1, [r3, #0]
 800173e:	f00b fa3d 	bl	800cbbc <f_open>
 8001742:	4603      	mov	r3, r0
 8001744:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
    if (res != FR_OK) {
 8001748:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
 800174c:	2b00      	cmp	r3, #0
 800174e:	d00a      	beq.n	8001766 <ReadWAVFileInfo+0x4a>
        printf("Error: Failed to open file '%s' (Code: %d).\n", filename, res);
 8001750:	f897 226f 	ldrb.w	r2, [r7, #623]	@ 0x26f
 8001754:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001758:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 800175c:	6819      	ldr	r1, [r3, #0]
 800175e:	4843      	ldr	r0, [pc, #268]	@ (800186c <ReadWAVFileInfo+0x150>)
 8001760:	f010 fe8c 	bl	801247c <iprintf>
        return;
 8001764:	e07d      	b.n	8001862 <ReadWAVFileInfo+0x146>
    }

    // Read the WAV file header
    res = f_read(&file, &header, sizeof(WAV_Header), &bytesRead);
 8001766:	f107 030c 	add.w	r3, r7, #12
 800176a:	f107 0110 	add.w	r1, r7, #16
 800176e:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 8001772:	222c      	movs	r2, #44	@ 0x2c
 8001774:	f00b fbdc 	bl	800cf30 <f_read>
 8001778:	4603      	mov	r3, r0
 800177a:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
    if (res != FR_OK || bytesRead != sizeof(WAV_Header)) {
 800177e:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
 8001782:	2b00      	cmp	r3, #0
 8001784:	d106      	bne.n	8001794 <ReadWAVFileInfo+0x78>
 8001786:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800178a:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2b2c      	cmp	r3, #44	@ 0x2c
 8001792:	d00b      	beq.n	80017ac <ReadWAVFileInfo+0x90>
        printf("Error: Failed to read WAV file header (Code: %d).\n", res);
 8001794:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
 8001798:	4619      	mov	r1, r3
 800179a:	4835      	ldr	r0, [pc, #212]	@ (8001870 <ReadWAVFileInfo+0x154>)
 800179c:	f010 fe6e 	bl	801247c <iprintf>
        f_close(&file);
 80017a0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80017a4:	4618      	mov	r0, r3
 80017a6:	f00b fef5 	bl	800d594 <f_close>
        return;
 80017aa:	e05a      	b.n	8001862 <ReadWAVFileInfo+0x146>
    }

    // Print WAV file information
    printf("WAV File Info:\r\n");
 80017ac:	4831      	ldr	r0, [pc, #196]	@ (8001874 <ReadWAVFileInfo+0x158>)
 80017ae:	f010 fecd 	bl	801254c <puts>
    printf("  ChunkID: %.4s\r\n", header.ChunkID);
 80017b2:	f107 0310 	add.w	r3, r7, #16
 80017b6:	4619      	mov	r1, r3
 80017b8:	482f      	ldr	r0, [pc, #188]	@ (8001878 <ReadWAVFileInfo+0x15c>)
 80017ba:	f010 fe5f 	bl	801247c <iprintf>
    printf("  Format: %.4s\r\n", header.Format);
 80017be:	f107 0310 	add.w	r3, r7, #16
 80017c2:	3308      	adds	r3, #8
 80017c4:	4619      	mov	r1, r3
 80017c6:	482d      	ldr	r0, [pc, #180]	@ (800187c <ReadWAVFileInfo+0x160>)
 80017c8:	f010 fe58 	bl	801247c <iprintf>
    printf("  Audio Format: %d\r\n", header.AudioFormat);
 80017cc:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80017d0:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80017d4:	8a9b      	ldrh	r3, [r3, #20]
 80017d6:	4619      	mov	r1, r3
 80017d8:	4829      	ldr	r0, [pc, #164]	@ (8001880 <ReadWAVFileInfo+0x164>)
 80017da:	f010 fe4f 	bl	801247c <iprintf>
    printf("  Number of Channels: %d\r\n", header.NumChannels);
 80017de:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80017e2:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80017e6:	8adb      	ldrh	r3, [r3, #22]
 80017e8:	4619      	mov	r1, r3
 80017ea:	4826      	ldr	r0, [pc, #152]	@ (8001884 <ReadWAVFileInfo+0x168>)
 80017ec:	f010 fe46 	bl	801247c <iprintf>
    printf("  Sample Rate: %d Hz\r\n", header.SampleRate);
 80017f0:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80017f4:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80017f8:	699b      	ldr	r3, [r3, #24]
 80017fa:	4619      	mov	r1, r3
 80017fc:	4822      	ldr	r0, [pc, #136]	@ (8001888 <ReadWAVFileInfo+0x16c>)
 80017fe:	f010 fe3d 	bl	801247c <iprintf>
    printf("  Byte Rate: %d\r\n", header.ByteRate);
 8001802:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001806:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800180a:	69db      	ldr	r3, [r3, #28]
 800180c:	4619      	mov	r1, r3
 800180e:	481f      	ldr	r0, [pc, #124]	@ (800188c <ReadWAVFileInfo+0x170>)
 8001810:	f010 fe34 	bl	801247c <iprintf>
    printf("  Block Align: %d\r\n", header.BlockAlign);
 8001814:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001818:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800181c:	8c1b      	ldrh	r3, [r3, #32]
 800181e:	4619      	mov	r1, r3
 8001820:	481b      	ldr	r0, [pc, #108]	@ (8001890 <ReadWAVFileInfo+0x174>)
 8001822:	f010 fe2b 	bl	801247c <iprintf>
    printf("  Bits Per Sample: %d\r\n", header.BitsPerSample);
 8001826:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800182a:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800182e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001830:	4619      	mov	r1, r3
 8001832:	4818      	ldr	r0, [pc, #96]	@ (8001894 <ReadWAVFileInfo+0x178>)
 8001834:	f010 fe22 	bl	801247c <iprintf>
    printf("  Subchunk2ID: %.4s\r\n", header.Subchunk2ID);
 8001838:	f107 0310 	add.w	r3, r7, #16
 800183c:	3324      	adds	r3, #36	@ 0x24
 800183e:	4619      	mov	r1, r3
 8001840:	4815      	ldr	r0, [pc, #84]	@ (8001898 <ReadWAVFileInfo+0x17c>)
 8001842:	f010 fe1b 	bl	801247c <iprintf>
    printf("  Subchunk2Size: %d bytes\r\n", header.Subchunk2Size);
 8001846:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800184a:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800184e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001850:	4619      	mov	r1, r3
 8001852:	4812      	ldr	r0, [pc, #72]	@ (800189c <ReadWAVFileInfo+0x180>)
 8001854:	f010 fe12 	bl	801247c <iprintf>

    // Close the file
    f_close(&file);
 8001858:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800185c:	4618      	mov	r0, r3
 800185e:	f00b fe99 	bl	800d594 <f_close>
}
 8001862:	f507 771c 	add.w	r7, r7, #624	@ 0x270
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	080144fc 	.word	0x080144fc
 8001870:	0801452c 	.word	0x0801452c
 8001874:	08014560 	.word	0x08014560
 8001878:	08014570 	.word	0x08014570
 800187c:	08014584 	.word	0x08014584
 8001880:	08014598 	.word	0x08014598
 8001884:	080145b0 	.word	0x080145b0
 8001888:	080145cc 	.word	0x080145cc
 800188c:	080145e4 	.word	0x080145e4
 8001890:	080145f8 	.word	0x080145f8
 8001894:	0801460c 	.word	0x0801460c
 8001898:	08014624 	.word	0x08014624
 800189c:	0801463c 	.word	0x0801463c

080018a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80018a4:	b672      	cpsid	i
}
 80018a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018a8:	bf00      	nop
 80018aa:	e7fd      	b.n	80018a8 <Error_Handler+0x8>

080018ac <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 80018b0:	4b27      	ldr	r3, [pc, #156]	@ (8001950 <MX_SAI1_Init+0xa4>)
 80018b2:	4a28      	ldr	r2, [pc, #160]	@ (8001954 <MX_SAI1_Init+0xa8>)
 80018b4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80018b6:	4b26      	ldr	r3, [pc, #152]	@ (8001950 <MX_SAI1_Init+0xa4>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_RX;
 80018bc:	4b24      	ldr	r3, [pc, #144]	@ (8001950 <MX_SAI1_Init+0xa4>)
 80018be:	2201      	movs	r2, #1
 80018c0:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 80018c2:	4b23      	ldr	r3, [pc, #140]	@ (8001950 <MX_SAI1_Init+0xa4>)
 80018c4:	2280      	movs	r2, #128	@ 0x80
 80018c6:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80018c8:	4b21      	ldr	r3, [pc, #132]	@ (8001950 <MX_SAI1_Init+0xa4>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80018ce:	4b20      	ldr	r3, [pc, #128]	@ (8001950 <MX_SAI1_Init+0xa4>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80018d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001950 <MX_SAI1_Init+0xa4>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80018da:	4b1d      	ldr	r3, [pc, #116]	@ (8001950 <MX_SAI1_Init+0xa4>)
 80018dc:	2200      	movs	r2, #0
 80018de:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80018e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001950 <MX_SAI1_Init+0xa4>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80018e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001950 <MX_SAI1_Init+0xa4>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 80018ec:	4b18      	ldr	r3, [pc, #96]	@ (8001950 <MX_SAI1_Init+0xa4>)
 80018ee:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80018f2:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80018f4:	4b16      	ldr	r3, [pc, #88]	@ (8001950 <MX_SAI1_Init+0xa4>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 80018fa:	4b15      	ldr	r3, [pc, #84]	@ (8001950 <MX_SAI1_Init+0xa4>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001900:	4b13      	ldr	r3, [pc, #76]	@ (8001950 <MX_SAI1_Init+0xa4>)
 8001902:	2200      	movs	r2, #0
 8001904:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.FrameInit.FrameLength = 16;
 8001906:	4b12      	ldr	r3, [pc, #72]	@ (8001950 <MX_SAI1_Init+0xa4>)
 8001908:	2210      	movs	r2, #16
 800190a:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 800190c:	4b10      	ldr	r3, [pc, #64]	@ (8001950 <MX_SAI1_Init+0xa4>)
 800190e:	2201      	movs	r2, #1
 8001910:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001912:	4b0f      	ldr	r3, [pc, #60]	@ (8001950 <MX_SAI1_Init+0xa4>)
 8001914:	2200      	movs	r2, #0
 8001916:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001918:	4b0d      	ldr	r3, [pc, #52]	@ (8001950 <MX_SAI1_Init+0xa4>)
 800191a:	2200      	movs	r2, #0
 800191c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800191e:	4b0c      	ldr	r3, [pc, #48]	@ (8001950 <MX_SAI1_Init+0xa4>)
 8001920:	2200      	movs	r2, #0
 8001922:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8001924:	4b0a      	ldr	r3, [pc, #40]	@ (8001950 <MX_SAI1_Init+0xa4>)
 8001926:	2200      	movs	r2, #0
 8001928:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800192a:	4b09      	ldr	r3, [pc, #36]	@ (8001950 <MX_SAI1_Init+0xa4>)
 800192c:	2200      	movs	r2, #0
 800192e:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8001930:	4b07      	ldr	r3, [pc, #28]	@ (8001950 <MX_SAI1_Init+0xa4>)
 8001932:	2201      	movs	r2, #1
 8001934:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8001936:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <MX_SAI1_Init+0xa4>)
 8001938:	2200      	movs	r2, #0
 800193a:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 800193c:	4804      	ldr	r0, [pc, #16]	@ (8001950 <MX_SAI1_Init+0xa4>)
 800193e:	f005 fef9 	bl	8007734 <HAL_SAI_Init>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <MX_SAI1_Init+0xa0>
  {
    Error_Handler();
 8001948:	f7ff ffaa 	bl	80018a0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 800194c:	bf00      	nop
 800194e:	bd80      	pop	{r7, pc}
 8001950:	20000bf8 	.word	0x20000bf8
 8001954:	40015804 	.word	0x40015804

08001958 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b0aa      	sub	sp, #168	@ 0xa8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001960:	f107 0310 	add.w	r3, r7, #16
 8001964:	2284      	movs	r2, #132	@ 0x84
 8001966:	2100      	movs	r1, #0
 8001968:	4618      	mov	r0, r3
 800196a:	f010 fecf 	bl	801270c <memset>
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a41      	ldr	r2, [pc, #260]	@ (8001a78 <HAL_SAI_MspInit+0x120>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d17b      	bne.n	8001a70 <HAL_SAI_MspInit+0x118>
    {
    /* SAI1 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8001978:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800197c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 800197e:	2332      	movs	r3, #50	@ 0x32
 8001980:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001982:	2302      	movs	r3, #2
 8001984:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8001986:	2302      	movs	r3, #2
 8001988:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 800198a:	2300      	movs	r3, #0
 800198c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 800198e:	2301      	movs	r3, #1
 8001990:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001992:	2300      	movs	r3, #0
 8001994:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI;
 8001996:	2300      	movs	r3, #0
 8001998:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800199a:	f107 0310 	add.w	r3, r7, #16
 800199e:	4618      	mov	r0, r3
 80019a0:	f005 f88c 	bl	8006abc <HAL_RCCEx_PeriphCLKConfig>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <HAL_SAI_MspInit+0x56>
    {
      Error_Handler();
 80019aa:	f7ff ff79 	bl	80018a0 <Error_Handler>
    }

    if (SAI1_client == 0)
 80019ae:	4b33      	ldr	r3, [pc, #204]	@ (8001a7c <HAL_SAI_MspInit+0x124>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d10b      	bne.n	80019ce <HAL_SAI_MspInit+0x76>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80019b6:	4b32      	ldr	r3, [pc, #200]	@ (8001a80 <HAL_SAI_MspInit+0x128>)
 80019b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ba:	4a31      	ldr	r2, [pc, #196]	@ (8001a80 <HAL_SAI_MspInit+0x128>)
 80019bc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80019c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80019c2:	4b2f      	ldr	r3, [pc, #188]	@ (8001a80 <HAL_SAI_MspInit+0x128>)
 80019c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 80019ce:	4b2b      	ldr	r3, [pc, #172]	@ (8001a7c <HAL_SAI_MspInit+0x124>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	3301      	adds	r3, #1
 80019d4:	4a29      	ldr	r2, [pc, #164]	@ (8001a7c <HAL_SAI_MspInit+0x124>)
 80019d6:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80019d8:	2370      	movs	r3, #112	@ 0x70
 80019da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019de:	2302      	movs	r3, #2
 80019e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ea:	2300      	movs	r3, #0
 80019ec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80019f0:	2306      	movs	r3, #6
 80019f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019f6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80019fa:	4619      	mov	r1, r3
 80019fc:	4821      	ldr	r0, [pc, #132]	@ (8001a84 <HAL_SAI_MspInit+0x12c>)
 80019fe:	f003 fa89 	bl	8004f14 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Stream1;
 8001a02:	4b21      	ldr	r3, [pc, #132]	@ (8001a88 <HAL_SAI_MspInit+0x130>)
 8001a04:	4a21      	ldr	r2, [pc, #132]	@ (8001a8c <HAL_SAI_MspInit+0x134>)
 8001a06:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Channel = DMA_CHANNEL_0;
 8001a08:	4b1f      	ldr	r3, [pc, #124]	@ (8001a88 <HAL_SAI_MspInit+0x130>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001a88 <HAL_SAI_MspInit+0x130>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a14:	4b1c      	ldr	r3, [pc, #112]	@ (8001a88 <HAL_SAI_MspInit+0x130>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8001a1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001a88 <HAL_SAI_MspInit+0x130>)
 8001a1c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a20:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a22:	4b19      	ldr	r3, [pc, #100]	@ (8001a88 <HAL_SAI_MspInit+0x130>)
 8001a24:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a28:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a2a:	4b17      	ldr	r3, [pc, #92]	@ (8001a88 <HAL_SAI_MspInit+0x130>)
 8001a2c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a30:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8001a32:	4b15      	ldr	r3, [pc, #84]	@ (8001a88 <HAL_SAI_MspInit+0x130>)
 8001a34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a38:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8001a3a:	4b13      	ldr	r3, [pc, #76]	@ (8001a88 <HAL_SAI_MspInit+0x130>)
 8001a3c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001a40:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a42:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <HAL_SAI_MspInit+0x130>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8001a48:	480f      	ldr	r0, [pc, #60]	@ (8001a88 <HAL_SAI_MspInit+0x130>)
 8001a4a:	f002 fdef 	bl	800462c <HAL_DMA_Init>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <HAL_SAI_MspInit+0x100>
    {
      Error_Handler();
 8001a54:	f7ff ff24 	bl	80018a0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4a0b      	ldr	r2, [pc, #44]	@ (8001a88 <HAL_SAI_MspInit+0x130>)
 8001a5c:	671a      	str	r2, [r3, #112]	@ 0x70
 8001a5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a88 <HAL_SAI_MspInit+0x130>)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4a08      	ldr	r2, [pc, #32]	@ (8001a88 <HAL_SAI_MspInit+0x130>)
 8001a68:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001a6a:	4a07      	ldr	r2, [pc, #28]	@ (8001a88 <HAL_SAI_MspInit+0x130>)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8001a70:	bf00      	nop
 8001a72:	37a8      	adds	r7, #168	@ 0xa8
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40015804 	.word	0x40015804
 8001a7c:	20000cdc 	.word	0x20000cdc
 8001a80:	40023800 	.word	0x40023800
 8001a84:	40021000 	.word	0x40021000
 8001a88:	20000c7c 	.word	0x20000c7c
 8001a8c:	40026428 	.word	0x40026428

08001a90 <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* saiHandle)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]

/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a11      	ldr	r2, [pc, #68]	@ (8001ae4 <HAL_SAI_MspDeInit+0x54>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d11c      	bne.n	8001adc <HAL_SAI_MspDeInit+0x4c>
    {
    SAI1_client --;
 8001aa2:	4b11      	ldr	r3, [pc, #68]	@ (8001ae8 <HAL_SAI_MspDeInit+0x58>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	3b01      	subs	r3, #1
 8001aa8:	4a0f      	ldr	r2, [pc, #60]	@ (8001ae8 <HAL_SAI_MspDeInit+0x58>)
 8001aaa:	6013      	str	r3, [r2, #0]
    if (SAI1_client == 0)
 8001aac:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae8 <HAL_SAI_MspDeInit+0x58>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d105      	bne.n	8001ac0 <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI1_CLK_DISABLE();
 8001ab4:	4b0d      	ldr	r3, [pc, #52]	@ (8001aec <HAL_SAI_MspDeInit+0x5c>)
 8001ab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab8:	4a0c      	ldr	r2, [pc, #48]	@ (8001aec <HAL_SAI_MspDeInit+0x5c>)
 8001aba:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001abe:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SAI1_A_Block_A GPIO Configuration
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 8001ac0:	2170      	movs	r1, #112	@ 0x70
 8001ac2:	480b      	ldr	r0, [pc, #44]	@ (8001af0 <HAL_SAI_MspDeInit+0x60>)
 8001ac4:	f003 fbd2 	bl	800526c <HAL_GPIO_DeInit>

    HAL_DMA_DeInit(saiHandle->hdmarx);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001acc:	4618      	mov	r0, r3
 8001ace:	f002 fe5b 	bl	8004788 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(saiHandle->hdmatx);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f002 fe56 	bl	8004788 <HAL_DMA_DeInit>
    }
}
 8001adc:	bf00      	nop
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40015804 	.word	0x40015804
 8001ae8:	20000cdc 	.word	0x20000cdc
 8001aec:	40023800 	.word	0x40023800
 8001af0:	40021000 	.word	0x40021000

08001af4 <MX_SDMMC1_SD_Init>:
DMA_HandleTypeDef hdma_sdmmc1_tx;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001af8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b2c <MX_SDMMC1_SD_Init+0x38>)
 8001afa:	4a0d      	ldr	r2, [pc, #52]	@ (8001b30 <MX_SDMMC1_SD_Init+0x3c>)
 8001afc:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001afe:	4b0b      	ldr	r3, [pc, #44]	@ (8001b2c <MX_SDMMC1_SD_Init+0x38>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8001b04:	4b09      	ldr	r3, [pc, #36]	@ (8001b2c <MX_SDMMC1_SD_Init+0x38>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001b0a:	4b08      	ldr	r3, [pc, #32]	@ (8001b2c <MX_SDMMC1_SD_Init+0x38>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8001b10:	4b06      	ldr	r3, [pc, #24]	@ (8001b2c <MX_SDMMC1_SD_Init+0x38>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001b16:	4b05      	ldr	r3, [pc, #20]	@ (8001b2c <MX_SDMMC1_SD_Init+0x38>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8001b1c:	4b03      	ldr	r3, [pc, #12]	@ (8001b2c <MX_SDMMC1_SD_Init+0x38>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8001b22:	bf00      	nop
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr
 8001b2c:	20000ce0 	.word	0x20000ce0
 8001b30:	40012c00 	.word	0x40012c00

08001b34 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b0ac      	sub	sp, #176	@ 0xb0
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	609a      	str	r2, [r3, #8]
 8001b48:	60da      	str	r2, [r3, #12]
 8001b4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b4c:	f107 0318 	add.w	r3, r7, #24
 8001b50:	2284      	movs	r2, #132	@ 0x84
 8001b52:	2100      	movs	r1, #0
 8001b54:	4618      	mov	r0, r3
 8001b56:	f010 fdd9 	bl	801270c <memset>
  if(sdHandle->Instance==SDMMC1)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a74      	ldr	r2, [pc, #464]	@ (8001d30 <HAL_SD_MspInit+0x1fc>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	f040 80e0 	bne.w	8001d26 <HAL_SD_MspInit+0x1f2>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 8001b66:	f44f 0320 	mov.w	r3, #10485760	@ 0xa00000
 8001b6a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8001b72:	2300      	movs	r3, #0
 8001b74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b78:	f107 0318 	add.w	r3, r7, #24
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f004 ff9d 	bl	8006abc <HAL_RCCEx_PeriphCLKConfig>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <HAL_SD_MspInit+0x58>
    {
      Error_Handler();
 8001b88:	f7ff fe8a 	bl	80018a0 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001b8c:	4b69      	ldr	r3, [pc, #420]	@ (8001d34 <HAL_SD_MspInit+0x200>)
 8001b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b90:	4a68      	ldr	r2, [pc, #416]	@ (8001d34 <HAL_SD_MspInit+0x200>)
 8001b92:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b96:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b98:	4b66      	ldr	r3, [pc, #408]	@ (8001d34 <HAL_SD_MspInit+0x200>)
 8001b9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ba0:	617b      	str	r3, [r7, #20]
 8001ba2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ba4:	4b63      	ldr	r3, [pc, #396]	@ (8001d34 <HAL_SD_MspInit+0x200>)
 8001ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba8:	4a62      	ldr	r2, [pc, #392]	@ (8001d34 <HAL_SD_MspInit+0x200>)
 8001baa:	f043 0304 	orr.w	r3, r3, #4
 8001bae:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bb0:	4b60      	ldr	r3, [pc, #384]	@ (8001d34 <HAL_SD_MspInit+0x200>)
 8001bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb4:	f003 0304 	and.w	r3, r3, #4
 8001bb8:	613b      	str	r3, [r7, #16]
 8001bba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bbc:	4b5d      	ldr	r3, [pc, #372]	@ (8001d34 <HAL_SD_MspInit+0x200>)
 8001bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc0:	4a5c      	ldr	r2, [pc, #368]	@ (8001d34 <HAL_SD_MspInit+0x200>)
 8001bc2:	f043 0308 	orr.w	r3, r3, #8
 8001bc6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bc8:	4b5a      	ldr	r3, [pc, #360]	@ (8001d34 <HAL_SD_MspInit+0x200>)
 8001bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bcc:	f003 0308 	and.w	r3, r3, #8
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	68fb      	ldr	r3, [r7, #12]
    /**SDMMC1 GPIO Configuration
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8;
 8001bd4:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8001bd8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be2:	2300      	movs	r3, #0
 8001be4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be8:	2303      	movs	r3, #3
 8001bea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001bee:	230c      	movs	r3, #12
 8001bf0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bf4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	484f      	ldr	r0, [pc, #316]	@ (8001d38 <HAL_SD_MspInit+0x204>)
 8001bfc:	f003 f98a 	bl	8004f14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c00:	2304      	movs	r3, #4
 8001c02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c06:	2302      	movs	r3, #2
 8001c08:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c12:	2303      	movs	r3, #3
 8001c14:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001c18:	230c      	movs	r3, #12
 8001c1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c1e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001c22:	4619      	mov	r1, r3
 8001c24:	4845      	ldr	r0, [pc, #276]	@ (8001d3c <HAL_SD_MspInit+0x208>)
 8001c26:	f003 f975 	bl	8004f14 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 8001c2a:	4b45      	ldr	r3, [pc, #276]	@ (8001d40 <HAL_SD_MspInit+0x20c>)
 8001c2c:	4a45      	ldr	r2, [pc, #276]	@ (8001d44 <HAL_SD_MspInit+0x210>)
 8001c2e:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 8001c30:	4b43      	ldr	r3, [pc, #268]	@ (8001d40 <HAL_SD_MspInit+0x20c>)
 8001c32:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c36:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c38:	4b41      	ldr	r3, [pc, #260]	@ (8001d40 <HAL_SD_MspInit+0x20c>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c3e:	4b40      	ldr	r3, [pc, #256]	@ (8001d40 <HAL_SD_MspInit+0x20c>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c44:	4b3e      	ldr	r3, [pc, #248]	@ (8001d40 <HAL_SD_MspInit+0x20c>)
 8001c46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c4a:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c4c:	4b3c      	ldr	r3, [pc, #240]	@ (8001d40 <HAL_SD_MspInit+0x20c>)
 8001c4e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c52:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c54:	4b3a      	ldr	r3, [pc, #232]	@ (8001d40 <HAL_SD_MspInit+0x20c>)
 8001c56:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c5a:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8001c5c:	4b38      	ldr	r3, [pc, #224]	@ (8001d40 <HAL_SD_MspInit+0x20c>)
 8001c5e:	2220      	movs	r2, #32
 8001c60:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c62:	4b37      	ldr	r3, [pc, #220]	@ (8001d40 <HAL_SD_MspInit+0x20c>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001c68:	4b35      	ldr	r3, [pc, #212]	@ (8001d40 <HAL_SD_MspInit+0x20c>)
 8001c6a:	2204      	movs	r2, #4
 8001c6c:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001c6e:	4b34      	ldr	r3, [pc, #208]	@ (8001d40 <HAL_SD_MspInit+0x20c>)
 8001c70:	2203      	movs	r2, #3
 8001c72:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001c74:	4b32      	ldr	r3, [pc, #200]	@ (8001d40 <HAL_SD_MspInit+0x20c>)
 8001c76:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001c7a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001c7c:	4b30      	ldr	r3, [pc, #192]	@ (8001d40 <HAL_SD_MspInit+0x20c>)
 8001c7e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001c82:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 8001c84:	482e      	ldr	r0, [pc, #184]	@ (8001d40 <HAL_SD_MspInit+0x20c>)
 8001c86:	f002 fcd1 	bl	800462c <HAL_DMA_Init>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <HAL_SD_MspInit+0x160>
    {
      Error_Handler();
 8001c90:	f7ff fe06 	bl	80018a0 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdmmc1_rx);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4a2a      	ldr	r2, [pc, #168]	@ (8001d40 <HAL_SD_MspInit+0x20c>)
 8001c98:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c9a:	4a29      	ldr	r2, [pc, #164]	@ (8001d40 <HAL_SD_MspInit+0x20c>)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 8001ca0:	4b29      	ldr	r3, [pc, #164]	@ (8001d48 <HAL_SD_MspInit+0x214>)
 8001ca2:	4a2a      	ldr	r2, [pc, #168]	@ (8001d4c <HAL_SD_MspInit+0x218>)
 8001ca4:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 8001ca6:	4b28      	ldr	r3, [pc, #160]	@ (8001d48 <HAL_SD_MspInit+0x214>)
 8001ca8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001cac:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001cae:	4b26      	ldr	r3, [pc, #152]	@ (8001d48 <HAL_SD_MspInit+0x214>)
 8001cb0:	2240      	movs	r2, #64	@ 0x40
 8001cb2:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cb4:	4b24      	ldr	r3, [pc, #144]	@ (8001d48 <HAL_SD_MspInit+0x214>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001cba:	4b23      	ldr	r3, [pc, #140]	@ (8001d48 <HAL_SD_MspInit+0x214>)
 8001cbc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001cc0:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001cc2:	4b21      	ldr	r3, [pc, #132]	@ (8001d48 <HAL_SD_MspInit+0x214>)
 8001cc4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001cc8:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001cca:	4b1f      	ldr	r3, [pc, #124]	@ (8001d48 <HAL_SD_MspInit+0x214>)
 8001ccc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001cd0:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 8001cd2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d48 <HAL_SD_MspInit+0x214>)
 8001cd4:	2220      	movs	r2, #32
 8001cd6:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001cd8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d48 <HAL_SD_MspInit+0x214>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001cde:	4b1a      	ldr	r3, [pc, #104]	@ (8001d48 <HAL_SD_MspInit+0x214>)
 8001ce0:	2204      	movs	r2, #4
 8001ce2:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001ce4:	4b18      	ldr	r3, [pc, #96]	@ (8001d48 <HAL_SD_MspInit+0x214>)
 8001ce6:	2203      	movs	r2, #3
 8001ce8:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001cea:	4b17      	ldr	r3, [pc, #92]	@ (8001d48 <HAL_SD_MspInit+0x214>)
 8001cec:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001cf0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001cf2:	4b15      	ldr	r3, [pc, #84]	@ (8001d48 <HAL_SD_MspInit+0x214>)
 8001cf4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001cf8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 8001cfa:	4813      	ldr	r0, [pc, #76]	@ (8001d48 <HAL_SD_MspInit+0x214>)
 8001cfc:	f002 fc96 	bl	800462c <HAL_DMA_Init>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <HAL_SD_MspInit+0x1d6>
    {
      Error_Handler();
 8001d06:	f7ff fdcb 	bl	80018a0 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdmmc1_tx);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a0e      	ldr	r2, [pc, #56]	@ (8001d48 <HAL_SD_MspInit+0x214>)
 8001d0e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001d10:	4a0d      	ldr	r2, [pc, #52]	@ (8001d48 <HAL_SD_MspInit+0x214>)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 1, 0);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2101      	movs	r1, #1
 8001d1a:	2031      	movs	r0, #49	@ 0x31
 8001d1c:	f002 fc4f 	bl	80045be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8001d20:	2031      	movs	r0, #49	@ 0x31
 8001d22:	f002 fc68 	bl	80045f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8001d26:	bf00      	nop
 8001d28:	37b0      	adds	r7, #176	@ 0xb0
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	40012c00 	.word	0x40012c00
 8001d34:	40023800 	.word	0x40023800
 8001d38:	40020800 	.word	0x40020800
 8001d3c:	40020c00 	.word	0x40020c00
 8001d40:	20000d64 	.word	0x20000d64
 8001d44:	40026458 	.word	0x40026458
 8001d48:	20000dc4 	.word	0x20000dc4
 8001d4c:	400264a0 	.word	0x400264a0

08001d50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d56:	4b0f      	ldr	r3, [pc, #60]	@ (8001d94 <HAL_MspInit+0x44>)
 8001d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5a:	4a0e      	ldr	r2, [pc, #56]	@ (8001d94 <HAL_MspInit+0x44>)
 8001d5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d62:	4b0c      	ldr	r3, [pc, #48]	@ (8001d94 <HAL_MspInit+0x44>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d6a:	607b      	str	r3, [r7, #4]
 8001d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d6e:	4b09      	ldr	r3, [pc, #36]	@ (8001d94 <HAL_MspInit+0x44>)
 8001d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d72:	4a08      	ldr	r2, [pc, #32]	@ (8001d94 <HAL_MspInit+0x44>)
 8001d74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d78:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d7a:	4b06      	ldr	r3, [pc, #24]	@ (8001d94 <HAL_MspInit+0x44>)
 8001d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d82:	603b      	str	r3, [r7, #0]
 8001d84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	40023800 	.word	0x40023800

08001d98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d9c:	bf00      	nop
 8001d9e:	e7fd      	b.n	8001d9c <NMI_Handler+0x4>

08001da0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001da4:	bf00      	nop
 8001da6:	e7fd      	b.n	8001da4 <HardFault_Handler+0x4>

08001da8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dac:	bf00      	nop
 8001dae:	e7fd      	b.n	8001dac <MemManage_Handler+0x4>

08001db0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001db4:	bf00      	nop
 8001db6:	e7fd      	b.n	8001db4 <BusFault_Handler+0x4>

08001db8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dbc:	bf00      	nop
 8001dbe:	e7fd      	b.n	8001dbc <UsageFault_Handler+0x4>

08001dc0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dd2:	bf00      	nop
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr

08001ddc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001de0:	bf00      	nop
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr

08001dea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dea:	b580      	push	{r7, lr}
 8001dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dee:	f002 fac7 	bl	8004380 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8001dfa:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001dfe:	f003 fb8d 	bl	800551c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}
	...

08001e08 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8001e0c:	4802      	ldr	r0, [pc, #8]	@ (8001e18 <SDMMC1_IRQHandler+0x10>)
 8001e0e:	f006 fab3 	bl	8008378 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	20000ce0 	.word	0x20000ce0

08001e1c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8001e20:	4802      	ldr	r0, [pc, #8]	@ (8001e2c <DMA2_Stream1_IRQHandler+0x10>)
 8001e22:	f002 fe01 	bl	8004a28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	20000c7c 	.word	0x20000c7c

08001e30 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8001e34:	4802      	ldr	r0, [pc, #8]	@ (8001e40 <DMA2_Stream3_IRQHandler+0x10>)
 8001e36:	f002 fdf7 	bl	8004a28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000d64 	.word	0x20000d64

08001e44 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8001e48:	4802      	ldr	r0, [pc, #8]	@ (8001e54 <DMA2_Stream6_IRQHandler+0x10>)
 8001e4a:	f002 fded 	bl	8004a28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000dc4 	.word	0x20000dc4

08001e58 <DMA2_Stream7_IRQHandler>:
  * @brief This function handles DMA2 Stream 7 interrupt request.
  * @param None
  * @retval None
  */
void AUDIO_IN_SAIx_DMAx_IRQHandler(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
	//extern SAI_HandleTypeDef haudio_in_sai;
	HAL_DMA_IRQHandler(haudio_in_sai.hdmarx);
 8001e5c:	4b03      	ldr	r3, [pc, #12]	@ (8001e6c <DMA2_Stream7_IRQHandler+0x14>)
 8001e5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e60:	4618      	mov	r0, r3
 8001e62:	f002 fde1 	bl	8004a28 <HAL_DMA_IRQHandler>
}
 8001e66:	bf00      	nop
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20000f94 	.word	0x20000f94

08001e70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  return 1;
 8001e74:	2301      	movs	r3, #1
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <_kill>:

int _kill(int pid, int sig)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e8a:	f010 fca1 	bl	80127d0 <__errno>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2216      	movs	r2, #22
 8001e92:	601a      	str	r2, [r3, #0]
  return -1;
 8001e94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <_exit>:

void _exit (int status)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff ffe7 	bl	8001e80 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001eb2:	bf00      	nop
 8001eb4:	e7fd      	b.n	8001eb2 <_exit+0x12>

08001eb6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b086      	sub	sp, #24
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	60f8      	str	r0, [r7, #12]
 8001ebe:	60b9      	str	r1, [r7, #8]
 8001ec0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	617b      	str	r3, [r7, #20]
 8001ec6:	e00a      	b.n	8001ede <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ec8:	f3af 8000 	nop.w
 8001ecc:	4601      	mov	r1, r0
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	1c5a      	adds	r2, r3, #1
 8001ed2:	60ba      	str	r2, [r7, #8]
 8001ed4:	b2ca      	uxtb	r2, r1
 8001ed6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	3301      	adds	r3, #1
 8001edc:	617b      	str	r3, [r7, #20]
 8001ede:	697a      	ldr	r2, [r7, #20]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	dbf0      	blt.n	8001ec8 <_read+0x12>
  }

  return len;
 8001ee6:	687b      	ldr	r3, [r7, #4]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3718      	adds	r7, #24
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001efc:	2300      	movs	r3, #0
 8001efe:	617b      	str	r3, [r7, #20]
 8001f00:	e009      	b.n	8001f16 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	1c5a      	adds	r2, r3, #1
 8001f06:	60ba      	str	r2, [r7, #8]
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff fb74 	bl	80015f8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	3301      	adds	r3, #1
 8001f14:	617b      	str	r3, [r7, #20]
 8001f16:	697a      	ldr	r2, [r7, #20]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	dbf1      	blt.n	8001f02 <_write+0x12>
  }
  return len;
 8001f1e:	687b      	ldr	r3, [r7, #4]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <_close>:

int _close(int file)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f50:	605a      	str	r2, [r3, #4]
  return 0;
 8001f52:	2300      	movs	r3, #0
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <_isatty>:

int _isatty(int file)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f68:	2301      	movs	r3, #1
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr

08001f76 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f76:	b480      	push	{r7}
 8001f78:	b085      	sub	sp, #20
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	60f8      	str	r0, [r7, #12]
 8001f7e:	60b9      	str	r1, [r7, #8]
 8001f80:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f82:	2300      	movs	r3, #0
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3714      	adds	r7, #20
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b086      	sub	sp, #24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f98:	4a14      	ldr	r2, [pc, #80]	@ (8001fec <_sbrk+0x5c>)
 8001f9a:	4b15      	ldr	r3, [pc, #84]	@ (8001ff0 <_sbrk+0x60>)
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fa4:	4b13      	ldr	r3, [pc, #76]	@ (8001ff4 <_sbrk+0x64>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d102      	bne.n	8001fb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fac:	4b11      	ldr	r3, [pc, #68]	@ (8001ff4 <_sbrk+0x64>)
 8001fae:	4a12      	ldr	r2, [pc, #72]	@ (8001ff8 <_sbrk+0x68>)
 8001fb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fb2:	4b10      	ldr	r3, [pc, #64]	@ (8001ff4 <_sbrk+0x64>)
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4413      	add	r3, r2
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d207      	bcs.n	8001fd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fc0:	f010 fc06 	bl	80127d0 <__errno>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	220c      	movs	r2, #12
 8001fc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fca:	f04f 33ff 	mov.w	r3, #4294967295
 8001fce:	e009      	b.n	8001fe4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fd0:	4b08      	ldr	r3, [pc, #32]	@ (8001ff4 <_sbrk+0x64>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fd6:	4b07      	ldr	r3, [pc, #28]	@ (8001ff4 <_sbrk+0x64>)
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4413      	add	r3, r2
 8001fde:	4a05      	ldr	r2, [pc, #20]	@ (8001ff4 <_sbrk+0x64>)
 8001fe0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3718      	adds	r7, #24
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	20050000 	.word	0x20050000
 8001ff0:	00000800 	.word	0x00000800
 8001ff4:	20000e24 	.word	0x20000e24
 8001ff8:	20005fe0 	.word	0x20005fe0

08001ffc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002000:	4b06      	ldr	r3, [pc, #24]	@ (800201c <SystemInit+0x20>)
 8002002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002006:	4a05      	ldr	r2, [pc, #20]	@ (800201c <SystemInit+0x20>)
 8002008:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800200c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002010:	bf00      	nop
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	e000ed00 	.word	0xe000ed00

08002020 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002024:	4b14      	ldr	r3, [pc, #80]	@ (8002078 <MX_USART1_UART_Init+0x58>)
 8002026:	4a15      	ldr	r2, [pc, #84]	@ (800207c <MX_USART1_UART_Init+0x5c>)
 8002028:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800202a:	4b13      	ldr	r3, [pc, #76]	@ (8002078 <MX_USART1_UART_Init+0x58>)
 800202c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002030:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002032:	4b11      	ldr	r3, [pc, #68]	@ (8002078 <MX_USART1_UART_Init+0x58>)
 8002034:	2200      	movs	r2, #0
 8002036:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002038:	4b0f      	ldr	r3, [pc, #60]	@ (8002078 <MX_USART1_UART_Init+0x58>)
 800203a:	2200      	movs	r2, #0
 800203c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800203e:	4b0e      	ldr	r3, [pc, #56]	@ (8002078 <MX_USART1_UART_Init+0x58>)
 8002040:	2200      	movs	r2, #0
 8002042:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002044:	4b0c      	ldr	r3, [pc, #48]	@ (8002078 <MX_USART1_UART_Init+0x58>)
 8002046:	220c      	movs	r2, #12
 8002048:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800204a:	4b0b      	ldr	r3, [pc, #44]	@ (8002078 <MX_USART1_UART_Init+0x58>)
 800204c:	2200      	movs	r2, #0
 800204e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002050:	4b09      	ldr	r3, [pc, #36]	@ (8002078 <MX_USART1_UART_Init+0x58>)
 8002052:	2200      	movs	r2, #0
 8002054:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002056:	4b08      	ldr	r3, [pc, #32]	@ (8002078 <MX_USART1_UART_Init+0x58>)
 8002058:	2200      	movs	r2, #0
 800205a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800205c:	4b06      	ldr	r3, [pc, #24]	@ (8002078 <MX_USART1_UART_Init+0x58>)
 800205e:	2200      	movs	r2, #0
 8002060:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002062:	4805      	ldr	r0, [pc, #20]	@ (8002078 <MX_USART1_UART_Init+0x58>)
 8002064:	f007 f830 	bl	80090c8 <HAL_UART_Init>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800206e:	f7ff fc17 	bl	80018a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002072:	bf00      	nop
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	20000e28 	.word	0x20000e28
 800207c:	40011000 	.word	0x40011000

08002080 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b0ac      	sub	sp, #176	@ 0xb0
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002088:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	605a      	str	r2, [r3, #4]
 8002092:	609a      	str	r2, [r3, #8]
 8002094:	60da      	str	r2, [r3, #12]
 8002096:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002098:	f107 0318 	add.w	r3, r7, #24
 800209c:	2284      	movs	r2, #132	@ 0x84
 800209e:	2100      	movs	r1, #0
 80020a0:	4618      	mov	r0, r3
 80020a2:	f010 fb33 	bl	801270c <memset>
  if(uartHandle->Instance==USART1)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a32      	ldr	r2, [pc, #200]	@ (8002174 <HAL_UART_MspInit+0xf4>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d15c      	bne.n	800216a <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80020b0:	2340      	movs	r3, #64	@ 0x40
 80020b2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80020b4:	2300      	movs	r3, #0
 80020b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020b8:	f107 0318 	add.w	r3, r7, #24
 80020bc:	4618      	mov	r0, r3
 80020be:	f004 fcfd 	bl	8006abc <HAL_RCCEx_PeriphCLKConfig>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d001      	beq.n	80020cc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80020c8:	f7ff fbea 	bl	80018a0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80020cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002178 <HAL_UART_MspInit+0xf8>)
 80020ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d0:	4a29      	ldr	r2, [pc, #164]	@ (8002178 <HAL_UART_MspInit+0xf8>)
 80020d2:	f043 0310 	orr.w	r3, r3, #16
 80020d6:	6453      	str	r3, [r2, #68]	@ 0x44
 80020d8:	4b27      	ldr	r3, [pc, #156]	@ (8002178 <HAL_UART_MspInit+0xf8>)
 80020da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020dc:	f003 0310 	and.w	r3, r3, #16
 80020e0:	617b      	str	r3, [r7, #20]
 80020e2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020e4:	4b24      	ldr	r3, [pc, #144]	@ (8002178 <HAL_UART_MspInit+0xf8>)
 80020e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e8:	4a23      	ldr	r2, [pc, #140]	@ (8002178 <HAL_UART_MspInit+0xf8>)
 80020ea:	f043 0302 	orr.w	r3, r3, #2
 80020ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80020f0:	4b21      	ldr	r3, [pc, #132]	@ (8002178 <HAL_UART_MspInit+0xf8>)
 80020f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f4:	f003 0302 	and.w	r3, r3, #2
 80020f8:	613b      	str	r3, [r7, #16]
 80020fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fc:	4b1e      	ldr	r3, [pc, #120]	@ (8002178 <HAL_UART_MspInit+0xf8>)
 80020fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002100:	4a1d      	ldr	r2, [pc, #116]	@ (8002178 <HAL_UART_MspInit+0xf8>)
 8002102:	f043 0301 	orr.w	r3, r3, #1
 8002106:	6313      	str	r3, [r2, #48]	@ 0x30
 8002108:	4b1b      	ldr	r3, [pc, #108]	@ (8002178 <HAL_UART_MspInit+0xf8>)
 800210a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210c:	f003 0301 	and.w	r3, r3, #1
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002114:	2380      	movs	r3, #128	@ 0x80
 8002116:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211a:	2302      	movs	r3, #2
 800211c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002126:	2303      	movs	r3, #3
 8002128:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800212c:	2307      	movs	r3, #7
 800212e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002132:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002136:	4619      	mov	r1, r3
 8002138:	4810      	ldr	r0, [pc, #64]	@ (800217c <HAL_UART_MspInit+0xfc>)
 800213a:	f002 feeb 	bl	8004f14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800213e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002142:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002146:	2302      	movs	r3, #2
 8002148:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214c:	2300      	movs	r3, #0
 800214e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002152:	2303      	movs	r3, #3
 8002154:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002158:	2307      	movs	r3, #7
 800215a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800215e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002162:	4619      	mov	r1, r3
 8002164:	4806      	ldr	r0, [pc, #24]	@ (8002180 <HAL_UART_MspInit+0x100>)
 8002166:	f002 fed5 	bl	8004f14 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800216a:	bf00      	nop
 800216c:	37b0      	adds	r7, #176	@ 0xb0
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	40011000 	.word	0x40011000
 8002178:	40023800 	.word	0x40023800
 800217c:	40020400 	.word	0x40020400
 8002180:	40020000 	.word	0x40020000

08002184 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002184:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021bc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002188:	f7ff ff38 	bl	8001ffc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800218c:	480c      	ldr	r0, [pc, #48]	@ (80021c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800218e:	490d      	ldr	r1, [pc, #52]	@ (80021c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002190:	4a0d      	ldr	r2, [pc, #52]	@ (80021c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002192:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002194:	e002      	b.n	800219c <LoopCopyDataInit>

08002196 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002196:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002198:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800219a:	3304      	adds	r3, #4

0800219c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800219c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800219e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021a0:	d3f9      	bcc.n	8002196 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021a2:	4a0a      	ldr	r2, [pc, #40]	@ (80021cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021a4:	4c0a      	ldr	r4, [pc, #40]	@ (80021d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021a8:	e001      	b.n	80021ae <LoopFillZerobss>

080021aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021ac:	3204      	adds	r2, #4

080021ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021b0:	d3fb      	bcc.n	80021aa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80021b2:	f010 fb13 	bl	80127dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021b6:	f7ff f911 	bl	80013dc <main>
  bx  lr    
 80021ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021bc:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80021c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021c4:	200009d4 	.word	0x200009d4
  ldr r2, =_sidata
 80021c8:	080be5f8 	.word	0x080be5f8
  ldr r2, =_sbss
 80021cc:	200009d4 	.word	0x200009d4
  ldr r4, =_ebss
 80021d0:	20005fdc 	.word	0x20005fdc

080021d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021d4:	e7fe      	b.n	80021d4 <ADC_IRQHandler>
	...

080021d8 <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b088      	sub	sp, #32
 80021dc:	af00      	add	r7, sp, #0
 80021de:	607b      	str	r3, [r7, #4]
 80021e0:	4603      	mov	r3, r0
 80021e2:	81fb      	strh	r3, [r7, #14]
 80021e4:	460b      	mov	r3, r1
 80021e6:	81bb      	strh	r3, [r7, #12]
 80021e8:	4613      	mov	r3, r2
 80021ea:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80021ec:	2300      	movs	r3, #0
 80021ee:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 80021f0:	89bb      	ldrh	r3, [r7, #12]
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 80021f6:	89bb      	ldrh	r3, [r7, #12]
 80021f8:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80021fc:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 80021fe:	2300      	movs	r3, #0
 8002200:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8002202:	f001 fc71 	bl	8003ae8 <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 8002206:	89fb      	ldrh	r3, [r7, #14]
 8002208:	b2db      	uxtb	r3, r3
 800220a:	2203      	movs	r2, #3
 800220c:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8002210:	4618      	mov	r0, r3
 8002212:	f001 fafb 	bl	800380c <CODEC_IO_Write>
 8002216:	4603      	mov	r3, r0
 8002218:	461a      	mov	r2, r3
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	4413      	add	r3, r2
 800221e:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 8002220:	89fb      	ldrh	r3, [r7, #14]
 8002222:	b2db      	uxtb	r3, r3
 8002224:	2200      	movs	r2, #0
 8002226:	f640 0117 	movw	r1, #2071	@ 0x817
 800222a:	4618      	mov	r0, r3
 800222c:	f001 faee 	bl	800380c <CODEC_IO_Write>
 8002230:	4603      	mov	r3, r0
 8002232:	461a      	mov	r2, r3
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	4413      	add	r3, r2
 8002238:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 800223a:	89fb      	ldrh	r3, [r7, #14]
 800223c:	b2db      	uxtb	r3, r3
 800223e:	2200      	movs	r2, #0
 8002240:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8002244:	4618      	mov	r0, r3
 8002246:	f001 fae1 	bl	800380c <CODEC_IO_Write>
 800224a:	4603      	mov	r3, r0
 800224c:	461a      	mov	r2, r3
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	4413      	add	r3, r2
 8002252:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8002254:	89fb      	ldrh	r3, [r7, #14]
 8002256:	b2db      	uxtb	r3, r3
 8002258:	226c      	movs	r2, #108	@ 0x6c
 800225a:	2139      	movs	r1, #57	@ 0x39
 800225c:	4618      	mov	r0, r3
 800225e:	f001 fad5 	bl	800380c <CODEC_IO_Write>
 8002262:	4603      	mov	r3, r0
 8002264:	461a      	mov	r2, r3
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	4413      	add	r3, r2
 800226a:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 800226c:	8afb      	ldrh	r3, [r7, #22]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d00c      	beq.n	800228c <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 8002272:	89fb      	ldrh	r3, [r7, #14]
 8002274:	b2db      	uxtb	r3, r3
 8002276:	2213      	movs	r2, #19
 8002278:	2101      	movs	r1, #1
 800227a:	4618      	mov	r0, r3
 800227c:	f001 fac6 	bl	800380c <CODEC_IO_Write>
 8002280:	4603      	mov	r3, r0
 8002282:	461a      	mov	r2, r3
 8002284:	69fb      	ldr	r3, [r7, #28]
 8002286:	4413      	add	r3, r2
 8002288:	61fb      	str	r3, [r7, #28]
 800228a:	e00b      	b.n	80022a4 <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 800228c:	89fb      	ldrh	r3, [r7, #14]
 800228e:	b2db      	uxtb	r3, r3
 8002290:	2203      	movs	r2, #3
 8002292:	2101      	movs	r1, #1
 8002294:	4618      	mov	r0, r3
 8002296:	f001 fab9 	bl	800380c <CODEC_IO_Write>
 800229a:	4603      	mov	r3, r0
 800229c:	461a      	mov	r2, r3
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	4413      	add	r3, r2
 80022a2:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 80022a4:	2032      	movs	r0, #50	@ 0x32
 80022a6:	f001 fc87 	bl	8003bb8 <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 80022aa:	8b3b      	ldrh	r3, [r7, #24]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	f000 815f 	beq.w	8002570 <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 80022b2:	4bae      	ldr	r3, [pc, #696]	@ (800256c <wm8994_Init+0x394>)
 80022b4:	2201      	movs	r2, #1
 80022b6:	601a      	str	r2, [r3, #0]

    switch (output_device)
 80022b8:	8b3b      	ldrh	r3, [r7, #24]
 80022ba:	2b03      	cmp	r3, #3
 80022bc:	f000 808c 	beq.w	80023d8 <wm8994_Init+0x200>
 80022c0:	2b03      	cmp	r3, #3
 80022c2:	f300 8111 	bgt.w	80024e8 <wm8994_Init+0x310>
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d002      	beq.n	80022d0 <wm8994_Init+0xf8>
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d042      	beq.n	8002354 <wm8994_Init+0x17c>
 80022ce:	e10b      	b.n	80024e8 <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 80022d0:	89fb      	ldrh	r3, [r7, #14]
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	f640 420c 	movw	r2, #3084	@ 0xc0c
 80022d8:	2105      	movs	r1, #5
 80022da:	4618      	mov	r0, r3
 80022dc:	f001 fa96 	bl	800380c <CODEC_IO_Write>
 80022e0:	4603      	mov	r3, r0
 80022e2:	461a      	mov	r2, r3
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	4413      	add	r3, r2
 80022e8:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 80022ea:	89fb      	ldrh	r3, [r7, #14]
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	2200      	movs	r2, #0
 80022f0:	f240 6101 	movw	r1, #1537	@ 0x601
 80022f4:	4618      	mov	r0, r3
 80022f6:	f001 fa89 	bl	800380c <CODEC_IO_Write>
 80022fa:	4603      	mov	r3, r0
 80022fc:	461a      	mov	r2, r3
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	4413      	add	r3, r2
 8002302:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8002304:	89fb      	ldrh	r3, [r7, #14]
 8002306:	b2db      	uxtb	r3, r3
 8002308:	2200      	movs	r2, #0
 800230a:	f240 6102 	movw	r1, #1538	@ 0x602
 800230e:	4618      	mov	r0, r3
 8002310:	f001 fa7c 	bl	800380c <CODEC_IO_Write>
 8002314:	4603      	mov	r3, r0
 8002316:	461a      	mov	r2, r3
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	4413      	add	r3, r2
 800231c:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800231e:	89fb      	ldrh	r3, [r7, #14]
 8002320:	b2db      	uxtb	r3, r3
 8002322:	2202      	movs	r2, #2
 8002324:	f240 6104 	movw	r1, #1540	@ 0x604
 8002328:	4618      	mov	r0, r3
 800232a:	f001 fa6f 	bl	800380c <CODEC_IO_Write>
 800232e:	4603      	mov	r3, r0
 8002330:	461a      	mov	r2, r3
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	4413      	add	r3, r2
 8002336:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8002338:	89fb      	ldrh	r3, [r7, #14]
 800233a:	b2db      	uxtb	r3, r3
 800233c:	2202      	movs	r2, #2
 800233e:	f240 6105 	movw	r1, #1541	@ 0x605
 8002342:	4618      	mov	r0, r3
 8002344:	f001 fa62 	bl	800380c <CODEC_IO_Write>
 8002348:	4603      	mov	r3, r0
 800234a:	461a      	mov	r2, r3
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	4413      	add	r3, r2
 8002350:	61fb      	str	r3, [r7, #28]
      break;
 8002352:	e110      	b.n	8002576 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8002354:	89fb      	ldrh	r3, [r7, #14]
 8002356:	b2db      	uxtb	r3, r3
 8002358:	f240 3203 	movw	r2, #771	@ 0x303
 800235c:	2105      	movs	r1, #5
 800235e:	4618      	mov	r0, r3
 8002360:	f001 fa54 	bl	800380c <CODEC_IO_Write>
 8002364:	4603      	mov	r3, r0
 8002366:	461a      	mov	r2, r3
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	4413      	add	r3, r2
 800236c:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800236e:	89fb      	ldrh	r3, [r7, #14]
 8002370:	b2db      	uxtb	r3, r3
 8002372:	2201      	movs	r2, #1
 8002374:	f240 6101 	movw	r1, #1537	@ 0x601
 8002378:	4618      	mov	r0, r3
 800237a:	f001 fa47 	bl	800380c <CODEC_IO_Write>
 800237e:	4603      	mov	r3, r0
 8002380:	461a      	mov	r2, r3
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	4413      	add	r3, r2
 8002386:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8002388:	89fb      	ldrh	r3, [r7, #14]
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2201      	movs	r2, #1
 800238e:	f240 6102 	movw	r1, #1538	@ 0x602
 8002392:	4618      	mov	r0, r3
 8002394:	f001 fa3a 	bl	800380c <CODEC_IO_Write>
 8002398:	4603      	mov	r3, r0
 800239a:	461a      	mov	r2, r3
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	4413      	add	r3, r2
 80023a0:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80023a2:	89fb      	ldrh	r3, [r7, #14]
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	2200      	movs	r2, #0
 80023a8:	f240 6104 	movw	r1, #1540	@ 0x604
 80023ac:	4618      	mov	r0, r3
 80023ae:	f001 fa2d 	bl	800380c <CODEC_IO_Write>
 80023b2:	4603      	mov	r3, r0
 80023b4:	461a      	mov	r2, r3
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	4413      	add	r3, r2
 80023ba:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80023bc:	89fb      	ldrh	r3, [r7, #14]
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	2200      	movs	r2, #0
 80023c2:	f240 6105 	movw	r1, #1541	@ 0x605
 80023c6:	4618      	mov	r0, r3
 80023c8:	f001 fa20 	bl	800380c <CODEC_IO_Write>
 80023cc:	4603      	mov	r3, r0
 80023ce:	461a      	mov	r2, r3
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	4413      	add	r3, r2
 80023d4:	61fb      	str	r3, [r7, #28]
      break;
 80023d6:	e0ce      	b.n	8002576 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 80023d8:	8afb      	ldrh	r3, [r7, #22]
 80023da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023de:	d141      	bne.n	8002464 <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80023e0:	89fb      	ldrh	r3, [r7, #14]
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	f640 720f 	movw	r2, #3855	@ 0xf0f
 80023e8:	2105      	movs	r1, #5
 80023ea:	4618      	mov	r0, r3
 80023ec:	f001 fa0e 	bl	800380c <CODEC_IO_Write>
 80023f0:	4603      	mov	r3, r0
 80023f2:	461a      	mov	r2, r3
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	4413      	add	r3, r2
 80023f8:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 80023fa:	89fb      	ldrh	r3, [r7, #14]
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	2203      	movs	r2, #3
 8002400:	f240 6101 	movw	r1, #1537	@ 0x601
 8002404:	4618      	mov	r0, r3
 8002406:	f001 fa01 	bl	800380c <CODEC_IO_Write>
 800240a:	4603      	mov	r3, r0
 800240c:	461a      	mov	r2, r3
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	4413      	add	r3, r2
 8002412:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8002414:	89fb      	ldrh	r3, [r7, #14]
 8002416:	b2db      	uxtb	r3, r3
 8002418:	2203      	movs	r2, #3
 800241a:	f240 6102 	movw	r1, #1538	@ 0x602
 800241e:	4618      	mov	r0, r3
 8002420:	f001 f9f4 	bl	800380c <CODEC_IO_Write>
 8002424:	4603      	mov	r3, r0
 8002426:	461a      	mov	r2, r3
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	4413      	add	r3, r2
 800242c:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 800242e:	89fb      	ldrh	r3, [r7, #14]
 8002430:	b2db      	uxtb	r3, r3
 8002432:	2203      	movs	r2, #3
 8002434:	f240 6104 	movw	r1, #1540	@ 0x604
 8002438:	4618      	mov	r0, r3
 800243a:	f001 f9e7 	bl	800380c <CODEC_IO_Write>
 800243e:	4603      	mov	r3, r0
 8002440:	461a      	mov	r2, r3
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	4413      	add	r3, r2
 8002446:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 8002448:	89fb      	ldrh	r3, [r7, #14]
 800244a:	b2db      	uxtb	r3, r3
 800244c:	2203      	movs	r2, #3
 800244e:	f240 6105 	movw	r1, #1541	@ 0x605
 8002452:	4618      	mov	r0, r3
 8002454:	f001 f9da 	bl	800380c <CODEC_IO_Write>
 8002458:	4603      	mov	r3, r0
 800245a:	461a      	mov	r2, r3
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	4413      	add	r3, r2
 8002460:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 8002462:	e088      	b.n	8002576 <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8002464:	89fb      	ldrh	r3, [r7, #14]
 8002466:	b2db      	uxtb	r3, r3
 8002468:	f640 720f 	movw	r2, #3855	@ 0xf0f
 800246c:	2105      	movs	r1, #5
 800246e:	4618      	mov	r0, r3
 8002470:	f001 f9cc 	bl	800380c <CODEC_IO_Write>
 8002474:	4603      	mov	r3, r0
 8002476:	461a      	mov	r2, r3
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	4413      	add	r3, r2
 800247c:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800247e:	89fb      	ldrh	r3, [r7, #14]
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2201      	movs	r2, #1
 8002484:	f240 6101 	movw	r1, #1537	@ 0x601
 8002488:	4618      	mov	r0, r3
 800248a:	f001 f9bf 	bl	800380c <CODEC_IO_Write>
 800248e:	4603      	mov	r3, r0
 8002490:	461a      	mov	r2, r3
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	4413      	add	r3, r2
 8002496:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8002498:	89fb      	ldrh	r3, [r7, #14]
 800249a:	b2db      	uxtb	r3, r3
 800249c:	2201      	movs	r2, #1
 800249e:	f240 6102 	movw	r1, #1538	@ 0x602
 80024a2:	4618      	mov	r0, r3
 80024a4:	f001 f9b2 	bl	800380c <CODEC_IO_Write>
 80024a8:	4603      	mov	r3, r0
 80024aa:	461a      	mov	r2, r3
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	4413      	add	r3, r2
 80024b0:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80024b2:	89fb      	ldrh	r3, [r7, #14]
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	2202      	movs	r2, #2
 80024b8:	f240 6104 	movw	r1, #1540	@ 0x604
 80024bc:	4618      	mov	r0, r3
 80024be:	f001 f9a5 	bl	800380c <CODEC_IO_Write>
 80024c2:	4603      	mov	r3, r0
 80024c4:	461a      	mov	r2, r3
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	4413      	add	r3, r2
 80024ca:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 80024cc:	89fb      	ldrh	r3, [r7, #14]
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	2202      	movs	r2, #2
 80024d2:	f240 6105 	movw	r1, #1541	@ 0x605
 80024d6:	4618      	mov	r0, r3
 80024d8:	f001 f998 	bl	800380c <CODEC_IO_Write>
 80024dc:	4603      	mov	r3, r0
 80024de:	461a      	mov	r2, r3
 80024e0:	69fb      	ldr	r3, [r7, #28]
 80024e2:	4413      	add	r3, r2
 80024e4:	61fb      	str	r3, [r7, #28]
      break;
 80024e6:	e046      	b.n	8002576 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80024e8:	89fb      	ldrh	r3, [r7, #14]
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	f240 3203 	movw	r2, #771	@ 0x303
 80024f0:	2105      	movs	r1, #5
 80024f2:	4618      	mov	r0, r3
 80024f4:	f001 f98a 	bl	800380c <CODEC_IO_Write>
 80024f8:	4603      	mov	r3, r0
 80024fa:	461a      	mov	r2, r3
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	4413      	add	r3, r2
 8002500:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8002502:	89fb      	ldrh	r3, [r7, #14]
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2201      	movs	r2, #1
 8002508:	f240 6101 	movw	r1, #1537	@ 0x601
 800250c:	4618      	mov	r0, r3
 800250e:	f001 f97d 	bl	800380c <CODEC_IO_Write>
 8002512:	4603      	mov	r3, r0
 8002514:	461a      	mov	r2, r3
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	4413      	add	r3, r2
 800251a:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800251c:	89fb      	ldrh	r3, [r7, #14]
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2201      	movs	r2, #1
 8002522:	f240 6102 	movw	r1, #1538	@ 0x602
 8002526:	4618      	mov	r0, r3
 8002528:	f001 f970 	bl	800380c <CODEC_IO_Write>
 800252c:	4603      	mov	r3, r0
 800252e:	461a      	mov	r2, r3
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	4413      	add	r3, r2
 8002534:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8002536:	89fb      	ldrh	r3, [r7, #14]
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2200      	movs	r2, #0
 800253c:	f240 6104 	movw	r1, #1540	@ 0x604
 8002540:	4618      	mov	r0, r3
 8002542:	f001 f963 	bl	800380c <CODEC_IO_Write>
 8002546:	4603      	mov	r3, r0
 8002548:	461a      	mov	r2, r3
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	4413      	add	r3, r2
 800254e:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8002550:	89fb      	ldrh	r3, [r7, #14]
 8002552:	b2db      	uxtb	r3, r3
 8002554:	2200      	movs	r2, #0
 8002556:	f240 6105 	movw	r1, #1541	@ 0x605
 800255a:	4618      	mov	r0, r3
 800255c:	f001 f956 	bl	800380c <CODEC_IO_Write>
 8002560:	4603      	mov	r3, r0
 8002562:	461a      	mov	r2, r3
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	4413      	add	r3, r2
 8002568:	61fb      	str	r3, [r7, #28]
      break;
 800256a:	e004      	b.n	8002576 <wm8994_Init+0x39e>
 800256c:	20000eb0 	.word	0x20000eb0
    }
  }
  else
  {
    outputEnabled = 0;
 8002570:	4b99      	ldr	r3, [pc, #612]	@ (80027d8 <wm8994_Init+0x600>)
 8002572:	2200      	movs	r2, #0
 8002574:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 8002576:	8afb      	ldrh	r3, [r7, #22]
 8002578:	2b00      	cmp	r3, #0
 800257a:	f000 81ab 	beq.w	80028d4 <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 800257e:	4b97      	ldr	r3, [pc, #604]	@ (80027dc <wm8994_Init+0x604>)
 8002580:	2201      	movs	r2, #1
 8002582:	601a      	str	r2, [r3, #0]
    switch (input_device)
 8002584:	8afb      	ldrh	r3, [r7, #22]
 8002586:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800258a:	f000 8129 	beq.w	80027e0 <wm8994_Init+0x608>
 800258e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002592:	f300 819b 	bgt.w	80028cc <wm8994_Init+0x6f4>
 8002596:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800259a:	d05a      	beq.n	8002652 <wm8994_Init+0x47a>
 800259c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80025a0:	f300 8194 	bgt.w	80028cc <wm8994_Init+0x6f4>
 80025a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025a8:	f000 80c6 	beq.w	8002738 <wm8994_Init+0x560>
 80025ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025b0:	f040 818c 	bne.w	80028cc <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 80025b4:	89fb      	ldrh	r3, [r7, #14]
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 80025bc:	2104      	movs	r1, #4
 80025be:	4618      	mov	r0, r3
 80025c0:	f001 f924 	bl	800380c <CODEC_IO_Write>
 80025c4:	4603      	mov	r3, r0
 80025c6:	461a      	mov	r2, r3
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	4413      	add	r3, r2
 80025cc:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 80025ce:	89fb      	ldrh	r3, [r7, #14]
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	22db      	movs	r2, #219	@ 0xdb
 80025d4:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 80025d8:	4618      	mov	r0, r3
 80025da:	f001 f917 	bl	800380c <CODEC_IO_Write>
 80025de:	4603      	mov	r3, r0
 80025e0:	461a      	mov	r2, r3
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	4413      	add	r3, r2
 80025e6:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 80025e8:	89fb      	ldrh	r3, [r7, #14]
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 80025f0:	2102      	movs	r1, #2
 80025f2:	4618      	mov	r0, r3
 80025f4:	f001 f90a 	bl	800380c <CODEC_IO_Write>
 80025f8:	4603      	mov	r3, r0
 80025fa:	461a      	mov	r2, r3
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	4413      	add	r3, r2
 8002600:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8002602:	89fb      	ldrh	r3, [r7, #14]
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2202      	movs	r2, #2
 8002608:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 800260c:	4618      	mov	r0, r3
 800260e:	f001 f8fd 	bl	800380c <CODEC_IO_Write>
 8002612:	4603      	mov	r3, r0
 8002614:	461a      	mov	r2, r3
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	4413      	add	r3, r2
 800261a:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 800261c:	89fb      	ldrh	r3, [r7, #14]
 800261e:	b2db      	uxtb	r3, r3
 8002620:	2202      	movs	r2, #2
 8002622:	f240 6109 	movw	r1, #1545	@ 0x609
 8002626:	4618      	mov	r0, r3
 8002628:	f001 f8f0 	bl	800380c <CODEC_IO_Write>
 800262c:	4603      	mov	r3, r0
 800262e:	461a      	mov	r2, r3
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	4413      	add	r3, r2
 8002634:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 8002636:	89fb      	ldrh	r3, [r7, #14]
 8002638:	b2db      	uxtb	r3, r3
 800263a:	220e      	movs	r2, #14
 800263c:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002640:	4618      	mov	r0, r3
 8002642:	f001 f8e3 	bl	800380c <CODEC_IO_Write>
 8002646:	4603      	mov	r3, r0
 8002648:	461a      	mov	r2, r3
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	4413      	add	r3, r2
 800264e:	61fb      	str	r3, [r7, #28]
      break;
 8002650:	e143      	b.n	80028da <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 8002652:	89fb      	ldrh	r3, [r7, #14]
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2211      	movs	r2, #17
 8002658:	2128      	movs	r1, #40	@ 0x28
 800265a:	4618      	mov	r0, r3
 800265c:	f001 f8d6 	bl	800380c <CODEC_IO_Write>
 8002660:	4603      	mov	r3, r0
 8002662:	461a      	mov	r2, r3
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	4413      	add	r3, r2
 8002668:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 800266a:	89fb      	ldrh	r3, [r7, #14]
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2235      	movs	r2, #53	@ 0x35
 8002670:	2129      	movs	r1, #41	@ 0x29
 8002672:	4618      	mov	r0, r3
 8002674:	f001 f8ca 	bl	800380c <CODEC_IO_Write>
 8002678:	4603      	mov	r3, r0
 800267a:	461a      	mov	r2, r3
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	4413      	add	r3, r2
 8002680:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 8002682:	89fb      	ldrh	r3, [r7, #14]
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2235      	movs	r2, #53	@ 0x35
 8002688:	212a      	movs	r1, #42	@ 0x2a
 800268a:	4618      	mov	r0, r3
 800268c:	f001 f8be 	bl	800380c <CODEC_IO_Write>
 8002690:	4603      	mov	r3, r0
 8002692:	461a      	mov	r2, r3
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	4413      	add	r3, r2
 8002698:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 800269a:	89fb      	ldrh	r3, [r7, #14]
 800269c:	b2db      	uxtb	r3, r3
 800269e:	f240 3203 	movw	r2, #771	@ 0x303
 80026a2:	2104      	movs	r1, #4
 80026a4:	4618      	mov	r0, r3
 80026a6:	f001 f8b1 	bl	800380c <CODEC_IO_Write>
 80026aa:	4603      	mov	r3, r0
 80026ac:	461a      	mov	r2, r3
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	4413      	add	r3, r2
 80026b2:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80026b4:	89fb      	ldrh	r3, [r7, #14]
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	22db      	movs	r2, #219	@ 0xdb
 80026ba:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 80026be:	4618      	mov	r0, r3
 80026c0:	f001 f8a4 	bl	800380c <CODEC_IO_Write>
 80026c4:	4603      	mov	r3, r0
 80026c6:	461a      	mov	r2, r3
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	4413      	add	r3, r2
 80026cc:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 80026ce:	89fb      	ldrh	r3, [r7, #14]
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	f246 3250 	movw	r2, #25424	@ 0x6350
 80026d6:	2102      	movs	r1, #2
 80026d8:	4618      	mov	r0, r3
 80026da:	f001 f897 	bl	800380c <CODEC_IO_Write>
 80026de:	4603      	mov	r3, r0
 80026e0:	461a      	mov	r2, r3
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	4413      	add	r3, r2
 80026e6:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 80026e8:	89fb      	ldrh	r3, [r7, #14]
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	2202      	movs	r2, #2
 80026ee:	f240 6106 	movw	r1, #1542	@ 0x606
 80026f2:	4618      	mov	r0, r3
 80026f4:	f001 f88a 	bl	800380c <CODEC_IO_Write>
 80026f8:	4603      	mov	r3, r0
 80026fa:	461a      	mov	r2, r3
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	4413      	add	r3, r2
 8002700:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8002702:	89fb      	ldrh	r3, [r7, #14]
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2202      	movs	r2, #2
 8002708:	f240 6107 	movw	r1, #1543	@ 0x607
 800270c:	4618      	mov	r0, r3
 800270e:	f001 f87d 	bl	800380c <CODEC_IO_Write>
 8002712:	4603      	mov	r3, r0
 8002714:	461a      	mov	r2, r3
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	4413      	add	r3, r2
 800271a:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 800271c:	89fb      	ldrh	r3, [r7, #14]
 800271e:	b2db      	uxtb	r3, r3
 8002720:	220d      	movs	r2, #13
 8002722:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002726:	4618      	mov	r0, r3
 8002728:	f001 f870 	bl	800380c <CODEC_IO_Write>
 800272c:	4603      	mov	r3, r0
 800272e:	461a      	mov	r2, r3
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	4413      	add	r3, r2
 8002734:	61fb      	str	r3, [r7, #28]
      break;
 8002736:	e0d0      	b.n	80028da <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 8002738:	89fb      	ldrh	r3, [r7, #14]
 800273a:	b2db      	uxtb	r3, r3
 800273c:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 8002740:	2104      	movs	r1, #4
 8002742:	4618      	mov	r0, r3
 8002744:	f001 f862 	bl	800380c <CODEC_IO_Write>
 8002748:	4603      	mov	r3, r0
 800274a:	461a      	mov	r2, r3
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	4413      	add	r3, r2
 8002750:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8002752:	89fb      	ldrh	r3, [r7, #14]
 8002754:	b2db      	uxtb	r3, r3
 8002756:	22db      	movs	r2, #219	@ 0xdb
 8002758:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 800275c:	4618      	mov	r0, r3
 800275e:	f001 f855 	bl	800380c <CODEC_IO_Write>
 8002762:	4603      	mov	r3, r0
 8002764:	461a      	mov	r2, r3
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	4413      	add	r3, r2
 800276a:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 800276c:	89fb      	ldrh	r3, [r7, #14]
 800276e:	b2db      	uxtb	r3, r3
 8002770:	f246 3250 	movw	r2, #25424	@ 0x6350
 8002774:	2102      	movs	r1, #2
 8002776:	4618      	mov	r0, r3
 8002778:	f001 f848 	bl	800380c <CODEC_IO_Write>
 800277c:	4603      	mov	r3, r0
 800277e:	461a      	mov	r2, r3
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	4413      	add	r3, r2
 8002784:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8002786:	89fb      	ldrh	r3, [r7, #14]
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2202      	movs	r2, #2
 800278c:	f240 6106 	movw	r1, #1542	@ 0x606
 8002790:	4618      	mov	r0, r3
 8002792:	f001 f83b 	bl	800380c <CODEC_IO_Write>
 8002796:	4603      	mov	r3, r0
 8002798:	461a      	mov	r2, r3
 800279a:	69fb      	ldr	r3, [r7, #28]
 800279c:	4413      	add	r3, r2
 800279e:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80027a0:	89fb      	ldrh	r3, [r7, #14]
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	2202      	movs	r2, #2
 80027a6:	f240 6107 	movw	r1, #1543	@ 0x607
 80027aa:	4618      	mov	r0, r3
 80027ac:	f001 f82e 	bl	800380c <CODEC_IO_Write>
 80027b0:	4603      	mov	r3, r0
 80027b2:	461a      	mov	r2, r3
 80027b4:	69fb      	ldr	r3, [r7, #28]
 80027b6:	4413      	add	r3, r2
 80027b8:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80027ba:	89fb      	ldrh	r3, [r7, #14]
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	220d      	movs	r2, #13
 80027c0:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80027c4:	4618      	mov	r0, r3
 80027c6:	f001 f821 	bl	800380c <CODEC_IO_Write>
 80027ca:	4603      	mov	r3, r0
 80027cc:	461a      	mov	r2, r3
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	4413      	add	r3, r2
 80027d2:	61fb      	str	r3, [r7, #28]
      break; 
 80027d4:	e081      	b.n	80028da <wm8994_Init+0x702>
 80027d6:	bf00      	nop
 80027d8:	20000eb0 	.word	0x20000eb0
 80027dc:	20000eb4 	.word	0x20000eb4
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 80027e0:	89fb      	ldrh	r3, [r7, #14]
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	f640 723c 	movw	r2, #3900	@ 0xf3c
 80027e8:	2104      	movs	r1, #4
 80027ea:	4618      	mov	r0, r3
 80027ec:	f001 f80e 	bl	800380c <CODEC_IO_Write>
 80027f0:	4603      	mov	r3, r0
 80027f2:	461a      	mov	r2, r3
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	4413      	add	r3, r2
 80027f8:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 80027fa:	89fb      	ldrh	r3, [r7, #14]
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	22db      	movs	r2, #219	@ 0xdb
 8002800:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8002804:	4618      	mov	r0, r3
 8002806:	f001 f801 	bl	800380c <CODEC_IO_Write>
 800280a:	4603      	mov	r3, r0
 800280c:	461a      	mov	r2, r3
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	4413      	add	r3, r2
 8002812:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8002814:	89fb      	ldrh	r3, [r7, #14]
 8002816:	b2db      	uxtb	r3, r3
 8002818:	22db      	movs	r2, #219	@ 0xdb
 800281a:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 800281e:	4618      	mov	r0, r3
 8002820:	f000 fff4 	bl	800380c <CODEC_IO_Write>
 8002824:	4603      	mov	r3, r0
 8002826:	461a      	mov	r2, r3
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	4413      	add	r3, r2
 800282c:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 800282e:	89fb      	ldrh	r3, [r7, #14]
 8002830:	b2db      	uxtb	r3, r3
 8002832:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 8002836:	2102      	movs	r1, #2
 8002838:	4618      	mov	r0, r3
 800283a:	f000 ffe7 	bl	800380c <CODEC_IO_Write>
 800283e:	4603      	mov	r3, r0
 8002840:	461a      	mov	r2, r3
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	4413      	add	r3, r2
 8002846:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8002848:	89fb      	ldrh	r3, [r7, #14]
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2202      	movs	r2, #2
 800284e:	f240 6106 	movw	r1, #1542	@ 0x606
 8002852:	4618      	mov	r0, r3
 8002854:	f000 ffda 	bl	800380c <CODEC_IO_Write>
 8002858:	4603      	mov	r3, r0
 800285a:	461a      	mov	r2, r3
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	4413      	add	r3, r2
 8002860:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8002862:	89fb      	ldrh	r3, [r7, #14]
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2202      	movs	r2, #2
 8002868:	f240 6107 	movw	r1, #1543	@ 0x607
 800286c:	4618      	mov	r0, r3
 800286e:	f000 ffcd 	bl	800380c <CODEC_IO_Write>
 8002872:	4603      	mov	r3, r0
 8002874:	461a      	mov	r2, r3
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	4413      	add	r3, r2
 800287a:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 800287c:	89fb      	ldrh	r3, [r7, #14]
 800287e:	b2db      	uxtb	r3, r3
 8002880:	2202      	movs	r2, #2
 8002882:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8002886:	4618      	mov	r0, r3
 8002888:	f000 ffc0 	bl	800380c <CODEC_IO_Write>
 800288c:	4603      	mov	r3, r0
 800288e:	461a      	mov	r2, r3
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	4413      	add	r3, r2
 8002894:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8002896:	89fb      	ldrh	r3, [r7, #14]
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2202      	movs	r2, #2
 800289c:	f240 6109 	movw	r1, #1545	@ 0x609
 80028a0:	4618      	mov	r0, r3
 80028a2:	f000 ffb3 	bl	800380c <CODEC_IO_Write>
 80028a6:	4603      	mov	r3, r0
 80028a8:	461a      	mov	r2, r3
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	4413      	add	r3, r2
 80028ae:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80028b0:	89fb      	ldrh	r3, [r7, #14]
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	220d      	movs	r2, #13
 80028b6:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80028ba:	4618      	mov	r0, r3
 80028bc:	f000 ffa6 	bl	800380c <CODEC_IO_Write>
 80028c0:	4603      	mov	r3, r0
 80028c2:	461a      	mov	r2, r3
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	4413      	add	r3, r2
 80028c8:	61fb      	str	r3, [r7, #28]
      break;    
 80028ca:	e006      	b.n	80028da <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	3301      	adds	r3, #1
 80028d0:	61fb      	str	r3, [r7, #28]
      break;
 80028d2:	e002      	b.n	80028da <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 80028d4:	4ba4      	ldr	r3, [pc, #656]	@ (8002b68 <wm8994_Init+0x990>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4aa3      	ldr	r2, [pc, #652]	@ (8002b6c <wm8994_Init+0x994>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d079      	beq.n	80029d6 <wm8994_Init+0x7fe>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4aa1      	ldr	r2, [pc, #644]	@ (8002b6c <wm8994_Init+0x994>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	f200 80ad 	bhi.w	8002a46 <wm8994_Init+0x86e>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d061      	beq.n	80029ba <wm8994_Init+0x7e2>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80028fc:	4293      	cmp	r3, r2
 80028fe:	f200 80a2 	bhi.w	8002a46 <wm8994_Init+0x86e>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8002908:	4293      	cmp	r3, r2
 800290a:	f000 808e 	beq.w	8002a2a <wm8994_Init+0x852>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8002914:	4293      	cmp	r3, r2
 8002916:	f200 8096 	bhi.w	8002a46 <wm8994_Init+0x86e>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8002920:	d03d      	beq.n	800299e <wm8994_Init+0x7c6>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8002928:	f200 808d 	bhi.w	8002a46 <wm8994_Init+0x86e>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f245 6222 	movw	r2, #22050	@ 0x5622
 8002932:	4293      	cmp	r3, r2
 8002934:	d06b      	beq.n	8002a0e <wm8994_Init+0x836>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f245 6222 	movw	r2, #22050	@ 0x5622
 800293c:	4293      	cmp	r3, r2
 800293e:	f200 8082 	bhi.w	8002a46 <wm8994_Init+0x86e>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8002948:	d01b      	beq.n	8002982 <wm8994_Init+0x7aa>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8002950:	d879      	bhi.n	8002a46 <wm8994_Init+0x86e>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8002958:	d005      	beq.n	8002966 <wm8994_Init+0x78e>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8002960:	4293      	cmp	r3, r2
 8002962:	d046      	beq.n	80029f2 <wm8994_Init+0x81a>
 8002964:	e06f      	b.n	8002a46 <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8002966:	89fb      	ldrh	r3, [r7, #14]
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2203      	movs	r2, #3
 800296c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002970:	4618      	mov	r0, r3
 8002972:	f000 ff4b 	bl	800380c <CODEC_IO_Write>
 8002976:	4603      	mov	r3, r0
 8002978:	461a      	mov	r2, r3
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	4413      	add	r3, r2
 800297e:	61fb      	str	r3, [r7, #28]
    break;
 8002980:	e06f      	b.n	8002a62 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8002982:	89fb      	ldrh	r3, [r7, #14]
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2233      	movs	r2, #51	@ 0x33
 8002988:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800298c:	4618      	mov	r0, r3
 800298e:	f000 ff3d 	bl	800380c <CODEC_IO_Write>
 8002992:	4603      	mov	r3, r0
 8002994:	461a      	mov	r2, r3
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	4413      	add	r3, r2
 800299a:	61fb      	str	r3, [r7, #28]
    break;
 800299c:	e061      	b.n	8002a62 <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 800299e:	89fb      	ldrh	r3, [r7, #14]
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2263      	movs	r2, #99	@ 0x63
 80029a4:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80029a8:	4618      	mov	r0, r3
 80029aa:	f000 ff2f 	bl	800380c <CODEC_IO_Write>
 80029ae:	4603      	mov	r3, r0
 80029b0:	461a      	mov	r2, r3
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	4413      	add	r3, r2
 80029b6:	61fb      	str	r3, [r7, #28]
    break;
 80029b8:	e053      	b.n	8002a62 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80029ba:	89fb      	ldrh	r3, [r7, #14]
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2283      	movs	r2, #131	@ 0x83
 80029c0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80029c4:	4618      	mov	r0, r3
 80029c6:	f000 ff21 	bl	800380c <CODEC_IO_Write>
 80029ca:	4603      	mov	r3, r0
 80029cc:	461a      	mov	r2, r3
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	4413      	add	r3, r2
 80029d2:	61fb      	str	r3, [r7, #28]
    break;
 80029d4:	e045      	b.n	8002a62 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 80029d6:	89fb      	ldrh	r3, [r7, #14]
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	22a3      	movs	r2, #163	@ 0xa3
 80029dc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80029e0:	4618      	mov	r0, r3
 80029e2:	f000 ff13 	bl	800380c <CODEC_IO_Write>
 80029e6:	4603      	mov	r3, r0
 80029e8:	461a      	mov	r2, r3
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	4413      	add	r3, r2
 80029ee:	61fb      	str	r3, [r7, #28]
    break;
 80029f0:	e037      	b.n	8002a62 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 80029f2:	89fb      	ldrh	r3, [r7, #14]
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	2213      	movs	r2, #19
 80029f8:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80029fc:	4618      	mov	r0, r3
 80029fe:	f000 ff05 	bl	800380c <CODEC_IO_Write>
 8002a02:	4603      	mov	r3, r0
 8002a04:	461a      	mov	r2, r3
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	4413      	add	r3, r2
 8002a0a:	61fb      	str	r3, [r7, #28]
    break;
 8002a0c:	e029      	b.n	8002a62 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8002a0e:	89fb      	ldrh	r3, [r7, #14]
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	2243      	movs	r2, #67	@ 0x43
 8002a14:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f000 fef7 	bl	800380c <CODEC_IO_Write>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	461a      	mov	r2, r3
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	4413      	add	r3, r2
 8002a26:	61fb      	str	r3, [r7, #28]
    break;
 8002a28:	e01b      	b.n	8002a62 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8002a2a:	89fb      	ldrh	r3, [r7, #14]
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2273      	movs	r2, #115	@ 0x73
 8002a30:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002a34:	4618      	mov	r0, r3
 8002a36:	f000 fee9 	bl	800380c <CODEC_IO_Write>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	4413      	add	r3, r2
 8002a42:	61fb      	str	r3, [r7, #28]
    break; 
 8002a44:	e00d      	b.n	8002a62 <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8002a46:	89fb      	ldrh	r3, [r7, #14]
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	2283      	movs	r2, #131	@ 0x83
 8002a4c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002a50:	4618      	mov	r0, r3
 8002a52:	f000 fedb 	bl	800380c <CODEC_IO_Write>
 8002a56:	4603      	mov	r3, r0
 8002a58:	461a      	mov	r2, r3
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	4413      	add	r3, r2
 8002a5e:	61fb      	str	r3, [r7, #28]
    break; 
 8002a60:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8002a62:	8afb      	ldrh	r3, [r7, #22]
 8002a64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a68:	d10e      	bne.n	8002a88 <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 8002a6a:	89fb      	ldrh	r3, [r7, #14]
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	f244 0218 	movw	r2, #16408	@ 0x4018
 8002a72:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8002a76:	4618      	mov	r0, r3
 8002a78:	f000 fec8 	bl	800380c <CODEC_IO_Write>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	461a      	mov	r2, r3
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	4413      	add	r3, r2
 8002a84:	61fb      	str	r3, [r7, #28]
 8002a86:	e00d      	b.n	8002aa4 <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8002a88:	89fb      	ldrh	r3, [r7, #14]
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	f244 0210 	movw	r2, #16400	@ 0x4010
 8002a90:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8002a94:	4618      	mov	r0, r3
 8002a96:	f000 feb9 	bl	800380c <CODEC_IO_Write>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	4413      	add	r3, r2
 8002aa2:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 8002aa4:	89fb      	ldrh	r3, [r7, #14]
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f240 3102 	movw	r1, #770	@ 0x302
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f000 feac 	bl	800380c <CODEC_IO_Write>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	4413      	add	r3, r2
 8002abc:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 8002abe:	89fb      	ldrh	r3, [r7, #14]
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	220a      	movs	r2, #10
 8002ac4:	f44f 7102 	mov.w	r1, #520	@ 0x208
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f000 fe9f 	bl	800380c <CODEC_IO_Write>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 8002ad8:	89fb      	ldrh	r3, [r7, #14]
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2201      	movs	r2, #1
 8002ade:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f000 fe92 	bl	800380c <CODEC_IO_Write>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	461a      	mov	r2, r3
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	4413      	add	r3, r2
 8002af0:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 8002af2:	8b3b      	ldrh	r3, [r7, #24]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f000 817b 	beq.w	8002df0 <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 8002afa:	8b3b      	ldrh	r3, [r7, #24]
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d157      	bne.n	8002bb0 <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 8002b00:	89fb      	ldrh	r3, [r7, #14]
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b08:	212d      	movs	r1, #45	@ 0x2d
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f000 fe7e 	bl	800380c <CODEC_IO_Write>
 8002b10:	4603      	mov	r3, r0
 8002b12:	461a      	mov	r2, r3
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	4413      	add	r3, r2
 8002b18:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 8002b1a:	89fb      	ldrh	r3, [r7, #14]
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b22:	212e      	movs	r1, #46	@ 0x2e
 8002b24:	4618      	mov	r0, r3
 8002b26:	f000 fe71 	bl	800380c <CODEC_IO_Write>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	4413      	add	r3, r2
 8002b32:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 8002b34:	4b0e      	ldr	r3, [pc, #56]	@ (8002b70 <wm8994_Init+0x998>)
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d01b      	beq.n	8002b74 <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 8002b3c:	89fb      	ldrh	r3, [r7, #14]
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 8002b44:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f000 fe5f 	bl	800380c <CODEC_IO_Write>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	461a      	mov	r2, r3
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	4413      	add	r3, r2
 8002b56:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 8002b58:	4b05      	ldr	r3, [pc, #20]	@ (8002b70 <wm8994_Init+0x998>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 8002b5e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002b62:	f001 f829 	bl	8003bb8 <AUDIO_IO_Delay>
 8002b66:	e016      	b.n	8002b96 <wm8994_Init+0x9be>
 8002b68:	20000eb4 	.word	0x20000eb4
 8002b6c:	00017700 	.word	0x00017700
 8002b70:	20000034 	.word	0x20000034
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 8002b74:	89fb      	ldrh	r3, [r7, #14]
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	f248 1208 	movw	r2, #33032	@ 0x8108
 8002b7c:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8002b80:	4618      	mov	r0, r3
 8002b82:	f000 fe43 	bl	800380c <CODEC_IO_Write>
 8002b86:	4603      	mov	r3, r0
 8002b88:	461a      	mov	r2, r3
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	4413      	add	r3, r2
 8002b8e:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8002b90:	2032      	movs	r0, #50	@ 0x32
 8002b92:	f001 f811 	bl	8003bb8 <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 8002b96:	89fb      	ldrh	r3, [r7, #14]
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f000 fe33 	bl	800380c <CODEC_IO_Write>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	461a      	mov	r2, r3
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	4413      	add	r3, r2
 8002bae:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8002bb0:	89fb      	ldrh	r3, [r7, #14]
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002bb8:	2103      	movs	r1, #3
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f000 fe26 	bl	800380c <CODEC_IO_Write>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	4413      	add	r3, r2
 8002bc8:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 8002bca:	89fb      	ldrh	r3, [r7, #14]
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	2200      	movs	r2, #0
 8002bd0:	2122      	movs	r1, #34	@ 0x22
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f000 fe1a 	bl	800380c <CODEC_IO_Write>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	461a      	mov	r2, r3
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	4413      	add	r3, r2
 8002be0:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 8002be2:	89fb      	ldrh	r3, [r7, #14]
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2200      	movs	r2, #0
 8002be8:	2123      	movs	r1, #35	@ 0x23
 8002bea:	4618      	mov	r0, r3
 8002bec:	f000 fe0e 	bl	800380c <CODEC_IO_Write>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	4413      	add	r3, r2
 8002bf8:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 8002bfa:	89fb      	ldrh	r3, [r7, #14]
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002c02:	2136      	movs	r1, #54	@ 0x36
 8002c04:	4618      	mov	r0, r3
 8002c06:	f000 fe01 	bl	800380c <CODEC_IO_Write>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	4413      	add	r3, r2
 8002c12:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 8002c14:	89fb      	ldrh	r3, [r7, #14]
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	f243 0203 	movw	r2, #12291	@ 0x3003
 8002c1c:	2101      	movs	r1, #1
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f000 fdf4 	bl	800380c <CODEC_IO_Write>
 8002c24:	4603      	mov	r3, r0
 8002c26:	461a      	mov	r2, r3
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8002c2e:	8afb      	ldrh	r3, [r7, #22]
 8002c30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c34:	d10d      	bne.n	8002c52 <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 8002c36:	89fb      	ldrh	r3, [r7, #14]
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	f240 2205 	movw	r2, #517	@ 0x205
 8002c3e:	2151      	movs	r1, #81	@ 0x51
 8002c40:	4618      	mov	r0, r3
 8002c42:	f000 fde3 	bl	800380c <CODEC_IO_Write>
 8002c46:	4603      	mov	r3, r0
 8002c48:	461a      	mov	r2, r3
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	4413      	add	r3, r2
 8002c4e:	61fb      	str	r3, [r7, #28]
 8002c50:	e00b      	b.n	8002c6a <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 8002c52:	89fb      	ldrh	r3, [r7, #14]
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2205      	movs	r2, #5
 8002c58:	2151      	movs	r1, #81	@ 0x51
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f000 fdd6 	bl	800380c <CODEC_IO_Write>
 8002c60:	4603      	mov	r3, r0
 8002c62:	461a      	mov	r2, r3
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	4413      	add	r3, r2
 8002c68:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 8002c6a:	8b7b      	ldrh	r3, [r7, #26]
 8002c6c:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8002c70:	f043 0303 	orr.w	r3, r3, #3
 8002c74:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8002c76:	89fb      	ldrh	r3, [r7, #14]
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	8b7a      	ldrh	r2, [r7, #26]
 8002c7c:	2101      	movs	r1, #1
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f000 fdc4 	bl	800380c <CODEC_IO_Write>
 8002c84:	4603      	mov	r3, r0
 8002c86:	461a      	mov	r2, r3
 8002c88:	69fb      	ldr	r3, [r7, #28]
 8002c8a:	4413      	add	r3, r2
 8002c8c:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 8002c8e:	89fb      	ldrh	r3, [r7, #14]
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	2222      	movs	r2, #34	@ 0x22
 8002c94:	2160      	movs	r1, #96	@ 0x60
 8002c96:	4618      	mov	r0, r3
 8002c98:	f000 fdb8 	bl	800380c <CODEC_IO_Write>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 8002ca6:	89fb      	ldrh	r3, [r7, #14]
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	f649 7225 	movw	r2, #40741	@ 0x9f25
 8002cae:	214c      	movs	r1, #76	@ 0x4c
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f000 fdab 	bl	800380c <CODEC_IO_Write>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	461a      	mov	r2, r3
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	4413      	add	r3, r2
 8002cbe:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 8002cc0:	200f      	movs	r0, #15
 8002cc2:	f000 ff79 	bl	8003bb8 <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 8002cc6:	89fb      	ldrh	r3, [r7, #14]
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2201      	movs	r2, #1
 8002ccc:	212d      	movs	r1, #45	@ 0x2d
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f000 fd9c 	bl	800380c <CODEC_IO_Write>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	4413      	add	r3, r2
 8002cdc:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 8002cde:	89fb      	ldrh	r3, [r7, #14]
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	212e      	movs	r1, #46	@ 0x2e
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f000 fd90 	bl	800380c <CODEC_IO_Write>
 8002cec:	4603      	mov	r3, r0
 8002cee:	461a      	mov	r2, r3
 8002cf0:	69fb      	ldr	r3, [r7, #28]
 8002cf2:	4413      	add	r3, r2
 8002cf4:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 8002cf6:	89fb      	ldrh	r3, [r7, #14]
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	f44f 724c 	mov.w	r2, #816	@ 0x330
 8002cfe:	2103      	movs	r1, #3
 8002d00:	4618      	mov	r0, r3
 8002d02:	f000 fd83 	bl	800380c <CODEC_IO_Write>
 8002d06:	4603      	mov	r3, r0
 8002d08:	461a      	mov	r2, r3
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	4413      	add	r3, r2
 8002d0e:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 8002d10:	89fb      	ldrh	r3, [r7, #14]
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	2233      	movs	r2, #51	@ 0x33
 8002d16:	2154      	movs	r1, #84	@ 0x54
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f000 fd77 	bl	800380c <CODEC_IO_Write>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	461a      	mov	r2, r3
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	4413      	add	r3, r2
 8002d26:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 8002d28:	f240 1001 	movw	r0, #257	@ 0x101
 8002d2c:	f000 ff44 	bl	8003bb8 <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 8002d30:	89fb      	ldrh	r3, [r7, #14]
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	22ee      	movs	r2, #238	@ 0xee
 8002d36:	2160      	movs	r1, #96	@ 0x60
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f000 fd67 	bl	800380c <CODEC_IO_Write>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	461a      	mov	r2, r3
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	4413      	add	r3, r2
 8002d46:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 8002d48:	89fb      	ldrh	r3, [r7, #14]
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	22c0      	movs	r2, #192	@ 0xc0
 8002d4e:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 8002d52:	4618      	mov	r0, r3
 8002d54:	f000 fd5a 	bl	800380c <CODEC_IO_Write>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	4413      	add	r3, r2
 8002d60:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 8002d62:	89fb      	ldrh	r3, [r7, #14]
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	22c0      	movs	r2, #192	@ 0xc0
 8002d68:	f240 6111 	movw	r1, #1553	@ 0x611
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f000 fd4d 	bl	800380c <CODEC_IO_Write>
 8002d72:	4603      	mov	r3, r0
 8002d74:	461a      	mov	r2, r3
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	4413      	add	r3, r2
 8002d7a:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8002d7c:	89fb      	ldrh	r3, [r7, #14]
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	2210      	movs	r2, #16
 8002d82:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8002d86:	4618      	mov	r0, r3
 8002d88:	f000 fd40 	bl	800380c <CODEC_IO_Write>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	461a      	mov	r2, r3
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	4413      	add	r3, r2
 8002d94:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 8002d96:	89fb      	ldrh	r3, [r7, #14]
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	22c0      	movs	r2, #192	@ 0xc0
 8002d9c:	f240 6112 	movw	r1, #1554	@ 0x612
 8002da0:	4618      	mov	r0, r3
 8002da2:	f000 fd33 	bl	800380c <CODEC_IO_Write>
 8002da6:	4603      	mov	r3, r0
 8002da8:	461a      	mov	r2, r3
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	4413      	add	r3, r2
 8002dae:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 8002db0:	89fb      	ldrh	r3, [r7, #14]
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	22c0      	movs	r2, #192	@ 0xc0
 8002db6:	f240 6113 	movw	r1, #1555	@ 0x613
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f000 fd26 	bl	800380c <CODEC_IO_Write>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	461a      	mov	r2, r3
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	4413      	add	r3, r2
 8002dc8:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8002dca:	89fb      	ldrh	r3, [r7, #14]
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	2210      	movs	r2, #16
 8002dd0:	f240 4122 	movw	r1, #1058	@ 0x422
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f000 fd19 	bl	800380c <CODEC_IO_Write>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	461a      	mov	r2, r3
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	4413      	add	r3, r2
 8002de2:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8002de4:	7afa      	ldrb	r2, [r7, #11]
 8002de6:	89fb      	ldrh	r3, [r7, #14]
 8002de8:	4611      	mov	r1, r2
 8002dea:	4618      	mov	r0, r3
 8002dec:	f000 f984 	bl	80030f8 <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 8002df0:	8afb      	ldrh	r3, [r7, #22]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	f000 80a6 	beq.w	8002f44 <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 8002df8:	8afb      	ldrh	r3, [r7, #22]
 8002dfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dfe:	d003      	beq.n	8002e08 <wm8994_Init+0xc30>
 8002e00:	8afb      	ldrh	r3, [r7, #22]
 8002e02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e06:	d12b      	bne.n	8002e60 <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8002e08:	8b7b      	ldrh	r3, [r7, #26]
 8002e0a:	f043 0313 	orr.w	r3, r3, #19
 8002e0e:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8002e10:	89fb      	ldrh	r3, [r7, #14]
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	8b7a      	ldrh	r2, [r7, #26]
 8002e16:	2101      	movs	r1, #1
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f000 fcf7 	bl	800380c <CODEC_IO_Write>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	461a      	mov	r2, r3
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	4413      	add	r3, r2
 8002e26:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8002e28:	89fb      	ldrh	r3, [r7, #14]
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	2202      	movs	r2, #2
 8002e2e:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8002e32:	4618      	mov	r0, r3
 8002e34:	f000 fcea 	bl	800380c <CODEC_IO_Write>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	4413      	add	r3, r2
 8002e40:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 8002e42:	89fb      	ldrh	r3, [r7, #14]
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002e4a:	f240 4111 	movw	r1, #1041	@ 0x411
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f000 fcdc 	bl	800380c <CODEC_IO_Write>
 8002e54:	4603      	mov	r3, r0
 8002e56:	461a      	mov	r2, r3
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	4413      	add	r3, r2
 8002e5c:	61fb      	str	r3, [r7, #28]
 8002e5e:	e06b      	b.n	8002f38 <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8002e60:	8afb      	ldrh	r3, [r7, #22]
 8002e62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e66:	d139      	bne.n	8002edc <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8002e68:	8b7b      	ldrh	r3, [r7, #26]
 8002e6a:	f043 0313 	orr.w	r3, r3, #19
 8002e6e:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8002e70:	89fb      	ldrh	r3, [r7, #14]
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	8b7a      	ldrh	r2, [r7, #26]
 8002e76:	2101      	movs	r1, #1
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f000 fcc7 	bl	800380c <CODEC_IO_Write>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	461a      	mov	r2, r3
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	4413      	add	r3, r2
 8002e86:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8002e88:	89fb      	ldrh	r3, [r7, #14]
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8002e92:	4618      	mov	r0, r3
 8002e94:	f000 fcba 	bl	800380c <CODEC_IO_Write>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	4413      	add	r3, r2
 8002ea0:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8002ea2:	89fb      	ldrh	r3, [r7, #14]
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8002eaa:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f000 fcac 	bl	800380c <CODEC_IO_Write>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	461a      	mov	r2, r3
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	4413      	add	r3, r2
 8002ebc:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 8002ebe:	89fb      	ldrh	r3, [r7, #14]
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8002ec6:	f240 4111 	movw	r1, #1041	@ 0x411
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f000 fc9e 	bl	800380c <CODEC_IO_Write>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	4413      	add	r3, r2
 8002ed8:	61fb      	str	r3, [r7, #28]
 8002eda:	e02d      	b.n	8002f38 <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8002edc:	8afb      	ldrh	r3, [r7, #22]
 8002ede:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ee2:	d003      	beq.n	8002eec <wm8994_Init+0xd14>
 8002ee4:	8afb      	ldrh	r3, [r7, #22]
 8002ee6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eea:	d125      	bne.n	8002f38 <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 8002eec:	89fb      	ldrh	r3, [r7, #14]
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	220b      	movs	r2, #11
 8002ef2:	2118      	movs	r1, #24
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f000 fc89 	bl	800380c <CODEC_IO_Write>
 8002efa:	4603      	mov	r3, r0
 8002efc:	461a      	mov	r2, r3
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	4413      	add	r3, r2
 8002f02:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8002f04:	89fb      	ldrh	r3, [r7, #14]
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	220b      	movs	r2, #11
 8002f0a:	211a      	movs	r1, #26
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f000 fc7d 	bl	800380c <CODEC_IO_Write>
 8002f12:	4603      	mov	r3, r0
 8002f14:	461a      	mov	r2, r3
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	4413      	add	r3, r2
 8002f1a:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8002f1c:	89fb      	ldrh	r3, [r7, #14]
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8002f24:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f000 fc6f 	bl	800380c <CODEC_IO_Write>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	461a      	mov	r2, r3
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	4413      	add	r3, r2
 8002f36:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8002f38:	7afa      	ldrb	r2, [r7, #11]
 8002f3a:	89fb      	ldrh	r3, [r7, #14]
 8002f3c:	4611      	mov	r1, r2
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f000 f8da 	bl	80030f8 <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8002f44:	69fb      	ldr	r3, [r7, #28]
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3720      	adds	r7, #32
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop

08002f50 <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8002f54:	f000 fdd2 	bl	8003afc <AUDIO_IO_DeInit>
}
 8002f58:	bf00      	nop
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	4603      	mov	r3, r0
 8002f64:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8002f66:	f000 fdbf 	bl	8003ae8 <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8002f6a:	88fb      	ldrh	r3, [r7, #6]
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	2100      	movs	r1, #0
 8002f70:	4618      	mov	r0, r3
 8002f72:	f000 fdf5 	bl	8003b60 <AUDIO_IO_Read>
 8002f76:	4603      	mov	r3, r0
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3708      	adds	r7, #8
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	6039      	str	r1, [r7, #0]
 8002f8a:	80fb      	strh	r3, [r7, #6]
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8002f90:	2300      	movs	r3, #0
 8002f92:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8002f94:	88fb      	ldrh	r3, [r7, #6]
 8002f96:	2100      	movs	r1, #0
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f000 f9d1 	bl	8003340 <wm8994_SetMute>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3710      	adds	r7, #16
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8002fbe:	88fb      	ldrh	r3, [r7, #6]
 8002fc0:	2101      	movs	r1, #1
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f000 f9bc 	bl	8003340 <wm8994_SetMute>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	4413      	add	r3, r2
 8002fce:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 8002fd0:	88fb      	ldrh	r3, [r7, #6]
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	2102      	movs	r1, #2
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f000 fc17 	bl	800380c <CODEC_IO_Write>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	4413      	add	r3, r2
 8002fe6:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b084      	sub	sp, #16
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8003000:	88fb      	ldrh	r3, [r7, #6]
 8003002:	2100      	movs	r1, #0
 8003004:	4618      	mov	r0, r3
 8003006:	f000 f99b 	bl	8003340 <wm8994_SetMute>
 800300a:	4602      	mov	r2, r0
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	4413      	add	r3, r2
 8003010:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8003012:	68fb      	ldr	r3, [r7, #12]
}
 8003014:	4618      	mov	r0, r3
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	4603      	mov	r3, r0
 8003024:	6039      	str	r1, [r7, #0]
 8003026:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003028:	2300      	movs	r3, #0
 800302a:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 800302c:	4b31      	ldr	r3, [pc, #196]	@ (80030f4 <wm8994_Stop+0xd8>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d05a      	beq.n	80030ea <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8003034:	88fb      	ldrh	r3, [r7, #6]
 8003036:	2101      	movs	r1, #1
 8003038:	4618      	mov	r0, r3
 800303a:	f000 f981 	bl	8003340 <wm8994_SetMute>
 800303e:	4602      	mov	r2, r0
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	4413      	add	r3, r2
 8003044:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	2b02      	cmp	r3, #2
 800304a:	d04e      	beq.n	80030ea <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 800304c:	88fb      	ldrh	r3, [r7, #6]
 800304e:	b2db      	uxtb	r3, r3
 8003050:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003054:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003058:	4618      	mov	r0, r3
 800305a:	f000 fbd7 	bl	800380c <CODEC_IO_Write>
 800305e:	4603      	mov	r3, r0
 8003060:	461a      	mov	r2, r3
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	4413      	add	r3, r2
 8003066:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8003068:	88fb      	ldrh	r3, [r7, #6]
 800306a:	b2db      	uxtb	r3, r3
 800306c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003070:	f240 4122 	movw	r1, #1058	@ 0x422
 8003074:	4618      	mov	r0, r3
 8003076:	f000 fbc9 	bl	800380c <CODEC_IO_Write>
 800307a:	4603      	mov	r3, r0
 800307c:	461a      	mov	r2, r3
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	4413      	add	r3, r2
 8003082:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 8003084:	88fb      	ldrh	r3, [r7, #6]
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2200      	movs	r2, #0
 800308a:	212d      	movs	r1, #45	@ 0x2d
 800308c:	4618      	mov	r0, r3
 800308e:	f000 fbbd 	bl	800380c <CODEC_IO_Write>
 8003092:	4603      	mov	r3, r0
 8003094:	461a      	mov	r2, r3
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	4413      	add	r3, r2
 800309a:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 800309c:	88fb      	ldrh	r3, [r7, #6]
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	2200      	movs	r2, #0
 80030a2:	212e      	movs	r1, #46	@ 0x2e
 80030a4:	4618      	mov	r0, r3
 80030a6:	f000 fbb1 	bl	800380c <CODEC_IO_Write>
 80030aa:	4603      	mov	r3, r0
 80030ac:	461a      	mov	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	4413      	add	r3, r2
 80030b2:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 80030b4:	88fb      	ldrh	r3, [r7, #6]
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	2200      	movs	r2, #0
 80030ba:	2105      	movs	r1, #5
 80030bc:	4618      	mov	r0, r3
 80030be:	f000 fba5 	bl	800380c <CODEC_IO_Write>
 80030c2:	4603      	mov	r3, r0
 80030c4:	461a      	mov	r2, r3
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	4413      	add	r3, r2
 80030ca:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 80030cc:	88fb      	ldrh	r3, [r7, #6]
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	2200      	movs	r2, #0
 80030d2:	2100      	movs	r1, #0
 80030d4:	4618      	mov	r0, r3
 80030d6:	f000 fb99 	bl	800380c <CODEC_IO_Write>
 80030da:	4603      	mov	r3, r0
 80030dc:	461a      	mov	r2, r3
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	4413      	add	r3, r2
 80030e2:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 80030e4:	4b03      	ldr	r3, [pc, #12]	@ (80030f4 <wm8994_Stop+0xd8>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 80030ea:	68fb      	ldr	r3, [r7, #12]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3710      	adds	r7, #16
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	20000eb0 	.word	0x20000eb0

080030f8 <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	4603      	mov	r3, r0
 8003100:	460a      	mov	r2, r1
 8003102:	80fb      	strh	r3, [r7, #6]
 8003104:	4613      	mov	r3, r2
 8003106:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8003108:	2300      	movs	r3, #0
 800310a:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 800310c:	797b      	ldrb	r3, [r7, #5]
 800310e:	2b64      	cmp	r3, #100	@ 0x64
 8003110:	d80b      	bhi.n	800312a <wm8994_SetVolume+0x32>
 8003112:	797a      	ldrb	r2, [r7, #5]
 8003114:	4613      	mov	r3, r2
 8003116:	019b      	lsls	r3, r3, #6
 8003118:	1a9b      	subs	r3, r3, r2
 800311a:	4a86      	ldr	r2, [pc, #536]	@ (8003334 <wm8994_SetVolume+0x23c>)
 800311c:	fb82 1203 	smull	r1, r2, r2, r3
 8003120:	1152      	asrs	r2, r2, #5
 8003122:	17db      	asrs	r3, r3, #31
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	b2db      	uxtb	r3, r3
 8003128:	e000      	b.n	800312c <wm8994_SetVolume+0x34>
 800312a:	2364      	movs	r3, #100	@ 0x64
 800312c:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 800312e:	4b82      	ldr	r3, [pc, #520]	@ (8003338 <wm8994_SetVolume+0x240>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	2b00      	cmp	r3, #0
 8003134:	f000 809b 	beq.w	800326e <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 8003138:	7afb      	ldrb	r3, [r7, #11]
 800313a:	2b3e      	cmp	r3, #62	@ 0x3e
 800313c:	d93d      	bls.n	80031ba <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800313e:	88fb      	ldrh	r3, [r7, #6]
 8003140:	2100      	movs	r1, #0
 8003142:	4618      	mov	r0, r3
 8003144:	f000 f8fc 	bl	8003340 <wm8994_SetMute>
 8003148:	4602      	mov	r2, r0
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	4413      	add	r3, r2
 800314e:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 8003150:	88fb      	ldrh	r3, [r7, #6]
 8003152:	b2db      	uxtb	r3, r3
 8003154:	f240 127f 	movw	r2, #383	@ 0x17f
 8003158:	211c      	movs	r1, #28
 800315a:	4618      	mov	r0, r3
 800315c:	f000 fb56 	bl	800380c <CODEC_IO_Write>
 8003160:	4603      	mov	r3, r0
 8003162:	461a      	mov	r2, r3
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	4413      	add	r3, r2
 8003168:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 800316a:	88fb      	ldrh	r3, [r7, #6]
 800316c:	b2db      	uxtb	r3, r3
 800316e:	f240 127f 	movw	r2, #383	@ 0x17f
 8003172:	211d      	movs	r1, #29
 8003174:	4618      	mov	r0, r3
 8003176:	f000 fb49 	bl	800380c <CODEC_IO_Write>
 800317a:	4603      	mov	r3, r0
 800317c:	461a      	mov	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	4413      	add	r3, r2
 8003182:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8003184:	88fb      	ldrh	r3, [r7, #6]
 8003186:	b2db      	uxtb	r3, r3
 8003188:	f240 127f 	movw	r2, #383	@ 0x17f
 800318c:	2126      	movs	r1, #38	@ 0x26
 800318e:	4618      	mov	r0, r3
 8003190:	f000 fb3c 	bl	800380c <CODEC_IO_Write>
 8003194:	4603      	mov	r3, r0
 8003196:	461a      	mov	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	4413      	add	r3, r2
 800319c:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 800319e:	88fb      	ldrh	r3, [r7, #6]
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	f240 127f 	movw	r2, #383	@ 0x17f
 80031a6:	2127      	movs	r1, #39	@ 0x27
 80031a8:	4618      	mov	r0, r3
 80031aa:	f000 fb2f 	bl	800380c <CODEC_IO_Write>
 80031ae:	4603      	mov	r3, r0
 80031b0:	461a      	mov	r2, r3
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	4413      	add	r3, r2
 80031b6:	60fb      	str	r3, [r7, #12]
 80031b8:	e059      	b.n	800326e <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 80031ba:	797b      	ldrb	r3, [r7, #5]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d109      	bne.n	80031d4 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80031c0:	88fb      	ldrh	r3, [r7, #6]
 80031c2:	2101      	movs	r1, #1
 80031c4:	4618      	mov	r0, r3
 80031c6:	f000 f8bb 	bl	8003340 <wm8994_SetMute>
 80031ca:	4602      	mov	r2, r0
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	4413      	add	r3, r2
 80031d0:	60fb      	str	r3, [r7, #12]
 80031d2:	e04c      	b.n	800326e <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80031d4:	88fb      	ldrh	r3, [r7, #6]
 80031d6:	2100      	movs	r1, #0
 80031d8:	4618      	mov	r0, r3
 80031da:	f000 f8b1 	bl	8003340 <wm8994_SetMute>
 80031de:	4602      	mov	r2, r0
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	4413      	add	r3, r2
 80031e4:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 80031e6:	88fb      	ldrh	r3, [r7, #6]
 80031e8:	b2d8      	uxtb	r0, r3
 80031ea:	7afb      	ldrb	r3, [r7, #11]
 80031ec:	b21b      	sxth	r3, r3
 80031ee:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 80031f2:	b21b      	sxth	r3, r3
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	461a      	mov	r2, r3
 80031f8:	211c      	movs	r1, #28
 80031fa:	f000 fb07 	bl	800380c <CODEC_IO_Write>
 80031fe:	4603      	mov	r3, r0
 8003200:	461a      	mov	r2, r3
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	4413      	add	r3, r2
 8003206:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 8003208:	88fb      	ldrh	r3, [r7, #6]
 800320a:	b2d8      	uxtb	r0, r3
 800320c:	7afb      	ldrb	r3, [r7, #11]
 800320e:	b21b      	sxth	r3, r3
 8003210:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8003214:	b21b      	sxth	r3, r3
 8003216:	b29b      	uxth	r3, r3
 8003218:	461a      	mov	r2, r3
 800321a:	211d      	movs	r1, #29
 800321c:	f000 faf6 	bl	800380c <CODEC_IO_Write>
 8003220:	4603      	mov	r3, r0
 8003222:	461a      	mov	r2, r3
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	4413      	add	r3, r2
 8003228:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 800322a:	88fb      	ldrh	r3, [r7, #6]
 800322c:	b2d8      	uxtb	r0, r3
 800322e:	7afb      	ldrb	r3, [r7, #11]
 8003230:	b21b      	sxth	r3, r3
 8003232:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8003236:	b21b      	sxth	r3, r3
 8003238:	b29b      	uxth	r3, r3
 800323a:	461a      	mov	r2, r3
 800323c:	2126      	movs	r1, #38	@ 0x26
 800323e:	f000 fae5 	bl	800380c <CODEC_IO_Write>
 8003242:	4603      	mov	r3, r0
 8003244:	461a      	mov	r2, r3
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	4413      	add	r3, r2
 800324a:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 800324c:	88fb      	ldrh	r3, [r7, #6]
 800324e:	b2d8      	uxtb	r0, r3
 8003250:	7afb      	ldrb	r3, [r7, #11]
 8003252:	b21b      	sxth	r3, r3
 8003254:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8003258:	b21b      	sxth	r3, r3
 800325a:	b29b      	uxth	r3, r3
 800325c:	461a      	mov	r2, r3
 800325e:	2127      	movs	r1, #39	@ 0x27
 8003260:	f000 fad4 	bl	800380c <CODEC_IO_Write>
 8003264:	4603      	mov	r3, r0
 8003266:	461a      	mov	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	4413      	add	r3, r2
 800326c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 800326e:	4b33      	ldr	r3, [pc, #204]	@ (800333c <wm8994_SetVolume+0x244>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d059      	beq.n	800332a <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 8003276:	797b      	ldrb	r3, [r7, #5]
 8003278:	2b63      	cmp	r3, #99	@ 0x63
 800327a:	d80c      	bhi.n	8003296 <wm8994_SetVolume+0x19e>
 800327c:	797a      	ldrb	r2, [r7, #5]
 800327e:	4613      	mov	r3, r2
 8003280:	011b      	lsls	r3, r3, #4
 8003282:	1a9b      	subs	r3, r3, r2
 8003284:	011b      	lsls	r3, r3, #4
 8003286:	4a2b      	ldr	r2, [pc, #172]	@ (8003334 <wm8994_SetVolume+0x23c>)
 8003288:	fb82 1203 	smull	r1, r2, r2, r3
 800328c:	1152      	asrs	r2, r2, #5
 800328e:	17db      	asrs	r3, r3, #31
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	b2db      	uxtb	r3, r3
 8003294:	e000      	b.n	8003298 <wm8994_SetVolume+0x1a0>
 8003296:	23ef      	movs	r3, #239	@ 0xef
 8003298:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 800329a:	88fb      	ldrh	r3, [r7, #6]
 800329c:	b2d8      	uxtb	r0, r3
 800329e:	7afb      	ldrb	r3, [r7, #11]
 80032a0:	b21b      	sxth	r3, r3
 80032a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032a6:	b21b      	sxth	r3, r3
 80032a8:	b29b      	uxth	r3, r3
 80032aa:	461a      	mov	r2, r3
 80032ac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80032b0:	f000 faac 	bl	800380c <CODEC_IO_Write>
 80032b4:	4603      	mov	r3, r0
 80032b6:	461a      	mov	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	4413      	add	r3, r2
 80032bc:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 80032be:	88fb      	ldrh	r3, [r7, #6]
 80032c0:	b2d8      	uxtb	r0, r3
 80032c2:	7afb      	ldrb	r3, [r7, #11]
 80032c4:	b21b      	sxth	r3, r3
 80032c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032ca:	b21b      	sxth	r3, r3
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	461a      	mov	r2, r3
 80032d0:	f240 4101 	movw	r1, #1025	@ 0x401
 80032d4:	f000 fa9a 	bl	800380c <CODEC_IO_Write>
 80032d8:	4603      	mov	r3, r0
 80032da:	461a      	mov	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	4413      	add	r3, r2
 80032e0:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 80032e2:	88fb      	ldrh	r3, [r7, #6]
 80032e4:	b2d8      	uxtb	r0, r3
 80032e6:	7afb      	ldrb	r3, [r7, #11]
 80032e8:	b21b      	sxth	r3, r3
 80032ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032ee:	b21b      	sxth	r3, r3
 80032f0:	b29b      	uxth	r3, r3
 80032f2:	461a      	mov	r2, r3
 80032f4:	f240 4104 	movw	r1, #1028	@ 0x404
 80032f8:	f000 fa88 	bl	800380c <CODEC_IO_Write>
 80032fc:	4603      	mov	r3, r0
 80032fe:	461a      	mov	r2, r3
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4413      	add	r3, r2
 8003304:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 8003306:	88fb      	ldrh	r3, [r7, #6]
 8003308:	b2d8      	uxtb	r0, r3
 800330a:	7afb      	ldrb	r3, [r7, #11]
 800330c:	b21b      	sxth	r3, r3
 800330e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003312:	b21b      	sxth	r3, r3
 8003314:	b29b      	uxth	r3, r3
 8003316:	461a      	mov	r2, r3
 8003318:	f240 4105 	movw	r1, #1029	@ 0x405
 800331c:	f000 fa76 	bl	800380c <CODEC_IO_Write>
 8003320:	4603      	mov	r3, r0
 8003322:	461a      	mov	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	4413      	add	r3, r2
 8003328:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 800332a:	68fb      	ldr	r3, [r7, #12]
}
 800332c:	4618      	mov	r0, r3
 800332e:	3710      	adds	r7, #16
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}
 8003334:	51eb851f 	.word	0x51eb851f
 8003338:	20000eb0 	.word	0x20000eb0
 800333c:	20000eb4 	.word	0x20000eb4

08003340 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	4603      	mov	r3, r0
 8003348:	6039      	str	r1, [r7, #0]
 800334a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800334c:	2300      	movs	r3, #0
 800334e:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 8003350:	4b21      	ldr	r3, [pc, #132]	@ (80033d8 <wm8994_SetMute+0x98>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d039      	beq.n	80033cc <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d11c      	bne.n	8003398 <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 800335e:	88fb      	ldrh	r3, [r7, #6]
 8003360:	b2db      	uxtb	r3, r3
 8003362:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003366:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 800336a:	4618      	mov	r0, r3
 800336c:	f000 fa4e 	bl	800380c <CODEC_IO_Write>
 8003370:	4603      	mov	r3, r0
 8003372:	461a      	mov	r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	4413      	add	r3, r2
 8003378:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 800337a:	88fb      	ldrh	r3, [r7, #6]
 800337c:	b2db      	uxtb	r3, r3
 800337e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003382:	f240 4122 	movw	r1, #1058	@ 0x422
 8003386:	4618      	mov	r0, r3
 8003388:	f000 fa40 	bl	800380c <CODEC_IO_Write>
 800338c:	4603      	mov	r3, r0
 800338e:	461a      	mov	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	4413      	add	r3, r2
 8003394:	60fb      	str	r3, [r7, #12]
 8003396:	e019      	b.n	80033cc <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8003398:	88fb      	ldrh	r3, [r7, #6]
 800339a:	b2db      	uxtb	r3, r3
 800339c:	2210      	movs	r2, #16
 800339e:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80033a2:	4618      	mov	r0, r3
 80033a4:	f000 fa32 	bl	800380c <CODEC_IO_Write>
 80033a8:	4603      	mov	r3, r0
 80033aa:	461a      	mov	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	4413      	add	r3, r2
 80033b0:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 80033b2:	88fb      	ldrh	r3, [r7, #6]
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	2210      	movs	r2, #16
 80033b8:	f240 4122 	movw	r1, #1058	@ 0x422
 80033bc:	4618      	mov	r0, r3
 80033be:	f000 fa25 	bl	800380c <CODEC_IO_Write>
 80033c2:	4603      	mov	r3, r0
 80033c4:	461a      	mov	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	4413      	add	r3, r2
 80033ca:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 80033cc:	68fb      	ldr	r3, [r7, #12]
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	20000eb0 	.word	0x20000eb0

080033dc <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	4603      	mov	r3, r0
 80033e4:	460a      	mov	r2, r1
 80033e6:	80fb      	strh	r3, [r7, #6]
 80033e8:	4613      	mov	r3, r2
 80033ea:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 80033ec:	2300      	movs	r3, #0
 80033ee:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 80033f0:	797b      	ldrb	r3, [r7, #5]
 80033f2:	2b03      	cmp	r3, #3
 80033f4:	f000 808c 	beq.w	8003510 <wm8994_SetOutputMode+0x134>
 80033f8:	2b03      	cmp	r3, #3
 80033fa:	f300 80cb 	bgt.w	8003594 <wm8994_SetOutputMode+0x1b8>
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d002      	beq.n	8003408 <wm8994_SetOutputMode+0x2c>
 8003402:	2b02      	cmp	r3, #2
 8003404:	d042      	beq.n	800348c <wm8994_SetOutputMode+0xb0>
 8003406:	e0c5      	b.n	8003594 <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8003408:	88fb      	ldrh	r3, [r7, #6]
 800340a:	b2db      	uxtb	r3, r3
 800340c:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8003410:	2105      	movs	r1, #5
 8003412:	4618      	mov	r0, r3
 8003414:	f000 f9fa 	bl	800380c <CODEC_IO_Write>
 8003418:	4603      	mov	r3, r0
 800341a:	461a      	mov	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	4413      	add	r3, r2
 8003420:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8003422:	88fb      	ldrh	r3, [r7, #6]
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2200      	movs	r2, #0
 8003428:	f240 6101 	movw	r1, #1537	@ 0x601
 800342c:	4618      	mov	r0, r3
 800342e:	f000 f9ed 	bl	800380c <CODEC_IO_Write>
 8003432:	4603      	mov	r3, r0
 8003434:	461a      	mov	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	4413      	add	r3, r2
 800343a:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 800343c:	88fb      	ldrh	r3, [r7, #6]
 800343e:	b2db      	uxtb	r3, r3
 8003440:	2200      	movs	r2, #0
 8003442:	f240 6102 	movw	r1, #1538	@ 0x602
 8003446:	4618      	mov	r0, r3
 8003448:	f000 f9e0 	bl	800380c <CODEC_IO_Write>
 800344c:	4603      	mov	r3, r0
 800344e:	461a      	mov	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	4413      	add	r3, r2
 8003454:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8003456:	88fb      	ldrh	r3, [r7, #6]
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2202      	movs	r2, #2
 800345c:	f240 6104 	movw	r1, #1540	@ 0x604
 8003460:	4618      	mov	r0, r3
 8003462:	f000 f9d3 	bl	800380c <CODEC_IO_Write>
 8003466:	4603      	mov	r3, r0
 8003468:	461a      	mov	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	4413      	add	r3, r2
 800346e:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8003470:	88fb      	ldrh	r3, [r7, #6]
 8003472:	b2db      	uxtb	r3, r3
 8003474:	2202      	movs	r2, #2
 8003476:	f240 6105 	movw	r1, #1541	@ 0x605
 800347a:	4618      	mov	r0, r3
 800347c:	f000 f9c6 	bl	800380c <CODEC_IO_Write>
 8003480:	4603      	mov	r3, r0
 8003482:	461a      	mov	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	4413      	add	r3, r2
 8003488:	60fb      	str	r3, [r7, #12]
    break;
 800348a:	e0c5      	b.n	8003618 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 800348c:	88fb      	ldrh	r3, [r7, #6]
 800348e:	b2db      	uxtb	r3, r3
 8003490:	f240 3203 	movw	r2, #771	@ 0x303
 8003494:	2105      	movs	r1, #5
 8003496:	4618      	mov	r0, r3
 8003498:	f000 f9b8 	bl	800380c <CODEC_IO_Write>
 800349c:	4603      	mov	r3, r0
 800349e:	461a      	mov	r2, r3
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	4413      	add	r3, r2
 80034a4:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80034a6:	88fb      	ldrh	r3, [r7, #6]
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	2201      	movs	r2, #1
 80034ac:	f240 6101 	movw	r1, #1537	@ 0x601
 80034b0:	4618      	mov	r0, r3
 80034b2:	f000 f9ab 	bl	800380c <CODEC_IO_Write>
 80034b6:	4603      	mov	r3, r0
 80034b8:	461a      	mov	r2, r3
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	4413      	add	r3, r2
 80034be:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80034c0:	88fb      	ldrh	r3, [r7, #6]
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	2201      	movs	r2, #1
 80034c6:	f240 6102 	movw	r1, #1538	@ 0x602
 80034ca:	4618      	mov	r0, r3
 80034cc:	f000 f99e 	bl	800380c <CODEC_IO_Write>
 80034d0:	4603      	mov	r3, r0
 80034d2:	461a      	mov	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	4413      	add	r3, r2
 80034d8:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80034da:	88fb      	ldrh	r3, [r7, #6]
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	2200      	movs	r2, #0
 80034e0:	f240 6104 	movw	r1, #1540	@ 0x604
 80034e4:	4618      	mov	r0, r3
 80034e6:	f000 f991 	bl	800380c <CODEC_IO_Write>
 80034ea:	4603      	mov	r3, r0
 80034ec:	461a      	mov	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	4413      	add	r3, r2
 80034f2:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80034f4:	88fb      	ldrh	r3, [r7, #6]
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	2200      	movs	r2, #0
 80034fa:	f240 6105 	movw	r1, #1541	@ 0x605
 80034fe:	4618      	mov	r0, r3
 8003500:	f000 f984 	bl	800380c <CODEC_IO_Write>
 8003504:	4603      	mov	r3, r0
 8003506:	461a      	mov	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	4413      	add	r3, r2
 800350c:	60fb      	str	r3, [r7, #12]
    break;
 800350e:	e083      	b.n	8003618 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8003510:	88fb      	ldrh	r3, [r7, #6]
 8003512:	b2db      	uxtb	r3, r3
 8003514:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8003518:	2105      	movs	r1, #5
 800351a:	4618      	mov	r0, r3
 800351c:	f000 f976 	bl	800380c <CODEC_IO_Write>
 8003520:	4603      	mov	r3, r0
 8003522:	461a      	mov	r2, r3
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	4413      	add	r3, r2
 8003528:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800352a:	88fb      	ldrh	r3, [r7, #6]
 800352c:	b2db      	uxtb	r3, r3
 800352e:	2201      	movs	r2, #1
 8003530:	f240 6101 	movw	r1, #1537	@ 0x601
 8003534:	4618      	mov	r0, r3
 8003536:	f000 f969 	bl	800380c <CODEC_IO_Write>
 800353a:	4603      	mov	r3, r0
 800353c:	461a      	mov	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	4413      	add	r3, r2
 8003542:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003544:	88fb      	ldrh	r3, [r7, #6]
 8003546:	b2db      	uxtb	r3, r3
 8003548:	2201      	movs	r2, #1
 800354a:	f240 6102 	movw	r1, #1538	@ 0x602
 800354e:	4618      	mov	r0, r3
 8003550:	f000 f95c 	bl	800380c <CODEC_IO_Write>
 8003554:	4603      	mov	r3, r0
 8003556:	461a      	mov	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	4413      	add	r3, r2
 800355c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800355e:	88fb      	ldrh	r3, [r7, #6]
 8003560:	b2db      	uxtb	r3, r3
 8003562:	2202      	movs	r2, #2
 8003564:	f240 6104 	movw	r1, #1540	@ 0x604
 8003568:	4618      	mov	r0, r3
 800356a:	f000 f94f 	bl	800380c <CODEC_IO_Write>
 800356e:	4603      	mov	r3, r0
 8003570:	461a      	mov	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	4413      	add	r3, r2
 8003576:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8003578:	88fb      	ldrh	r3, [r7, #6]
 800357a:	b2db      	uxtb	r3, r3
 800357c:	2202      	movs	r2, #2
 800357e:	f240 6105 	movw	r1, #1541	@ 0x605
 8003582:	4618      	mov	r0, r3
 8003584:	f000 f942 	bl	800380c <CODEC_IO_Write>
 8003588:	4603      	mov	r3, r0
 800358a:	461a      	mov	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	4413      	add	r3, r2
 8003590:	60fb      	str	r3, [r7, #12]
    break;
 8003592:	e041      	b.n	8003618 <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8003594:	88fb      	ldrh	r3, [r7, #6]
 8003596:	b2db      	uxtb	r3, r3
 8003598:	f240 3203 	movw	r2, #771	@ 0x303
 800359c:	2105      	movs	r1, #5
 800359e:	4618      	mov	r0, r3
 80035a0:	f000 f934 	bl	800380c <CODEC_IO_Write>
 80035a4:	4603      	mov	r3, r0
 80035a6:	461a      	mov	r2, r3
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	4413      	add	r3, r2
 80035ac:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80035ae:	88fb      	ldrh	r3, [r7, #6]
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	2201      	movs	r2, #1
 80035b4:	f240 6101 	movw	r1, #1537	@ 0x601
 80035b8:	4618      	mov	r0, r3
 80035ba:	f000 f927 	bl	800380c <CODEC_IO_Write>
 80035be:	4603      	mov	r3, r0
 80035c0:	461a      	mov	r2, r3
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	4413      	add	r3, r2
 80035c6:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80035c8:	88fb      	ldrh	r3, [r7, #6]
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	2201      	movs	r2, #1
 80035ce:	f240 6102 	movw	r1, #1538	@ 0x602
 80035d2:	4618      	mov	r0, r3
 80035d4:	f000 f91a 	bl	800380c <CODEC_IO_Write>
 80035d8:	4603      	mov	r3, r0
 80035da:	461a      	mov	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	4413      	add	r3, r2
 80035e0:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80035e2:	88fb      	ldrh	r3, [r7, #6]
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	2200      	movs	r2, #0
 80035e8:	f240 6104 	movw	r1, #1540	@ 0x604
 80035ec:	4618      	mov	r0, r3
 80035ee:	f000 f90d 	bl	800380c <CODEC_IO_Write>
 80035f2:	4603      	mov	r3, r0
 80035f4:	461a      	mov	r2, r3
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	4413      	add	r3, r2
 80035fa:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80035fc:	88fb      	ldrh	r3, [r7, #6]
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	2200      	movs	r2, #0
 8003602:	f240 6105 	movw	r1, #1541	@ 0x605
 8003606:	4618      	mov	r0, r3
 8003608:	f000 f900 	bl	800380c <CODEC_IO_Write>
 800360c:	4603      	mov	r3, r0
 800360e:	461a      	mov	r2, r3
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	4413      	add	r3, r2
 8003614:	60fb      	str	r3, [r7, #12]
    break;    
 8003616:	bf00      	nop
  }  
  return counter;
 8003618:	68fb      	ldr	r3, [r7, #12]
}
 800361a:	4618      	mov	r0, r3
 800361c:	3710      	adds	r7, #16
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
	...

08003624 <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	4603      	mov	r3, r0
 800362c:	6039      	str	r1, [r7, #0]
 800362e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003630:	2300      	movs	r3, #0
 8003632:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	4a64      	ldr	r2, [pc, #400]	@ (80037c8 <wm8994_SetFrequency+0x1a4>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d079      	beq.n	8003730 <wm8994_SetFrequency+0x10c>
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	4a62      	ldr	r2, [pc, #392]	@ (80037c8 <wm8994_SetFrequency+0x1a4>)
 8003640:	4293      	cmp	r3, r2
 8003642:	f200 80ad 	bhi.w	80037a0 <wm8994_SetFrequency+0x17c>
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800364c:	4293      	cmp	r3, r2
 800364e:	d061      	beq.n	8003714 <wm8994_SetFrequency+0xf0>
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003656:	4293      	cmp	r3, r2
 8003658:	f200 80a2 	bhi.w	80037a0 <wm8994_SetFrequency+0x17c>
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003662:	4293      	cmp	r3, r2
 8003664:	f000 808e 	beq.w	8003784 <wm8994_SetFrequency+0x160>
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800366e:	4293      	cmp	r3, r2
 8003670:	f200 8096 	bhi.w	80037a0 <wm8994_SetFrequency+0x17c>
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 800367a:	d03d      	beq.n	80036f8 <wm8994_SetFrequency+0xd4>
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003682:	f200 808d 	bhi.w	80037a0 <wm8994_SetFrequency+0x17c>
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	f245 6222 	movw	r2, #22050	@ 0x5622
 800368c:	4293      	cmp	r3, r2
 800368e:	d06b      	beq.n	8003768 <wm8994_SetFrequency+0x144>
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003696:	4293      	cmp	r3, r2
 8003698:	f200 8082 	bhi.w	80037a0 <wm8994_SetFrequency+0x17c>
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80036a2:	d01b      	beq.n	80036dc <wm8994_SetFrequency+0xb8>
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80036aa:	d879      	bhi.n	80037a0 <wm8994_SetFrequency+0x17c>
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80036b2:	d005      	beq.n	80036c0 <wm8994_SetFrequency+0x9c>
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d046      	beq.n	800374c <wm8994_SetFrequency+0x128>
 80036be:	e06f      	b.n	80037a0 <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 80036c0:	88fb      	ldrh	r3, [r7, #6]
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	2203      	movs	r2, #3
 80036c6:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80036ca:	4618      	mov	r0, r3
 80036cc:	f000 f89e 	bl	800380c <CODEC_IO_Write>
 80036d0:	4603      	mov	r3, r0
 80036d2:	461a      	mov	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	4413      	add	r3, r2
 80036d8:	60fb      	str	r3, [r7, #12]
    break;
 80036da:	e06f      	b.n	80037bc <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 80036dc:	88fb      	ldrh	r3, [r7, #6]
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	2233      	movs	r2, #51	@ 0x33
 80036e2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80036e6:	4618      	mov	r0, r3
 80036e8:	f000 f890 	bl	800380c <CODEC_IO_Write>
 80036ec:	4603      	mov	r3, r0
 80036ee:	461a      	mov	r2, r3
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	4413      	add	r3, r2
 80036f4:	60fb      	str	r3, [r7, #12]
    break;
 80036f6:	e061      	b.n	80037bc <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 80036f8:	88fb      	ldrh	r3, [r7, #6]
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	2263      	movs	r2, #99	@ 0x63
 80036fe:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003702:	4618      	mov	r0, r3
 8003704:	f000 f882 	bl	800380c <CODEC_IO_Write>
 8003708:	4603      	mov	r3, r0
 800370a:	461a      	mov	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	4413      	add	r3, r2
 8003710:	60fb      	str	r3, [r7, #12]
    break;
 8003712:	e053      	b.n	80037bc <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003714:	88fb      	ldrh	r3, [r7, #6]
 8003716:	b2db      	uxtb	r3, r3
 8003718:	2283      	movs	r2, #131	@ 0x83
 800371a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800371e:	4618      	mov	r0, r3
 8003720:	f000 f874 	bl	800380c <CODEC_IO_Write>
 8003724:	4603      	mov	r3, r0
 8003726:	461a      	mov	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	4413      	add	r3, r2
 800372c:	60fb      	str	r3, [r7, #12]
    break;
 800372e:	e045      	b.n	80037bc <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8003730:	88fb      	ldrh	r3, [r7, #6]
 8003732:	b2db      	uxtb	r3, r3
 8003734:	22a3      	movs	r2, #163	@ 0xa3
 8003736:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800373a:	4618      	mov	r0, r3
 800373c:	f000 f866 	bl	800380c <CODEC_IO_Write>
 8003740:	4603      	mov	r3, r0
 8003742:	461a      	mov	r2, r3
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	4413      	add	r3, r2
 8003748:	60fb      	str	r3, [r7, #12]
    break;
 800374a:	e037      	b.n	80037bc <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 800374c:	88fb      	ldrh	r3, [r7, #6]
 800374e:	b2db      	uxtb	r3, r3
 8003750:	2213      	movs	r2, #19
 8003752:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003756:	4618      	mov	r0, r3
 8003758:	f000 f858 	bl	800380c <CODEC_IO_Write>
 800375c:	4603      	mov	r3, r0
 800375e:	461a      	mov	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	4413      	add	r3, r2
 8003764:	60fb      	str	r3, [r7, #12]
    break;
 8003766:	e029      	b.n	80037bc <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8003768:	88fb      	ldrh	r3, [r7, #6]
 800376a:	b2db      	uxtb	r3, r3
 800376c:	2243      	movs	r2, #67	@ 0x43
 800376e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003772:	4618      	mov	r0, r3
 8003774:	f000 f84a 	bl	800380c <CODEC_IO_Write>
 8003778:	4603      	mov	r3, r0
 800377a:	461a      	mov	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	4413      	add	r3, r2
 8003780:	60fb      	str	r3, [r7, #12]
    break;
 8003782:	e01b      	b.n	80037bc <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8003784:	88fb      	ldrh	r3, [r7, #6]
 8003786:	b2db      	uxtb	r3, r3
 8003788:	2273      	movs	r2, #115	@ 0x73
 800378a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800378e:	4618      	mov	r0, r3
 8003790:	f000 f83c 	bl	800380c <CODEC_IO_Write>
 8003794:	4603      	mov	r3, r0
 8003796:	461a      	mov	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	4413      	add	r3, r2
 800379c:	60fb      	str	r3, [r7, #12]
    break; 
 800379e:	e00d      	b.n	80037bc <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80037a0:	88fb      	ldrh	r3, [r7, #6]
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2283      	movs	r2, #131	@ 0x83
 80037a6:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80037aa:	4618      	mov	r0, r3
 80037ac:	f000 f82e 	bl	800380c <CODEC_IO_Write>
 80037b0:	4603      	mov	r3, r0
 80037b2:	461a      	mov	r2, r3
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	4413      	add	r3, r2
 80037b8:	60fb      	str	r3, [r7, #12]
    break; 
 80037ba:	bf00      	nop
  }
  return counter;
 80037bc:	68fb      	ldr	r3, [r7, #12]
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3710      	adds	r7, #16
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	00017700 	.word	0x00017700

080037cc <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	4603      	mov	r3, r0
 80037d4:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80037d6:	2300      	movs	r3, #0
 80037d8:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 80037da:	88fb      	ldrh	r3, [r7, #6]
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2200      	movs	r2, #0
 80037e0:	2100      	movs	r1, #0
 80037e2:	4618      	mov	r0, r3
 80037e4:	f000 f812 	bl	800380c <CODEC_IO_Write>
 80037e8:	4603      	mov	r3, r0
 80037ea:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 80037ec:	4b05      	ldr	r3, [pc, #20]	@ (8003804 <wm8994_Reset+0x38>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 80037f2:	4b05      	ldr	r3, [pc, #20]	@ (8003808 <wm8994_Reset+0x3c>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	601a      	str	r2, [r3, #0]

  return counter;
 80037f8:	68fb      	ldr	r3, [r7, #12]
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3710      	adds	r7, #16
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	20000eb0 	.word	0x20000eb0
 8003808:	20000eb4 	.word	0x20000eb4

0800380c <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	4603      	mov	r3, r0
 8003814:	71fb      	strb	r3, [r7, #7]
 8003816:	460b      	mov	r3, r1
 8003818:	80bb      	strh	r3, [r7, #4]
 800381a:	4613      	mov	r3, r2
 800381c:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 800381e:	2300      	movs	r3, #0
 8003820:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 8003822:	887a      	ldrh	r2, [r7, #2]
 8003824:	88b9      	ldrh	r1, [r7, #4]
 8003826:	79fb      	ldrb	r3, [r7, #7]
 8003828:	4618      	mov	r0, r3
 800382a:	f000 f96f 	bl	8003b0c <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	b2db      	uxtb	r3, r3
}
 8003832:	4618      	mov	r0, r3
 8003834:	3710      	adds	r7, #16
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
	...

0800383c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b08c      	sub	sp, #48	@ 0x30
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	4a51      	ldr	r2, [pc, #324]	@ (800398c <I2Cx_MspInit+0x150>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d14d      	bne.n	80038e8 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800384c:	4b50      	ldr	r3, [pc, #320]	@ (8003990 <I2Cx_MspInit+0x154>)
 800384e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003850:	4a4f      	ldr	r2, [pc, #316]	@ (8003990 <I2Cx_MspInit+0x154>)
 8003852:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003856:	6313      	str	r3, [r2, #48]	@ 0x30
 8003858:	4b4d      	ldr	r3, [pc, #308]	@ (8003990 <I2Cx_MspInit+0x154>)
 800385a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800385c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003860:	61bb      	str	r3, [r7, #24]
 8003862:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8003864:	2380      	movs	r3, #128	@ 0x80
 8003866:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8003868:	2312      	movs	r3, #18
 800386a:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800386c:	2300      	movs	r3, #0
 800386e:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8003870:	2302      	movs	r3, #2
 8003872:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8003874:	2304      	movs	r3, #4
 8003876:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003878:	f107 031c 	add.w	r3, r7, #28
 800387c:	4619      	mov	r1, r3
 800387e:	4845      	ldr	r0, [pc, #276]	@ (8003994 <I2Cx_MspInit+0x158>)
 8003880:	f001 fb48 	bl	8004f14 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8003884:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003888:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800388a:	f107 031c 	add.w	r3, r7, #28
 800388e:	4619      	mov	r1, r3
 8003890:	4840      	ldr	r0, [pc, #256]	@ (8003994 <I2Cx_MspInit+0x158>)
 8003892:	f001 fb3f 	bl	8004f14 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8003896:	4b3e      	ldr	r3, [pc, #248]	@ (8003990 <I2Cx_MspInit+0x154>)
 8003898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389a:	4a3d      	ldr	r2, [pc, #244]	@ (8003990 <I2Cx_MspInit+0x154>)
 800389c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80038a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80038a2:	4b3b      	ldr	r3, [pc, #236]	@ (8003990 <I2Cx_MspInit+0x154>)
 80038a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038aa:	617b      	str	r3, [r7, #20]
 80038ac:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80038ae:	4b38      	ldr	r3, [pc, #224]	@ (8003990 <I2Cx_MspInit+0x154>)
 80038b0:	6a1b      	ldr	r3, [r3, #32]
 80038b2:	4a37      	ldr	r2, [pc, #220]	@ (8003990 <I2Cx_MspInit+0x154>)
 80038b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80038b8:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80038ba:	4b35      	ldr	r3, [pc, #212]	@ (8003990 <I2Cx_MspInit+0x154>)
 80038bc:	6a1b      	ldr	r3, [r3, #32]
 80038be:	4a34      	ldr	r2, [pc, #208]	@ (8003990 <I2Cx_MspInit+0x154>)
 80038c0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80038c4:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80038c6:	2200      	movs	r2, #0
 80038c8:	210f      	movs	r1, #15
 80038ca:	2048      	movs	r0, #72	@ 0x48
 80038cc:	f000 fe77 	bl	80045be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80038d0:	2048      	movs	r0, #72	@ 0x48
 80038d2:	f000 fe90 	bl	80045f6 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80038d6:	2200      	movs	r2, #0
 80038d8:	210f      	movs	r1, #15
 80038da:	2049      	movs	r0, #73	@ 0x49
 80038dc:	f000 fe6f 	bl	80045be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 80038e0:	2049      	movs	r0, #73	@ 0x49
 80038e2:	f000 fe88 	bl	80045f6 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80038e6:	e04d      	b.n	8003984 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80038e8:	4b29      	ldr	r3, [pc, #164]	@ (8003990 <I2Cx_MspInit+0x154>)
 80038ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ec:	4a28      	ldr	r2, [pc, #160]	@ (8003990 <I2Cx_MspInit+0x154>)
 80038ee:	f043 0302 	orr.w	r3, r3, #2
 80038f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80038f4:	4b26      	ldr	r3, [pc, #152]	@ (8003990 <I2Cx_MspInit+0x154>)
 80038f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f8:	f003 0302 	and.w	r3, r3, #2
 80038fc:	613b      	str	r3, [r7, #16]
 80038fe:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8003900:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003904:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8003906:	2312      	movs	r3, #18
 8003908:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800390a:	2300      	movs	r3, #0
 800390c:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800390e:	2302      	movs	r3, #2
 8003910:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8003912:	2304      	movs	r3, #4
 8003914:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003916:	f107 031c 	add.w	r3, r7, #28
 800391a:	4619      	mov	r1, r3
 800391c:	481e      	ldr	r0, [pc, #120]	@ (8003998 <I2Cx_MspInit+0x15c>)
 800391e:	f001 faf9 	bl	8004f14 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8003922:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003926:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003928:	f107 031c 	add.w	r3, r7, #28
 800392c:	4619      	mov	r1, r3
 800392e:	481a      	ldr	r0, [pc, #104]	@ (8003998 <I2Cx_MspInit+0x15c>)
 8003930:	f001 faf0 	bl	8004f14 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8003934:	4b16      	ldr	r3, [pc, #88]	@ (8003990 <I2Cx_MspInit+0x154>)
 8003936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003938:	4a15      	ldr	r2, [pc, #84]	@ (8003990 <I2Cx_MspInit+0x154>)
 800393a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800393e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003940:	4b13      	ldr	r3, [pc, #76]	@ (8003990 <I2Cx_MspInit+0x154>)
 8003942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003944:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003948:	60fb      	str	r3, [r7, #12]
 800394a:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 800394c:	4b10      	ldr	r3, [pc, #64]	@ (8003990 <I2Cx_MspInit+0x154>)
 800394e:	6a1b      	ldr	r3, [r3, #32]
 8003950:	4a0f      	ldr	r2, [pc, #60]	@ (8003990 <I2Cx_MspInit+0x154>)
 8003952:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003956:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8003958:	4b0d      	ldr	r3, [pc, #52]	@ (8003990 <I2Cx_MspInit+0x154>)
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	4a0c      	ldr	r2, [pc, #48]	@ (8003990 <I2Cx_MspInit+0x154>)
 800395e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003962:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8003964:	2200      	movs	r2, #0
 8003966:	210f      	movs	r1, #15
 8003968:	201f      	movs	r0, #31
 800396a:	f000 fe28 	bl	80045be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 800396e:	201f      	movs	r0, #31
 8003970:	f000 fe41 	bl	80045f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8003974:	2200      	movs	r2, #0
 8003976:	210f      	movs	r1, #15
 8003978:	2020      	movs	r0, #32
 800397a:	f000 fe20 	bl	80045be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 800397e:	2020      	movs	r0, #32
 8003980:	f000 fe39 	bl	80045f6 <HAL_NVIC_EnableIRQ>
}
 8003984:	bf00      	nop
 8003986:	3730      	adds	r7, #48	@ 0x30
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}
 800398c:	20000eb8 	.word	0x20000eb8
 8003990:	40023800 	.word	0x40023800
 8003994:	40021c00 	.word	0x40021c00
 8003998:	40020400 	.word	0x40020400

0800399c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f002 f8df 	bl	8005b68 <HAL_I2C_GetState>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d125      	bne.n	80039fc <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	4a14      	ldr	r2, [pc, #80]	@ (8003a04 <I2Cx_Init+0x68>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d103      	bne.n	80039c0 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a13      	ldr	r2, [pc, #76]	@ (8003a08 <I2Cx_Init+0x6c>)
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	e002      	b.n	80039c6 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4a12      	ldr	r2, [pc, #72]	@ (8003a0c <I2Cx_Init+0x70>)
 80039c4:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a11      	ldr	r2, [pc, #68]	@ (8003a10 <I2Cx_Init+0x74>)
 80039ca:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2201      	movs	r2, #1
 80039d6:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f7ff ff23 	bl	800383c <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f001 fda8 	bl	800554c <HAL_I2C_Init>
  }
}
 80039fc:	bf00      	nop
 80039fe:	3708      	adds	r7, #8
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	20000eb8 	.word	0x20000eb8
 8003a08:	40005c00 	.word	0x40005c00
 8003a0c:	40005400 	.word	0x40005400
 8003a10:	40912732 	.word	0x40912732

08003a14 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b08a      	sub	sp, #40	@ 0x28
 8003a18:	af04      	add	r7, sp, #16
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	4608      	mov	r0, r1
 8003a1e:	4611      	mov	r1, r2
 8003a20:	461a      	mov	r2, r3
 8003a22:	4603      	mov	r3, r0
 8003a24:	72fb      	strb	r3, [r7, #11]
 8003a26:	460b      	mov	r3, r1
 8003a28:	813b      	strh	r3, [r7, #8]
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003a32:	7afb      	ldrb	r3, [r7, #11]
 8003a34:	b299      	uxth	r1, r3
 8003a36:	88f8      	ldrh	r0, [r7, #6]
 8003a38:	893a      	ldrh	r2, [r7, #8]
 8003a3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a3e:	9302      	str	r3, [sp, #8]
 8003a40:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003a42:	9301      	str	r3, [sp, #4]
 8003a44:	6a3b      	ldr	r3, [r7, #32]
 8003a46:	9300      	str	r3, [sp, #0]
 8003a48:	4603      	mov	r3, r0
 8003a4a:	68f8      	ldr	r0, [r7, #12]
 8003a4c:	f001 ff72 	bl	8005934 <HAL_I2C_Mem_Read>
 8003a50:	4603      	mov	r3, r0
 8003a52:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003a54:	7dfb      	ldrb	r3, [r7, #23]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d004      	beq.n	8003a64 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8003a5a:	7afb      	ldrb	r3, [r7, #11]
 8003a5c:	4619      	mov	r1, r3
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f000 f832 	bl	8003ac8 <I2Cx_Error>
  }
  return status;    
 8003a64:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3718      	adds	r7, #24
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b08a      	sub	sp, #40	@ 0x28
 8003a72:	af04      	add	r7, sp, #16
 8003a74:	60f8      	str	r0, [r7, #12]
 8003a76:	4608      	mov	r0, r1
 8003a78:	4611      	mov	r1, r2
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	72fb      	strb	r3, [r7, #11]
 8003a80:	460b      	mov	r3, r1
 8003a82:	813b      	strh	r3, [r7, #8]
 8003a84:	4613      	mov	r3, r2
 8003a86:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003a8c:	7afb      	ldrb	r3, [r7, #11]
 8003a8e:	b299      	uxth	r1, r3
 8003a90:	88f8      	ldrh	r0, [r7, #6]
 8003a92:	893a      	ldrh	r2, [r7, #8]
 8003a94:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a98:	9302      	str	r3, [sp, #8]
 8003a9a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003a9c:	9301      	str	r3, [sp, #4]
 8003a9e:	6a3b      	ldr	r3, [r7, #32]
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f001 fe31 	bl	800570c <HAL_I2C_Mem_Write>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8003aae:	7dfb      	ldrb	r3, [r7, #23]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d004      	beq.n	8003abe <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8003ab4:	7afb      	ldrb	r3, [r7, #11]
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	68f8      	ldr	r0, [r7, #12]
 8003aba:	f000 f805 	bl	8003ac8 <I2Cx_Error>
  }
  return status;
 8003abe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3718      	adds	r7, #24
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	460b      	mov	r3, r1
 8003ad2:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f001 fdd5 	bl	8005684 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f7ff ff5e 	bl	800399c <I2Cx_Init>
}
 8003ae0:	bf00      	nop
 8003ae2:	3708      	adds	r7, #8
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8003aec:	4802      	ldr	r0, [pc, #8]	@ (8003af8 <AUDIO_IO_Init+0x10>)
 8003aee:	f7ff ff55 	bl	800399c <I2Cx_Init>
}
 8003af2:	bf00      	nop
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	20000eb8 	.word	0x20000eb8

08003afc <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
}
 8003b00:	bf00      	nop
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
	...

08003b0c <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b086      	sub	sp, #24
 8003b10:	af02      	add	r7, sp, #8
 8003b12:	4603      	mov	r3, r0
 8003b14:	71fb      	strb	r3, [r7, #7]
 8003b16:	460b      	mov	r3, r1
 8003b18:	80bb      	strh	r3, [r7, #4]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 8003b1e:	887b      	ldrh	r3, [r7, #2]
 8003b20:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 8003b22:	89fb      	ldrh	r3, [r7, #14]
 8003b24:	0a1b      	lsrs	r3, r3, #8
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 8003b2a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003b2e:	021b      	lsls	r3, r3, #8
 8003b30:	b21a      	sxth	r2, r3
 8003b32:	887b      	ldrh	r3, [r7, #2]
 8003b34:	b21b      	sxth	r3, r3
 8003b36:	4313      	orrs	r3, r2
 8003b38:	b21b      	sxth	r3, r3
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 8003b3e:	88ba      	ldrh	r2, [r7, #4]
 8003b40:	79f9      	ldrb	r1, [r7, #7]
 8003b42:	2302      	movs	r3, #2
 8003b44:	9301      	str	r3, [sp, #4]
 8003b46:	1cbb      	adds	r3, r7, #2
 8003b48:	9300      	str	r3, [sp, #0]
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	4803      	ldr	r0, [pc, #12]	@ (8003b5c <AUDIO_IO_Write+0x50>)
 8003b4e:	f7ff ff8e 	bl	8003a6e <I2Cx_WriteMultiple>
}
 8003b52:	bf00      	nop
 8003b54:	3710      	adds	r7, #16
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	20000eb8 	.word	0x20000eb8

08003b60 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b086      	sub	sp, #24
 8003b64:	af02      	add	r7, sp, #8
 8003b66:	4603      	mov	r3, r0
 8003b68:	460a      	mov	r2, r1
 8003b6a:	71fb      	strb	r3, [r7, #7]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8003b70:	2300      	movs	r3, #0
 8003b72:	81bb      	strh	r3, [r7, #12]
 8003b74:	2300      	movs	r3, #0
 8003b76:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 8003b78:	88ba      	ldrh	r2, [r7, #4]
 8003b7a:	79f9      	ldrb	r1, [r7, #7]
 8003b7c:	2302      	movs	r3, #2
 8003b7e:	9301      	str	r3, [sp, #4]
 8003b80:	f107 030c 	add.w	r3, r7, #12
 8003b84:	9300      	str	r3, [sp, #0]
 8003b86:	2302      	movs	r3, #2
 8003b88:	480a      	ldr	r0, [pc, #40]	@ (8003bb4 <AUDIO_IO_Read+0x54>)
 8003b8a:	f7ff ff43 	bl	8003a14 <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8003b8e:	89bb      	ldrh	r3, [r7, #12]
 8003b90:	0a1b      	lsrs	r3, r3, #8
 8003b92:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 8003b94:	89bb      	ldrh	r3, [r7, #12]
 8003b96:	b21b      	sxth	r3, r3
 8003b98:	021b      	lsls	r3, r3, #8
 8003b9a:	b21a      	sxth	r2, r3
 8003b9c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	b21b      	sxth	r3, r3
 8003ba4:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 8003ba6:	89fb      	ldrh	r3, [r7, #14]
 8003ba8:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 8003baa:	89bb      	ldrh	r3, [r7, #12]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3710      	adds	r7, #16
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	20000eb8 	.word	0x20000eb8

08003bb8 <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f000 fbfd 	bl	80043c0 <HAL_Delay>
}
 8003bc6:	bf00      	nop
 8003bc8:	3708      	adds	r7, #8
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
	...

08003bd0 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 8003bd8:	480e      	ldr	r0, [pc, #56]	@ (8003c14 <HAL_SAI_ErrorCallback+0x44>)
 8003bda:	f004 f85f 	bl	8007c9c <HAL_SAI_GetState>
 8003bde:	4603      	mov	r3, r0
 8003be0:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 8003be2:	480d      	ldr	r0, [pc, #52]	@ (8003c18 <HAL_SAI_ErrorCallback+0x48>)
 8003be4:	f004 f85a 	bl	8007c9c <HAL_SAI_GetState>
 8003be8:	4603      	mov	r3, r0
 8003bea:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 8003bec:	7bfb      	ldrb	r3, [r7, #15]
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d002      	beq.n	8003bf8 <HAL_SAI_ErrorCallback+0x28>
 8003bf2:	7bfb      	ldrb	r3, [r7, #15]
 8003bf4:	2b12      	cmp	r3, #18
 8003bf6:	d101      	bne.n	8003bfc <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8003bf8:	f000 f810 	bl	8003c1c <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 8003bfc:	7bbb      	ldrb	r3, [r7, #14]
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d002      	beq.n	8003c08 <HAL_SAI_ErrorCallback+0x38>
 8003c02:	7bbb      	ldrb	r3, [r7, #14]
 8003c04:	2b22      	cmp	r3, #34	@ 0x22
 8003c06:	d101      	bne.n	8003c0c <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 8003c08:	f000 f9f6 	bl	8003ff8 <BSP_AUDIO_IN_Error_CallBack>
  }
}
 8003c0c:	bf00      	nop
 8003c0e:	3710      	adds	r7, #16
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	20000f10 	.word	0x20000f10
 8003c18:	20000f94 	.word	0x20000f94

08003c1c <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	af00      	add	r7, sp, #0
}
 8003c20:	bf00      	nop
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
	...

08003c2c <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b08c      	sub	sp, #48	@ 0x30
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 8003c36:	4b63      	ldr	r3, [pc, #396]	@ (8003dc4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c3a:	4a62      	ldr	r2, [pc, #392]	@ (8003dc4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c3c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003c40:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c42:	4b60      	ldr	r3, [pc, #384]	@ (8003dc4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c4a:	61bb      	str	r3, [r7, #24]
 8003c4c:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 8003c4e:	4b5d      	ldr	r3, [pc, #372]	@ (8003dc4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c52:	4a5c      	ldr	r2, [pc, #368]	@ (8003dc4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c58:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c5a:	4b5a      	ldr	r3, [pc, #360]	@ (8003dc4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c62:	617b      	str	r3, [r7, #20]
 8003c64:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 8003c66:	4b57      	ldr	r3, [pc, #348]	@ (8003dc4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c6a:	4a56      	ldr	r2, [pc, #344]	@ (8003dc4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c70:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c72:	4b54      	ldr	r3, [pc, #336]	@ (8003dc4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c7a:	613b      	str	r3, [r7, #16]
 8003c7c:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 8003c7e:	4b51      	ldr	r3, [pc, #324]	@ (8003dc4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c82:	4a50      	ldr	r2, [pc, #320]	@ (8003dc4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c8a:	4b4e      	ldr	r3, [pc, #312]	@ (8003dc4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c92:	60fb      	str	r3, [r7, #12]
 8003c94:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 8003c96:	2380      	movs	r3, #128	@ 0x80
 8003c98:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003c9a:	2302      	movs	r3, #2
 8003c9c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8003ca6:	230a      	movs	r3, #10
 8003ca8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 8003caa:	f107 031c 	add.w	r3, r7, #28
 8003cae:	4619      	mov	r1, r3
 8003cb0:	4845      	ldr	r0, [pc, #276]	@ (8003dc8 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8003cb2:	f001 f92f 	bl	8004f14 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 8003cb6:	2320      	movs	r3, #32
 8003cb8:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003cba:	2302      	movs	r3, #2
 8003cbc:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 8003cc6:	230a      	movs	r3, #10
 8003cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8003cca:	f107 031c 	add.w	r3, r7, #28
 8003cce:	4619      	mov	r1, r3
 8003cd0:	483d      	ldr	r0, [pc, #244]	@ (8003dc8 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8003cd2:	f001 f91f 	bl	8004f14 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 8003cd6:	2340      	movs	r3, #64	@ 0x40
 8003cd8:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003cda:	2302      	movs	r3, #2
 8003cdc:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8003ce6:	230a      	movs	r3, #10
 8003ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8003cea:	f107 031c 	add.w	r3, r7, #28
 8003cee:	4619      	mov	r1, r3
 8003cf0:	4835      	ldr	r0, [pc, #212]	@ (8003dc8 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8003cf2:	f001 f90f 	bl	8004f14 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 8003cf6:	2310      	movs	r3, #16
 8003cf8:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003cfa:	2302      	movs	r3, #2
 8003cfc:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8003d02:	2303      	movs	r3, #3
 8003d04:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8003d06:	230a      	movs	r3, #10
 8003d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 8003d0a:	f107 031c 	add.w	r3, r7, #28
 8003d0e:	4619      	mov	r1, r3
 8003d10:	482d      	ldr	r0, [pc, #180]	@ (8003dc8 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8003d12:	f001 f8ff 	bl	8004f14 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 8003d16:	4b2b      	ldr	r3, [pc, #172]	@ (8003dc4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d1a:	4a2a      	ldr	r2, [pc, #168]	@ (8003dc4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003d1c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d22:	4b28      	ldr	r3, [pc, #160]	@ (8003dc4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d2a:	60bb      	str	r3, [r7, #8]
 8003d2c:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a26      	ldr	r2, [pc, #152]	@ (8003dcc <BSP_AUDIO_OUT_MspInit+0x1a0>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d138      	bne.n	8003daa <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 8003d38:	4b25      	ldr	r3, [pc, #148]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d3a:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003d3e:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8003d40:	4b23      	ldr	r3, [pc, #140]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d42:	2240      	movs	r2, #64	@ 0x40
 8003d44:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8003d46:	4b22      	ldr	r3, [pc, #136]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8003d4c:	4b20      	ldr	r3, [pc, #128]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d52:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 8003d54:	4b1e      	ldr	r3, [pc, #120]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d56:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003d5a:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 8003d5c:	4b1c      	ldr	r3, [pc, #112]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d5e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d62:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 8003d64:	4b1a      	ldr	r3, [pc, #104]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d66:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d6a:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 8003d6c:	4b18      	ldr	r3, [pc, #96]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d6e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003d72:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8003d74:	4b16      	ldr	r3, [pc, #88]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d76:	2204      	movs	r2, #4
 8003d78:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003d7a:	4b15      	ldr	r3, [pc, #84]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d7c:	2203      	movs	r2, #3
 8003d7e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003d80:	4b13      	ldr	r3, [pc, #76]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003d86:	4b12      	ldr	r3, [pc, #72]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8003d8c:	4b10      	ldr	r3, [pc, #64]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d8e:	4a11      	ldr	r2, [pc, #68]	@ (8003dd4 <BSP_AUDIO_OUT_MspInit+0x1a8>)
 8003d90:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a0e      	ldr	r2, [pc, #56]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d96:	66da      	str	r2, [r3, #108]	@ 0x6c
 8003d98:	4a0d      	ldr	r2, [pc, #52]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 8003d9e:	480c      	ldr	r0, [pc, #48]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003da0:	f000 fcf2 	bl	8004788 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 8003da4:	480a      	ldr	r0, [pc, #40]	@ (8003dd0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003da6:	f000 fc41 	bl	800462c <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8003daa:	2200      	movs	r2, #0
 8003dac:	210e      	movs	r1, #14
 8003dae:	203c      	movs	r0, #60	@ 0x3c
 8003db0:	f000 fc05 	bl	80045be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 8003db4:	203c      	movs	r0, #60	@ 0x3c
 8003db6:	f000 fc1e 	bl	80045f6 <HAL_NVIC_EnableIRQ>
}
 8003dba:	bf00      	nop
 8003dbc:	3730      	adds	r7, #48	@ 0x30
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	40023800 	.word	0x40023800
 8003dc8:	40022000 	.word	0x40022000
 8003dcc:	40015c04 	.word	0x40015c04
 8003dd0:	20001018 	.word	0x20001018
 8003dd4:	40026470 	.word	0x40026470

08003dd8 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b0a6      	sub	sp, #152	@ 0x98
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 8003de4:	f107 0314 	add.w	r3, r7, #20
 8003de8:	4618      	mov	r0, r3
 8003dea:	f003 fa57 	bl	800729c <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d009      	beq.n	8003e0c <BSP_AUDIO_OUT_ClockConfig+0x34>
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d004      	beq.n	8003e0c <BSP_AUDIO_OUT_ClockConfig+0x34>
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d112      	bne.n	8003e32 <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8003e0c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003e10:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8003e12:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003e16:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 8003e18:	f240 13ad 	movw	r3, #429	@ 0x1ad
 8003e1c:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 8003e1e:	2302      	movs	r3, #2
 8003e20:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 8003e22:	2313      	movs	r3, #19
 8003e24:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8003e26:	f107 0314 	add.w	r3, r7, #20
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f002 fe46 	bl	8006abc <HAL_RCCEx_PeriphCLKConfig>
 8003e30:	e012      	b.n	8003e58 <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8003e32:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003e36:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8003e38:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003e3c:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 8003e3e:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 8003e42:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 8003e44:	2307      	movs	r3, #7
 8003e46:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8003e4c:	f107 0314 	add.w	r3, r7, #20
 8003e50:	4618      	mov	r0, r3
 8003e52:	f002 fe33 	bl	8006abc <HAL_RCCEx_PeriphCLKConfig>
  }
}
 8003e56:	bf00      	nop
 8003e58:	bf00      	nop
 8003e5a:	3798      	adds	r7, #152	@ 0x98
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}

08003e60 <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	607a      	str	r2, [r7, #4]
  return BSP_AUDIO_IN_InitEx(INPUT_DEVICE_DIGITAL_MICROPHONE_2, AudioFreq, BitRes, ChnlNbr); 
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	68ba      	ldr	r2, [r7, #8]
 8003e70:	68f9      	ldr	r1, [r7, #12]
 8003e72:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003e76:	f000 f805 	bl	8003e84 <BSP_AUDIO_IN_InitEx>
 8003e7a:	4603      	mov	r3, r0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3710      	adds	r7, #16
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <BSP_AUDIO_IN_InitEx>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_InitEx(uint16_t InputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8003e84:	b590      	push	{r4, r7, lr}
 8003e86:	b089      	sub	sp, #36	@ 0x24
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60b9      	str	r1, [r7, #8]
 8003e8c:	607a      	str	r2, [r7, #4]
 8003e8e:	603b      	str	r3, [r7, #0]
 8003e90:	4603      	mov	r3, r0
 8003e92:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = AUDIO_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if ((InputDevice != INPUT_DEVICE_INPUT_LINE_1) &&       /* Only INPUT_LINE_1 and MICROPHONE_2 inputs supported */
 8003e9c:	89fb      	ldrh	r3, [r7, #14]
 8003e9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ea2:	d006      	beq.n	8003eb2 <BSP_AUDIO_IN_InitEx+0x2e>
 8003ea4:	89fb      	ldrh	r3, [r7, #14]
 8003ea6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003eaa:	d002      	beq.n	8003eb2 <BSP_AUDIO_IN_InitEx+0x2e>
      (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2))
  {
    ret = AUDIO_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	77fb      	strb	r3, [r7, #31]
 8003eb0:	e046      	b.n	8003f40 <BSP_AUDIO_IN_InitEx+0xbc>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 8003eb2:	f000 fa11 	bl	80042d8 <SAIx_In_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	68b9      	ldr	r1, [r7, #8]
 8003eba:	4824      	ldr	r0, [pc, #144]	@ (8003f4c <BSP_AUDIO_IN_InitEx+0xc8>)
 8003ebc:	f7ff ff8c 	bl	8003dd8 <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8003ec0:	4b22      	ldr	r3, [pc, #136]	@ (8003f4c <BSP_AUDIO_IN_InitEx+0xc8>)
 8003ec2:	4a23      	ldr	r2, [pc, #140]	@ (8003f50 <BSP_AUDIO_IN_InitEx+0xcc>)
 8003ec4:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 8003ec6:	4821      	ldr	r0, [pc, #132]	@ (8003f4c <BSP_AUDIO_IN_InitEx+0xc8>)
 8003ec8:	f003 fee8 	bl	8007c9c <HAL_SAI_GetState>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d107      	bne.n	8003ee2 <BSP_AUDIO_IN_InitEx+0x5e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_in_sai, NULL);  /* Initialize GPIOs for SAI2 block A Master signals */
 8003ed2:	2100      	movs	r1, #0
 8003ed4:	481d      	ldr	r0, [pc, #116]	@ (8003f4c <BSP_AUDIO_IN_InitEx+0xc8>)
 8003ed6:	f7ff fea9 	bl	8003c2c <BSP_AUDIO_OUT_MspInit>
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 8003eda:	2100      	movs	r1, #0
 8003edc:	481b      	ldr	r0, [pc, #108]	@ (8003f4c <BSP_AUDIO_IN_InitEx+0xc8>)
 8003ede:	f000 f893 	bl	8004008 <BSP_AUDIO_IN_MspInit>

    /* Configure SAI in master RX mode :
     *   - SAI2_block_A in master RX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 8003ee2:	89fb      	ldrh	r3, [r7, #14]
 8003ee4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ee8:	d102      	bne.n	8003ef0 <BSP_AUDIO_IN_InitEx+0x6c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 8003eea:	230a      	movs	r3, #10
 8003eec:	61bb      	str	r3, [r7, #24]
 8003eee:	e001      	b.n	8003ef4 <BSP_AUDIO_IN_InitEx+0x70>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 8003ef0:	2305      	movs	r3, #5
 8003ef2:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_RX, slot_active, AudioFreq);
 8003ef4:	68ba      	ldr	r2, [r7, #8]
 8003ef6:	69b9      	ldr	r1, [r7, #24]
 8003ef8:	2001      	movs	r0, #1
 8003efa:	f000 f937 	bl	800416c <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 8003efe:	4b15      	ldr	r3, [pc, #84]	@ (8003f54 <BSP_AUDIO_IN_InitEx+0xd0>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	2034      	movs	r0, #52	@ 0x34
 8003f04:	4798      	blx	r3
 8003f06:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	f648 1294 	movw	r2, #35220	@ 0x8994
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d109      	bne.n	8003f26 <BSP_AUDIO_IN_InitEx+0xa2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 8003f12:	4b10      	ldr	r3, [pc, #64]	@ (8003f54 <BSP_AUDIO_IN_InitEx+0xd0>)
 8003f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f16:	2034      	movs	r0, #52	@ 0x34
 8003f18:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 8003f1a:	4b0f      	ldr	r3, [pc, #60]	@ (8003f58 <BSP_AUDIO_IN_InitEx+0xd4>)
 8003f1c:	4a0d      	ldr	r2, [pc, #52]	@ (8003f54 <BSP_AUDIO_IN_InitEx+0xd0>)
 8003f1e:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 8003f20:	2300      	movs	r3, #0
 8003f22:	77fb      	strb	r3, [r7, #31]
 8003f24:	e001      	b.n	8003f2a <BSP_AUDIO_IN_InitEx+0xa6>
    }
    else
    {
      ret = AUDIO_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 8003f2a:	7ffb      	ldrb	r3, [r7, #31]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d107      	bne.n	8003f40 <BSP_AUDIO_IN_InitEx+0xbc>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice, 100, AudioFreq);
 8003f30:	4b09      	ldr	r3, [pc, #36]	@ (8003f58 <BSP_AUDIO_IN_InitEx+0xd4>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681c      	ldr	r4, [r3, #0]
 8003f36:	89f9      	ldrh	r1, [r7, #14]
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	2264      	movs	r2, #100	@ 0x64
 8003f3c:	2034      	movs	r0, #52	@ 0x34
 8003f3e:	47a0      	blx	r4
    }
  }
  return ret;
 8003f40:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3724      	adds	r7, #36	@ 0x24
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd90      	pop	{r4, r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	20000f94 	.word	0x20000f94
 8003f50:	40015c24 	.word	0x40015c24
 8003f54:	20000004 	.word	0x20000004
 8003f58:	20000f0c 	.word	0x20000f0c

08003f5c <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b084      	sub	sp, #16
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	461a      	mov	r2, r3
 8003f70:	6879      	ldr	r1, [r7, #4]
 8003f72:	4805      	ldr	r0, [pc, #20]	@ (8003f88 <BSP_AUDIO_IN_Record+0x2c>)
 8003f74:	f003 fe04 	bl	8007b80 <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	60fb      	str	r3, [r7, #12]
  
  return ret;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	b2db      	uxtb	r3, r3
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3710      	adds	r7, #16
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	20000f94 	.word	0x20000f94

08003f8c <BSP_AUDIO_IN_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically).
  *                            Then need to reconfigure the Codec after power on.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Stop(uint32_t Option)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b082      	sub	sp, #8
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  /* Call the Media layer stop function */
  HAL_SAI_DMAStop(&haudio_in_sai);
 8003f94:	480c      	ldr	r0, [pc, #48]	@ (8003fc8 <BSP_AUDIO_IN_Stop+0x3c>)
 8003f96:	f003 fd80 	bl	8007a9a <HAL_SAI_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(audio_drv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 8003f9a:	4b0c      	ldr	r3, [pc, #48]	@ (8003fcc <BSP_AUDIO_IN_Stop+0x40>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	699b      	ldr	r3, [r3, #24]
 8003fa0:	6879      	ldr	r1, [r7, #4]
 8003fa2:	2034      	movs	r0, #52	@ 0x34
 8003fa4:	4798      	blx	r3
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d001      	beq.n	8003fb0 <BSP_AUDIO_IN_Stop+0x24>
  {
    return AUDIO_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e006      	b.n	8003fbe <BSP_AUDIO_IN_Stop+0x32>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d102      	bne.n	8003fbc <BSP_AUDIO_IN_Stop+0x30>
    {
      /* Wait at least 100us */
      HAL_Delay(1);
 8003fb6:	2001      	movs	r0, #1
 8003fb8:	f000 fa02 	bl	80043c0 <HAL_Delay>
    }
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8003fbc:	2300      	movs	r3, #0
  }
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3708      	adds	r7, #8
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	20000f94 	.word	0x20000f94
 8003fcc:	20000f0c 	.word	0x20000f0c

08003fd0 <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b082      	sub	sp, #8
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8003fd8:	f006 fc0c 	bl	800a7f4 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8003fdc:	bf00      	nop
 8003fde:	3708      	adds	r7, #8
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 8003fec:	f006 fc4a 	bl	800a884 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8003ff0:	bf00      	nop
 8003ff2:	3708      	adds	r7, #8
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <BSP_AUDIO_IN_Error_CallBack>:
/**
  * @brief  Audio IN Error callback function.
  * @retval None
  */
__weak void BSP_AUDIO_IN_Error_CallBack(void)
{   
 8003ff8:	b480      	push	{r7}
 8003ffa:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8003ffc:	bf00      	nop
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
	...

08004008 <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b08c      	sub	sp, #48	@ 0x30
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 8004012:	4b50      	ldr	r3, [pc, #320]	@ (8004154 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004016:	4a4f      	ldr	r2, [pc, #316]	@ (8004154 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004018:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800401c:	6453      	str	r3, [r2, #68]	@ 0x44
 800401e:	4b4d      	ldr	r3, [pc, #308]	@ (8004154 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004022:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004026:	61bb      	str	r3, [r7, #24]
 8004028:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 800402a:	4b4a      	ldr	r3, [pc, #296]	@ (8004154 <BSP_AUDIO_IN_MspInit+0x14c>)
 800402c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402e:	4a49      	ldr	r2, [pc, #292]	@ (8004154 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004030:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004034:	6313      	str	r3, [r2, #48]	@ 0x30
 8004036:	4b47      	ldr	r3, [pc, #284]	@ (8004154 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800403a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800403e:	617b      	str	r3, [r7, #20]
 8004040:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 8004042:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004046:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004048:	2302      	movs	r3, #2
 800404a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800404c:	2300      	movs	r3, #0
 800404e:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004050:	2302      	movs	r3, #2
 8004052:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 8004054:	230a      	movs	r3, #10
 8004056:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 8004058:	f107 031c 	add.w	r3, r7, #28
 800405c:	4619      	mov	r1, r3
 800405e:	483e      	ldr	r0, [pc, #248]	@ (8004158 <BSP_AUDIO_IN_MspInit+0x150>)
 8004060:	f000 ff58 	bl	8004f14 <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 8004064:	4b3b      	ldr	r3, [pc, #236]	@ (8004154 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004068:	4a3a      	ldr	r2, [pc, #232]	@ (8004154 <BSP_AUDIO_IN_MspInit+0x14c>)
 800406a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800406e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004070:	4b38      	ldr	r3, [pc, #224]	@ (8004154 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004074:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004078:	613b      	str	r3, [r7, #16]
 800407a:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 800407c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004080:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8004082:	2300      	movs	r3, #0
 8004084:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004086:	2300      	movs	r3, #0
 8004088:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800408a:	2302      	movs	r3, #2
 800408c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 800408e:	f107 031c 	add.w	r3, r7, #28
 8004092:	4619      	mov	r1, r3
 8004094:	4831      	ldr	r0, [pc, #196]	@ (800415c <BSP_AUDIO_IN_MspInit+0x154>)
 8004096:	f000 ff3d 	bl	8004f14 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 800409a:	4b2e      	ldr	r3, [pc, #184]	@ (8004154 <BSP_AUDIO_IN_MspInit+0x14c>)
 800409c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800409e:	4a2d      	ldr	r2, [pc, #180]	@ (8004154 <BSP_AUDIO_IN_MspInit+0x14c>)
 80040a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80040a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80040a6:	4b2b      	ldr	r3, [pc, #172]	@ (8004154 <BSP_AUDIO_IN_MspInit+0x14c>)
 80040a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040ae:	60fb      	str	r3, [r7, #12]
 80040b0:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a2a      	ldr	r2, [pc, #168]	@ (8004160 <BSP_AUDIO_IN_MspInit+0x158>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d137      	bne.n	800412c <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 80040bc:	4b29      	ldr	r3, [pc, #164]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 80040be:	2200      	movs	r2, #0
 80040c0:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 80040c2:	4b28      	ldr	r3, [pc, #160]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 80040c4:	2200      	movs	r2, #0
 80040c6:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80040c8:	4b26      	ldr	r3, [pc, #152]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 80040ca:	2200      	movs	r2, #0
 80040cc:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 80040ce:	4b25      	ldr	r3, [pc, #148]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 80040d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80040d4:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 80040d6:	4b23      	ldr	r3, [pc, #140]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 80040d8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80040dc:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 80040de:	4b21      	ldr	r3, [pc, #132]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 80040e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80040e4:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 80040e6:	4b1f      	ldr	r3, [pc, #124]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 80040e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80040ec:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 80040ee:	4b1d      	ldr	r3, [pc, #116]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 80040f0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80040f4:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 80040f6:	4b1b      	ldr	r3, [pc, #108]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 80040f8:	2200      	movs	r2, #0
 80040fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80040fc:	4b19      	ldr	r3, [pc, #100]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 80040fe:	2203      	movs	r2, #3
 8004100:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004102:	4b18      	ldr	r3, [pc, #96]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004104:	2200      	movs	r2, #0
 8004106:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 8004108:	4b16      	ldr	r3, [pc, #88]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 800410a:	2200      	movs	r2, #0
 800410c:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 800410e:	4b15      	ldr	r3, [pc, #84]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004110:	4a15      	ldr	r2, [pc, #84]	@ (8004168 <BSP_AUDIO_IN_MspInit+0x160>)
 8004112:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4a13      	ldr	r2, [pc, #76]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004118:	671a      	str	r2, [r3, #112]	@ 0x70
 800411a:	4a12      	ldr	r2, [pc, #72]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 8004120:	4810      	ldr	r0, [pc, #64]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004122:	f000 fb31 	bl	8004788 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 8004126:	480f      	ldr	r0, [pc, #60]	@ (8004164 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004128:	f000 fa80 	bl	800462c <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 800412c:	2200      	movs	r2, #0
 800412e:	210f      	movs	r1, #15
 8004130:	2046      	movs	r0, #70	@ 0x46
 8004132:	f000 fa44 	bl	80045be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 8004136:	2046      	movs	r0, #70	@ 0x46
 8004138:	f000 fa5d 	bl	80045f6 <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 800413c:	2200      	movs	r2, #0
 800413e:	210f      	movs	r1, #15
 8004140:	2028      	movs	r0, #40	@ 0x28
 8004142:	f000 fa3c 	bl	80045be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 8004146:	2028      	movs	r0, #40	@ 0x28
 8004148:	f000 fa55 	bl	80045f6 <HAL_NVIC_EnableIRQ>
}
 800414c:	bf00      	nop
 800414e:	3730      	adds	r7, #48	@ 0x30
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}
 8004154:	40023800 	.word	0x40023800
 8004158:	40021800 	.word	0x40021800
 800415c:	40021c00 	.word	0x40021c00
 8004160:	40015c24 	.word	0x40015c24
 8004164:	20001078 	.word	0x20001078
 8004168:	400264b8 	.word	0x400264b8

0800416c <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	60f8      	str	r0, [r7, #12]
 8004174:	60b9      	str	r1, [r7, #8]
 8004176:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8004178:	4b53      	ldr	r3, [pc, #332]	@ (80042c8 <SAIx_In_Init+0x15c>)
 800417a:	4a54      	ldr	r2, [pc, #336]	@ (80042cc <SAIx_In_Init+0x160>)
 800417c:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 800417e:	4b52      	ldr	r3, [pc, #328]	@ (80042c8 <SAIx_In_Init+0x15c>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	4b50      	ldr	r3, [pc, #320]	@ (80042c8 <SAIx_In_Init+0x15c>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800418c:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 800418e:	4a4e      	ldr	r2, [pc, #312]	@ (80042c8 <SAIx_In_Init+0x15c>)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 8004194:	4a4c      	ldr	r2, [pc, #304]	@ (80042c8 <SAIx_In_Init+0x15c>)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 800419a:	4b4b      	ldr	r3, [pc, #300]	@ (80042c8 <SAIx_In_Init+0x15c>)
 800419c:	2200      	movs	r2, #0
 800419e:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 80041a0:	4b49      	ldr	r3, [pc, #292]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80041a2:	2200      	movs	r2, #0
 80041a4:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 80041a6:	4b48      	ldr	r3, [pc, #288]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80041a8:	2280      	movs	r2, #128	@ 0x80
 80041aa:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80041ac:	4b46      	ldr	r3, [pc, #280]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80041ae:	2200      	movs	r2, #0
 80041b0:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 80041b2:	4b45      	ldr	r3, [pc, #276]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80041b4:	2201      	movs	r2, #1
 80041b6:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 80041b8:	4b43      	ldr	r3, [pc, #268]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80041ba:	2200      	movs	r2, #0
 80041bc:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 80041be:	4b42      	ldr	r3, [pc, #264]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80041c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80041c4:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80041c6:	4b40      	ldr	r3, [pc, #256]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80041c8:	2201      	movs	r2, #1
 80041ca:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 80041cc:	4b3e      	ldr	r3, [pc, #248]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80041ce:	2240      	movs	r2, #64	@ 0x40
 80041d0:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 80041d2:	4b3d      	ldr	r3, [pc, #244]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80041d4:	2220      	movs	r2, #32
 80041d6:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 80041d8:	4b3b      	ldr	r3, [pc, #236]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80041da:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80041de:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80041e0:	4b39      	ldr	r3, [pc, #228]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80041e2:	2200      	movs	r2, #0
 80041e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 80041e6:	4b38      	ldr	r3, [pc, #224]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80041e8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80041ec:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 80041ee:	4b36      	ldr	r3, [pc, #216]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80041f4:	4b34      	ldr	r3, [pc, #208]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 80041fa:	4b33      	ldr	r3, [pc, #204]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80041fc:	2204      	movs	r2, #4
 80041fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 8004200:	4a31      	ldr	r2, [pc, #196]	@ (80042c8 <SAIx_In_Init+0x15c>)
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 8004206:	4830      	ldr	r0, [pc, #192]	@ (80042c8 <SAIx_In_Init+0x15c>)
 8004208:	f003 fa94 	bl	8007734 <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 800420c:	4b30      	ldr	r3, [pc, #192]	@ (80042d0 <SAIx_In_Init+0x164>)
 800420e:	4a31      	ldr	r2, [pc, #196]	@ (80042d4 <SAIx_In_Init+0x168>)
 8004210:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8004212:	4b2f      	ldr	r3, [pc, #188]	@ (80042d0 <SAIx_In_Init+0x164>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	4b2d      	ldr	r3, [pc, #180]	@ (80042d0 <SAIx_In_Init+0x164>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004220:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 8004222:	4a2b      	ldr	r2, [pc, #172]	@ (80042d0 <SAIx_In_Init+0x164>)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 8004228:	4b29      	ldr	r3, [pc, #164]	@ (80042d0 <SAIx_In_Init+0x164>)
 800422a:	2203      	movs	r2, #3
 800422c:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 800422e:	4b28      	ldr	r3, [pc, #160]	@ (80042d0 <SAIx_In_Init+0x164>)
 8004230:	2200      	movs	r2, #0
 8004232:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8004234:	4b26      	ldr	r3, [pc, #152]	@ (80042d0 <SAIx_In_Init+0x164>)
 8004236:	2200      	movs	r2, #0
 8004238:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 800423a:	4b25      	ldr	r3, [pc, #148]	@ (80042d0 <SAIx_In_Init+0x164>)
 800423c:	2280      	movs	r2, #128	@ 0x80
 800423e:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8004240:	4b23      	ldr	r3, [pc, #140]	@ (80042d0 <SAIx_In_Init+0x164>)
 8004242:	2200      	movs	r2, #0
 8004244:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8004246:	4b22      	ldr	r3, [pc, #136]	@ (80042d0 <SAIx_In_Init+0x164>)
 8004248:	2201      	movs	r2, #1
 800424a:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 800424c:	4b20      	ldr	r3, [pc, #128]	@ (80042d0 <SAIx_In_Init+0x164>)
 800424e:	2201      	movs	r2, #1
 8004250:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 8004252:	4b1f      	ldr	r3, [pc, #124]	@ (80042d0 <SAIx_In_Init+0x164>)
 8004254:	2200      	movs	r2, #0
 8004256:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8004258:	4b1d      	ldr	r3, [pc, #116]	@ (80042d0 <SAIx_In_Init+0x164>)
 800425a:	2201      	movs	r2, #1
 800425c:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 800425e:	4b1c      	ldr	r3, [pc, #112]	@ (80042d0 <SAIx_In_Init+0x164>)
 8004260:	2240      	movs	r2, #64	@ 0x40
 8004262:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 8004264:	4b1a      	ldr	r3, [pc, #104]	@ (80042d0 <SAIx_In_Init+0x164>)
 8004266:	2220      	movs	r2, #32
 8004268:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 800426a:	4b19      	ldr	r3, [pc, #100]	@ (80042d0 <SAIx_In_Init+0x164>)
 800426c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004270:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8004272:	4b17      	ldr	r3, [pc, #92]	@ (80042d0 <SAIx_In_Init+0x164>)
 8004274:	2200      	movs	r2, #0
 8004276:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8004278:	4b15      	ldr	r3, [pc, #84]	@ (80042d0 <SAIx_In_Init+0x164>)
 800427a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800427e:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 8004280:	4b13      	ldr	r3, [pc, #76]	@ (80042d0 <SAIx_In_Init+0x164>)
 8004282:	2200      	movs	r2, #0
 8004284:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8004286:	4b12      	ldr	r3, [pc, #72]	@ (80042d0 <SAIx_In_Init+0x164>)
 8004288:	2200      	movs	r2, #0
 800428a:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 800428c:	4b10      	ldr	r3, [pc, #64]	@ (80042d0 <SAIx_In_Init+0x164>)
 800428e:	2204      	movs	r2, #4
 8004290:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 8004292:	4a0f      	ldr	r2, [pc, #60]	@ (80042d0 <SAIx_In_Init+0x164>)
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_in_sai);
 8004298:	480d      	ldr	r0, [pc, #52]	@ (80042d0 <SAIx_In_Init+0x164>)
 800429a:	f003 fa4b 	bl	8007734 <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 800429e:	4b0a      	ldr	r3, [pc, #40]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	4b08      	ldr	r3, [pc, #32]	@ (80042c8 <SAIx_In_Init+0x15c>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80042ac:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 80042ae:	4b08      	ldr	r3, [pc, #32]	@ (80042d0 <SAIx_In_Init+0x164>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	4b06      	ldr	r3, [pc, #24]	@ (80042d0 <SAIx_In_Init+0x164>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80042bc:	601a      	str	r2, [r3, #0]
}
 80042be:	bf00      	nop
 80042c0:	3710      	adds	r7, #16
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop
 80042c8:	20000f10 	.word	0x20000f10
 80042cc:	40015c04 	.word	0x40015c04
 80042d0:	20000f94 	.word	0x20000f94
 80042d4:	40015c24 	.word	0x40015c24

080042d8 <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 80042dc:	4b07      	ldr	r3, [pc, #28]	@ (80042fc <SAIx_In_DeInit+0x24>)
 80042de:	4a08      	ldr	r2, [pc, #32]	@ (8004300 <SAIx_In_DeInit+0x28>)
 80042e0:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 80042e2:	4b06      	ldr	r3, [pc, #24]	@ (80042fc <SAIx_In_DeInit+0x24>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	4b04      	ldr	r3, [pc, #16]	@ (80042fc <SAIx_In_DeInit+0x24>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80042f0:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 80042f2:	4802      	ldr	r0, [pc, #8]	@ (80042fc <SAIx_In_DeInit+0x24>)
 80042f4:	f003 fb9c 	bl	8007a30 <HAL_SAI_DeInit>
}
 80042f8:	bf00      	nop
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	20000f94 	.word	0x20000f94
 8004300:	40015c24 	.word	0x40015c24

08004304 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004308:	2003      	movs	r0, #3
 800430a:	f000 f94d 	bl	80045a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800430e:	2000      	movs	r0, #0
 8004310:	f000 f806 	bl	8004320 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004314:	f7fd fd1c 	bl	8001d50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004318:	2300      	movs	r3, #0
}
 800431a:	4618      	mov	r0, r3
 800431c:	bd80      	pop	{r7, pc}
	...

08004320 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b082      	sub	sp, #8
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004328:	4b12      	ldr	r3, [pc, #72]	@ (8004374 <HAL_InitTick+0x54>)
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	4b12      	ldr	r3, [pc, #72]	@ (8004378 <HAL_InitTick+0x58>)
 800432e:	781b      	ldrb	r3, [r3, #0]
 8004330:	4619      	mov	r1, r3
 8004332:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004336:	fbb3 f3f1 	udiv	r3, r3, r1
 800433a:	fbb2 f3f3 	udiv	r3, r2, r3
 800433e:	4618      	mov	r0, r3
 8004340:	f000 f967 	bl	8004612 <HAL_SYSTICK_Config>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d001      	beq.n	800434e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e00e      	b.n	800436c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2b0f      	cmp	r3, #15
 8004352:	d80a      	bhi.n	800436a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004354:	2200      	movs	r2, #0
 8004356:	6879      	ldr	r1, [r7, #4]
 8004358:	f04f 30ff 	mov.w	r0, #4294967295
 800435c:	f000 f92f 	bl	80045be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004360:	4a06      	ldr	r2, [pc, #24]	@ (800437c <HAL_InitTick+0x5c>)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004366:	2300      	movs	r3, #0
 8004368:	e000      	b.n	800436c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
}
 800436c:	4618      	mov	r0, r3
 800436e:	3708      	adds	r7, #8
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}
 8004374:	20000000 	.word	0x20000000
 8004378:	2000003c 	.word	0x2000003c
 800437c:	20000038 	.word	0x20000038

08004380 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004380:	b480      	push	{r7}
 8004382:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004384:	4b06      	ldr	r3, [pc, #24]	@ (80043a0 <HAL_IncTick+0x20>)
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	461a      	mov	r2, r3
 800438a:	4b06      	ldr	r3, [pc, #24]	@ (80043a4 <HAL_IncTick+0x24>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4413      	add	r3, r2
 8004390:	4a04      	ldr	r2, [pc, #16]	@ (80043a4 <HAL_IncTick+0x24>)
 8004392:	6013      	str	r3, [r2, #0]
}
 8004394:	bf00      	nop
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	2000003c 	.word	0x2000003c
 80043a4:	200010d8 	.word	0x200010d8

080043a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043a8:	b480      	push	{r7}
 80043aa:	af00      	add	r7, sp, #0
  return uwTick;
 80043ac:	4b03      	ldr	r3, [pc, #12]	@ (80043bc <HAL_GetTick+0x14>)
 80043ae:	681b      	ldr	r3, [r3, #0]
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	200010d8 	.word	0x200010d8

080043c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80043c8:	f7ff ffee 	bl	80043a8 <HAL_GetTick>
 80043cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d8:	d005      	beq.n	80043e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80043da:	4b0a      	ldr	r3, [pc, #40]	@ (8004404 <HAL_Delay+0x44>)
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	461a      	mov	r2, r3
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	4413      	add	r3, r2
 80043e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80043e6:	bf00      	nop
 80043e8:	f7ff ffde 	bl	80043a8 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	68fa      	ldr	r2, [r7, #12]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d8f7      	bhi.n	80043e8 <HAL_Delay+0x28>
  {
  }
}
 80043f8:	bf00      	nop
 80043fa:	bf00      	nop
 80043fc:	3710      	adds	r7, #16
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	2000003c 	.word	0x2000003c

08004408 <__NVIC_SetPriorityGrouping>:
{
 8004408:	b480      	push	{r7}
 800440a:	b085      	sub	sp, #20
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f003 0307 	and.w	r3, r3, #7
 8004416:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004418:	4b0b      	ldr	r3, [pc, #44]	@ (8004448 <__NVIC_SetPriorityGrouping+0x40>)
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800441e:	68ba      	ldr	r2, [r7, #8]
 8004420:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004424:	4013      	ands	r3, r2
 8004426:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004430:	4b06      	ldr	r3, [pc, #24]	@ (800444c <__NVIC_SetPriorityGrouping+0x44>)
 8004432:	4313      	orrs	r3, r2
 8004434:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004436:	4a04      	ldr	r2, [pc, #16]	@ (8004448 <__NVIC_SetPriorityGrouping+0x40>)
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	60d3      	str	r3, [r2, #12]
}
 800443c:	bf00      	nop
 800443e:	3714      	adds	r7, #20
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr
 8004448:	e000ed00 	.word	0xe000ed00
 800444c:	05fa0000 	.word	0x05fa0000

08004450 <__NVIC_GetPriorityGrouping>:
{
 8004450:	b480      	push	{r7}
 8004452:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004454:	4b04      	ldr	r3, [pc, #16]	@ (8004468 <__NVIC_GetPriorityGrouping+0x18>)
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	0a1b      	lsrs	r3, r3, #8
 800445a:	f003 0307 	and.w	r3, r3, #7
}
 800445e:	4618      	mov	r0, r3
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr
 8004468:	e000ed00 	.word	0xe000ed00

0800446c <__NVIC_EnableIRQ>:
{
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
 8004472:	4603      	mov	r3, r0
 8004474:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800447a:	2b00      	cmp	r3, #0
 800447c:	db0b      	blt.n	8004496 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800447e:	79fb      	ldrb	r3, [r7, #7]
 8004480:	f003 021f 	and.w	r2, r3, #31
 8004484:	4907      	ldr	r1, [pc, #28]	@ (80044a4 <__NVIC_EnableIRQ+0x38>)
 8004486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800448a:	095b      	lsrs	r3, r3, #5
 800448c:	2001      	movs	r0, #1
 800448e:	fa00 f202 	lsl.w	r2, r0, r2
 8004492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004496:	bf00      	nop
 8004498:	370c      	adds	r7, #12
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	e000e100 	.word	0xe000e100

080044a8 <__NVIC_SetPriority>:
{
 80044a8:	b480      	push	{r7}
 80044aa:	b083      	sub	sp, #12
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	4603      	mov	r3, r0
 80044b0:	6039      	str	r1, [r7, #0]
 80044b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	db0a      	blt.n	80044d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	b2da      	uxtb	r2, r3
 80044c0:	490c      	ldr	r1, [pc, #48]	@ (80044f4 <__NVIC_SetPriority+0x4c>)
 80044c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044c6:	0112      	lsls	r2, r2, #4
 80044c8:	b2d2      	uxtb	r2, r2
 80044ca:	440b      	add	r3, r1
 80044cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80044d0:	e00a      	b.n	80044e8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	b2da      	uxtb	r2, r3
 80044d6:	4908      	ldr	r1, [pc, #32]	@ (80044f8 <__NVIC_SetPriority+0x50>)
 80044d8:	79fb      	ldrb	r3, [r7, #7]
 80044da:	f003 030f 	and.w	r3, r3, #15
 80044de:	3b04      	subs	r3, #4
 80044e0:	0112      	lsls	r2, r2, #4
 80044e2:	b2d2      	uxtb	r2, r2
 80044e4:	440b      	add	r3, r1
 80044e6:	761a      	strb	r2, [r3, #24]
}
 80044e8:	bf00      	nop
 80044ea:	370c      	adds	r7, #12
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr
 80044f4:	e000e100 	.word	0xe000e100
 80044f8:	e000ed00 	.word	0xe000ed00

080044fc <NVIC_EncodePriority>:
{
 80044fc:	b480      	push	{r7}
 80044fe:	b089      	sub	sp, #36	@ 0x24
 8004500:	af00      	add	r7, sp, #0
 8004502:	60f8      	str	r0, [r7, #12]
 8004504:	60b9      	str	r1, [r7, #8]
 8004506:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f003 0307 	and.w	r3, r3, #7
 800450e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	f1c3 0307 	rsb	r3, r3, #7
 8004516:	2b04      	cmp	r3, #4
 8004518:	bf28      	it	cs
 800451a:	2304      	movcs	r3, #4
 800451c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800451e:	69fb      	ldr	r3, [r7, #28]
 8004520:	3304      	adds	r3, #4
 8004522:	2b06      	cmp	r3, #6
 8004524:	d902      	bls.n	800452c <NVIC_EncodePriority+0x30>
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	3b03      	subs	r3, #3
 800452a:	e000      	b.n	800452e <NVIC_EncodePriority+0x32>
 800452c:	2300      	movs	r3, #0
 800452e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004530:	f04f 32ff 	mov.w	r2, #4294967295
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	fa02 f303 	lsl.w	r3, r2, r3
 800453a:	43da      	mvns	r2, r3
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	401a      	ands	r2, r3
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004544:	f04f 31ff 	mov.w	r1, #4294967295
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	fa01 f303 	lsl.w	r3, r1, r3
 800454e:	43d9      	mvns	r1, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004554:	4313      	orrs	r3, r2
}
 8004556:	4618      	mov	r0, r3
 8004558:	3724      	adds	r7, #36	@ 0x24
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
	...

08004564 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	3b01      	subs	r3, #1
 8004570:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004574:	d301      	bcc.n	800457a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004576:	2301      	movs	r3, #1
 8004578:	e00f      	b.n	800459a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800457a:	4a0a      	ldr	r2, [pc, #40]	@ (80045a4 <SysTick_Config+0x40>)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	3b01      	subs	r3, #1
 8004580:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004582:	210f      	movs	r1, #15
 8004584:	f04f 30ff 	mov.w	r0, #4294967295
 8004588:	f7ff ff8e 	bl	80044a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800458c:	4b05      	ldr	r3, [pc, #20]	@ (80045a4 <SysTick_Config+0x40>)
 800458e:	2200      	movs	r2, #0
 8004590:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004592:	4b04      	ldr	r3, [pc, #16]	@ (80045a4 <SysTick_Config+0x40>)
 8004594:	2207      	movs	r2, #7
 8004596:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	3708      	adds	r7, #8
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	e000e010 	.word	0xe000e010

080045a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b082      	sub	sp, #8
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f7ff ff29 	bl	8004408 <__NVIC_SetPriorityGrouping>
}
 80045b6:	bf00      	nop
 80045b8:	3708      	adds	r7, #8
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}

080045be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80045be:	b580      	push	{r7, lr}
 80045c0:	b086      	sub	sp, #24
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	4603      	mov	r3, r0
 80045c6:	60b9      	str	r1, [r7, #8]
 80045c8:	607a      	str	r2, [r7, #4]
 80045ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80045cc:	2300      	movs	r3, #0
 80045ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80045d0:	f7ff ff3e 	bl	8004450 <__NVIC_GetPriorityGrouping>
 80045d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	68b9      	ldr	r1, [r7, #8]
 80045da:	6978      	ldr	r0, [r7, #20]
 80045dc:	f7ff ff8e 	bl	80044fc <NVIC_EncodePriority>
 80045e0:	4602      	mov	r2, r0
 80045e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045e6:	4611      	mov	r1, r2
 80045e8:	4618      	mov	r0, r3
 80045ea:	f7ff ff5d 	bl	80044a8 <__NVIC_SetPriority>
}
 80045ee:	bf00      	nop
 80045f0:	3718      	adds	r7, #24
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}

080045f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045f6:	b580      	push	{r7, lr}
 80045f8:	b082      	sub	sp, #8
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	4603      	mov	r3, r0
 80045fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004604:	4618      	mov	r0, r3
 8004606:	f7ff ff31 	bl	800446c <__NVIC_EnableIRQ>
}
 800460a:	bf00      	nop
 800460c:	3708      	adds	r7, #8
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}

08004612 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004612:	b580      	push	{r7, lr}
 8004614:	b082      	sub	sp, #8
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f7ff ffa2 	bl	8004564 <SysTick_Config>
 8004620:	4603      	mov	r3, r0
}
 8004622:	4618      	mov	r0, r3
 8004624:	3708      	adds	r7, #8
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
	...

0800462c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b086      	sub	sp, #24
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004634:	2300      	movs	r3, #0
 8004636:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004638:	f7ff feb6 	bl	80043a8 <HAL_GetTick>
 800463c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d101      	bne.n	8004648 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e099      	b.n	800477c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2202      	movs	r2, #2
 800464c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f022 0201 	bic.w	r2, r2, #1
 8004666:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004668:	e00f      	b.n	800468a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800466a:	f7ff fe9d 	bl	80043a8 <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	2b05      	cmp	r3, #5
 8004676:	d908      	bls.n	800468a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2220      	movs	r2, #32
 800467c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2203      	movs	r2, #3
 8004682:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e078      	b.n	800477c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0301 	and.w	r3, r3, #1
 8004694:	2b00      	cmp	r3, #0
 8004696:	d1e8      	bne.n	800466a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80046a0:	697a      	ldr	r2, [r7, #20]
 80046a2:	4b38      	ldr	r3, [pc, #224]	@ (8004784 <HAL_DMA_Init+0x158>)
 80046a4:	4013      	ands	r3, r2
 80046a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685a      	ldr	r2, [r3, #4]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	691b      	ldr	r3, [r3, #16]
 80046bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	699b      	ldr	r3, [r3, #24]
 80046c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6a1b      	ldr	r3, [r3, #32]
 80046d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046d6:	697a      	ldr	r2, [r7, #20]
 80046d8:	4313      	orrs	r3, r2
 80046da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e0:	2b04      	cmp	r3, #4
 80046e2:	d107      	bne.n	80046f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ec:	4313      	orrs	r3, r2
 80046ee:	697a      	ldr	r2, [r7, #20]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	697a      	ldr	r2, [r7, #20]
 80046fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	695b      	ldr	r3, [r3, #20]
 8004702:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	f023 0307 	bic.w	r3, r3, #7
 800470a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004710:	697a      	ldr	r2, [r7, #20]
 8004712:	4313      	orrs	r3, r2
 8004714:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471a:	2b04      	cmp	r3, #4
 800471c:	d117      	bne.n	800474e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004722:	697a      	ldr	r2, [r7, #20]
 8004724:	4313      	orrs	r3, r2
 8004726:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800472c:	2b00      	cmp	r3, #0
 800472e:	d00e      	beq.n	800474e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f000 fb73 	bl	8004e1c <DMA_CheckFifoParam>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d008      	beq.n	800474e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2240      	movs	r2, #64	@ 0x40
 8004740:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800474a:	2301      	movs	r3, #1
 800474c:	e016      	b.n	800477c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	697a      	ldr	r2, [r7, #20]
 8004754:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f000 fb2a 	bl	8004db0 <DMA_CalcBaseAndBitshift>
 800475c:	4603      	mov	r3, r0
 800475e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004764:	223f      	movs	r2, #63	@ 0x3f
 8004766:	409a      	lsls	r2, r3
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800477a:	2300      	movs	r3, #0
}
 800477c:	4618      	mov	r0, r3
 800477e:	3718      	adds	r7, #24
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	f010803f 	.word	0xf010803f

08004788 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e050      	b.n	800483c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d101      	bne.n	80047aa <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80047a6:	2302      	movs	r3, #2
 80047a8:	e048      	b.n	800483c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f022 0201 	bic.w	r2, r2, #1
 80047b8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2200      	movs	r2, #0
 80047c0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	2200      	movs	r2, #0
 80047c8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	2200      	movs	r2, #0
 80047d0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	2200      	movs	r2, #0
 80047d8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	2200      	movs	r2, #0
 80047e0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2221      	movs	r2, #33	@ 0x21
 80047e8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 fae0 	bl	8004db0 <DMA_CalcBaseAndBitshift>
 80047f0:	4603      	mov	r3, r0
 80047f2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047f8:	223f      	movs	r2, #63	@ 0x3f
 80047fa:	409a      	lsls	r2, r3
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2200      	movs	r2, #0
 8004822:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800483a:	2300      	movs	r3, #0
}
 800483c:	4618      	mov	r0, r3
 800483e:	3710      	adds	r7, #16
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}

08004844 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b086      	sub	sp, #24
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
 8004850:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004852:	2300      	movs	r3, #0
 8004854:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800485a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004862:	2b01      	cmp	r3, #1
 8004864:	d101      	bne.n	800486a <HAL_DMA_Start_IT+0x26>
 8004866:	2302      	movs	r3, #2
 8004868:	e048      	b.n	80048fc <HAL_DMA_Start_IT+0xb8>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2b01      	cmp	r3, #1
 800487c:	d137      	bne.n	80048ee <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2202      	movs	r2, #2
 8004882:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2200      	movs	r2, #0
 800488a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	68b9      	ldr	r1, [r7, #8]
 8004892:	68f8      	ldr	r0, [r7, #12]
 8004894:	f000 fa5e 	bl	8004d54 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800489c:	223f      	movs	r2, #63	@ 0x3f
 800489e:	409a      	lsls	r2, r3
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f042 0216 	orr.w	r2, r2, #22
 80048b2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	695a      	ldr	r2, [r3, #20]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80048c2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d007      	beq.n	80048dc <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f042 0208 	orr.w	r2, r2, #8
 80048da:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f042 0201 	orr.w	r2, r2, #1
 80048ea:	601a      	str	r2, [r3, #0]
 80048ec:	e005      	b.n	80048fa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2200      	movs	r2, #0
 80048f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80048f6:	2302      	movs	r3, #2
 80048f8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80048fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3718      	adds	r7, #24
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004910:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004912:	f7ff fd49 	bl	80043a8 <HAL_GetTick>
 8004916:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800491e:	b2db      	uxtb	r3, r3
 8004920:	2b02      	cmp	r3, #2
 8004922:	d008      	beq.n	8004936 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2280      	movs	r2, #128	@ 0x80
 8004928:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2200      	movs	r2, #0
 800492e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e052      	b.n	80049dc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f022 0216 	bic.w	r2, r2, #22
 8004944:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	695a      	ldr	r2, [r3, #20]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004954:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495a:	2b00      	cmp	r3, #0
 800495c:	d103      	bne.n	8004966 <HAL_DMA_Abort+0x62>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004962:	2b00      	cmp	r3, #0
 8004964:	d007      	beq.n	8004976 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f022 0208 	bic.w	r2, r2, #8
 8004974:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f022 0201 	bic.w	r2, r2, #1
 8004984:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004986:	e013      	b.n	80049b0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004988:	f7ff fd0e 	bl	80043a8 <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	2b05      	cmp	r3, #5
 8004994:	d90c      	bls.n	80049b0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2220      	movs	r2, #32
 800499a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2203      	movs	r2, #3
 80049a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80049ac:	2303      	movs	r3, #3
 80049ae:	e015      	b.n	80049dc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0301 	and.w	r3, r3, #1
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d1e4      	bne.n	8004988 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049c2:	223f      	movs	r2, #63	@ 0x3f
 80049c4:	409a      	lsls	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3710      	adds	r7, #16
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d004      	beq.n	8004a02 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2280      	movs	r2, #128	@ 0x80
 80049fc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e00c      	b.n	8004a1c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2205      	movs	r2, #5
 8004a06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f022 0201 	bic.w	r2, r2, #1
 8004a18:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	370c      	adds	r7, #12
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr

08004a28 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b086      	sub	sp, #24
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8004a30:	2300      	movs	r3, #0
 8004a32:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8004a34:	4b8e      	ldr	r3, [pc, #568]	@ (8004c70 <HAL_DMA_IRQHandler+0x248>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a8e      	ldr	r2, [pc, #568]	@ (8004c74 <HAL_DMA_IRQHandler+0x24c>)
 8004a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a3e:	0a9b      	lsrs	r3, r3, #10
 8004a40:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a46:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a52:	2208      	movs	r2, #8
 8004a54:	409a      	lsls	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	4013      	ands	r3, r2
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d01a      	beq.n	8004a94 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0304 	and.w	r3, r3, #4
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d013      	beq.n	8004a94 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f022 0204 	bic.w	r2, r2, #4
 8004a7a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a80:	2208      	movs	r2, #8
 8004a82:	409a      	lsls	r2, r3
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a8c:	f043 0201 	orr.w	r2, r3, #1
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a98:	2201      	movs	r2, #1
 8004a9a:	409a      	lsls	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d012      	beq.n	8004aca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d00b      	beq.n	8004aca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	409a      	lsls	r2, r3
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ac2:	f043 0202 	orr.w	r2, r3, #2
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ace:	2204      	movs	r2, #4
 8004ad0:	409a      	lsls	r2, r3
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d012      	beq.n	8004b00 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f003 0302 	and.w	r3, r3, #2
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d00b      	beq.n	8004b00 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aec:	2204      	movs	r2, #4
 8004aee:	409a      	lsls	r2, r3
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004af8:	f043 0204 	orr.w	r2, r3, #4
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b04:	2210      	movs	r2, #16
 8004b06:	409a      	lsls	r2, r3
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d043      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 0308 	and.w	r3, r3, #8
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d03c      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b22:	2210      	movs	r2, #16
 8004b24:	409a      	lsls	r2, r3
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d018      	beq.n	8004b6a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d108      	bne.n	8004b58 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d024      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	4798      	blx	r3
 8004b56:	e01f      	b.n	8004b98 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d01b      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	4798      	blx	r3
 8004b68:	e016      	b.n	8004b98 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d107      	bne.n	8004b88 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f022 0208 	bic.w	r2, r2, #8
 8004b86:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d003      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b9c:	2220      	movs	r2, #32
 8004b9e:	409a      	lsls	r2, r3
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f000 808f 	beq.w	8004cc8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0310 	and.w	r3, r3, #16
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	f000 8087 	beq.w	8004cc8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bbe:	2220      	movs	r2, #32
 8004bc0:	409a      	lsls	r2, r3
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	2b05      	cmp	r3, #5
 8004bd0:	d136      	bne.n	8004c40 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f022 0216 	bic.w	r2, r2, #22
 8004be0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	695a      	ldr	r2, [r3, #20]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004bf0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d103      	bne.n	8004c02 <HAL_DMA_IRQHandler+0x1da>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d007      	beq.n	8004c12 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f022 0208 	bic.w	r2, r2, #8
 8004c10:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c16:	223f      	movs	r2, #63	@ 0x3f
 8004c18:	409a      	lsls	r2, r3
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2201      	movs	r2, #1
 8004c22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d07e      	beq.n	8004d34 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	4798      	blx	r3
        }
        return;
 8004c3e:	e079      	b.n	8004d34 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d01d      	beq.n	8004c8a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d10d      	bne.n	8004c78 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d031      	beq.n	8004cc8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	4798      	blx	r3
 8004c6c:	e02c      	b.n	8004cc8 <HAL_DMA_IRQHandler+0x2a0>
 8004c6e:	bf00      	nop
 8004c70:	20000000 	.word	0x20000000
 8004c74:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d023      	beq.n	8004cc8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	4798      	blx	r3
 8004c88:	e01e      	b.n	8004cc8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d10f      	bne.n	8004cb8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f022 0210 	bic.w	r2, r2, #16
 8004ca6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d003      	beq.n	8004cc8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d032      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cd4:	f003 0301 	and.w	r3, r3, #1
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d022      	beq.n	8004d22 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2205      	movs	r2, #5
 8004ce0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f022 0201 	bic.w	r2, r2, #1
 8004cf2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	60bb      	str	r3, [r7, #8]
 8004cfa:	697a      	ldr	r2, [r7, #20]
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d307      	bcc.n	8004d10 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 0301 	and.w	r3, r3, #1
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1f2      	bne.n	8004cf4 <HAL_DMA_IRQHandler+0x2cc>
 8004d0e:	e000      	b.n	8004d12 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004d10:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2201      	movs	r2, #1
 8004d16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d005      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	4798      	blx	r3
 8004d32:	e000      	b.n	8004d36 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004d34:	bf00      	nop
    }
  }
}
 8004d36:	3718      	adds	r7, #24
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr

08004d54 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b085      	sub	sp, #20
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	607a      	str	r2, [r7, #4]
 8004d60:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004d70:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	683a      	ldr	r2, [r7, #0]
 8004d78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	2b40      	cmp	r3, #64	@ 0x40
 8004d80:	d108      	bne.n	8004d94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	68ba      	ldr	r2, [r7, #8]
 8004d90:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004d92:	e007      	b.n	8004da4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	68ba      	ldr	r2, [r7, #8]
 8004d9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	60da      	str	r2, [r3, #12]
}
 8004da4:	bf00      	nop
 8004da6:	3714      	adds	r7, #20
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b085      	sub	sp, #20
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	3b10      	subs	r3, #16
 8004dc0:	4a13      	ldr	r2, [pc, #76]	@ (8004e10 <DMA_CalcBaseAndBitshift+0x60>)
 8004dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc6:	091b      	lsrs	r3, r3, #4
 8004dc8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004dca:	4a12      	ldr	r2, [pc, #72]	@ (8004e14 <DMA_CalcBaseAndBitshift+0x64>)
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	4413      	add	r3, r2
 8004dd0:	781b      	ldrb	r3, [r3, #0]
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2b03      	cmp	r3, #3
 8004ddc:	d908      	bls.n	8004df0 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	461a      	mov	r2, r3
 8004de4:	4b0c      	ldr	r3, [pc, #48]	@ (8004e18 <DMA_CalcBaseAndBitshift+0x68>)
 8004de6:	4013      	ands	r3, r2
 8004de8:	1d1a      	adds	r2, r3, #4
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	659a      	str	r2, [r3, #88]	@ 0x58
 8004dee:	e006      	b.n	8004dfe <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	461a      	mov	r2, r3
 8004df6:	4b08      	ldr	r3, [pc, #32]	@ (8004e18 <DMA_CalcBaseAndBitshift+0x68>)
 8004df8:	4013      	ands	r3, r2
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3714      	adds	r7, #20
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr
 8004e0e:	bf00      	nop
 8004e10:	aaaaaaab 	.word	0xaaaaaaab
 8004e14:	080147dc 	.word	0x080147dc
 8004e18:	fffffc00 	.word	0xfffffc00

08004e1c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b085      	sub	sp, #20
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e24:	2300      	movs	r3, #0
 8004e26:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e2c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	699b      	ldr	r3, [r3, #24]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d11f      	bne.n	8004e76 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	2b03      	cmp	r3, #3
 8004e3a:	d856      	bhi.n	8004eea <DMA_CheckFifoParam+0xce>
 8004e3c:	a201      	add	r2, pc, #4	@ (adr r2, 8004e44 <DMA_CheckFifoParam+0x28>)
 8004e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e42:	bf00      	nop
 8004e44:	08004e55 	.word	0x08004e55
 8004e48:	08004e67 	.word	0x08004e67
 8004e4c:	08004e55 	.word	0x08004e55
 8004e50:	08004eeb 	.word	0x08004eeb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d046      	beq.n	8004eee <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e64:	e043      	b.n	8004eee <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e6a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004e6e:	d140      	bne.n	8004ef2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e74:	e03d      	b.n	8004ef2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	699b      	ldr	r3, [r3, #24]
 8004e7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e7e:	d121      	bne.n	8004ec4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	2b03      	cmp	r3, #3
 8004e84:	d837      	bhi.n	8004ef6 <DMA_CheckFifoParam+0xda>
 8004e86:	a201      	add	r2, pc, #4	@ (adr r2, 8004e8c <DMA_CheckFifoParam+0x70>)
 8004e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e8c:	08004e9d 	.word	0x08004e9d
 8004e90:	08004ea3 	.word	0x08004ea3
 8004e94:	08004e9d 	.word	0x08004e9d
 8004e98:	08004eb5 	.word	0x08004eb5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	73fb      	strb	r3, [r7, #15]
      break;
 8004ea0:	e030      	b.n	8004f04 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d025      	beq.n	8004efa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004eb2:	e022      	b.n	8004efa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004ebc:	d11f      	bne.n	8004efe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004ec2:	e01c      	b.n	8004efe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	2b02      	cmp	r3, #2
 8004ec8:	d903      	bls.n	8004ed2 <DMA_CheckFifoParam+0xb6>
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	2b03      	cmp	r3, #3
 8004ece:	d003      	beq.n	8004ed8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004ed0:	e018      	b.n	8004f04 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	73fb      	strb	r3, [r7, #15]
      break;
 8004ed6:	e015      	b.n	8004f04 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004edc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d00e      	beq.n	8004f02 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ee8:	e00b      	b.n	8004f02 <DMA_CheckFifoParam+0xe6>
      break;
 8004eea:	bf00      	nop
 8004eec:	e00a      	b.n	8004f04 <DMA_CheckFifoParam+0xe8>
      break;
 8004eee:	bf00      	nop
 8004ef0:	e008      	b.n	8004f04 <DMA_CheckFifoParam+0xe8>
      break;
 8004ef2:	bf00      	nop
 8004ef4:	e006      	b.n	8004f04 <DMA_CheckFifoParam+0xe8>
      break;
 8004ef6:	bf00      	nop
 8004ef8:	e004      	b.n	8004f04 <DMA_CheckFifoParam+0xe8>
      break;
 8004efa:	bf00      	nop
 8004efc:	e002      	b.n	8004f04 <DMA_CheckFifoParam+0xe8>
      break;   
 8004efe:	bf00      	nop
 8004f00:	e000      	b.n	8004f04 <DMA_CheckFifoParam+0xe8>
      break;
 8004f02:	bf00      	nop
    }
  } 
  
  return status; 
 8004f04:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3714      	adds	r7, #20
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop

08004f14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b089      	sub	sp, #36	@ 0x24
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
 8004f1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004f22:	2300      	movs	r3, #0
 8004f24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004f26:	2300      	movs	r3, #0
 8004f28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8004f2e:	2300      	movs	r3, #0
 8004f30:	61fb      	str	r3, [r7, #28]
 8004f32:	e175      	b.n	8005220 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004f34:	2201      	movs	r2, #1
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	697a      	ldr	r2, [r7, #20]
 8004f44:	4013      	ands	r3, r2
 8004f46:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004f48:	693a      	ldr	r2, [r7, #16]
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	f040 8164 	bne.w	800521a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	f003 0303 	and.w	r3, r3, #3
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d005      	beq.n	8004f6a <HAL_GPIO_Init+0x56>
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	f003 0303 	and.w	r3, r3, #3
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d130      	bne.n	8004fcc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004f70:	69fb      	ldr	r3, [r7, #28]
 8004f72:	005b      	lsls	r3, r3, #1
 8004f74:	2203      	movs	r2, #3
 8004f76:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7a:	43db      	mvns	r3, r3
 8004f7c:	69ba      	ldr	r2, [r7, #24]
 8004f7e:	4013      	ands	r3, r2
 8004f80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	68da      	ldr	r2, [r3, #12]
 8004f86:	69fb      	ldr	r3, [r7, #28]
 8004f88:	005b      	lsls	r3, r3, #1
 8004f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f8e:	69ba      	ldr	r2, [r7, #24]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	69ba      	ldr	r2, [r7, #24]
 8004f98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa8:	43db      	mvns	r3, r3
 8004faa:	69ba      	ldr	r2, [r7, #24]
 8004fac:	4013      	ands	r3, r2
 8004fae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	091b      	lsrs	r3, r3, #4
 8004fb6:	f003 0201 	and.w	r2, r3, #1
 8004fba:	69fb      	ldr	r3, [r7, #28]
 8004fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc0:	69ba      	ldr	r2, [r7, #24]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	69ba      	ldr	r2, [r7, #24]
 8004fca:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	f003 0303 	and.w	r3, r3, #3
 8004fd4:	2b03      	cmp	r3, #3
 8004fd6:	d017      	beq.n	8005008 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	005b      	lsls	r3, r3, #1
 8004fe2:	2203      	movs	r2, #3
 8004fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe8:	43db      	mvns	r3, r3
 8004fea:	69ba      	ldr	r2, [r7, #24]
 8004fec:	4013      	ands	r3, r2
 8004fee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	689a      	ldr	r2, [r3, #8]
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	005b      	lsls	r3, r3, #1
 8004ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffc:	69ba      	ldr	r2, [r7, #24]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	69ba      	ldr	r2, [r7, #24]
 8005006:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	f003 0303 	and.w	r3, r3, #3
 8005010:	2b02      	cmp	r3, #2
 8005012:	d123      	bne.n	800505c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005014:	69fb      	ldr	r3, [r7, #28]
 8005016:	08da      	lsrs	r2, r3, #3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	3208      	adds	r2, #8
 800501c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005020:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005022:	69fb      	ldr	r3, [r7, #28]
 8005024:	f003 0307 	and.w	r3, r3, #7
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	220f      	movs	r2, #15
 800502c:	fa02 f303 	lsl.w	r3, r2, r3
 8005030:	43db      	mvns	r3, r3
 8005032:	69ba      	ldr	r2, [r7, #24]
 8005034:	4013      	ands	r3, r2
 8005036:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	691a      	ldr	r2, [r3, #16]
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	f003 0307 	and.w	r3, r3, #7
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	fa02 f303 	lsl.w	r3, r2, r3
 8005048:	69ba      	ldr	r2, [r7, #24]
 800504a:	4313      	orrs	r3, r2
 800504c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	08da      	lsrs	r2, r3, #3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	3208      	adds	r2, #8
 8005056:	69b9      	ldr	r1, [r7, #24]
 8005058:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005062:	69fb      	ldr	r3, [r7, #28]
 8005064:	005b      	lsls	r3, r3, #1
 8005066:	2203      	movs	r2, #3
 8005068:	fa02 f303 	lsl.w	r3, r2, r3
 800506c:	43db      	mvns	r3, r3
 800506e:	69ba      	ldr	r2, [r7, #24]
 8005070:	4013      	ands	r3, r2
 8005072:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	f003 0203 	and.w	r2, r3, #3
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	005b      	lsls	r3, r3, #1
 8005080:	fa02 f303 	lsl.w	r3, r2, r3
 8005084:	69ba      	ldr	r2, [r7, #24]
 8005086:	4313      	orrs	r3, r2
 8005088:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	69ba      	ldr	r2, [r7, #24]
 800508e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005098:	2b00      	cmp	r3, #0
 800509a:	f000 80be 	beq.w	800521a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800509e:	4b66      	ldr	r3, [pc, #408]	@ (8005238 <HAL_GPIO_Init+0x324>)
 80050a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050a2:	4a65      	ldr	r2, [pc, #404]	@ (8005238 <HAL_GPIO_Init+0x324>)
 80050a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80050a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80050aa:	4b63      	ldr	r3, [pc, #396]	@ (8005238 <HAL_GPIO_Init+0x324>)
 80050ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050b2:	60fb      	str	r3, [r7, #12]
 80050b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80050b6:	4a61      	ldr	r2, [pc, #388]	@ (800523c <HAL_GPIO_Init+0x328>)
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	089b      	lsrs	r3, r3, #2
 80050bc:	3302      	adds	r3, #2
 80050be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	f003 0303 	and.w	r3, r3, #3
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	220f      	movs	r2, #15
 80050ce:	fa02 f303 	lsl.w	r3, r2, r3
 80050d2:	43db      	mvns	r3, r3
 80050d4:	69ba      	ldr	r2, [r7, #24]
 80050d6:	4013      	ands	r3, r2
 80050d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a58      	ldr	r2, [pc, #352]	@ (8005240 <HAL_GPIO_Init+0x32c>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d037      	beq.n	8005152 <HAL_GPIO_Init+0x23e>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a57      	ldr	r2, [pc, #348]	@ (8005244 <HAL_GPIO_Init+0x330>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d031      	beq.n	800514e <HAL_GPIO_Init+0x23a>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a56      	ldr	r2, [pc, #344]	@ (8005248 <HAL_GPIO_Init+0x334>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d02b      	beq.n	800514a <HAL_GPIO_Init+0x236>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a55      	ldr	r2, [pc, #340]	@ (800524c <HAL_GPIO_Init+0x338>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d025      	beq.n	8005146 <HAL_GPIO_Init+0x232>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a54      	ldr	r2, [pc, #336]	@ (8005250 <HAL_GPIO_Init+0x33c>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d01f      	beq.n	8005142 <HAL_GPIO_Init+0x22e>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	4a53      	ldr	r2, [pc, #332]	@ (8005254 <HAL_GPIO_Init+0x340>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d019      	beq.n	800513e <HAL_GPIO_Init+0x22a>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	4a52      	ldr	r2, [pc, #328]	@ (8005258 <HAL_GPIO_Init+0x344>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d013      	beq.n	800513a <HAL_GPIO_Init+0x226>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a51      	ldr	r2, [pc, #324]	@ (800525c <HAL_GPIO_Init+0x348>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d00d      	beq.n	8005136 <HAL_GPIO_Init+0x222>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a50      	ldr	r2, [pc, #320]	@ (8005260 <HAL_GPIO_Init+0x34c>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d007      	beq.n	8005132 <HAL_GPIO_Init+0x21e>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	4a4f      	ldr	r2, [pc, #316]	@ (8005264 <HAL_GPIO_Init+0x350>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d101      	bne.n	800512e <HAL_GPIO_Init+0x21a>
 800512a:	2309      	movs	r3, #9
 800512c:	e012      	b.n	8005154 <HAL_GPIO_Init+0x240>
 800512e:	230a      	movs	r3, #10
 8005130:	e010      	b.n	8005154 <HAL_GPIO_Init+0x240>
 8005132:	2308      	movs	r3, #8
 8005134:	e00e      	b.n	8005154 <HAL_GPIO_Init+0x240>
 8005136:	2307      	movs	r3, #7
 8005138:	e00c      	b.n	8005154 <HAL_GPIO_Init+0x240>
 800513a:	2306      	movs	r3, #6
 800513c:	e00a      	b.n	8005154 <HAL_GPIO_Init+0x240>
 800513e:	2305      	movs	r3, #5
 8005140:	e008      	b.n	8005154 <HAL_GPIO_Init+0x240>
 8005142:	2304      	movs	r3, #4
 8005144:	e006      	b.n	8005154 <HAL_GPIO_Init+0x240>
 8005146:	2303      	movs	r3, #3
 8005148:	e004      	b.n	8005154 <HAL_GPIO_Init+0x240>
 800514a:	2302      	movs	r3, #2
 800514c:	e002      	b.n	8005154 <HAL_GPIO_Init+0x240>
 800514e:	2301      	movs	r3, #1
 8005150:	e000      	b.n	8005154 <HAL_GPIO_Init+0x240>
 8005152:	2300      	movs	r3, #0
 8005154:	69fa      	ldr	r2, [r7, #28]
 8005156:	f002 0203 	and.w	r2, r2, #3
 800515a:	0092      	lsls	r2, r2, #2
 800515c:	4093      	lsls	r3, r2
 800515e:	69ba      	ldr	r2, [r7, #24]
 8005160:	4313      	orrs	r3, r2
 8005162:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005164:	4935      	ldr	r1, [pc, #212]	@ (800523c <HAL_GPIO_Init+0x328>)
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	089b      	lsrs	r3, r3, #2
 800516a:	3302      	adds	r3, #2
 800516c:	69ba      	ldr	r2, [r7, #24]
 800516e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005172:	4b3d      	ldr	r3, [pc, #244]	@ (8005268 <HAL_GPIO_Init+0x354>)
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	43db      	mvns	r3, r3
 800517c:	69ba      	ldr	r2, [r7, #24]
 800517e:	4013      	ands	r3, r2
 8005180:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d003      	beq.n	8005196 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800518e:	69ba      	ldr	r2, [r7, #24]
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	4313      	orrs	r3, r2
 8005194:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005196:	4a34      	ldr	r2, [pc, #208]	@ (8005268 <HAL_GPIO_Init+0x354>)
 8005198:	69bb      	ldr	r3, [r7, #24]
 800519a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800519c:	4b32      	ldr	r3, [pc, #200]	@ (8005268 <HAL_GPIO_Init+0x354>)
 800519e:	68db      	ldr	r3, [r3, #12]
 80051a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	43db      	mvns	r3, r3
 80051a6:	69ba      	ldr	r2, [r7, #24]
 80051a8:	4013      	ands	r3, r2
 80051aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d003      	beq.n	80051c0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80051b8:	69ba      	ldr	r2, [r7, #24]
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	4313      	orrs	r3, r2
 80051be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80051c0:	4a29      	ldr	r2, [pc, #164]	@ (8005268 <HAL_GPIO_Init+0x354>)
 80051c2:	69bb      	ldr	r3, [r7, #24]
 80051c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80051c6:	4b28      	ldr	r3, [pc, #160]	@ (8005268 <HAL_GPIO_Init+0x354>)
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	43db      	mvns	r3, r3
 80051d0:	69ba      	ldr	r2, [r7, #24]
 80051d2:	4013      	ands	r3, r2
 80051d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d003      	beq.n	80051ea <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80051e2:	69ba      	ldr	r2, [r7, #24]
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80051ea:	4a1f      	ldr	r2, [pc, #124]	@ (8005268 <HAL_GPIO_Init+0x354>)
 80051ec:	69bb      	ldr	r3, [r7, #24]
 80051ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80051f0:	4b1d      	ldr	r3, [pc, #116]	@ (8005268 <HAL_GPIO_Init+0x354>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	43db      	mvns	r3, r3
 80051fa:	69ba      	ldr	r2, [r7, #24]
 80051fc:	4013      	ands	r3, r2
 80051fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005208:	2b00      	cmp	r3, #0
 800520a:	d003      	beq.n	8005214 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800520c:	69ba      	ldr	r2, [r7, #24]
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	4313      	orrs	r3, r2
 8005212:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005214:	4a14      	ldr	r2, [pc, #80]	@ (8005268 <HAL_GPIO_Init+0x354>)
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	3301      	adds	r3, #1
 800521e:	61fb      	str	r3, [r7, #28]
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	2b0f      	cmp	r3, #15
 8005224:	f67f ae86 	bls.w	8004f34 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005228:	bf00      	nop
 800522a:	bf00      	nop
 800522c:	3724      	adds	r7, #36	@ 0x24
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr
 8005236:	bf00      	nop
 8005238:	40023800 	.word	0x40023800
 800523c:	40013800 	.word	0x40013800
 8005240:	40020000 	.word	0x40020000
 8005244:	40020400 	.word	0x40020400
 8005248:	40020800 	.word	0x40020800
 800524c:	40020c00 	.word	0x40020c00
 8005250:	40021000 	.word	0x40021000
 8005254:	40021400 	.word	0x40021400
 8005258:	40021800 	.word	0x40021800
 800525c:	40021c00 	.word	0x40021c00
 8005260:	40022000 	.word	0x40022000
 8005264:	40022400 	.word	0x40022400
 8005268:	40013c00 	.word	0x40013c00

0800526c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800526c:	b480      	push	{r7}
 800526e:	b087      	sub	sp, #28
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8005276:	2300      	movs	r3, #0
 8005278:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800527a:	2300      	movs	r3, #0
 800527c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 800527e:	2300      	movs	r3, #0
 8005280:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8005282:	2300      	movs	r3, #0
 8005284:	617b      	str	r3, [r7, #20]
 8005286:	e0d9      	b.n	800543c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005288:	2201      	movs	r2, #1
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	fa02 f303 	lsl.w	r3, r2, r3
 8005290:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005292:	683a      	ldr	r2, [r7, #0]
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	4013      	ands	r3, r2
 8005298:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 800529a:	68fa      	ldr	r2, [r7, #12]
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	429a      	cmp	r2, r3
 80052a0:	f040 80c9 	bne.w	8005436 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80052a4:	4a6b      	ldr	r2, [pc, #428]	@ (8005454 <HAL_GPIO_DeInit+0x1e8>)
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	089b      	lsrs	r3, r3, #2
 80052aa:	3302      	adds	r3, #2
 80052ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052b0:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	f003 0303 	and.w	r3, r3, #3
 80052b8:	009b      	lsls	r3, r3, #2
 80052ba:	220f      	movs	r2, #15
 80052bc:	fa02 f303 	lsl.w	r3, r2, r3
 80052c0:	68ba      	ldr	r2, [r7, #8]
 80052c2:	4013      	ands	r3, r2
 80052c4:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	4a63      	ldr	r2, [pc, #396]	@ (8005458 <HAL_GPIO_DeInit+0x1ec>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d037      	beq.n	800533e <HAL_GPIO_DeInit+0xd2>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	4a62      	ldr	r2, [pc, #392]	@ (800545c <HAL_GPIO_DeInit+0x1f0>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d031      	beq.n	800533a <HAL_GPIO_DeInit+0xce>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a61      	ldr	r2, [pc, #388]	@ (8005460 <HAL_GPIO_DeInit+0x1f4>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d02b      	beq.n	8005336 <HAL_GPIO_DeInit+0xca>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	4a60      	ldr	r2, [pc, #384]	@ (8005464 <HAL_GPIO_DeInit+0x1f8>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d025      	beq.n	8005332 <HAL_GPIO_DeInit+0xc6>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a5f      	ldr	r2, [pc, #380]	@ (8005468 <HAL_GPIO_DeInit+0x1fc>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d01f      	beq.n	800532e <HAL_GPIO_DeInit+0xc2>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4a5e      	ldr	r2, [pc, #376]	@ (800546c <HAL_GPIO_DeInit+0x200>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d019      	beq.n	800532a <HAL_GPIO_DeInit+0xbe>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a5d      	ldr	r2, [pc, #372]	@ (8005470 <HAL_GPIO_DeInit+0x204>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d013      	beq.n	8005326 <HAL_GPIO_DeInit+0xba>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a5c      	ldr	r2, [pc, #368]	@ (8005474 <HAL_GPIO_DeInit+0x208>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d00d      	beq.n	8005322 <HAL_GPIO_DeInit+0xb6>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a5b      	ldr	r2, [pc, #364]	@ (8005478 <HAL_GPIO_DeInit+0x20c>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d007      	beq.n	800531e <HAL_GPIO_DeInit+0xb2>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a5a      	ldr	r2, [pc, #360]	@ (800547c <HAL_GPIO_DeInit+0x210>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d101      	bne.n	800531a <HAL_GPIO_DeInit+0xae>
 8005316:	2309      	movs	r3, #9
 8005318:	e012      	b.n	8005340 <HAL_GPIO_DeInit+0xd4>
 800531a:	230a      	movs	r3, #10
 800531c:	e010      	b.n	8005340 <HAL_GPIO_DeInit+0xd4>
 800531e:	2308      	movs	r3, #8
 8005320:	e00e      	b.n	8005340 <HAL_GPIO_DeInit+0xd4>
 8005322:	2307      	movs	r3, #7
 8005324:	e00c      	b.n	8005340 <HAL_GPIO_DeInit+0xd4>
 8005326:	2306      	movs	r3, #6
 8005328:	e00a      	b.n	8005340 <HAL_GPIO_DeInit+0xd4>
 800532a:	2305      	movs	r3, #5
 800532c:	e008      	b.n	8005340 <HAL_GPIO_DeInit+0xd4>
 800532e:	2304      	movs	r3, #4
 8005330:	e006      	b.n	8005340 <HAL_GPIO_DeInit+0xd4>
 8005332:	2303      	movs	r3, #3
 8005334:	e004      	b.n	8005340 <HAL_GPIO_DeInit+0xd4>
 8005336:	2302      	movs	r3, #2
 8005338:	e002      	b.n	8005340 <HAL_GPIO_DeInit+0xd4>
 800533a:	2301      	movs	r3, #1
 800533c:	e000      	b.n	8005340 <HAL_GPIO_DeInit+0xd4>
 800533e:	2300      	movs	r3, #0
 8005340:	697a      	ldr	r2, [r7, #20]
 8005342:	f002 0203 	and.w	r2, r2, #3
 8005346:	0092      	lsls	r2, r2, #2
 8005348:	4093      	lsls	r3, r2
 800534a:	68ba      	ldr	r2, [r7, #8]
 800534c:	429a      	cmp	r2, r3
 800534e:	d132      	bne.n	80053b6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005350:	4b4b      	ldr	r3, [pc, #300]	@ (8005480 <HAL_GPIO_DeInit+0x214>)
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	43db      	mvns	r3, r3
 8005358:	4949      	ldr	r1, [pc, #292]	@ (8005480 <HAL_GPIO_DeInit+0x214>)
 800535a:	4013      	ands	r3, r2
 800535c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800535e:	4b48      	ldr	r3, [pc, #288]	@ (8005480 <HAL_GPIO_DeInit+0x214>)
 8005360:	685a      	ldr	r2, [r3, #4]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	43db      	mvns	r3, r3
 8005366:	4946      	ldr	r1, [pc, #280]	@ (8005480 <HAL_GPIO_DeInit+0x214>)
 8005368:	4013      	ands	r3, r2
 800536a:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800536c:	4b44      	ldr	r3, [pc, #272]	@ (8005480 <HAL_GPIO_DeInit+0x214>)
 800536e:	68da      	ldr	r2, [r3, #12]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	43db      	mvns	r3, r3
 8005374:	4942      	ldr	r1, [pc, #264]	@ (8005480 <HAL_GPIO_DeInit+0x214>)
 8005376:	4013      	ands	r3, r2
 8005378:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800537a:	4b41      	ldr	r3, [pc, #260]	@ (8005480 <HAL_GPIO_DeInit+0x214>)
 800537c:	689a      	ldr	r2, [r3, #8]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	43db      	mvns	r3, r3
 8005382:	493f      	ldr	r1, [pc, #252]	@ (8005480 <HAL_GPIO_DeInit+0x214>)
 8005384:	4013      	ands	r3, r2
 8005386:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	f003 0303 	and.w	r3, r3, #3
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	220f      	movs	r2, #15
 8005392:	fa02 f303 	lsl.w	r3, r2, r3
 8005396:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8005398:	4a2e      	ldr	r2, [pc, #184]	@ (8005454 <HAL_GPIO_DeInit+0x1e8>)
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	089b      	lsrs	r3, r3, #2
 800539e:	3302      	adds	r3, #2
 80053a0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	43da      	mvns	r2, r3
 80053a8:	482a      	ldr	r0, [pc, #168]	@ (8005454 <HAL_GPIO_DeInit+0x1e8>)
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	089b      	lsrs	r3, r3, #2
 80053ae:	400a      	ands	r2, r1
 80053b0:	3302      	adds	r3, #2
 80053b2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	005b      	lsls	r3, r3, #1
 80053be:	2103      	movs	r1, #3
 80053c0:	fa01 f303 	lsl.w	r3, r1, r3
 80053c4:	43db      	mvns	r3, r3
 80053c6:	401a      	ands	r2, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	08da      	lsrs	r2, r3, #3
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	3208      	adds	r2, #8
 80053d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	f003 0307 	and.w	r3, r3, #7
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	220f      	movs	r2, #15
 80053e2:	fa02 f303 	lsl.w	r3, r2, r3
 80053e6:	43db      	mvns	r3, r3
 80053e8:	697a      	ldr	r2, [r7, #20]
 80053ea:	08d2      	lsrs	r2, r2, #3
 80053ec:	4019      	ands	r1, r3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	3208      	adds	r2, #8
 80053f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	68da      	ldr	r2, [r3, #12]
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	005b      	lsls	r3, r3, #1
 80053fe:	2103      	movs	r1, #3
 8005400:	fa01 f303 	lsl.w	r3, r1, r3
 8005404:	43db      	mvns	r3, r3
 8005406:	401a      	ands	r2, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685a      	ldr	r2, [r3, #4]
 8005410:	2101      	movs	r1, #1
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	fa01 f303 	lsl.w	r3, r1, r3
 8005418:	43db      	mvns	r3, r3
 800541a:	401a      	ands	r2, r3
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	689a      	ldr	r2, [r3, #8]
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	005b      	lsls	r3, r3, #1
 8005428:	2103      	movs	r1, #3
 800542a:	fa01 f303 	lsl.w	r3, r1, r3
 800542e:	43db      	mvns	r3, r3
 8005430:	401a      	ands	r2, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	3301      	adds	r3, #1
 800543a:	617b      	str	r3, [r7, #20]
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	2b0f      	cmp	r3, #15
 8005440:	f67f af22 	bls.w	8005288 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005444:	bf00      	nop
 8005446:	bf00      	nop
 8005448:	371c      	adds	r7, #28
 800544a:	46bd      	mov	sp, r7
 800544c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005450:	4770      	bx	lr
 8005452:	bf00      	nop
 8005454:	40013800 	.word	0x40013800
 8005458:	40020000 	.word	0x40020000
 800545c:	40020400 	.word	0x40020400
 8005460:	40020800 	.word	0x40020800
 8005464:	40020c00 	.word	0x40020c00
 8005468:	40021000 	.word	0x40021000
 800546c:	40021400 	.word	0x40021400
 8005470:	40021800 	.word	0x40021800
 8005474:	40021c00 	.word	0x40021c00
 8005478:	40022000 	.word	0x40022000
 800547c:	40022400 	.word	0x40022400
 8005480:	40013c00 	.word	0x40013c00

08005484 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005484:	b480      	push	{r7}
 8005486:	b085      	sub	sp, #20
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
 800548c:	460b      	mov	r3, r1
 800548e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	691a      	ldr	r2, [r3, #16]
 8005494:	887b      	ldrh	r3, [r7, #2]
 8005496:	4013      	ands	r3, r2
 8005498:	2b00      	cmp	r3, #0
 800549a:	d002      	beq.n	80054a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800549c:	2301      	movs	r3, #1
 800549e:	73fb      	strb	r3, [r7, #15]
 80054a0:	e001      	b.n	80054a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80054a2:	2300      	movs	r3, #0
 80054a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80054a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3714      	adds	r7, #20
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr

080054b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	460b      	mov	r3, r1
 80054be:	807b      	strh	r3, [r7, #2]
 80054c0:	4613      	mov	r3, r2
 80054c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80054c4:	787b      	ldrb	r3, [r7, #1]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d003      	beq.n	80054d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80054ca:	887a      	ldrh	r2, [r7, #2]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80054d0:	e003      	b.n	80054da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80054d2:	887b      	ldrh	r3, [r7, #2]
 80054d4:	041a      	lsls	r2, r3, #16
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	619a      	str	r2, [r3, #24]
}
 80054da:	bf00      	nop
 80054dc:	370c      	adds	r7, #12
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr

080054e6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80054e6:	b480      	push	{r7}
 80054e8:	b085      	sub	sp, #20
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	6078      	str	r0, [r7, #4]
 80054ee:	460b      	mov	r3, r1
 80054f0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80054f8:	887a      	ldrh	r2, [r7, #2]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	4013      	ands	r3, r2
 80054fe:	041a      	lsls	r2, r3, #16
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	43d9      	mvns	r1, r3
 8005504:	887b      	ldrh	r3, [r7, #2]
 8005506:	400b      	ands	r3, r1
 8005508:	431a      	orrs	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	619a      	str	r2, [r3, #24]
}
 800550e:	bf00      	nop
 8005510:	3714      	adds	r7, #20
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr
	...

0800551c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b082      	sub	sp, #8
 8005520:	af00      	add	r7, sp, #0
 8005522:	4603      	mov	r3, r0
 8005524:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005526:	4b08      	ldr	r3, [pc, #32]	@ (8005548 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005528:	695a      	ldr	r2, [r3, #20]
 800552a:	88fb      	ldrh	r3, [r7, #6]
 800552c:	4013      	ands	r3, r2
 800552e:	2b00      	cmp	r3, #0
 8005530:	d006      	beq.n	8005540 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005532:	4a05      	ldr	r2, [pc, #20]	@ (8005548 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005534:	88fb      	ldrh	r3, [r7, #6]
 8005536:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005538:	88fb      	ldrh	r3, [r7, #6]
 800553a:	4618      	mov	r0, r3
 800553c:	f7fc f86e 	bl	800161c <HAL_GPIO_EXTI_Callback>
  }
}
 8005540:	bf00      	nop
 8005542:	3708      	adds	r7, #8
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}
 8005548:	40013c00 	.word	0x40013c00

0800554c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b082      	sub	sp, #8
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d101      	bne.n	800555e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e08b      	b.n	8005676 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005564:	b2db      	uxtb	r3, r3
 8005566:	2b00      	cmp	r3, #0
 8005568:	d106      	bne.n	8005578 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 f8b5 	bl	80056e2 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2224      	movs	r2, #36	@ 0x24
 800557c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f022 0201 	bic.w	r2, r2, #1
 800558e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	685a      	ldr	r2, [r3, #4]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800559c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	689a      	ldr	r2, [r3, #8]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80055ac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d107      	bne.n	80055c6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	689a      	ldr	r2, [r3, #8]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80055c2:	609a      	str	r2, [r3, #8]
 80055c4:	e006      	b.n	80055d4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	689a      	ldr	r2, [r3, #8]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80055d2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d108      	bne.n	80055ee <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	685a      	ldr	r2, [r3, #4]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80055ea:	605a      	str	r2, [r3, #4]
 80055ec:	e007      	b.n	80055fe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	685a      	ldr	r2, [r3, #4]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80055fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	6859      	ldr	r1, [r3, #4]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	4b1d      	ldr	r3, [pc, #116]	@ (8005680 <HAL_I2C_Init+0x134>)
 800560a:	430b      	orrs	r3, r1
 800560c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68da      	ldr	r2, [r3, #12]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800561c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	691a      	ldr	r2, [r3, #16]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	695b      	ldr	r3, [r3, #20]
 8005626:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	430a      	orrs	r2, r1
 8005636:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	69d9      	ldr	r1, [r3, #28]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6a1a      	ldr	r2, [r3, #32]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	430a      	orrs	r2, r1
 8005646:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	681a      	ldr	r2, [r3, #0]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f042 0201 	orr.w	r2, r2, #1
 8005656:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2220      	movs	r2, #32
 8005662:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	3708      	adds	r7, #8
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	02008000 	.word	0x02008000

08005684 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b082      	sub	sp, #8
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d101      	bne.n	8005696 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e021      	b.n	80056da <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2224      	movs	r2, #36	@ 0x24
 800569a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f022 0201 	bic.w	r2, r2, #1
 80056ac:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f000 f821 	bl	80056f6 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2200      	movs	r2, #0
 80056cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2200      	movs	r2, #0
 80056d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3708      	adds	r7, #8
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}

080056e2 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80056e2:	b480      	push	{r7}
 80056e4:	b083      	sub	sp, #12
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80056ea:	bf00      	nop
 80056ec:	370c      	adds	r7, #12
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr

080056f6 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80056f6:	b480      	push	{r7}
 80056f8:	b083      	sub	sp, #12
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 80056fe:	bf00      	nop
 8005700:	370c      	adds	r7, #12
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
	...

0800570c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b088      	sub	sp, #32
 8005710:	af02      	add	r7, sp, #8
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	4608      	mov	r0, r1
 8005716:	4611      	mov	r1, r2
 8005718:	461a      	mov	r2, r3
 800571a:	4603      	mov	r3, r0
 800571c:	817b      	strh	r3, [r7, #10]
 800571e:	460b      	mov	r3, r1
 8005720:	813b      	strh	r3, [r7, #8]
 8005722:	4613      	mov	r3, r2
 8005724:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800572c:	b2db      	uxtb	r3, r3
 800572e:	2b20      	cmp	r3, #32
 8005730:	f040 80f9 	bne.w	8005926 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005734:	6a3b      	ldr	r3, [r7, #32]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d002      	beq.n	8005740 <HAL_I2C_Mem_Write+0x34>
 800573a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800573c:	2b00      	cmp	r3, #0
 800573e:	d105      	bne.n	800574c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005746:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e0ed      	b.n	8005928 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005752:	2b01      	cmp	r3, #1
 8005754:	d101      	bne.n	800575a <HAL_I2C_Mem_Write+0x4e>
 8005756:	2302      	movs	r3, #2
 8005758:	e0e6      	b.n	8005928 <HAL_I2C_Mem_Write+0x21c>
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2201      	movs	r2, #1
 800575e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005762:	f7fe fe21 	bl	80043a8 <HAL_GetTick>
 8005766:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	9300      	str	r3, [sp, #0]
 800576c:	2319      	movs	r3, #25
 800576e:	2201      	movs	r2, #1
 8005770:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005774:	68f8      	ldr	r0, [r7, #12]
 8005776:	f000 fad1 	bl	8005d1c <I2C_WaitOnFlagUntilTimeout>
 800577a:	4603      	mov	r3, r0
 800577c:	2b00      	cmp	r3, #0
 800577e:	d001      	beq.n	8005784 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e0d1      	b.n	8005928 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2221      	movs	r2, #33	@ 0x21
 8005788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2240      	movs	r2, #64	@ 0x40
 8005790:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6a3a      	ldr	r2, [r7, #32]
 800579e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80057a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80057ac:	88f8      	ldrh	r0, [r7, #6]
 80057ae:	893a      	ldrh	r2, [r7, #8]
 80057b0:	8979      	ldrh	r1, [r7, #10]
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	9301      	str	r3, [sp, #4]
 80057b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b8:	9300      	str	r3, [sp, #0]
 80057ba:	4603      	mov	r3, r0
 80057bc:	68f8      	ldr	r0, [r7, #12]
 80057be:	f000 f9e1 	bl	8005b84 <I2C_RequestMemoryWrite>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d005      	beq.n	80057d4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80057d0:	2301      	movs	r3, #1
 80057d2:	e0a9      	b.n	8005928 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057d8:	b29b      	uxth	r3, r3
 80057da:	2bff      	cmp	r3, #255	@ 0xff
 80057dc:	d90e      	bls.n	80057fc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	22ff      	movs	r2, #255	@ 0xff
 80057e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057e8:	b2da      	uxtb	r2, r3
 80057ea:	8979      	ldrh	r1, [r7, #10]
 80057ec:	2300      	movs	r3, #0
 80057ee:	9300      	str	r3, [sp, #0]
 80057f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80057f4:	68f8      	ldr	r0, [r7, #12]
 80057f6:	f000 fc55 	bl	80060a4 <I2C_TransferConfig>
 80057fa:	e00f      	b.n	800581c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005800:	b29a      	uxth	r2, r3
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800580a:	b2da      	uxtb	r2, r3
 800580c:	8979      	ldrh	r1, [r7, #10]
 800580e:	2300      	movs	r3, #0
 8005810:	9300      	str	r3, [sp, #0]
 8005812:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005816:	68f8      	ldr	r0, [r7, #12]
 8005818:	f000 fc44 	bl	80060a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800581c:	697a      	ldr	r2, [r7, #20]
 800581e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005820:	68f8      	ldr	r0, [r7, #12]
 8005822:	f000 fad4 	bl	8005dce <I2C_WaitOnTXISFlagUntilTimeout>
 8005826:	4603      	mov	r3, r0
 8005828:	2b00      	cmp	r3, #0
 800582a:	d001      	beq.n	8005830 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e07b      	b.n	8005928 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005834:	781a      	ldrb	r2, [r3, #0]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005840:	1c5a      	adds	r2, r3, #1
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800584a:	b29b      	uxth	r3, r3
 800584c:	3b01      	subs	r3, #1
 800584e:	b29a      	uxth	r2, r3
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005858:	3b01      	subs	r3, #1
 800585a:	b29a      	uxth	r2, r3
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005864:	b29b      	uxth	r3, r3
 8005866:	2b00      	cmp	r3, #0
 8005868:	d034      	beq.n	80058d4 <HAL_I2C_Mem_Write+0x1c8>
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800586e:	2b00      	cmp	r3, #0
 8005870:	d130      	bne.n	80058d4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	9300      	str	r3, [sp, #0]
 8005876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005878:	2200      	movs	r2, #0
 800587a:	2180      	movs	r1, #128	@ 0x80
 800587c:	68f8      	ldr	r0, [r7, #12]
 800587e:	f000 fa4d 	bl	8005d1c <I2C_WaitOnFlagUntilTimeout>
 8005882:	4603      	mov	r3, r0
 8005884:	2b00      	cmp	r3, #0
 8005886:	d001      	beq.n	800588c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	e04d      	b.n	8005928 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005890:	b29b      	uxth	r3, r3
 8005892:	2bff      	cmp	r3, #255	@ 0xff
 8005894:	d90e      	bls.n	80058b4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	22ff      	movs	r2, #255	@ 0xff
 800589a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058a0:	b2da      	uxtb	r2, r3
 80058a2:	8979      	ldrh	r1, [r7, #10]
 80058a4:	2300      	movs	r3, #0
 80058a6:	9300      	str	r3, [sp, #0]
 80058a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80058ac:	68f8      	ldr	r0, [r7, #12]
 80058ae:	f000 fbf9 	bl	80060a4 <I2C_TransferConfig>
 80058b2:	e00f      	b.n	80058d4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058b8:	b29a      	uxth	r2, r3
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058c2:	b2da      	uxtb	r2, r3
 80058c4:	8979      	ldrh	r1, [r7, #10]
 80058c6:	2300      	movs	r3, #0
 80058c8:	9300      	str	r3, [sp, #0]
 80058ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80058ce:	68f8      	ldr	r0, [r7, #12]
 80058d0:	f000 fbe8 	bl	80060a4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058d8:	b29b      	uxth	r3, r3
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d19e      	bne.n	800581c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058e2:	68f8      	ldr	r0, [r7, #12]
 80058e4:	f000 faba 	bl	8005e5c <I2C_WaitOnSTOPFlagUntilTimeout>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d001      	beq.n	80058f2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e01a      	b.n	8005928 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2220      	movs	r2, #32
 80058f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	6859      	ldr	r1, [r3, #4]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	4b0a      	ldr	r3, [pc, #40]	@ (8005930 <HAL_I2C_Mem_Write+0x224>)
 8005906:	400b      	ands	r3, r1
 8005908:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2220      	movs	r2, #32
 800590e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2200      	movs	r2, #0
 8005916:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005922:	2300      	movs	r3, #0
 8005924:	e000      	b.n	8005928 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005926:	2302      	movs	r3, #2
  }
}
 8005928:	4618      	mov	r0, r3
 800592a:	3718      	adds	r7, #24
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}
 8005930:	fe00e800 	.word	0xfe00e800

08005934 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b088      	sub	sp, #32
 8005938:	af02      	add	r7, sp, #8
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	4608      	mov	r0, r1
 800593e:	4611      	mov	r1, r2
 8005940:	461a      	mov	r2, r3
 8005942:	4603      	mov	r3, r0
 8005944:	817b      	strh	r3, [r7, #10]
 8005946:	460b      	mov	r3, r1
 8005948:	813b      	strh	r3, [r7, #8]
 800594a:	4613      	mov	r3, r2
 800594c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005954:	b2db      	uxtb	r3, r3
 8005956:	2b20      	cmp	r3, #32
 8005958:	f040 80fd 	bne.w	8005b56 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800595c:	6a3b      	ldr	r3, [r7, #32]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d002      	beq.n	8005968 <HAL_I2C_Mem_Read+0x34>
 8005962:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005964:	2b00      	cmp	r3, #0
 8005966:	d105      	bne.n	8005974 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800596e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e0f1      	b.n	8005b58 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800597a:	2b01      	cmp	r3, #1
 800597c:	d101      	bne.n	8005982 <HAL_I2C_Mem_Read+0x4e>
 800597e:	2302      	movs	r3, #2
 8005980:	e0ea      	b.n	8005b58 <HAL_I2C_Mem_Read+0x224>
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2201      	movs	r2, #1
 8005986:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800598a:	f7fe fd0d 	bl	80043a8 <HAL_GetTick>
 800598e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	9300      	str	r3, [sp, #0]
 8005994:	2319      	movs	r3, #25
 8005996:	2201      	movs	r2, #1
 8005998:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800599c:	68f8      	ldr	r0, [r7, #12]
 800599e:	f000 f9bd 	bl	8005d1c <I2C_WaitOnFlagUntilTimeout>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d001      	beq.n	80059ac <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e0d5      	b.n	8005b58 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2222      	movs	r2, #34	@ 0x22
 80059b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2240      	movs	r2, #64	@ 0x40
 80059b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2200      	movs	r2, #0
 80059c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	6a3a      	ldr	r2, [r7, #32]
 80059c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80059cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80059d4:	88f8      	ldrh	r0, [r7, #6]
 80059d6:	893a      	ldrh	r2, [r7, #8]
 80059d8:	8979      	ldrh	r1, [r7, #10]
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	9301      	str	r3, [sp, #4]
 80059de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059e0:	9300      	str	r3, [sp, #0]
 80059e2:	4603      	mov	r3, r0
 80059e4:	68f8      	ldr	r0, [r7, #12]
 80059e6:	f000 f921 	bl	8005c2c <I2C_RequestMemoryRead>
 80059ea:	4603      	mov	r3, r0
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d005      	beq.n	80059fc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e0ad      	b.n	8005b58 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	2bff      	cmp	r3, #255	@ 0xff
 8005a04:	d90e      	bls.n	8005a24 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2201      	movs	r2, #1
 8005a0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a10:	b2da      	uxtb	r2, r3
 8005a12:	8979      	ldrh	r1, [r7, #10]
 8005a14:	4b52      	ldr	r3, [pc, #328]	@ (8005b60 <HAL_I2C_Mem_Read+0x22c>)
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f000 fb41 	bl	80060a4 <I2C_TransferConfig>
 8005a22:	e00f      	b.n	8005a44 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a28:	b29a      	uxth	r2, r3
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a32:	b2da      	uxtb	r2, r3
 8005a34:	8979      	ldrh	r1, [r7, #10]
 8005a36:	4b4a      	ldr	r3, [pc, #296]	@ (8005b60 <HAL_I2C_Mem_Read+0x22c>)
 8005a38:	9300      	str	r3, [sp, #0]
 8005a3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f000 fb30 	bl	80060a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	9300      	str	r3, [sp, #0]
 8005a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	2104      	movs	r1, #4
 8005a4e:	68f8      	ldr	r0, [r7, #12]
 8005a50:	f000 f964 	bl	8005d1c <I2C_WaitOnFlagUntilTimeout>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d001      	beq.n	8005a5e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e07c      	b.n	8005b58 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a68:	b2d2      	uxtb	r2, r2
 8005a6a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a70:	1c5a      	adds	r2, r3, #1
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a7a:	3b01      	subs	r3, #1
 8005a7c:	b29a      	uxth	r2, r3
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	3b01      	subs	r3, #1
 8005a8a:	b29a      	uxth	r2, r3
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d034      	beq.n	8005b04 <HAL_I2C_Mem_Read+0x1d0>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d130      	bne.n	8005b04 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	9300      	str	r3, [sp, #0]
 8005aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	2180      	movs	r1, #128	@ 0x80
 8005aac:	68f8      	ldr	r0, [r7, #12]
 8005aae:	f000 f935 	bl	8005d1c <I2C_WaitOnFlagUntilTimeout>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d001      	beq.n	8005abc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e04d      	b.n	8005b58 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	2bff      	cmp	r3, #255	@ 0xff
 8005ac4:	d90e      	bls.n	8005ae4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2201      	movs	r2, #1
 8005aca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ad0:	b2da      	uxtb	r2, r3
 8005ad2:	8979      	ldrh	r1, [r7, #10]
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	9300      	str	r3, [sp, #0]
 8005ad8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005adc:	68f8      	ldr	r0, [r7, #12]
 8005ade:	f000 fae1 	bl	80060a4 <I2C_TransferConfig>
 8005ae2:	e00f      	b.n	8005b04 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ae8:	b29a      	uxth	r2, r3
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005af2:	b2da      	uxtb	r2, r3
 8005af4:	8979      	ldrh	r1, [r7, #10]
 8005af6:	2300      	movs	r3, #0
 8005af8:	9300      	str	r3, [sp, #0]
 8005afa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005afe:	68f8      	ldr	r0, [r7, #12]
 8005b00:	f000 fad0 	bl	80060a4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d19a      	bne.n	8005a44 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b0e:	697a      	ldr	r2, [r7, #20]
 8005b10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b12:	68f8      	ldr	r0, [r7, #12]
 8005b14:	f000 f9a2 	bl	8005e5c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d001      	beq.n	8005b22 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e01a      	b.n	8005b58 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2220      	movs	r2, #32
 8005b28:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	6859      	ldr	r1, [r3, #4]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	4b0b      	ldr	r3, [pc, #44]	@ (8005b64 <HAL_I2C_Mem_Read+0x230>)
 8005b36:	400b      	ands	r3, r1
 8005b38:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2220      	movs	r2, #32
 8005b3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005b52:	2300      	movs	r3, #0
 8005b54:	e000      	b.n	8005b58 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005b56:	2302      	movs	r3, #2
  }
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3718      	adds	r7, #24
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}
 8005b60:	80002400 	.word	0x80002400
 8005b64:	fe00e800 	.word	0xfe00e800

08005b68 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b083      	sub	sp, #12
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b76:	b2db      	uxtb	r3, r3
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	370c      	adds	r7, #12
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr

08005b84 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b086      	sub	sp, #24
 8005b88:	af02      	add	r7, sp, #8
 8005b8a:	60f8      	str	r0, [r7, #12]
 8005b8c:	4608      	mov	r0, r1
 8005b8e:	4611      	mov	r1, r2
 8005b90:	461a      	mov	r2, r3
 8005b92:	4603      	mov	r3, r0
 8005b94:	817b      	strh	r3, [r7, #10]
 8005b96:	460b      	mov	r3, r1
 8005b98:	813b      	strh	r3, [r7, #8]
 8005b9a:	4613      	mov	r3, r2
 8005b9c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005b9e:	88fb      	ldrh	r3, [r7, #6]
 8005ba0:	b2da      	uxtb	r2, r3
 8005ba2:	8979      	ldrh	r1, [r7, #10]
 8005ba4:	4b20      	ldr	r3, [pc, #128]	@ (8005c28 <I2C_RequestMemoryWrite+0xa4>)
 8005ba6:	9300      	str	r3, [sp, #0]
 8005ba8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005bac:	68f8      	ldr	r0, [r7, #12]
 8005bae:	f000 fa79 	bl	80060a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bb2:	69fa      	ldr	r2, [r7, #28]
 8005bb4:	69b9      	ldr	r1, [r7, #24]
 8005bb6:	68f8      	ldr	r0, [r7, #12]
 8005bb8:	f000 f909 	bl	8005dce <I2C_WaitOnTXISFlagUntilTimeout>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d001      	beq.n	8005bc6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e02c      	b.n	8005c20 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005bc6:	88fb      	ldrh	r3, [r7, #6]
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d105      	bne.n	8005bd8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005bcc:	893b      	ldrh	r3, [r7, #8]
 8005bce:	b2da      	uxtb	r2, r3
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	629a      	str	r2, [r3, #40]	@ 0x28
 8005bd6:	e015      	b.n	8005c04 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005bd8:	893b      	ldrh	r3, [r7, #8]
 8005bda:	0a1b      	lsrs	r3, r3, #8
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	b2da      	uxtb	r2, r3
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005be6:	69fa      	ldr	r2, [r7, #28]
 8005be8:	69b9      	ldr	r1, [r7, #24]
 8005bea:	68f8      	ldr	r0, [r7, #12]
 8005bec:	f000 f8ef 	bl	8005dce <I2C_WaitOnTXISFlagUntilTimeout>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d001      	beq.n	8005bfa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e012      	b.n	8005c20 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005bfa:	893b      	ldrh	r3, [r7, #8]
 8005bfc:	b2da      	uxtb	r2, r3
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005c04:	69fb      	ldr	r3, [r7, #28]
 8005c06:	9300      	str	r3, [sp, #0]
 8005c08:	69bb      	ldr	r3, [r7, #24]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	2180      	movs	r1, #128	@ 0x80
 8005c0e:	68f8      	ldr	r0, [r7, #12]
 8005c10:	f000 f884 	bl	8005d1c <I2C_WaitOnFlagUntilTimeout>
 8005c14:	4603      	mov	r3, r0
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d001      	beq.n	8005c1e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e000      	b.n	8005c20 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005c1e:	2300      	movs	r3, #0
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	3710      	adds	r7, #16
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}
 8005c28:	80002000 	.word	0x80002000

08005c2c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b086      	sub	sp, #24
 8005c30:	af02      	add	r7, sp, #8
 8005c32:	60f8      	str	r0, [r7, #12]
 8005c34:	4608      	mov	r0, r1
 8005c36:	4611      	mov	r1, r2
 8005c38:	461a      	mov	r2, r3
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	817b      	strh	r3, [r7, #10]
 8005c3e:	460b      	mov	r3, r1
 8005c40:	813b      	strh	r3, [r7, #8]
 8005c42:	4613      	mov	r3, r2
 8005c44:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005c46:	88fb      	ldrh	r3, [r7, #6]
 8005c48:	b2da      	uxtb	r2, r3
 8005c4a:	8979      	ldrh	r1, [r7, #10]
 8005c4c:	4b20      	ldr	r3, [pc, #128]	@ (8005cd0 <I2C_RequestMemoryRead+0xa4>)
 8005c4e:	9300      	str	r3, [sp, #0]
 8005c50:	2300      	movs	r3, #0
 8005c52:	68f8      	ldr	r0, [r7, #12]
 8005c54:	f000 fa26 	bl	80060a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c58:	69fa      	ldr	r2, [r7, #28]
 8005c5a:	69b9      	ldr	r1, [r7, #24]
 8005c5c:	68f8      	ldr	r0, [r7, #12]
 8005c5e:	f000 f8b6 	bl	8005dce <I2C_WaitOnTXISFlagUntilTimeout>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d001      	beq.n	8005c6c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	e02c      	b.n	8005cc6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005c6c:	88fb      	ldrh	r3, [r7, #6]
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d105      	bne.n	8005c7e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005c72:	893b      	ldrh	r3, [r7, #8]
 8005c74:	b2da      	uxtb	r2, r3
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c7c:	e015      	b.n	8005caa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005c7e:	893b      	ldrh	r3, [r7, #8]
 8005c80:	0a1b      	lsrs	r3, r3, #8
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	b2da      	uxtb	r2, r3
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c8c:	69fa      	ldr	r2, [r7, #28]
 8005c8e:	69b9      	ldr	r1, [r7, #24]
 8005c90:	68f8      	ldr	r0, [r7, #12]
 8005c92:	f000 f89c 	bl	8005dce <I2C_WaitOnTXISFlagUntilTimeout>
 8005c96:	4603      	mov	r3, r0
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d001      	beq.n	8005ca0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e012      	b.n	8005cc6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005ca0:	893b      	ldrh	r3, [r7, #8]
 8005ca2:	b2da      	uxtb	r2, r3
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005caa:	69fb      	ldr	r3, [r7, #28]
 8005cac:	9300      	str	r3, [sp, #0]
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	2140      	movs	r1, #64	@ 0x40
 8005cb4:	68f8      	ldr	r0, [r7, #12]
 8005cb6:	f000 f831 	bl	8005d1c <I2C_WaitOnFlagUntilTimeout>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d001      	beq.n	8005cc4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e000      	b.n	8005cc6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3710      	adds	r7, #16
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	bf00      	nop
 8005cd0:	80002000 	.word	0x80002000

08005cd4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	699b      	ldr	r3, [r3, #24]
 8005ce2:	f003 0302 	and.w	r3, r3, #2
 8005ce6:	2b02      	cmp	r3, #2
 8005ce8:	d103      	bne.n	8005cf2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	699b      	ldr	r3, [r3, #24]
 8005cf8:	f003 0301 	and.w	r3, r3, #1
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d007      	beq.n	8005d10 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	699a      	ldr	r2, [r3, #24]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f042 0201 	orr.w	r2, r2, #1
 8005d0e:	619a      	str	r2, [r3, #24]
  }
}
 8005d10:	bf00      	nop
 8005d12:	370c      	adds	r7, #12
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b084      	sub	sp, #16
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	60b9      	str	r1, [r7, #8]
 8005d26:	603b      	str	r3, [r7, #0]
 8005d28:	4613      	mov	r3, r2
 8005d2a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d2c:	e03b      	b.n	8005da6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d2e:	69ba      	ldr	r2, [r7, #24]
 8005d30:	6839      	ldr	r1, [r7, #0]
 8005d32:	68f8      	ldr	r0, [r7, #12]
 8005d34:	f000 f8d6 	bl	8005ee4 <I2C_IsErrorOccurred>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d001      	beq.n	8005d42 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e041      	b.n	8005dc6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d48:	d02d      	beq.n	8005da6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d4a:	f7fe fb2d 	bl	80043a8 <HAL_GetTick>
 8005d4e:	4602      	mov	r2, r0
 8005d50:	69bb      	ldr	r3, [r7, #24]
 8005d52:	1ad3      	subs	r3, r2, r3
 8005d54:	683a      	ldr	r2, [r7, #0]
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d302      	bcc.n	8005d60 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d122      	bne.n	8005da6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	699a      	ldr	r2, [r3, #24]
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	4013      	ands	r3, r2
 8005d6a:	68ba      	ldr	r2, [r7, #8]
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	bf0c      	ite	eq
 8005d70:	2301      	moveq	r3, #1
 8005d72:	2300      	movne	r3, #0
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	461a      	mov	r2, r3
 8005d78:	79fb      	ldrb	r3, [r7, #7]
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	d113      	bne.n	8005da6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d82:	f043 0220 	orr.w	r2, r3, #32
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2220      	movs	r2, #32
 8005d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2200      	movs	r2, #0
 8005d96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e00f      	b.n	8005dc6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	699a      	ldr	r2, [r3, #24]
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	4013      	ands	r3, r2
 8005db0:	68ba      	ldr	r2, [r7, #8]
 8005db2:	429a      	cmp	r2, r3
 8005db4:	bf0c      	ite	eq
 8005db6:	2301      	moveq	r3, #1
 8005db8:	2300      	movne	r3, #0
 8005dba:	b2db      	uxtb	r3, r3
 8005dbc:	461a      	mov	r2, r3
 8005dbe:	79fb      	ldrb	r3, [r7, #7]
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d0b4      	beq.n	8005d2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005dc4:	2300      	movs	r3, #0
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3710      	adds	r7, #16
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}

08005dce <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005dce:	b580      	push	{r7, lr}
 8005dd0:	b084      	sub	sp, #16
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	60f8      	str	r0, [r7, #12]
 8005dd6:	60b9      	str	r1, [r7, #8]
 8005dd8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005dda:	e033      	b.n	8005e44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ddc:	687a      	ldr	r2, [r7, #4]
 8005dde:	68b9      	ldr	r1, [r7, #8]
 8005de0:	68f8      	ldr	r0, [r7, #12]
 8005de2:	f000 f87f 	bl	8005ee4 <I2C_IsErrorOccurred>
 8005de6:	4603      	mov	r3, r0
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d001      	beq.n	8005df0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	e031      	b.n	8005e54 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005df6:	d025      	beq.n	8005e44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005df8:	f7fe fad6 	bl	80043a8 <HAL_GetTick>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	1ad3      	subs	r3, r2, r3
 8005e02:	68ba      	ldr	r2, [r7, #8]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d302      	bcc.n	8005e0e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d11a      	bne.n	8005e44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	699b      	ldr	r3, [r3, #24]
 8005e14:	f003 0302 	and.w	r3, r3, #2
 8005e18:	2b02      	cmp	r3, #2
 8005e1a:	d013      	beq.n	8005e44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e20:	f043 0220 	orr.w	r2, r3, #32
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2220      	movs	r2, #32
 8005e2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2200      	movs	r2, #0
 8005e34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	e007      	b.n	8005e54 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	699b      	ldr	r3, [r3, #24]
 8005e4a:	f003 0302 	and.w	r3, r3, #2
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d1c4      	bne.n	8005ddc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005e52:	2300      	movs	r3, #0
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3710      	adds	r7, #16
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}

08005e5c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b084      	sub	sp, #16
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e68:	e02f      	b.n	8005eca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e6a:	687a      	ldr	r2, [r7, #4]
 8005e6c:	68b9      	ldr	r1, [r7, #8]
 8005e6e:	68f8      	ldr	r0, [r7, #12]
 8005e70:	f000 f838 	bl	8005ee4 <I2C_IsErrorOccurred>
 8005e74:	4603      	mov	r3, r0
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d001      	beq.n	8005e7e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e02d      	b.n	8005eda <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e7e:	f7fe fa93 	bl	80043a8 <HAL_GetTick>
 8005e82:	4602      	mov	r2, r0
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	1ad3      	subs	r3, r2, r3
 8005e88:	68ba      	ldr	r2, [r7, #8]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d302      	bcc.n	8005e94 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d11a      	bne.n	8005eca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	699b      	ldr	r3, [r3, #24]
 8005e9a:	f003 0320 	and.w	r3, r3, #32
 8005e9e:	2b20      	cmp	r3, #32
 8005ea0:	d013      	beq.n	8005eca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ea6:	f043 0220 	orr.w	r2, r3, #32
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2220      	movs	r2, #32
 8005eb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e007      	b.n	8005eda <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	699b      	ldr	r3, [r3, #24]
 8005ed0:	f003 0320 	and.w	r3, r3, #32
 8005ed4:	2b20      	cmp	r3, #32
 8005ed6:	d1c8      	bne.n	8005e6a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3710      	adds	r7, #16
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
	...

08005ee4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b08a      	sub	sp, #40	@ 0x28
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	699b      	ldr	r3, [r3, #24]
 8005efc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005efe:	2300      	movs	r3, #0
 8005f00:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005f06:	69bb      	ldr	r3, [r7, #24]
 8005f08:	f003 0310 	and.w	r3, r3, #16
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d068      	beq.n	8005fe2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2210      	movs	r2, #16
 8005f16:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005f18:	e049      	b.n	8005fae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f20:	d045      	beq.n	8005fae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005f22:	f7fe fa41 	bl	80043a8 <HAL_GetTick>
 8005f26:	4602      	mov	r2, r0
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	1ad3      	subs	r3, r2, r3
 8005f2c:	68ba      	ldr	r2, [r7, #8]
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d302      	bcc.n	8005f38 <I2C_IsErrorOccurred+0x54>
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d13a      	bne.n	8005fae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005f42:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005f4a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	699b      	ldr	r3, [r3, #24]
 8005f52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005f56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f5a:	d121      	bne.n	8005fa0 <I2C_IsErrorOccurred+0xbc>
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f62:	d01d      	beq.n	8005fa0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005f64:	7cfb      	ldrb	r3, [r7, #19]
 8005f66:	2b20      	cmp	r3, #32
 8005f68:	d01a      	beq.n	8005fa0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	685a      	ldr	r2, [r3, #4]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f78:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005f7a:	f7fe fa15 	bl	80043a8 <HAL_GetTick>
 8005f7e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005f80:	e00e      	b.n	8005fa0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005f82:	f7fe fa11 	bl	80043a8 <HAL_GetTick>
 8005f86:	4602      	mov	r2, r0
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	2b19      	cmp	r3, #25
 8005f8e:	d907      	bls.n	8005fa0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005f90:	6a3b      	ldr	r3, [r7, #32]
 8005f92:	f043 0320 	orr.w	r3, r3, #32
 8005f96:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005f9e:	e006      	b.n	8005fae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	699b      	ldr	r3, [r3, #24]
 8005fa6:	f003 0320 	and.w	r3, r3, #32
 8005faa:	2b20      	cmp	r3, #32
 8005fac:	d1e9      	bne.n	8005f82 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	699b      	ldr	r3, [r3, #24]
 8005fb4:	f003 0320 	and.w	r3, r3, #32
 8005fb8:	2b20      	cmp	r3, #32
 8005fba:	d003      	beq.n	8005fc4 <I2C_IsErrorOccurred+0xe0>
 8005fbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d0aa      	beq.n	8005f1a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005fc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d103      	bne.n	8005fd4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2220      	movs	r2, #32
 8005fd2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005fd4:	6a3b      	ldr	r3, [r7, #32]
 8005fd6:	f043 0304 	orr.w	r3, r3, #4
 8005fda:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	699b      	ldr	r3, [r3, #24]
 8005fe8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d00b      	beq.n	800600c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005ff4:	6a3b      	ldr	r3, [r7, #32]
 8005ff6:	f043 0301 	orr.w	r3, r3, #1
 8005ffa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006004:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006006:	2301      	movs	r3, #1
 8006008:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800600c:	69bb      	ldr	r3, [r7, #24]
 800600e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006012:	2b00      	cmp	r3, #0
 8006014:	d00b      	beq.n	800602e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006016:	6a3b      	ldr	r3, [r7, #32]
 8006018:	f043 0308 	orr.w	r3, r3, #8
 800601c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006026:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006028:	2301      	movs	r3, #1
 800602a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800602e:	69bb      	ldr	r3, [r7, #24]
 8006030:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006034:	2b00      	cmp	r3, #0
 8006036:	d00b      	beq.n	8006050 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006038:	6a3b      	ldr	r3, [r7, #32]
 800603a:	f043 0302 	orr.w	r3, r3, #2
 800603e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006048:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006050:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006054:	2b00      	cmp	r3, #0
 8006056:	d01c      	beq.n	8006092 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006058:	68f8      	ldr	r0, [r7, #12]
 800605a:	f7ff fe3b 	bl	8005cd4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	6859      	ldr	r1, [r3, #4]
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	4b0d      	ldr	r3, [pc, #52]	@ (80060a0 <I2C_IsErrorOccurred+0x1bc>)
 800606a:	400b      	ands	r3, r1
 800606c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006072:	6a3b      	ldr	r3, [r7, #32]
 8006074:	431a      	orrs	r2, r3
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2220      	movs	r2, #32
 800607e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2200      	movs	r2, #0
 8006086:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006092:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006096:	4618      	mov	r0, r3
 8006098:	3728      	adds	r7, #40	@ 0x28
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}
 800609e:	bf00      	nop
 80060a0:	fe00e800 	.word	0xfe00e800

080060a4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b087      	sub	sp, #28
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	60f8      	str	r0, [r7, #12]
 80060ac:	607b      	str	r3, [r7, #4]
 80060ae:	460b      	mov	r3, r1
 80060b0:	817b      	strh	r3, [r7, #10]
 80060b2:	4613      	mov	r3, r2
 80060b4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80060b6:	897b      	ldrh	r3, [r7, #10]
 80060b8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80060bc:	7a7b      	ldrb	r3, [r7, #9]
 80060be:	041b      	lsls	r3, r3, #16
 80060c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80060c4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80060ca:	6a3b      	ldr	r3, [r7, #32]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80060d2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	685a      	ldr	r2, [r3, #4]
 80060da:	6a3b      	ldr	r3, [r7, #32]
 80060dc:	0d5b      	lsrs	r3, r3, #21
 80060de:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80060e2:	4b08      	ldr	r3, [pc, #32]	@ (8006104 <I2C_TransferConfig+0x60>)
 80060e4:	430b      	orrs	r3, r1
 80060e6:	43db      	mvns	r3, r3
 80060e8:	ea02 0103 	and.w	r1, r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	697a      	ldr	r2, [r7, #20]
 80060f2:	430a      	orrs	r2, r1
 80060f4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80060f6:	bf00      	nop
 80060f8:	371c      	adds	r7, #28
 80060fa:	46bd      	mov	sp, r7
 80060fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006100:	4770      	bx	lr
 8006102:	bf00      	nop
 8006104:	03ff63ff 	.word	0x03ff63ff

08006108 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b082      	sub	sp, #8
 800610c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800610e:	2300      	movs	r3, #0
 8006110:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006112:	4b23      	ldr	r3, [pc, #140]	@ (80061a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8006114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006116:	4a22      	ldr	r2, [pc, #136]	@ (80061a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8006118:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800611c:	6413      	str	r3, [r2, #64]	@ 0x40
 800611e:	4b20      	ldr	r3, [pc, #128]	@ (80061a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8006120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006122:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006126:	603b      	str	r3, [r7, #0]
 8006128:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800612a:	4b1e      	ldr	r3, [pc, #120]	@ (80061a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a1d      	ldr	r2, [pc, #116]	@ (80061a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006134:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006136:	f7fe f937 	bl	80043a8 <HAL_GetTick>
 800613a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800613c:	e009      	b.n	8006152 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800613e:	f7fe f933 	bl	80043a8 <HAL_GetTick>
 8006142:	4602      	mov	r2, r0
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	1ad3      	subs	r3, r2, r3
 8006148:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800614c:	d901      	bls.n	8006152 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800614e:	2303      	movs	r3, #3
 8006150:	e022      	b.n	8006198 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006152:	4b14      	ldr	r3, [pc, #80]	@ (80061a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800615a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800615e:	d1ee      	bne.n	800613e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006160:	4b10      	ldr	r3, [pc, #64]	@ (80061a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a0f      	ldr	r2, [pc, #60]	@ (80061a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006166:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800616a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800616c:	f7fe f91c 	bl	80043a8 <HAL_GetTick>
 8006170:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006172:	e009      	b.n	8006188 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006174:	f7fe f918 	bl	80043a8 <HAL_GetTick>
 8006178:	4602      	mov	r2, r0
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	1ad3      	subs	r3, r2, r3
 800617e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006182:	d901      	bls.n	8006188 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006184:	2303      	movs	r3, #3
 8006186:	e007      	b.n	8006198 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006188:	4b06      	ldr	r3, [pc, #24]	@ (80061a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006190:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006194:	d1ee      	bne.n	8006174 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006196:	2300      	movs	r3, #0
}
 8006198:	4618      	mov	r0, r3
 800619a:	3708      	adds	r7, #8
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	40023800 	.word	0x40023800
 80061a4:	40007000 	.word	0x40007000

080061a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b086      	sub	sp, #24
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80061b0:	2300      	movs	r3, #0
 80061b2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d101      	bne.n	80061be <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e291      	b.n	80066e2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 0301 	and.w	r3, r3, #1
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	f000 8087 	beq.w	80062da <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80061cc:	4b96      	ldr	r3, [pc, #600]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	f003 030c 	and.w	r3, r3, #12
 80061d4:	2b04      	cmp	r3, #4
 80061d6:	d00c      	beq.n	80061f2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80061d8:	4b93      	ldr	r3, [pc, #588]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	f003 030c 	and.w	r3, r3, #12
 80061e0:	2b08      	cmp	r3, #8
 80061e2:	d112      	bne.n	800620a <HAL_RCC_OscConfig+0x62>
 80061e4:	4b90      	ldr	r3, [pc, #576]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80061f0:	d10b      	bne.n	800620a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061f2:	4b8d      	ldr	r3, [pc, #564]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d06c      	beq.n	80062d8 <HAL_RCC_OscConfig+0x130>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d168      	bne.n	80062d8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006206:	2301      	movs	r3, #1
 8006208:	e26b      	b.n	80066e2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006212:	d106      	bne.n	8006222 <HAL_RCC_OscConfig+0x7a>
 8006214:	4b84      	ldr	r3, [pc, #528]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a83      	ldr	r2, [pc, #524]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 800621a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800621e:	6013      	str	r3, [r2, #0]
 8006220:	e02e      	b.n	8006280 <HAL_RCC_OscConfig+0xd8>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d10c      	bne.n	8006244 <HAL_RCC_OscConfig+0x9c>
 800622a:	4b7f      	ldr	r3, [pc, #508]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a7e      	ldr	r2, [pc, #504]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006230:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006234:	6013      	str	r3, [r2, #0]
 8006236:	4b7c      	ldr	r3, [pc, #496]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a7b      	ldr	r2, [pc, #492]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 800623c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006240:	6013      	str	r3, [r2, #0]
 8006242:	e01d      	b.n	8006280 <HAL_RCC_OscConfig+0xd8>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800624c:	d10c      	bne.n	8006268 <HAL_RCC_OscConfig+0xc0>
 800624e:	4b76      	ldr	r3, [pc, #472]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a75      	ldr	r2, [pc, #468]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006254:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006258:	6013      	str	r3, [r2, #0]
 800625a:	4b73      	ldr	r3, [pc, #460]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a72      	ldr	r2, [pc, #456]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006260:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006264:	6013      	str	r3, [r2, #0]
 8006266:	e00b      	b.n	8006280 <HAL_RCC_OscConfig+0xd8>
 8006268:	4b6f      	ldr	r3, [pc, #444]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a6e      	ldr	r2, [pc, #440]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 800626e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006272:	6013      	str	r3, [r2, #0]
 8006274:	4b6c      	ldr	r3, [pc, #432]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a6b      	ldr	r2, [pc, #428]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 800627a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800627e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d013      	beq.n	80062b0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006288:	f7fe f88e 	bl	80043a8 <HAL_GetTick>
 800628c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800628e:	e008      	b.n	80062a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006290:	f7fe f88a 	bl	80043a8 <HAL_GetTick>
 8006294:	4602      	mov	r2, r0
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	1ad3      	subs	r3, r2, r3
 800629a:	2b64      	cmp	r3, #100	@ 0x64
 800629c:	d901      	bls.n	80062a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800629e:	2303      	movs	r3, #3
 80062a0:	e21f      	b.n	80066e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062a2:	4b61      	ldr	r3, [pc, #388]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d0f0      	beq.n	8006290 <HAL_RCC_OscConfig+0xe8>
 80062ae:	e014      	b.n	80062da <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062b0:	f7fe f87a 	bl	80043a8 <HAL_GetTick>
 80062b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062b6:	e008      	b.n	80062ca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062b8:	f7fe f876 	bl	80043a8 <HAL_GetTick>
 80062bc:	4602      	mov	r2, r0
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	1ad3      	subs	r3, r2, r3
 80062c2:	2b64      	cmp	r3, #100	@ 0x64
 80062c4:	d901      	bls.n	80062ca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80062c6:	2303      	movs	r3, #3
 80062c8:	e20b      	b.n	80066e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062ca:	4b57      	ldr	r3, [pc, #348]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d1f0      	bne.n	80062b8 <HAL_RCC_OscConfig+0x110>
 80062d6:	e000      	b.n	80062da <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f003 0302 	and.w	r3, r3, #2
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d069      	beq.n	80063ba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80062e6:	4b50      	ldr	r3, [pc, #320]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	f003 030c 	and.w	r3, r3, #12
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d00b      	beq.n	800630a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80062f2:	4b4d      	ldr	r3, [pc, #308]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 80062f4:	689b      	ldr	r3, [r3, #8]
 80062f6:	f003 030c 	and.w	r3, r3, #12
 80062fa:	2b08      	cmp	r3, #8
 80062fc:	d11c      	bne.n	8006338 <HAL_RCC_OscConfig+0x190>
 80062fe:	4b4a      	ldr	r3, [pc, #296]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006306:	2b00      	cmp	r3, #0
 8006308:	d116      	bne.n	8006338 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800630a:	4b47      	ldr	r3, [pc, #284]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 0302 	and.w	r3, r3, #2
 8006312:	2b00      	cmp	r3, #0
 8006314:	d005      	beq.n	8006322 <HAL_RCC_OscConfig+0x17a>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	68db      	ldr	r3, [r3, #12]
 800631a:	2b01      	cmp	r3, #1
 800631c:	d001      	beq.n	8006322 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	e1df      	b.n	80066e2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006322:	4b41      	ldr	r3, [pc, #260]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	691b      	ldr	r3, [r3, #16]
 800632e:	00db      	lsls	r3, r3, #3
 8006330:	493d      	ldr	r1, [pc, #244]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006332:	4313      	orrs	r3, r2
 8006334:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006336:	e040      	b.n	80063ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d023      	beq.n	8006388 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006340:	4b39      	ldr	r3, [pc, #228]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a38      	ldr	r2, [pc, #224]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006346:	f043 0301 	orr.w	r3, r3, #1
 800634a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800634c:	f7fe f82c 	bl	80043a8 <HAL_GetTick>
 8006350:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006352:	e008      	b.n	8006366 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006354:	f7fe f828 	bl	80043a8 <HAL_GetTick>
 8006358:	4602      	mov	r2, r0
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	1ad3      	subs	r3, r2, r3
 800635e:	2b02      	cmp	r3, #2
 8006360:	d901      	bls.n	8006366 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006362:	2303      	movs	r3, #3
 8006364:	e1bd      	b.n	80066e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006366:	4b30      	ldr	r3, [pc, #192]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 0302 	and.w	r3, r3, #2
 800636e:	2b00      	cmp	r3, #0
 8006370:	d0f0      	beq.n	8006354 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006372:	4b2d      	ldr	r3, [pc, #180]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	00db      	lsls	r3, r3, #3
 8006380:	4929      	ldr	r1, [pc, #164]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006382:	4313      	orrs	r3, r2
 8006384:	600b      	str	r3, [r1, #0]
 8006386:	e018      	b.n	80063ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006388:	4b27      	ldr	r3, [pc, #156]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a26      	ldr	r2, [pc, #152]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 800638e:	f023 0301 	bic.w	r3, r3, #1
 8006392:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006394:	f7fe f808 	bl	80043a8 <HAL_GetTick>
 8006398:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800639a:	e008      	b.n	80063ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800639c:	f7fe f804 	bl	80043a8 <HAL_GetTick>
 80063a0:	4602      	mov	r2, r0
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	1ad3      	subs	r3, r2, r3
 80063a6:	2b02      	cmp	r3, #2
 80063a8:	d901      	bls.n	80063ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80063aa:	2303      	movs	r3, #3
 80063ac:	e199      	b.n	80066e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063ae:	4b1e      	ldr	r3, [pc, #120]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f003 0302 	and.w	r3, r3, #2
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d1f0      	bne.n	800639c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f003 0308 	and.w	r3, r3, #8
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d038      	beq.n	8006438 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	695b      	ldr	r3, [r3, #20]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d019      	beq.n	8006402 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063ce:	4b16      	ldr	r3, [pc, #88]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 80063d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063d2:	4a15      	ldr	r2, [pc, #84]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 80063d4:	f043 0301 	orr.w	r3, r3, #1
 80063d8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063da:	f7fd ffe5 	bl	80043a8 <HAL_GetTick>
 80063de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063e0:	e008      	b.n	80063f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063e2:	f7fd ffe1 	bl	80043a8 <HAL_GetTick>
 80063e6:	4602      	mov	r2, r0
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	1ad3      	subs	r3, r2, r3
 80063ec:	2b02      	cmp	r3, #2
 80063ee:	d901      	bls.n	80063f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80063f0:	2303      	movs	r3, #3
 80063f2:	e176      	b.n	80066e2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063f4:	4b0c      	ldr	r3, [pc, #48]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 80063f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063f8:	f003 0302 	and.w	r3, r3, #2
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d0f0      	beq.n	80063e2 <HAL_RCC_OscConfig+0x23a>
 8006400:	e01a      	b.n	8006438 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006402:	4b09      	ldr	r3, [pc, #36]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006404:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006406:	4a08      	ldr	r2, [pc, #32]	@ (8006428 <HAL_RCC_OscConfig+0x280>)
 8006408:	f023 0301 	bic.w	r3, r3, #1
 800640c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800640e:	f7fd ffcb 	bl	80043a8 <HAL_GetTick>
 8006412:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006414:	e00a      	b.n	800642c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006416:	f7fd ffc7 	bl	80043a8 <HAL_GetTick>
 800641a:	4602      	mov	r2, r0
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	1ad3      	subs	r3, r2, r3
 8006420:	2b02      	cmp	r3, #2
 8006422:	d903      	bls.n	800642c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006424:	2303      	movs	r3, #3
 8006426:	e15c      	b.n	80066e2 <HAL_RCC_OscConfig+0x53a>
 8006428:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800642c:	4b91      	ldr	r3, [pc, #580]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 800642e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006430:	f003 0302 	and.w	r3, r3, #2
 8006434:	2b00      	cmp	r3, #0
 8006436:	d1ee      	bne.n	8006416 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f003 0304 	and.w	r3, r3, #4
 8006440:	2b00      	cmp	r3, #0
 8006442:	f000 80a4 	beq.w	800658e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006446:	4b8b      	ldr	r3, [pc, #556]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800644a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800644e:	2b00      	cmp	r3, #0
 8006450:	d10d      	bne.n	800646e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006452:	4b88      	ldr	r3, [pc, #544]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006456:	4a87      	ldr	r2, [pc, #540]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006458:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800645c:	6413      	str	r3, [r2, #64]	@ 0x40
 800645e:	4b85      	ldr	r3, [pc, #532]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006462:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006466:	60bb      	str	r3, [r7, #8]
 8006468:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800646a:	2301      	movs	r3, #1
 800646c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800646e:	4b82      	ldr	r3, [pc, #520]	@ (8006678 <HAL_RCC_OscConfig+0x4d0>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006476:	2b00      	cmp	r3, #0
 8006478:	d118      	bne.n	80064ac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800647a:	4b7f      	ldr	r3, [pc, #508]	@ (8006678 <HAL_RCC_OscConfig+0x4d0>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a7e      	ldr	r2, [pc, #504]	@ (8006678 <HAL_RCC_OscConfig+0x4d0>)
 8006480:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006484:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006486:	f7fd ff8f 	bl	80043a8 <HAL_GetTick>
 800648a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800648c:	e008      	b.n	80064a0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800648e:	f7fd ff8b 	bl	80043a8 <HAL_GetTick>
 8006492:	4602      	mov	r2, r0
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	1ad3      	subs	r3, r2, r3
 8006498:	2b64      	cmp	r3, #100	@ 0x64
 800649a:	d901      	bls.n	80064a0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800649c:	2303      	movs	r3, #3
 800649e:	e120      	b.n	80066e2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80064a0:	4b75      	ldr	r3, [pc, #468]	@ (8006678 <HAL_RCC_OscConfig+0x4d0>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d0f0      	beq.n	800648e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d106      	bne.n	80064c2 <HAL_RCC_OscConfig+0x31a>
 80064b4:	4b6f      	ldr	r3, [pc, #444]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 80064b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064b8:	4a6e      	ldr	r2, [pc, #440]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 80064ba:	f043 0301 	orr.w	r3, r3, #1
 80064be:	6713      	str	r3, [r2, #112]	@ 0x70
 80064c0:	e02d      	b.n	800651e <HAL_RCC_OscConfig+0x376>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d10c      	bne.n	80064e4 <HAL_RCC_OscConfig+0x33c>
 80064ca:	4b6a      	ldr	r3, [pc, #424]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 80064cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064ce:	4a69      	ldr	r2, [pc, #420]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 80064d0:	f023 0301 	bic.w	r3, r3, #1
 80064d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80064d6:	4b67      	ldr	r3, [pc, #412]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 80064d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064da:	4a66      	ldr	r2, [pc, #408]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 80064dc:	f023 0304 	bic.w	r3, r3, #4
 80064e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80064e2:	e01c      	b.n	800651e <HAL_RCC_OscConfig+0x376>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	2b05      	cmp	r3, #5
 80064ea:	d10c      	bne.n	8006506 <HAL_RCC_OscConfig+0x35e>
 80064ec:	4b61      	ldr	r3, [pc, #388]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 80064ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064f0:	4a60      	ldr	r2, [pc, #384]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 80064f2:	f043 0304 	orr.w	r3, r3, #4
 80064f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80064f8:	4b5e      	ldr	r3, [pc, #376]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 80064fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064fc:	4a5d      	ldr	r2, [pc, #372]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 80064fe:	f043 0301 	orr.w	r3, r3, #1
 8006502:	6713      	str	r3, [r2, #112]	@ 0x70
 8006504:	e00b      	b.n	800651e <HAL_RCC_OscConfig+0x376>
 8006506:	4b5b      	ldr	r3, [pc, #364]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006508:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800650a:	4a5a      	ldr	r2, [pc, #360]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 800650c:	f023 0301 	bic.w	r3, r3, #1
 8006510:	6713      	str	r3, [r2, #112]	@ 0x70
 8006512:	4b58      	ldr	r3, [pc, #352]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006514:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006516:	4a57      	ldr	r2, [pc, #348]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006518:	f023 0304 	bic.w	r3, r3, #4
 800651c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d015      	beq.n	8006552 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006526:	f7fd ff3f 	bl	80043a8 <HAL_GetTick>
 800652a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800652c:	e00a      	b.n	8006544 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800652e:	f7fd ff3b 	bl	80043a8 <HAL_GetTick>
 8006532:	4602      	mov	r2, r0
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	1ad3      	subs	r3, r2, r3
 8006538:	f241 3288 	movw	r2, #5000	@ 0x1388
 800653c:	4293      	cmp	r3, r2
 800653e:	d901      	bls.n	8006544 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006540:	2303      	movs	r3, #3
 8006542:	e0ce      	b.n	80066e2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006544:	4b4b      	ldr	r3, [pc, #300]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006546:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006548:	f003 0302 	and.w	r3, r3, #2
 800654c:	2b00      	cmp	r3, #0
 800654e:	d0ee      	beq.n	800652e <HAL_RCC_OscConfig+0x386>
 8006550:	e014      	b.n	800657c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006552:	f7fd ff29 	bl	80043a8 <HAL_GetTick>
 8006556:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006558:	e00a      	b.n	8006570 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800655a:	f7fd ff25 	bl	80043a8 <HAL_GetTick>
 800655e:	4602      	mov	r2, r0
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	1ad3      	subs	r3, r2, r3
 8006564:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006568:	4293      	cmp	r3, r2
 800656a:	d901      	bls.n	8006570 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800656c:	2303      	movs	r3, #3
 800656e:	e0b8      	b.n	80066e2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006570:	4b40      	ldr	r3, [pc, #256]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006572:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006574:	f003 0302 	and.w	r3, r3, #2
 8006578:	2b00      	cmp	r3, #0
 800657a:	d1ee      	bne.n	800655a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800657c:	7dfb      	ldrb	r3, [r7, #23]
 800657e:	2b01      	cmp	r3, #1
 8006580:	d105      	bne.n	800658e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006582:	4b3c      	ldr	r3, [pc, #240]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006586:	4a3b      	ldr	r2, [pc, #236]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006588:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800658c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	699b      	ldr	r3, [r3, #24]
 8006592:	2b00      	cmp	r3, #0
 8006594:	f000 80a4 	beq.w	80066e0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006598:	4b36      	ldr	r3, [pc, #216]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	f003 030c 	and.w	r3, r3, #12
 80065a0:	2b08      	cmp	r3, #8
 80065a2:	d06b      	beq.n	800667c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	699b      	ldr	r3, [r3, #24]
 80065a8:	2b02      	cmp	r3, #2
 80065aa:	d149      	bne.n	8006640 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065ac:	4b31      	ldr	r3, [pc, #196]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a30      	ldr	r2, [pc, #192]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 80065b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80065b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065b8:	f7fd fef6 	bl	80043a8 <HAL_GetTick>
 80065bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065be:	e008      	b.n	80065d2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065c0:	f7fd fef2 	bl	80043a8 <HAL_GetTick>
 80065c4:	4602      	mov	r2, r0
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	1ad3      	subs	r3, r2, r3
 80065ca:	2b02      	cmp	r3, #2
 80065cc:	d901      	bls.n	80065d2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80065ce:	2303      	movs	r3, #3
 80065d0:	e087      	b.n	80066e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065d2:	4b28      	ldr	r3, [pc, #160]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d1f0      	bne.n	80065c0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	69da      	ldr	r2, [r3, #28]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6a1b      	ldr	r3, [r3, #32]
 80065e6:	431a      	orrs	r2, r3
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ec:	019b      	lsls	r3, r3, #6
 80065ee:	431a      	orrs	r2, r3
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065f4:	085b      	lsrs	r3, r3, #1
 80065f6:	3b01      	subs	r3, #1
 80065f8:	041b      	lsls	r3, r3, #16
 80065fa:	431a      	orrs	r2, r3
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006600:	061b      	lsls	r3, r3, #24
 8006602:	4313      	orrs	r3, r2
 8006604:	4a1b      	ldr	r2, [pc, #108]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006606:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800660a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800660c:	4b19      	ldr	r3, [pc, #100]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a18      	ldr	r2, [pc, #96]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006612:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006616:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006618:	f7fd fec6 	bl	80043a8 <HAL_GetTick>
 800661c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800661e:	e008      	b.n	8006632 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006620:	f7fd fec2 	bl	80043a8 <HAL_GetTick>
 8006624:	4602      	mov	r2, r0
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	1ad3      	subs	r3, r2, r3
 800662a:	2b02      	cmp	r3, #2
 800662c:	d901      	bls.n	8006632 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800662e:	2303      	movs	r3, #3
 8006630:	e057      	b.n	80066e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006632:	4b10      	ldr	r3, [pc, #64]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d0f0      	beq.n	8006620 <HAL_RCC_OscConfig+0x478>
 800663e:	e04f      	b.n	80066e0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006640:	4b0c      	ldr	r3, [pc, #48]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a0b      	ldr	r2, [pc, #44]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006646:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800664a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800664c:	f7fd feac 	bl	80043a8 <HAL_GetTick>
 8006650:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006652:	e008      	b.n	8006666 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006654:	f7fd fea8 	bl	80043a8 <HAL_GetTick>
 8006658:	4602      	mov	r2, r0
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	2b02      	cmp	r3, #2
 8006660:	d901      	bls.n	8006666 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8006662:	2303      	movs	r3, #3
 8006664:	e03d      	b.n	80066e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006666:	4b03      	ldr	r3, [pc, #12]	@ (8006674 <HAL_RCC_OscConfig+0x4cc>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1f0      	bne.n	8006654 <HAL_RCC_OscConfig+0x4ac>
 8006672:	e035      	b.n	80066e0 <HAL_RCC_OscConfig+0x538>
 8006674:	40023800 	.word	0x40023800
 8006678:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800667c:	4b1b      	ldr	r3, [pc, #108]	@ (80066ec <HAL_RCC_OscConfig+0x544>)
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	699b      	ldr	r3, [r3, #24]
 8006686:	2b01      	cmp	r3, #1
 8006688:	d028      	beq.n	80066dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006694:	429a      	cmp	r2, r3
 8006696:	d121      	bne.n	80066dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d11a      	bne.n	80066dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80066a6:	68fa      	ldr	r2, [r7, #12]
 80066a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80066ac:	4013      	ands	r3, r2
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80066b2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d111      	bne.n	80066dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c2:	085b      	lsrs	r3, r3, #1
 80066c4:	3b01      	subs	r3, #1
 80066c6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d107      	bne.n	80066dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066d6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80066d8:	429a      	cmp	r2, r3
 80066da:	d001      	beq.n	80066e0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	e000      	b.n	80066e2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80066e0:	2300      	movs	r3, #0
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3718      	adds	r7, #24
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	40023800 	.word	0x40023800

080066f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b084      	sub	sp, #16
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
 80066f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80066fa:	2300      	movs	r3, #0
 80066fc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d101      	bne.n	8006708 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	e0d0      	b.n	80068aa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006708:	4b6a      	ldr	r3, [pc, #424]	@ (80068b4 <HAL_RCC_ClockConfig+0x1c4>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f003 030f 	and.w	r3, r3, #15
 8006710:	683a      	ldr	r2, [r7, #0]
 8006712:	429a      	cmp	r2, r3
 8006714:	d910      	bls.n	8006738 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006716:	4b67      	ldr	r3, [pc, #412]	@ (80068b4 <HAL_RCC_ClockConfig+0x1c4>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f023 020f 	bic.w	r2, r3, #15
 800671e:	4965      	ldr	r1, [pc, #404]	@ (80068b4 <HAL_RCC_ClockConfig+0x1c4>)
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	4313      	orrs	r3, r2
 8006724:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006726:	4b63      	ldr	r3, [pc, #396]	@ (80068b4 <HAL_RCC_ClockConfig+0x1c4>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f003 030f 	and.w	r3, r3, #15
 800672e:	683a      	ldr	r2, [r7, #0]
 8006730:	429a      	cmp	r2, r3
 8006732:	d001      	beq.n	8006738 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	e0b8      	b.n	80068aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 0302 	and.w	r3, r3, #2
 8006740:	2b00      	cmp	r3, #0
 8006742:	d020      	beq.n	8006786 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f003 0304 	and.w	r3, r3, #4
 800674c:	2b00      	cmp	r3, #0
 800674e:	d005      	beq.n	800675c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006750:	4b59      	ldr	r3, [pc, #356]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	4a58      	ldr	r2, [pc, #352]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 8006756:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800675a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f003 0308 	and.w	r3, r3, #8
 8006764:	2b00      	cmp	r3, #0
 8006766:	d005      	beq.n	8006774 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006768:	4b53      	ldr	r3, [pc, #332]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	4a52      	ldr	r2, [pc, #328]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 800676e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006772:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006774:	4b50      	ldr	r3, [pc, #320]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	494d      	ldr	r1, [pc, #308]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 8006782:	4313      	orrs	r3, r2
 8006784:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 0301 	and.w	r3, r3, #1
 800678e:	2b00      	cmp	r3, #0
 8006790:	d040      	beq.n	8006814 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	2b01      	cmp	r3, #1
 8006798:	d107      	bne.n	80067aa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800679a:	4b47      	ldr	r3, [pc, #284]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d115      	bne.n	80067d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e07f      	b.n	80068aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	2b02      	cmp	r3, #2
 80067b0:	d107      	bne.n	80067c2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067b2:	4b41      	ldr	r3, [pc, #260]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d109      	bne.n	80067d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e073      	b.n	80068aa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067c2:	4b3d      	ldr	r3, [pc, #244]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f003 0302 	and.w	r3, r3, #2
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d101      	bne.n	80067d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80067ce:	2301      	movs	r3, #1
 80067d0:	e06b      	b.n	80068aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80067d2:	4b39      	ldr	r3, [pc, #228]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	f023 0203 	bic.w	r2, r3, #3
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	4936      	ldr	r1, [pc, #216]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 80067e0:	4313      	orrs	r3, r2
 80067e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067e4:	f7fd fde0 	bl	80043a8 <HAL_GetTick>
 80067e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067ea:	e00a      	b.n	8006802 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067ec:	f7fd fddc 	bl	80043a8 <HAL_GetTick>
 80067f0:	4602      	mov	r2, r0
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	1ad3      	subs	r3, r2, r3
 80067f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d901      	bls.n	8006802 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80067fe:	2303      	movs	r3, #3
 8006800:	e053      	b.n	80068aa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006802:	4b2d      	ldr	r3, [pc, #180]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	f003 020c 	and.w	r2, r3, #12
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	009b      	lsls	r3, r3, #2
 8006810:	429a      	cmp	r2, r3
 8006812:	d1eb      	bne.n	80067ec <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006814:	4b27      	ldr	r3, [pc, #156]	@ (80068b4 <HAL_RCC_ClockConfig+0x1c4>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f003 030f 	and.w	r3, r3, #15
 800681c:	683a      	ldr	r2, [r7, #0]
 800681e:	429a      	cmp	r2, r3
 8006820:	d210      	bcs.n	8006844 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006822:	4b24      	ldr	r3, [pc, #144]	@ (80068b4 <HAL_RCC_ClockConfig+0x1c4>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f023 020f 	bic.w	r2, r3, #15
 800682a:	4922      	ldr	r1, [pc, #136]	@ (80068b4 <HAL_RCC_ClockConfig+0x1c4>)
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	4313      	orrs	r3, r2
 8006830:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006832:	4b20      	ldr	r3, [pc, #128]	@ (80068b4 <HAL_RCC_ClockConfig+0x1c4>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f003 030f 	and.w	r3, r3, #15
 800683a:	683a      	ldr	r2, [r7, #0]
 800683c:	429a      	cmp	r2, r3
 800683e:	d001      	beq.n	8006844 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	e032      	b.n	80068aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 0304 	and.w	r3, r3, #4
 800684c:	2b00      	cmp	r3, #0
 800684e:	d008      	beq.n	8006862 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006850:	4b19      	ldr	r3, [pc, #100]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 8006852:	689b      	ldr	r3, [r3, #8]
 8006854:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	4916      	ldr	r1, [pc, #88]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 800685e:	4313      	orrs	r3, r2
 8006860:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f003 0308 	and.w	r3, r3, #8
 800686a:	2b00      	cmp	r3, #0
 800686c:	d009      	beq.n	8006882 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800686e:	4b12      	ldr	r3, [pc, #72]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	691b      	ldr	r3, [r3, #16]
 800687a:	00db      	lsls	r3, r3, #3
 800687c:	490e      	ldr	r1, [pc, #56]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 800687e:	4313      	orrs	r3, r2
 8006880:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006882:	f000 f821 	bl	80068c8 <HAL_RCC_GetSysClockFreq>
 8006886:	4602      	mov	r2, r0
 8006888:	4b0b      	ldr	r3, [pc, #44]	@ (80068b8 <HAL_RCC_ClockConfig+0x1c8>)
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	091b      	lsrs	r3, r3, #4
 800688e:	f003 030f 	and.w	r3, r3, #15
 8006892:	490a      	ldr	r1, [pc, #40]	@ (80068bc <HAL_RCC_ClockConfig+0x1cc>)
 8006894:	5ccb      	ldrb	r3, [r1, r3]
 8006896:	fa22 f303 	lsr.w	r3, r2, r3
 800689a:	4a09      	ldr	r2, [pc, #36]	@ (80068c0 <HAL_RCC_ClockConfig+0x1d0>)
 800689c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800689e:	4b09      	ldr	r3, [pc, #36]	@ (80068c4 <HAL_RCC_ClockConfig+0x1d4>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4618      	mov	r0, r3
 80068a4:	f7fd fd3c 	bl	8004320 <HAL_InitTick>

  return HAL_OK;
 80068a8:	2300      	movs	r3, #0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3710      	adds	r7, #16
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	40023c00 	.word	0x40023c00
 80068b8:	40023800 	.word	0x40023800
 80068bc:	080147c4 	.word	0x080147c4
 80068c0:	20000000 	.word	0x20000000
 80068c4:	20000038 	.word	0x20000038

080068c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068cc:	b090      	sub	sp, #64	@ 0x40
 80068ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80068d0:	2300      	movs	r3, #0
 80068d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80068d4:	2300      	movs	r3, #0
 80068d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068d8:	2300      	movs	r3, #0
 80068da:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 80068dc:	2300      	movs	r3, #0
 80068de:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80068e0:	4b59      	ldr	r3, [pc, #356]	@ (8006a48 <HAL_RCC_GetSysClockFreq+0x180>)
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	f003 030c 	and.w	r3, r3, #12
 80068e8:	2b08      	cmp	r3, #8
 80068ea:	d00d      	beq.n	8006908 <HAL_RCC_GetSysClockFreq+0x40>
 80068ec:	2b08      	cmp	r3, #8
 80068ee:	f200 80a1 	bhi.w	8006a34 <HAL_RCC_GetSysClockFreq+0x16c>
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d002      	beq.n	80068fc <HAL_RCC_GetSysClockFreq+0x34>
 80068f6:	2b04      	cmp	r3, #4
 80068f8:	d003      	beq.n	8006902 <HAL_RCC_GetSysClockFreq+0x3a>
 80068fa:	e09b      	b.n	8006a34 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80068fc:	4b53      	ldr	r3, [pc, #332]	@ (8006a4c <HAL_RCC_GetSysClockFreq+0x184>)
 80068fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006900:	e09b      	b.n	8006a3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006902:	4b53      	ldr	r3, [pc, #332]	@ (8006a50 <HAL_RCC_GetSysClockFreq+0x188>)
 8006904:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006906:	e098      	b.n	8006a3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006908:	4b4f      	ldr	r3, [pc, #316]	@ (8006a48 <HAL_RCC_GetSysClockFreq+0x180>)
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006910:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006912:	4b4d      	ldr	r3, [pc, #308]	@ (8006a48 <HAL_RCC_GetSysClockFreq+0x180>)
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800691a:	2b00      	cmp	r3, #0
 800691c:	d028      	beq.n	8006970 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800691e:	4b4a      	ldr	r3, [pc, #296]	@ (8006a48 <HAL_RCC_GetSysClockFreq+0x180>)
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	099b      	lsrs	r3, r3, #6
 8006924:	2200      	movs	r2, #0
 8006926:	623b      	str	r3, [r7, #32]
 8006928:	627a      	str	r2, [r7, #36]	@ 0x24
 800692a:	6a3b      	ldr	r3, [r7, #32]
 800692c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006930:	2100      	movs	r1, #0
 8006932:	4b47      	ldr	r3, [pc, #284]	@ (8006a50 <HAL_RCC_GetSysClockFreq+0x188>)
 8006934:	fb03 f201 	mul.w	r2, r3, r1
 8006938:	2300      	movs	r3, #0
 800693a:	fb00 f303 	mul.w	r3, r0, r3
 800693e:	4413      	add	r3, r2
 8006940:	4a43      	ldr	r2, [pc, #268]	@ (8006a50 <HAL_RCC_GetSysClockFreq+0x188>)
 8006942:	fba0 1202 	umull	r1, r2, r0, r2
 8006946:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006948:	460a      	mov	r2, r1
 800694a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800694c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800694e:	4413      	add	r3, r2
 8006950:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006952:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006954:	2200      	movs	r2, #0
 8006956:	61bb      	str	r3, [r7, #24]
 8006958:	61fa      	str	r2, [r7, #28]
 800695a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800695e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006962:	f7fa f941 	bl	8000be8 <__aeabi_uldivmod>
 8006966:	4602      	mov	r2, r0
 8006968:	460b      	mov	r3, r1
 800696a:	4613      	mov	r3, r2
 800696c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800696e:	e053      	b.n	8006a18 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006970:	4b35      	ldr	r3, [pc, #212]	@ (8006a48 <HAL_RCC_GetSysClockFreq+0x180>)
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	099b      	lsrs	r3, r3, #6
 8006976:	2200      	movs	r2, #0
 8006978:	613b      	str	r3, [r7, #16]
 800697a:	617a      	str	r2, [r7, #20]
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006982:	f04f 0b00 	mov.w	fp, #0
 8006986:	4652      	mov	r2, sl
 8006988:	465b      	mov	r3, fp
 800698a:	f04f 0000 	mov.w	r0, #0
 800698e:	f04f 0100 	mov.w	r1, #0
 8006992:	0159      	lsls	r1, r3, #5
 8006994:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006998:	0150      	lsls	r0, r2, #5
 800699a:	4602      	mov	r2, r0
 800699c:	460b      	mov	r3, r1
 800699e:	ebb2 080a 	subs.w	r8, r2, sl
 80069a2:	eb63 090b 	sbc.w	r9, r3, fp
 80069a6:	f04f 0200 	mov.w	r2, #0
 80069aa:	f04f 0300 	mov.w	r3, #0
 80069ae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80069b2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80069b6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80069ba:	ebb2 0408 	subs.w	r4, r2, r8
 80069be:	eb63 0509 	sbc.w	r5, r3, r9
 80069c2:	f04f 0200 	mov.w	r2, #0
 80069c6:	f04f 0300 	mov.w	r3, #0
 80069ca:	00eb      	lsls	r3, r5, #3
 80069cc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80069d0:	00e2      	lsls	r2, r4, #3
 80069d2:	4614      	mov	r4, r2
 80069d4:	461d      	mov	r5, r3
 80069d6:	eb14 030a 	adds.w	r3, r4, sl
 80069da:	603b      	str	r3, [r7, #0]
 80069dc:	eb45 030b 	adc.w	r3, r5, fp
 80069e0:	607b      	str	r3, [r7, #4]
 80069e2:	f04f 0200 	mov.w	r2, #0
 80069e6:	f04f 0300 	mov.w	r3, #0
 80069ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80069ee:	4629      	mov	r1, r5
 80069f0:	028b      	lsls	r3, r1, #10
 80069f2:	4621      	mov	r1, r4
 80069f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80069f8:	4621      	mov	r1, r4
 80069fa:	028a      	lsls	r2, r1, #10
 80069fc:	4610      	mov	r0, r2
 80069fe:	4619      	mov	r1, r3
 8006a00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a02:	2200      	movs	r2, #0
 8006a04:	60bb      	str	r3, [r7, #8]
 8006a06:	60fa      	str	r2, [r7, #12]
 8006a08:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a0c:	f7fa f8ec 	bl	8000be8 <__aeabi_uldivmod>
 8006a10:	4602      	mov	r2, r0
 8006a12:	460b      	mov	r3, r1
 8006a14:	4613      	mov	r3, r2
 8006a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006a18:	4b0b      	ldr	r3, [pc, #44]	@ (8006a48 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	0c1b      	lsrs	r3, r3, #16
 8006a1e:	f003 0303 	and.w	r3, r3, #3
 8006a22:	3301      	adds	r3, #1
 8006a24:	005b      	lsls	r3, r3, #1
 8006a26:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006a28:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a30:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006a32:	e002      	b.n	8006a3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006a34:	4b05      	ldr	r3, [pc, #20]	@ (8006a4c <HAL_RCC_GetSysClockFreq+0x184>)
 8006a36:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006a38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3740      	adds	r7, #64	@ 0x40
 8006a40:	46bd      	mov	sp, r7
 8006a42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a46:	bf00      	nop
 8006a48:	40023800 	.word	0x40023800
 8006a4c:	00f42400 	.word	0x00f42400
 8006a50:	017d7840 	.word	0x017d7840

08006a54 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a54:	b480      	push	{r7}
 8006a56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a58:	4b03      	ldr	r3, [pc, #12]	@ (8006a68 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	20000000 	.word	0x20000000

08006a6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006a70:	f7ff fff0 	bl	8006a54 <HAL_RCC_GetHCLKFreq>
 8006a74:	4602      	mov	r2, r0
 8006a76:	4b05      	ldr	r3, [pc, #20]	@ (8006a8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	0a9b      	lsrs	r3, r3, #10
 8006a7c:	f003 0307 	and.w	r3, r3, #7
 8006a80:	4903      	ldr	r1, [pc, #12]	@ (8006a90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a82:	5ccb      	ldrb	r3, [r1, r3]
 8006a84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	bd80      	pop	{r7, pc}
 8006a8c:	40023800 	.word	0x40023800
 8006a90:	080147d4 	.word	0x080147d4

08006a94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006a98:	f7ff ffdc 	bl	8006a54 <HAL_RCC_GetHCLKFreq>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	4b05      	ldr	r3, [pc, #20]	@ (8006ab4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	0b5b      	lsrs	r3, r3, #13
 8006aa4:	f003 0307 	and.w	r3, r3, #7
 8006aa8:	4903      	ldr	r1, [pc, #12]	@ (8006ab8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006aaa:	5ccb      	ldrb	r3, [r1, r3]
 8006aac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	bd80      	pop	{r7, pc}
 8006ab4:	40023800 	.word	0x40023800
 8006ab8:	080147d4 	.word	0x080147d4

08006abc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b088      	sub	sp, #32
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006acc:	2300      	movs	r3, #0
 8006ace:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f003 0301 	and.w	r3, r3, #1
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d012      	beq.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006ae4:	4b69      	ldr	r3, [pc, #420]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	4a68      	ldr	r2, [pc, #416]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006aea:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006aee:	6093      	str	r3, [r2, #8]
 8006af0:	4b66      	ldr	r3, [pc, #408]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006af2:	689a      	ldr	r2, [r3, #8]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006af8:	4964      	ldr	r1, [pc, #400]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006afa:	4313      	orrs	r3, r2
 8006afc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d101      	bne.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006b06:	2301      	movs	r3, #1
 8006b08:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d017      	beq.n	8006b46 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006b16:	4b5d      	ldr	r3, [pc, #372]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b1c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b24:	4959      	ldr	r1, [pc, #356]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b26:	4313      	orrs	r3, r2
 8006b28:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b30:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b34:	d101      	bne.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006b36:	2301      	movs	r3, #1
 8006b38:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d101      	bne.n	8006b46 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006b42:	2301      	movs	r3, #1
 8006b44:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d017      	beq.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006b52:	4b4e      	ldr	r3, [pc, #312]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b58:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b60:	494a      	ldr	r1, [pc, #296]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b62:	4313      	orrs	r3, r2
 8006b64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006b70:	d101      	bne.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006b72:	2301      	movs	r3, #1
 8006b74:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d101      	bne.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d001      	beq.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006b8e:	2301      	movs	r3, #1
 8006b90:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f003 0320 	and.w	r3, r3, #32
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	f000 808b 	beq.w	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006ba0:	4b3a      	ldr	r3, [pc, #232]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ba4:	4a39      	ldr	r2, [pc, #228]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ba6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006baa:	6413      	str	r3, [r2, #64]	@ 0x40
 8006bac:	4b37      	ldr	r3, [pc, #220]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bb4:	60bb      	str	r3, [r7, #8]
 8006bb6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006bb8:	4b35      	ldr	r3, [pc, #212]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a34      	ldr	r2, [pc, #208]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006bbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006bc2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006bc4:	f7fd fbf0 	bl	80043a8 <HAL_GetTick>
 8006bc8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006bca:	e008      	b.n	8006bde <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bcc:	f7fd fbec 	bl	80043a8 <HAL_GetTick>
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	1ad3      	subs	r3, r2, r3
 8006bd6:	2b64      	cmp	r3, #100	@ 0x64
 8006bd8:	d901      	bls.n	8006bde <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006bda:	2303      	movs	r3, #3
 8006bdc:	e357      	b.n	800728e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006bde:	4b2c      	ldr	r3, [pc, #176]	@ (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d0f0      	beq.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006bea:	4b28      	ldr	r3, [pc, #160]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bf2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d035      	beq.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c02:	693a      	ldr	r2, [r7, #16]
 8006c04:	429a      	cmp	r2, r3
 8006c06:	d02e      	beq.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006c08:	4b20      	ldr	r3, [pc, #128]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c10:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006c12:	4b1e      	ldr	r3, [pc, #120]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c16:	4a1d      	ldr	r2, [pc, #116]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c1c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006c1e:	4b1b      	ldr	r3, [pc, #108]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c22:	4a1a      	ldr	r2, [pc, #104]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c28:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006c2a:	4a18      	ldr	r2, [pc, #96]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006c30:	4b16      	ldr	r3, [pc, #88]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c34:	f003 0301 	and.w	r3, r3, #1
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d114      	bne.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c3c:	f7fd fbb4 	bl	80043a8 <HAL_GetTick>
 8006c40:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c42:	e00a      	b.n	8006c5a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c44:	f7fd fbb0 	bl	80043a8 <HAL_GetTick>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	1ad3      	subs	r3, r2, r3
 8006c4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d901      	bls.n	8006c5a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006c56:	2303      	movs	r3, #3
 8006c58:	e319      	b.n	800728e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c5a:	4b0c      	ldr	r3, [pc, #48]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c5e:	f003 0302 	and.w	r3, r3, #2
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d0ee      	beq.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c72:	d111      	bne.n	8006c98 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006c74:	4b05      	ldr	r3, [pc, #20]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006c80:	4b04      	ldr	r3, [pc, #16]	@ (8006c94 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006c82:	400b      	ands	r3, r1
 8006c84:	4901      	ldr	r1, [pc, #4]	@ (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c86:	4313      	orrs	r3, r2
 8006c88:	608b      	str	r3, [r1, #8]
 8006c8a:	e00b      	b.n	8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006c8c:	40023800 	.word	0x40023800
 8006c90:	40007000 	.word	0x40007000
 8006c94:	0ffffcff 	.word	0x0ffffcff
 8006c98:	4baa      	ldr	r3, [pc, #680]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	4aa9      	ldr	r2, [pc, #676]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c9e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006ca2:	6093      	str	r3, [r2, #8]
 8006ca4:	4ba7      	ldr	r3, [pc, #668]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ca6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cb0:	49a4      	ldr	r1, [pc, #656]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f003 0310 	and.w	r3, r3, #16
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d010      	beq.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006cc2:	4ba0      	ldr	r3, [pc, #640]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006cc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006cc8:	4a9e      	ldr	r2, [pc, #632]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006cca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006cce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006cd2:	4b9c      	ldr	r3, [pc, #624]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006cd4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cdc:	4999      	ldr	r1, [pc, #612]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d00a      	beq.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006cf0:	4b94      	ldr	r3, [pc, #592]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cf6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006cfe:	4991      	ldr	r1, [pc, #580]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d00:	4313      	orrs	r3, r2
 8006d02:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d00a      	beq.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006d12:	4b8c      	ldr	r3, [pc, #560]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d18:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006d20:	4988      	ldr	r1, [pc, #544]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d22:	4313      	orrs	r3, r2
 8006d24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d00a      	beq.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006d34:	4b83      	ldr	r3, [pc, #524]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d3a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d42:	4980      	ldr	r1, [pc, #512]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d44:	4313      	orrs	r3, r2
 8006d46:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d00a      	beq.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006d56:	4b7b      	ldr	r3, [pc, #492]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d5c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d64:	4977      	ldr	r1, [pc, #476]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d66:	4313      	orrs	r3, r2
 8006d68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d00a      	beq.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006d78:	4b72      	ldr	r3, [pc, #456]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d7e:	f023 0203 	bic.w	r2, r3, #3
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d86:	496f      	ldr	r1, [pc, #444]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d00a      	beq.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006d9a:	4b6a      	ldr	r3, [pc, #424]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006da0:	f023 020c 	bic.w	r2, r3, #12
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006da8:	4966      	ldr	r1, [pc, #408]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006daa:	4313      	orrs	r3, r2
 8006dac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d00a      	beq.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006dbc:	4b61      	ldr	r3, [pc, #388]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dc2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006dca:	495e      	ldr	r1, [pc, #376]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d00a      	beq.n	8006df4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006dde:	4b59      	ldr	r3, [pc, #356]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006de4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dec:	4955      	ldr	r1, [pc, #340]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006dee:	4313      	orrs	r3, r2
 8006df0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d00a      	beq.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006e00:	4b50      	ldr	r3, [pc, #320]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e06:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e0e:	494d      	ldr	r1, [pc, #308]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e10:	4313      	orrs	r3, r2
 8006e12:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d00a      	beq.n	8006e38 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006e22:	4b48      	ldr	r3, [pc, #288]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e28:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e30:	4944      	ldr	r1, [pc, #272]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e32:	4313      	orrs	r3, r2
 8006e34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d00a      	beq.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006e44:	4b3f      	ldr	r3, [pc, #252]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e4a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e52:	493c      	ldr	r1, [pc, #240]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e54:	4313      	orrs	r3, r2
 8006e56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d00a      	beq.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006e66:	4b37      	ldr	r3, [pc, #220]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e6c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e74:	4933      	ldr	r1, [pc, #204]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e76:	4313      	orrs	r3, r2
 8006e78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d00a      	beq.n	8006e9e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006e88:	4b2e      	ldr	r3, [pc, #184]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e8e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e96:	492b      	ldr	r1, [pc, #172]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d011      	beq.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006eaa:	4b26      	ldr	r3, [pc, #152]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eb0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006eb8:	4922      	ldr	r1, [pc, #136]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ec4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ec8:	d101      	bne.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f003 0308 	and.w	r3, r3, #8
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d001      	beq.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006eda:	2301      	movs	r3, #1
 8006edc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d00a      	beq.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006eea:	4b16      	ldr	r3, [pc, #88]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ef0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ef8:	4912      	ldr	r1, [pc, #72]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006efa:	4313      	orrs	r3, r2
 8006efc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d00b      	beq.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f12:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f1c:	4909      	ldr	r1, [pc, #36]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006f24:	69fb      	ldr	r3, [r7, #28]
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d006      	beq.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	f000 80d9 	beq.w	80070ea <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006f38:	4b02      	ldr	r3, [pc, #8]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a01      	ldr	r2, [pc, #4]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006f3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006f42:	e001      	b.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8006f44:	40023800 	.word	0x40023800
 8006f48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f4a:	f7fd fa2d 	bl	80043a8 <HAL_GetTick>
 8006f4e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006f50:	e008      	b.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006f52:	f7fd fa29 	bl	80043a8 <HAL_GetTick>
 8006f56:	4602      	mov	r2, r0
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	1ad3      	subs	r3, r2, r3
 8006f5c:	2b64      	cmp	r3, #100	@ 0x64
 8006f5e:	d901      	bls.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f60:	2303      	movs	r3, #3
 8006f62:	e194      	b.n	800728e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006f64:	4b6c      	ldr	r3, [pc, #432]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d1f0      	bne.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f003 0301 	and.w	r3, r3, #1
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d021      	beq.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d11d      	bne.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006f84:	4b64      	ldr	r3, [pc, #400]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f8a:	0c1b      	lsrs	r3, r3, #16
 8006f8c:	f003 0303 	and.w	r3, r3, #3
 8006f90:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006f92:	4b61      	ldr	r3, [pc, #388]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f98:	0e1b      	lsrs	r3, r3, #24
 8006f9a:	f003 030f 	and.w	r3, r3, #15
 8006f9e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	019a      	lsls	r2, r3, #6
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	041b      	lsls	r3, r3, #16
 8006faa:	431a      	orrs	r2, r3
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	061b      	lsls	r3, r3, #24
 8006fb0:	431a      	orrs	r2, r3
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	689b      	ldr	r3, [r3, #8]
 8006fb6:	071b      	lsls	r3, r3, #28
 8006fb8:	4957      	ldr	r1, [pc, #348]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d004      	beq.n	8006fd6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fd0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006fd4:	d00a      	beq.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d02e      	beq.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fe6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006fea:	d129      	bne.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006fec:	4b4a      	ldr	r3, [pc, #296]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ff2:	0c1b      	lsrs	r3, r3, #16
 8006ff4:	f003 0303 	and.w	r3, r3, #3
 8006ff8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006ffa:	4b47      	ldr	r3, [pc, #284]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ffc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007000:	0f1b      	lsrs	r3, r3, #28
 8007002:	f003 0307 	and.w	r3, r3, #7
 8007006:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	019a      	lsls	r2, r3, #6
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	041b      	lsls	r3, r3, #16
 8007012:	431a      	orrs	r2, r3
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	68db      	ldr	r3, [r3, #12]
 8007018:	061b      	lsls	r3, r3, #24
 800701a:	431a      	orrs	r2, r3
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	071b      	lsls	r3, r3, #28
 8007020:	493d      	ldr	r1, [pc, #244]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007022:	4313      	orrs	r3, r2
 8007024:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007028:	4b3b      	ldr	r3, [pc, #236]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800702a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800702e:	f023 021f 	bic.w	r2, r3, #31
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007036:	3b01      	subs	r3, #1
 8007038:	4937      	ldr	r1, [pc, #220]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800703a:	4313      	orrs	r3, r2
 800703c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007048:	2b00      	cmp	r3, #0
 800704a:	d01d      	beq.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800704c:	4b32      	ldr	r3, [pc, #200]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800704e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007052:	0e1b      	lsrs	r3, r3, #24
 8007054:	f003 030f 	and.w	r3, r3, #15
 8007058:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800705a:	4b2f      	ldr	r3, [pc, #188]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800705c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007060:	0f1b      	lsrs	r3, r3, #28
 8007062:	f003 0307 	and.w	r3, r3, #7
 8007066:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	019a      	lsls	r2, r3, #6
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	691b      	ldr	r3, [r3, #16]
 8007072:	041b      	lsls	r3, r3, #16
 8007074:	431a      	orrs	r2, r3
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	061b      	lsls	r3, r3, #24
 800707a:	431a      	orrs	r2, r3
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	071b      	lsls	r3, r3, #28
 8007080:	4925      	ldr	r1, [pc, #148]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007082:	4313      	orrs	r3, r2
 8007084:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007090:	2b00      	cmp	r3, #0
 8007092:	d011      	beq.n	80070b8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	019a      	lsls	r2, r3, #6
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	691b      	ldr	r3, [r3, #16]
 800709e:	041b      	lsls	r3, r3, #16
 80070a0:	431a      	orrs	r2, r3
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	68db      	ldr	r3, [r3, #12]
 80070a6:	061b      	lsls	r3, r3, #24
 80070a8:	431a      	orrs	r2, r3
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	689b      	ldr	r3, [r3, #8]
 80070ae:	071b      	lsls	r3, r3, #28
 80070b0:	4919      	ldr	r1, [pc, #100]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070b2:	4313      	orrs	r3, r2
 80070b4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80070b8:	4b17      	ldr	r3, [pc, #92]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a16      	ldr	r2, [pc, #88]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070be:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80070c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070c4:	f7fd f970 	bl	80043a8 <HAL_GetTick>
 80070c8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80070ca:	e008      	b.n	80070de <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80070cc:	f7fd f96c 	bl	80043a8 <HAL_GetTick>
 80070d0:	4602      	mov	r2, r0
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	1ad3      	subs	r3, r2, r3
 80070d6:	2b64      	cmp	r3, #100	@ 0x64
 80070d8:	d901      	bls.n	80070de <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80070da:	2303      	movs	r3, #3
 80070dc:	e0d7      	b.n	800728e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80070de:	4b0e      	ldr	r3, [pc, #56]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d0f0      	beq.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80070ea:	69bb      	ldr	r3, [r7, #24]
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	f040 80cd 	bne.w	800728c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80070f2:	4b09      	ldr	r3, [pc, #36]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4a08      	ldr	r2, [pc, #32]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070fe:	f7fd f953 	bl	80043a8 <HAL_GetTick>
 8007102:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007104:	e00a      	b.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007106:	f7fd f94f 	bl	80043a8 <HAL_GetTick>
 800710a:	4602      	mov	r2, r0
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	1ad3      	subs	r3, r2, r3
 8007110:	2b64      	cmp	r3, #100	@ 0x64
 8007112:	d903      	bls.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007114:	2303      	movs	r3, #3
 8007116:	e0ba      	b.n	800728e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8007118:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800711c:	4b5e      	ldr	r3, [pc, #376]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007124:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007128:	d0ed      	beq.n	8007106 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007132:	2b00      	cmp	r3, #0
 8007134:	d003      	beq.n	800713e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800713a:	2b00      	cmp	r3, #0
 800713c:	d009      	beq.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007146:	2b00      	cmp	r3, #0
 8007148:	d02e      	beq.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800714e:	2b00      	cmp	r3, #0
 8007150:	d12a      	bne.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007152:	4b51      	ldr	r3, [pc, #324]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007154:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007158:	0c1b      	lsrs	r3, r3, #16
 800715a:	f003 0303 	and.w	r3, r3, #3
 800715e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007160:	4b4d      	ldr	r3, [pc, #308]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007166:	0f1b      	lsrs	r3, r3, #28
 8007168:	f003 0307 	and.w	r3, r3, #7
 800716c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	695b      	ldr	r3, [r3, #20]
 8007172:	019a      	lsls	r2, r3, #6
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	041b      	lsls	r3, r3, #16
 8007178:	431a      	orrs	r2, r3
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	699b      	ldr	r3, [r3, #24]
 800717e:	061b      	lsls	r3, r3, #24
 8007180:	431a      	orrs	r2, r3
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	071b      	lsls	r3, r3, #28
 8007186:	4944      	ldr	r1, [pc, #272]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007188:	4313      	orrs	r3, r2
 800718a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800718e:	4b42      	ldr	r3, [pc, #264]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007190:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007194:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800719c:	3b01      	subs	r3, #1
 800719e:	021b      	lsls	r3, r3, #8
 80071a0:	493d      	ldr	r1, [pc, #244]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80071a2:	4313      	orrs	r3, r2
 80071a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d022      	beq.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80071b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80071bc:	d11d      	bne.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80071be:	4b36      	ldr	r3, [pc, #216]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80071c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071c4:	0e1b      	lsrs	r3, r3, #24
 80071c6:	f003 030f 	and.w	r3, r3, #15
 80071ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80071cc:	4b32      	ldr	r3, [pc, #200]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80071ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071d2:	0f1b      	lsrs	r3, r3, #28
 80071d4:	f003 0307 	and.w	r3, r3, #7
 80071d8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	695b      	ldr	r3, [r3, #20]
 80071de:	019a      	lsls	r2, r3, #6
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6a1b      	ldr	r3, [r3, #32]
 80071e4:	041b      	lsls	r3, r3, #16
 80071e6:	431a      	orrs	r2, r3
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	061b      	lsls	r3, r3, #24
 80071ec:	431a      	orrs	r2, r3
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	071b      	lsls	r3, r3, #28
 80071f2:	4929      	ldr	r1, [pc, #164]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80071f4:	4313      	orrs	r3, r2
 80071f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f003 0308 	and.w	r3, r3, #8
 8007202:	2b00      	cmp	r3, #0
 8007204:	d028      	beq.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007206:	4b24      	ldr	r3, [pc, #144]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007208:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800720c:	0e1b      	lsrs	r3, r3, #24
 800720e:	f003 030f 	and.w	r3, r3, #15
 8007212:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007214:	4b20      	ldr	r3, [pc, #128]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800721a:	0c1b      	lsrs	r3, r3, #16
 800721c:	f003 0303 	and.w	r3, r3, #3
 8007220:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	695b      	ldr	r3, [r3, #20]
 8007226:	019a      	lsls	r2, r3, #6
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	041b      	lsls	r3, r3, #16
 800722c:	431a      	orrs	r2, r3
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	061b      	lsls	r3, r3, #24
 8007232:	431a      	orrs	r2, r3
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	69db      	ldr	r3, [r3, #28]
 8007238:	071b      	lsls	r3, r3, #28
 800723a:	4917      	ldr	r1, [pc, #92]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800723c:	4313      	orrs	r3, r2
 800723e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007242:	4b15      	ldr	r3, [pc, #84]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007244:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007248:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007250:	4911      	ldr	r1, [pc, #68]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007252:	4313      	orrs	r3, r2
 8007254:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007258:	4b0f      	ldr	r3, [pc, #60]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a0e      	ldr	r2, [pc, #56]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800725e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007262:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007264:	f7fd f8a0 	bl	80043a8 <HAL_GetTick>
 8007268:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800726a:	e008      	b.n	800727e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800726c:	f7fd f89c 	bl	80043a8 <HAL_GetTick>
 8007270:	4602      	mov	r2, r0
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	1ad3      	subs	r3, r2, r3
 8007276:	2b64      	cmp	r3, #100	@ 0x64
 8007278:	d901      	bls.n	800727e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800727a:	2303      	movs	r3, #3
 800727c:	e007      	b.n	800728e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800727e:	4b06      	ldr	r3, [pc, #24]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007286:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800728a:	d1ef      	bne.n	800726c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	4618      	mov	r0, r3
 8007290:	3720      	adds	r7, #32
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
 8007296:	bf00      	nop
 8007298:	40023800 	.word	0x40023800

0800729c <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800729c:	b480      	push	{r7}
 800729e:	b085      	sub	sp, #20
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 80072a4:	2300      	movs	r3, #0
 80072a6:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	4a80      	ldr	r2, [pc, #512]	@ (80074ac <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 80072ac:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 80072ae:	4b80      	ldr	r3, [pc, #512]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80072b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072b4:	099b      	lsrs	r3, r3, #6
 80072b6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80072be:	4b7c      	ldr	r3, [pc, #496]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80072c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072c4:	0c1b      	lsrs	r3, r3, #16
 80072c6:	f003 0203 	and.w	r2, r3, #3
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80072ce:	4b78      	ldr	r3, [pc, #480]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80072d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072d4:	0e1b      	lsrs	r3, r3, #24
 80072d6:	f003 020f 	and.w	r2, r3, #15
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80072de:	4b74      	ldr	r3, [pc, #464]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80072e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072e4:	0f1b      	lsrs	r3, r3, #28
 80072e6:	f003 0207 	and.w	r2, r3, #7
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 80072ee:	4b70      	ldr	r3, [pc, #448]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80072f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072f4:	099b      	lsrs	r3, r3, #6
 80072f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80072fe:	4b6c      	ldr	r3, [pc, #432]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007304:	0c1b      	lsrs	r3, r3, #16
 8007306:	f003 0203 	and.w	r2, r3, #3
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800730e:	4b68      	ldr	r3, [pc, #416]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007314:	0e1b      	lsrs	r3, r3, #24
 8007316:	f003 020f 	and.w	r2, r3, #15
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800731e:	4b64      	ldr	r3, [pc, #400]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007324:	0f1b      	lsrs	r3, r3, #28
 8007326:	f003 0207 	and.w	r2, r3, #7
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 800732e:	4b60      	ldr	r3, [pc, #384]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007330:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007334:	f003 021f 	and.w	r2, r3, #31
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 800733c:	4b5c      	ldr	r3, [pc, #368]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800733e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007342:	0a1b      	lsrs	r3, r3, #8
 8007344:	f003 021f 	and.w	r2, r3, #31
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 800734c:	4b58      	ldr	r3, [pc, #352]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800734e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007352:	0c1b      	lsrs	r3, r3, #16
 8007354:	f003 0203 	and.w	r2, r3, #3
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 800735c:	4b54      	ldr	r3, [pc, #336]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800735e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007362:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 800736a:	4b51      	ldr	r3, [pc, #324]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800736c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007370:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 8007378:	4b4d      	ldr	r3, [pc, #308]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 8007384:	4b4a      	ldr	r3, [pc, #296]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007386:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800738a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 8007392:	4b47      	ldr	r3, [pc, #284]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007398:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 80073a0:	4b43      	ldr	r3, [pc, #268]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80073a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073a6:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 80073ae:	4b40      	ldr	r3, [pc, #256]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80073b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073b4:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 80073bc:	4b3c      	ldr	r3, [pc, #240]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80073be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073c2:	f003 0203 	and.w	r2, r3, #3
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 80073ca:	4b39      	ldr	r3, [pc, #228]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80073cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073d0:	f003 020c 	and.w	r2, r3, #12
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 80073d8:	4b35      	ldr	r3, [pc, #212]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80073da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073de:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 80073e6:	4b32      	ldr	r3, [pc, #200]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80073e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073ec:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 80073f4:	4b2e      	ldr	r3, [pc, #184]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80073f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073fa:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 8007402:	4b2b      	ldr	r3, [pc, #172]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007404:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007408:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 8007410:	4b27      	ldr	r3, [pc, #156]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007412:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007416:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 800741e:	4b24      	ldr	r3, [pc, #144]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007424:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 800742c:	4b20      	ldr	r3, [pc, #128]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800742e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007432:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 800743a:	4b1d      	ldr	r3, [pc, #116]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800743c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007440:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 8007448:	4b19      	ldr	r3, [pc, #100]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800744a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800744e:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 8007456:	4b16      	ldr	r3, [pc, #88]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800745c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8007466:	4b12      	ldr	r3, [pc, #72]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007468:	689b      	ldr	r3, [r3, #8]
 800746a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800746e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8007470:	4b0f      	ldr	r3, [pc, #60]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007474:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	431a      	orrs	r2, r3
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 8007480:	4b0b      	ldr	r3, [pc, #44]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007482:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007486:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800748a:	2b00      	cmp	r3, #0
 800748c:	d103      	bne.n	8007496 <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2200      	movs	r2, #0
 8007492:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 8007494:	e003      	b.n	800749e <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800749c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800749e:	bf00      	nop
 80074a0:	3714      	adds	r7, #20
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr
 80074aa:	bf00      	nop
 80074ac:	00fffff1 	.word	0x00fffff1
 80074b0:	40023800 	.word	0x40023800

080074b4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b087      	sub	sp, #28
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80074bc:	2300      	movs	r3, #0
 80074be:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 80074c0:	2300      	movs	r3, #0
 80074c2:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 80074c4:	2300      	movs	r3, #0
 80074c6:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 80074c8:	2300      	movs	r3, #0
 80074ca:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80074d2:	f040 808d 	bne.w	80075f0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 80074d6:	4b93      	ldr	r3, [pc, #588]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80074d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80074dc:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80074e4:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074ec:	d07c      	beq.n	80075e8 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074f4:	d87b      	bhi.n	80075ee <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d004      	beq.n	8007506 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007502:	d039      	beq.n	8007578 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8007504:	e073      	b.n	80075ee <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007506:	4b87      	ldr	r3, [pc, #540]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800750e:	2b00      	cmp	r3, #0
 8007510:	d108      	bne.n	8007524 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007512:	4b84      	ldr	r3, [pc, #528]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800751a:	4a83      	ldr	r2, [pc, #524]	@ (8007728 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800751c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007520:	613b      	str	r3, [r7, #16]
 8007522:	e007      	b.n	8007534 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8007524:	4b7f      	ldr	r3, [pc, #508]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800752c:	4a7f      	ldr	r2, [pc, #508]	@ (800772c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800752e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007532:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8007534:	4b7b      	ldr	r3, [pc, #492]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800753a:	0e1b      	lsrs	r3, r3, #24
 800753c:	f003 030f 	and.w	r3, r3, #15
 8007540:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8007542:	4b78      	ldr	r3, [pc, #480]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007544:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007548:	099b      	lsrs	r3, r3, #6
 800754a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800754e:	693a      	ldr	r2, [r7, #16]
 8007550:	fb03 f202 	mul.w	r2, r3, r2
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	fbb2 f3f3 	udiv	r3, r2, r3
 800755a:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800755c:	4b71      	ldr	r3, [pc, #452]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800755e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007562:	0a1b      	lsrs	r3, r3, #8
 8007564:	f003 031f 	and.w	r3, r3, #31
 8007568:	3301      	adds	r3, #1
 800756a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800756c:	697a      	ldr	r2, [r7, #20]
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	fbb2 f3f3 	udiv	r3, r2, r3
 8007574:	617b      	str	r3, [r7, #20]
        break;
 8007576:	e03b      	b.n	80075f0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007578:	4b6a      	ldr	r3, [pc, #424]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007580:	2b00      	cmp	r3, #0
 8007582:	d108      	bne.n	8007596 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007584:	4b67      	ldr	r3, [pc, #412]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800758c:	4a66      	ldr	r2, [pc, #408]	@ (8007728 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800758e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007592:	613b      	str	r3, [r7, #16]
 8007594:	e007      	b.n	80075a6 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8007596:	4b63      	ldr	r3, [pc, #396]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800759e:	4a63      	ldr	r2, [pc, #396]	@ (800772c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80075a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80075a4:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 80075a6:	4b5f      	ldr	r3, [pc, #380]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80075a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075ac:	0e1b      	lsrs	r3, r3, #24
 80075ae:	f003 030f 	and.w	r3, r3, #15
 80075b2:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 80075b4:	4b5b      	ldr	r3, [pc, #364]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80075b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075ba:	099b      	lsrs	r3, r3, #6
 80075bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075c0:	693a      	ldr	r2, [r7, #16]
 80075c2:	fb03 f202 	mul.w	r2, r3, r2
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80075cc:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 80075ce:	4b55      	ldr	r3, [pc, #340]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80075d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075d4:	f003 031f 	and.w	r3, r3, #31
 80075d8:	3301      	adds	r3, #1
 80075da:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80075dc:	697a      	ldr	r2, [r7, #20]
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80075e4:	617b      	str	r3, [r7, #20]
        break;
 80075e6:	e003      	b.n	80075f0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 80075e8:	4b51      	ldr	r3, [pc, #324]	@ (8007730 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 80075ea:	617b      	str	r3, [r7, #20]
        break;
 80075ec:	e000      	b.n	80075f0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 80075ee:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80075f6:	f040 808d 	bne.w	8007714 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 80075fa:	4b4a      	ldr	r3, [pc, #296]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80075fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007600:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8007608:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007610:	d07c      	beq.n	800770c <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007618:	d87b      	bhi.n	8007712 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d004      	beq.n	800762a <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007626:	d039      	beq.n	800769c <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8007628:	e073      	b.n	8007712 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800762a:	4b3e      	ldr	r3, [pc, #248]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007632:	2b00      	cmp	r3, #0
 8007634:	d108      	bne.n	8007648 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007636:	4b3b      	ldr	r3, [pc, #236]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800763e:	4a3a      	ldr	r2, [pc, #232]	@ (8007728 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8007640:	fbb2 f3f3 	udiv	r3, r2, r3
 8007644:	613b      	str	r3, [r7, #16]
 8007646:	e007      	b.n	8007658 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8007648:	4b36      	ldr	r3, [pc, #216]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800764a:	685b      	ldr	r3, [r3, #4]
 800764c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007650:	4a36      	ldr	r2, [pc, #216]	@ (800772c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007652:	fbb2 f3f3 	udiv	r3, r2, r3
 8007656:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8007658:	4b32      	ldr	r3, [pc, #200]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800765a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800765e:	0e1b      	lsrs	r3, r3, #24
 8007660:	f003 030f 	and.w	r3, r3, #15
 8007664:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8007666:	4b2f      	ldr	r3, [pc, #188]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800766c:	099b      	lsrs	r3, r3, #6
 800766e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007672:	693a      	ldr	r2, [r7, #16]
 8007674:	fb03 f202 	mul.w	r2, r3, r2
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	fbb2 f3f3 	udiv	r3, r2, r3
 800767e:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8007680:	4b28      	ldr	r3, [pc, #160]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007682:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007686:	0a1b      	lsrs	r3, r3, #8
 8007688:	f003 031f 	and.w	r3, r3, #31
 800768c:	3301      	adds	r3, #1
 800768e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8007690:	697a      	ldr	r2, [r7, #20]
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	fbb2 f3f3 	udiv	r3, r2, r3
 8007698:	617b      	str	r3, [r7, #20]
        break;
 800769a:	e03b      	b.n	8007714 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800769c:	4b21      	ldr	r3, [pc, #132]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d108      	bne.n	80076ba <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80076a8:	4b1e      	ldr	r3, [pc, #120]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80076b0:	4a1d      	ldr	r2, [pc, #116]	@ (8007728 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80076b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80076b6:	613b      	str	r3, [r7, #16]
 80076b8:	e007      	b.n	80076ca <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80076ba:	4b1a      	ldr	r3, [pc, #104]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80076c2:	4a1a      	ldr	r2, [pc, #104]	@ (800772c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80076c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80076c8:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 80076ca:	4b16      	ldr	r3, [pc, #88]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80076cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076d0:	0e1b      	lsrs	r3, r3, #24
 80076d2:	f003 030f 	and.w	r3, r3, #15
 80076d6:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 80076d8:	4b12      	ldr	r3, [pc, #72]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80076da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076de:	099b      	lsrs	r3, r3, #6
 80076e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076e4:	693a      	ldr	r2, [r7, #16]
 80076e6:	fb03 f202 	mul.w	r2, r3, r2
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80076f0:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 80076f2:	4b0c      	ldr	r3, [pc, #48]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80076f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80076f8:	f003 031f 	and.w	r3, r3, #31
 80076fc:	3301      	adds	r3, #1
 80076fe:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8007700:	697a      	ldr	r2, [r7, #20]
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	fbb2 f3f3 	udiv	r3, r2, r3
 8007708:	617b      	str	r3, [r7, #20]
        break;
 800770a:	e003      	b.n	8007714 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800770c:	4b08      	ldr	r3, [pc, #32]	@ (8007730 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800770e:	617b      	str	r3, [r7, #20]
        break;
 8007710:	e000      	b.n	8007714 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 8007712:	bf00      	nop
      }
    }
  }

  return frequency;
 8007714:	697b      	ldr	r3, [r7, #20]
}
 8007716:	4618      	mov	r0, r3
 8007718:	371c      	adds	r7, #28
 800771a:	46bd      	mov	sp, r7
 800771c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007720:	4770      	bx	lr
 8007722:	bf00      	nop
 8007724:	40023800 	.word	0x40023800
 8007728:	00f42400 	.word	0x00f42400
 800772c:	017d7840 	.word	0x017d7840
 8007730:	00bb8000 	.word	0x00bb8000

08007734 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b088      	sub	sp, #32
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800773c:	2300      	movs	r3, #0
 800773e:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 8007740:	2300      	movs	r3, #0
 8007742:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 8007744:	2300      	movs	r3, #0
 8007746:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d101      	bne.n	8007752 <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	e156      	b.n	8007a00 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8007758:	b2db      	uxtb	r3, r3
 800775a:	2b00      	cmp	r3, #0
 800775c:	d106      	bne.n	800776c <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f7fa f8f6 	bl	8001958 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2202      	movs	r2, #2
 8007770:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f000 fad5 	bl	8007d24 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	68db      	ldr	r3, [r3, #12]
 800777e:	2b02      	cmp	r3, #2
 8007780:	d00c      	beq.n	800779c <HAL_SAI_Init+0x68>
 8007782:	2b02      	cmp	r3, #2
 8007784:	d80d      	bhi.n	80077a2 <HAL_SAI_Init+0x6e>
 8007786:	2b00      	cmp	r3, #0
 8007788:	d002      	beq.n	8007790 <HAL_SAI_Init+0x5c>
 800778a:	2b01      	cmp	r3, #1
 800778c:	d003      	beq.n	8007796 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800778e:	e008      	b.n	80077a2 <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 8007790:	2300      	movs	r3, #0
 8007792:	61fb      	str	r3, [r7, #28]
      break;
 8007794:	e006      	b.n	80077a4 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8007796:	2310      	movs	r3, #16
 8007798:	61fb      	str	r3, [r7, #28]
      break;
 800779a:	e003      	b.n	80077a4 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800779c:	2320      	movs	r3, #32
 800779e:	61fb      	str	r3, [r7, #28]
      break;
 80077a0:	e000      	b.n	80077a4 <HAL_SAI_Init+0x70>
      break;
 80077a2:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	689b      	ldr	r3, [r3, #8]
 80077a8:	2b03      	cmp	r3, #3
 80077aa:	d81e      	bhi.n	80077ea <HAL_SAI_Init+0xb6>
 80077ac:	a201      	add	r2, pc, #4	@ (adr r2, 80077b4 <HAL_SAI_Init+0x80>)
 80077ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077b2:	bf00      	nop
 80077b4:	080077c5 	.word	0x080077c5
 80077b8:	080077cb 	.word	0x080077cb
 80077bc:	080077d3 	.word	0x080077d3
 80077c0:	080077db 	.word	0x080077db
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 80077c4:	2300      	movs	r3, #0
 80077c6:	617b      	str	r3, [r7, #20]
    }
    break;
 80077c8:	e010      	b.n	80077ec <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80077ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80077ce:	617b      	str	r3, [r7, #20]
    }
    break;
 80077d0:	e00c      	b.n	80077ec <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80077d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80077d6:	617b      	str	r3, [r7, #20]
    }
    break;
 80077d8:	e008      	b.n	80077ec <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80077da:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80077de:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80077e0:	69fb      	ldr	r3, [r7, #28]
 80077e2:	f043 0301 	orr.w	r3, r3, #1
 80077e6:	61fb      	str	r3, [r7, #28]
    }
    break;
 80077e8:	e000      	b.n	80077ec <HAL_SAI_Init+0xb8>
    default:
      break;
 80077ea:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a85      	ldr	r2, [pc, #532]	@ (8007a08 <HAL_SAI_Init+0x2d4>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d004      	beq.n	8007800 <HAL_SAI_Init+0xcc>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a84      	ldr	r2, [pc, #528]	@ (8007a0c <HAL_SAI_Init+0x2d8>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d103      	bne.n	8007808 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8007800:	4a83      	ldr	r2, [pc, #524]	@ (8007a10 <HAL_SAI_Init+0x2dc>)
 8007802:	69fb      	ldr	r3, [r7, #28]
 8007804:	6013      	str	r3, [r2, #0]
 8007806:	e002      	b.n	800780e <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8007808:	4a82      	ldr	r2, [pc, #520]	@ (8007a14 <HAL_SAI_Init+0x2e0>)
 800780a:	69fb      	ldr	r3, [r7, #28]
 800780c:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	69db      	ldr	r3, [r3, #28]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d04c      	beq.n	80078b0 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 8007816:	2300      	movs	r3, #0
 8007818:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4a7a      	ldr	r2, [pc, #488]	@ (8007a08 <HAL_SAI_Init+0x2d4>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d004      	beq.n	800782e <HAL_SAI_Init+0xfa>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4a78      	ldr	r2, [pc, #480]	@ (8007a0c <HAL_SAI_Init+0x2d8>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d104      	bne.n	8007838 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800782e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8007832:	f7ff fe3f 	bl	80074b4 <HAL_RCCEx_GetPeriphCLKFreq>
 8007836:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a76      	ldr	r2, [pc, #472]	@ (8007a18 <HAL_SAI_Init+0x2e4>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d004      	beq.n	800784c <HAL_SAI_Init+0x118>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4a75      	ldr	r2, [pc, #468]	@ (8007a1c <HAL_SAI_Init+0x2e8>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d104      	bne.n	8007856 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800784c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8007850:	f7ff fe30 	bl	80074b4 <HAL_RCCEx_GetPeriphCLKFreq>
 8007854:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8007856:	693a      	ldr	r2, [r7, #16]
 8007858:	4613      	mov	r3, r2
 800785a:	009b      	lsls	r3, r3, #2
 800785c:	4413      	add	r3, r2
 800785e:	005b      	lsls	r3, r3, #1
 8007860:	461a      	mov	r2, r3
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	69db      	ldr	r3, [r3, #28]
 8007866:	025b      	lsls	r3, r3, #9
 8007868:	fbb2 f3f3 	udiv	r3, r2, r3
 800786c:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	4a6b      	ldr	r2, [pc, #428]	@ (8007a20 <HAL_SAI_Init+0x2ec>)
 8007872:	fba2 2303 	umull	r2, r3, r2, r3
 8007876:	08da      	lsrs	r2, r3, #3
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800787c:	68f9      	ldr	r1, [r7, #12]
 800787e:	4b68      	ldr	r3, [pc, #416]	@ (8007a20 <HAL_SAI_Init+0x2ec>)
 8007880:	fba3 2301 	umull	r2, r3, r3, r1
 8007884:	08da      	lsrs	r2, r3, #3
 8007886:	4613      	mov	r3, r2
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	4413      	add	r3, r2
 800788c:	005b      	lsls	r3, r3, #1
 800788e:	1aca      	subs	r2, r1, r3
 8007890:	2a08      	cmp	r2, #8
 8007892:	d904      	bls.n	800789e <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6a1b      	ldr	r3, [r3, #32]
 8007898:	1c5a      	adds	r2, r3, #1
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078a2:	2b04      	cmp	r3, #4
 80078a4:	d104      	bne.n	80078b0 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6a1b      	ldr	r3, [r3, #32]
 80078aa:	085a      	lsrs	r2, r3, #1
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d003      	beq.n	80078c0 <HAL_SAI_Init+0x18c>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	2b02      	cmp	r3, #2
 80078be:	d109      	bne.n	80078d4 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d101      	bne.n	80078cc <HAL_SAI_Init+0x198>
 80078c8:	2300      	movs	r3, #0
 80078ca:	e001      	b.n	80078d0 <HAL_SAI_Init+0x19c>
 80078cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80078d0:	61bb      	str	r3, [r7, #24]
 80078d2:	e008      	b.n	80078e6 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d102      	bne.n	80078e2 <HAL_SAI_Init+0x1ae>
 80078dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80078e0:	e000      	b.n	80078e4 <HAL_SAI_Init+0x1b0>
 80078e2:	2300      	movs	r3, #0
 80078e4:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	6819      	ldr	r1, [r3, #0]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681a      	ldr	r2, [r3, #0]
 80078f0:	4b4c      	ldr	r3, [pc, #304]	@ (8007a24 <HAL_SAI_Init+0x2f0>)
 80078f2:	400b      	ands	r3, r1
 80078f4:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	6819      	ldr	r1, [r3, #0]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	685a      	ldr	r2, [r3, #4]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007904:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800790a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007910:	431a      	orrs	r2, r3
 8007912:	69bb      	ldr	r3, [r7, #24]
 8007914:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 8007916:	697b      	ldr	r3, [r7, #20]
 8007918:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800791e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	691b      	ldr	r3, [r3, #16]
 8007924:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800792a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6a1b      	ldr	r3, [r3, #32]
 8007930:	051b      	lsls	r3, r3, #20
 8007932:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	430a      	orrs	r2, r1
 800793a:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	6859      	ldr	r1, [r3, #4]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681a      	ldr	r2, [r3, #0]
 8007946:	4b38      	ldr	r3, [pc, #224]	@ (8007a28 <HAL_SAI_Init+0x2f4>)
 8007948:	400b      	ands	r3, r1
 800794a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	6859      	ldr	r1, [r3, #4]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	699a      	ldr	r2, [r3, #24]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800795a:	431a      	orrs	r2, r3
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007960:	431a      	orrs	r2, r3
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	430a      	orrs	r2, r1
 8007968:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	6899      	ldr	r1, [r3, #8]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681a      	ldr	r2, [r3, #0]
 8007974:	4b2d      	ldr	r3, [pc, #180]	@ (8007a2c <HAL_SAI_Init+0x2f8>)
 8007976:	400b      	ands	r3, r1
 8007978:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	6899      	ldr	r1, [r3, #8]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007984:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800798a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8007990:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8007996:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800799c:	3b01      	subs	r3, #1
 800799e:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80079a0:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	430a      	orrs	r2, r1
 80079a8:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	68d9      	ldr	r1, [r3, #12]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681a      	ldr	r2, [r3, #0]
 80079b4:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80079b8:	400b      	ands	r3, r1
 80079ba:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	68d9      	ldr	r1, [r3, #12]
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079ca:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079d0:	041b      	lsls	r3, r3, #16
 80079d2:	431a      	orrs	r2, r3
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079d8:	3b01      	subs	r3, #1
 80079da:	021b      	lsls	r3, r3, #8
 80079dc:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	430a      	orrs	r2, r1
 80079e4:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2200      	movs	r2, #0
 80079ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2201      	movs	r2, #1
 80079f2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2200      	movs	r2, #0
 80079fa:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 80079fe:	2300      	movs	r3, #0
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3720      	adds	r7, #32
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}
 8007a08:	40015804 	.word	0x40015804
 8007a0c:	40015824 	.word	0x40015824
 8007a10:	40015800 	.word	0x40015800
 8007a14:	40015c00 	.word	0x40015c00
 8007a18:	40015c04 	.word	0x40015c04
 8007a1c:	40015c24 	.word	0x40015c24
 8007a20:	cccccccd 	.word	0xcccccccd
 8007a24:	ff05c010 	.word	0xff05c010
 8007a28:	ffff1ff0 	.word	0xffff1ff0
 8007a2c:	fff88000 	.word	0xfff88000

08007a30 <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b082      	sub	sp, #8
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d101      	bne.n	8007a42 <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	e027      	b.n	8007a92 <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2202      	movs	r2, #2
 8007a46:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f04f 32ff 	mov.w	r2, #4294967295
 8007a5a:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f000 f961 	bl	8007d24 <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	685a      	ldr	r2, [r3, #4]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f042 0208 	orr.w	r2, r2, #8
 8007a70:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f7fa f80c 	bl	8001a90 <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8007a90:	2300      	movs	r3, #0
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3708      	adds	r7, #8
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}

08007a9a <HAL_SAI_DMAStop>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai)
{
 8007a9a:	b580      	push	{r7, lr}
 8007a9c:	b084      	sub	sp, #16
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8007aac:	2b01      	cmp	r3, #1
 8007aae:	d101      	bne.n	8007ab4 <HAL_SAI_DMAStop+0x1a>
 8007ab0:	2302      	movs	r3, #2
 8007ab2:	e061      	b.n	8007b78 <HAL_SAI_DMAStop+0xde>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 f931 	bl	8007d24 <SAI_Disable>

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	681a      	ldr	r2, [r3, #0]
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007ad0:	601a      	str	r2, [r3, #0]

  /* Abort the SAI Tx DMA Stream */
  if ((hsai->hdmatx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_TX))
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d01c      	beq.n	8007b14 <HAL_SAI_DMAStop+0x7a>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	2b12      	cmp	r3, #18
 8007ae4:	d116      	bne.n	8007b14 <HAL_SAI_DMAStop+0x7a>
  {
    if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007aea:	4618      	mov	r0, r3
 8007aec:	f7fc ff0a 	bl	8004904 <HAL_DMA_Abort>
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d00e      	beq.n	8007b14 <HAL_SAI_DMAStop+0x7a>
    {
      /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007afa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007afc:	2b80      	cmp	r3, #128	@ 0x80
 8007afe:	d009      	beq.n	8007b14 <HAL_SAI_DMAStop+0x7a>
      {
        status = HAL_ERROR;
 8007b00:	2301      	movs	r3, #1
 8007b02:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b0a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
  }

  /* Abort the SAI Rx DMA Stream */
  if ((hsai->hdmarx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_RX))
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d01c      	beq.n	8007b56 <HAL_SAI_DMAStop+0xbc>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8007b22:	b2db      	uxtb	r3, r3
 8007b24:	2b22      	cmp	r3, #34	@ 0x22
 8007b26:	d116      	bne.n	8007b56 <HAL_SAI_DMAStop+0xbc>
  {
    if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f7fc fee9 	bl	8004904 <HAL_DMA_Abort>
 8007b32:	4603      	mov	r3, r0
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d00e      	beq.n	8007b56 <HAL_SAI_DMAStop+0xbc>
    {
      /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b3e:	2b80      	cmp	r3, #128	@ 0x80
 8007b40:	d009      	beq.n	8007b56 <HAL_SAI_DMAStop+0xbc>
      {
        status = HAL_ERROR;
 8007b42:	2301      	movs	r3, #1
 8007b44:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b4c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
  }

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	685a      	ldr	r2, [r3, #4]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f042 0208 	orr.w	r2, r2, #8
 8007b64:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2201      	movs	r2, #1
 8007b6a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2200      	movs	r2, #0
 8007b72:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8007b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3710      	adds	r7, #16
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}

08007b80 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b084      	sub	sp, #16
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	60b9      	str	r1, [r7, #8]
 8007b8a:	4613      	mov	r3, r2
 8007b8c:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d002      	beq.n	8007b9a <HAL_SAI_Receive_DMA+0x1a>
 8007b94:	88fb      	ldrh	r3, [r7, #6]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d101      	bne.n	8007b9e <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	e074      	b.n	8007c88 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8007ba4:	b2db      	uxtb	r3, r3
 8007ba6:	2b01      	cmp	r3, #1
 8007ba8:	d16d      	bne.n	8007c86 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d101      	bne.n	8007bb8 <HAL_SAI_Receive_DMA+0x38>
 8007bb4:	2302      	movs	r3, #2
 8007bb6:	e067      	b.n	8007c88 <HAL_SAI_Receive_DMA+0x108>
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	68ba      	ldr	r2, [r7, #8]
 8007bc4:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	88fa      	ldrh	r2, [r7, #6]
 8007bca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	88fa      	ldrh	r2, [r7, #6]
 8007bd2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2222      	movs	r2, #34	@ 0x22
 8007be2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bea:	4a29      	ldr	r2, [pc, #164]	@ (8007c90 <HAL_SAI_Receive_DMA+0x110>)
 8007bec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bf2:	4a28      	ldr	r2, [pc, #160]	@ (8007c94 <HAL_SAI_Receive_DMA+0x114>)
 8007bf4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bfa:	4a27      	ldr	r2, [pc, #156]	@ (8007c98 <HAL_SAI_Receive_DMA+0x118>)
 8007bfc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c02:	2200      	movs	r2, #0
 8007c04:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	331c      	adds	r3, #28
 8007c10:	4619      	mov	r1, r3
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c16:	461a      	mov	r2, r3
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007c1e:	f7fc fe11 	bl	8004844 <HAL_DMA_Start_IT>
 8007c22:	4603      	mov	r3, r0
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d005      	beq.n	8007c34 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8007c30:	2301      	movs	r3, #1
 8007c32:	e029      	b.n	8007c88 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007c34:	2100      	movs	r1, #0
 8007c36:	68f8      	ldr	r0, [r7, #12]
 8007c38:	f000 f83e 	bl	8007cb8 <SAI_InterruptFlag>
 8007c3c:	4601      	mov	r1, r0
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	691a      	ldr	r2, [r3, #16]
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	430a      	orrs	r2, r1
 8007c4a:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	681a      	ldr	r2, [r3, #0]
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007c5a:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d107      	bne.n	8007c7a <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	681a      	ldr	r2, [r3, #0]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007c78:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007c82:	2300      	movs	r3, #0
 8007c84:	e000      	b.n	8007c88 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8007c86:	2302      	movs	r3, #2
  }
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3710      	adds	r7, #16
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}
 8007c90:	08007df5 	.word	0x08007df5
 8007c94:	08007d95 	.word	0x08007d95
 8007c98:	08007e11 	.word	0x08007e11

08007c9c <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b083      	sub	sp, #12
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  return hsai->State;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8007caa:	b2db      	uxtb	r3, r3
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	370c      	adds	r7, #12
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr

08007cb8 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b085      	sub	sp, #20
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
 8007cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	2b01      	cmp	r3, #1
 8007cca:	d103      	bne.n	8007cd4 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f043 0308 	orr.w	r3, r3, #8
 8007cd2:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cd8:	2b08      	cmp	r3, #8
 8007cda:	d10b      	bne.n	8007cf4 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8007ce0:	2b03      	cmp	r3, #3
 8007ce2:	d003      	beq.n	8007cec <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d103      	bne.n	8007cf4 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f043 0310 	orr.w	r3, r3, #16
 8007cf2:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	2b03      	cmp	r3, #3
 8007cfa:	d003      	beq.n	8007d04 <SAI_InterruptFlag+0x4c>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	2b02      	cmp	r3, #2
 8007d02:	d104      	bne.n	8007d0e <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007d0a:	60fb      	str	r3, [r7, #12]
 8007d0c:	e003      	b.n	8007d16 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f043 0304 	orr.w	r3, r3, #4
 8007d14:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8007d16:	68fb      	ldr	r3, [r7, #12]
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3714      	adds	r7, #20
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b085      	sub	sp, #20
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 8007d2c:	4b17      	ldr	r3, [pc, #92]	@ (8007d8c <SAI_Disable+0x68>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a17      	ldr	r2, [pc, #92]	@ (8007d90 <SAI_Disable+0x6c>)
 8007d32:	fba2 2303 	umull	r2, r3, r2, r3
 8007d36:	0b1b      	lsrs	r3, r3, #12
 8007d38:	009b      	lsls	r3, r3, #2
 8007d3a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	681a      	ldr	r2, [r3, #0]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007d4e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	1e5a      	subs	r2, r3, #1
 8007d54:	60fa      	str	r2, [r7, #12]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d10a      	bne.n	8007d70 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d60:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8007d6a:	2303      	movs	r3, #3
 8007d6c:	72fb      	strb	r3, [r7, #11]
      break;
 8007d6e:	e006      	b.n	8007d7e <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d1e8      	bne.n	8007d50 <SAI_Disable+0x2c>

  return status;
 8007d7e:	7afb      	ldrb	r3, [r7, #11]
}
 8007d80:	4618      	mov	r0, r3
 8007d82:	3714      	adds	r7, #20
 8007d84:	46bd      	mov	sp, r7
 8007d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8a:	4770      	bx	lr
 8007d8c:	20000000 	.word	0x20000000
 8007d90:	95cbec1b 	.word	0x95cbec1b

08007d94 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b084      	sub	sp, #16
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007da0:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	69db      	ldr	r3, [r3, #28]
 8007da6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007daa:	d01c      	beq.n	8007de6 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007dba:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007dc4:	2100      	movs	r1, #0
 8007dc6:	68f8      	ldr	r0, [r7, #12]
 8007dc8:	f7ff ff76 	bl	8007cb8 <SAI_InterruptFlag>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	43d9      	mvns	r1, r3
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	691a      	ldr	r2, [r3, #16]
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	400a      	ands	r2, r1
 8007ddc:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2201      	movs	r2, #1
 8007de2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8007de6:	68f8      	ldr	r0, [r7, #12]
 8007de8:	f7fc f8f2 	bl	8003fd0 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007dec:	bf00      	nop
 8007dee:	3710      	adds	r7, #16
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}

08007df4 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b084      	sub	sp, #16
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e00:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8007e02:	68f8      	ldr	r0, [r7, #12]
 8007e04:	f7fc f8ee 	bl	8003fe4 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007e08:	bf00      	nop
 8007e0a:	3710      	adds	r7, #16
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b084      	sub	sp, #16
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e1c:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e24:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	d004      	beq.n	8007e42 <SAI_DMAError+0x32>
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e3e:	2b01      	cmp	r3, #1
 8007e40:	d112      	bne.n	8007e68 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	681a      	ldr	r2, [r3, #0]
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007e50:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 8007e52:	68f8      	ldr	r0, [r7, #12]
 8007e54:	f7ff ff66 	bl	8007d24 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2200      	movs	r2, #0
 8007e64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8007e68:	68f8      	ldr	r0, [r7, #12]
 8007e6a:	f7fb feb1 	bl	8003bd0 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007e6e:	bf00      	nop
 8007e70:	3710      	adds	r7, #16
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}

08007e76 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007e76:	b580      	push	{r7, lr}
 8007e78:	b082      	sub	sp, #8
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d101      	bne.n	8007e88 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	e022      	b.n	8007ece <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d105      	bne.n	8007ea0 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2200      	movs	r2, #0
 8007e98:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f7f9 fe4a 	bl	8001b34 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2203      	movs	r2, #3
 8007ea4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f000 f815 	bl	8007ed8 <HAL_SD_InitCard>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d001      	beq.n	8007eb8 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	e00a      	b.n	8007ece <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007ecc:	2300      	movs	r3, #0
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3708      	adds	r7, #8
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bd80      	pop	{r7, pc}
	...

08007ed8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007ed8:	b5b0      	push	{r4, r5, r7, lr}
 8007eda:	b08e      	sub	sp, #56	@ 0x38
 8007edc:	af04      	add	r7, sp, #16
 8007ede:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8007eec:	2300      	movs	r3, #0
 8007eee:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8007ef4:	2376      	movs	r3, #118	@ 0x76
 8007ef6:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681d      	ldr	r5, [r3, #0]
 8007efc:	466c      	mov	r4, sp
 8007efe:	f107 0314 	add.w	r3, r7, #20
 8007f02:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007f06:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007f0a:	f107 0308 	add.w	r3, r7, #8
 8007f0e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007f10:	4628      	mov	r0, r5
 8007f12:	f001 fddf 	bl	8009ad4 <SDMMC_Init>
 8007f16:	4603      	mov	r3, r0
 8007f18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 8007f1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d001      	beq.n	8007f28 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8007f24:	2301      	movs	r3, #1
 8007f26:	e059      	b.n	8007fdc <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	685a      	ldr	r2, [r3, #4]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007f36:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	f001 fe13 	bl	8009b68 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	685a      	ldr	r2, [r3, #4]
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007f50:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8007f52:	2002      	movs	r0, #2
 8007f54:	f7fc fa34 	bl	80043c0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f000 ff59 	bl	8008e10 <SD_PowerON>
 8007f5e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007f60:	6a3b      	ldr	r3, [r7, #32]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d00b      	beq.n	8007f7e <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2201      	movs	r2, #1
 8007f6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f72:	6a3b      	ldr	r3, [r7, #32]
 8007f74:	431a      	orrs	r2, r3
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	e02e      	b.n	8007fdc <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f000 fe78 	bl	8008c74 <SD_InitCard>
 8007f84:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007f86:	6a3b      	ldr	r3, [r7, #32]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d00b      	beq.n	8007fa4 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2201      	movs	r2, #1
 8007f90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f98:	6a3b      	ldr	r3, [r7, #32]
 8007f9a:	431a      	orrs	r2, r3
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	e01b      	b.n	8007fdc <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007fac:	4618      	mov	r0, r3
 8007fae:	f001 fe6d 	bl	8009c8c <SDMMC_CmdBlockLength>
 8007fb2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007fb4:	6a3b      	ldr	r3, [r7, #32]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d00f      	beq.n	8007fda <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4a09      	ldr	r2, [pc, #36]	@ (8007fe4 <HAL_SD_InitCard+0x10c>)
 8007fc0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007fc6:	6a3b      	ldr	r3, [r7, #32]
 8007fc8:	431a      	orrs	r2, r3
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2201      	movs	r2, #1
 8007fd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	e000      	b.n	8007fdc <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 8007fda:	2300      	movs	r3, #0
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3728      	adds	r7, #40	@ 0x28
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bdb0      	pop	{r4, r5, r7, pc}
 8007fe4:	004005ff 	.word	0x004005ff

08007fe8 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b08c      	sub	sp, #48	@ 0x30
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	60f8      	str	r0, [r7, #12]
 8007ff0:	60b9      	str	r1, [r7, #8]
 8007ff2:	607a      	str	r2, [r7, #4]
 8007ff4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d107      	bne.n	8008010 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008004:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	e0c3      	b.n	8008198 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008016:	b2db      	uxtb	r3, r3
 8008018:	2b01      	cmp	r3, #1
 800801a:	f040 80bc 	bne.w	8008196 <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	2200      	movs	r2, #0
 8008022:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008024:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	441a      	add	r2, r3
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800802e:	429a      	cmp	r2, r3
 8008030:	d907      	bls.n	8008042 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008036:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800803e:	2301      	movs	r3, #1
 8008040:	e0aa      	b.n	8008198 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2203      	movs	r2, #3
 8008046:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2200      	movs	r2, #0
 8008050:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8008060:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008066:	4a4e      	ldr	r2, [pc, #312]	@ (80081a0 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8008068:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800806e:	4a4d      	ldr	r2, [pc, #308]	@ (80081a4 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8008070:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008076:	2200      	movs	r2, #0
 8008078:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800807e:	2200      	movs	r2, #0
 8008080:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008092:	689a      	ldr	r2, [r3, #8]
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	430a      	orrs	r2, r1
 800809c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	3380      	adds	r3, #128	@ 0x80
 80080a8:	4619      	mov	r1, r3
 80080aa:	68ba      	ldr	r2, [r7, #8]
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	025b      	lsls	r3, r3, #9
 80080b0:	089b      	lsrs	r3, r3, #2
 80080b2:	f7fc fbc7 	bl	8004844 <HAL_DMA_Start_IT>
 80080b6:	4603      	mov	r3, r0
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d017      	beq.n	80080ec <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 80080ca:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a35      	ldr	r2, [pc, #212]	@ (80081a8 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80080d2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080d8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	2201      	movs	r2, #1
 80080e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80080e8:	2301      	movs	r3, #1
 80080ea:	e055      	b.n	8008198 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f042 0208 	orr.w	r2, r2, #8
 80080fa:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008100:	2b01      	cmp	r3, #1
 8008102:	d002      	beq.n	800810a <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 8008104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008106:	025b      	lsls	r3, r3, #9
 8008108:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800810a:	f04f 33ff 	mov.w	r3, #4294967295
 800810e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	025b      	lsls	r3, r3, #9
 8008114:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8008116:	2390      	movs	r3, #144	@ 0x90
 8008118:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800811a:	2302      	movs	r3, #2
 800811c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800811e:	2300      	movs	r3, #0
 8008120:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8008122:	2301      	movs	r3, #1
 8008124:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f107 0210 	add.w	r2, r7, #16
 800812e:	4611      	mov	r1, r2
 8008130:	4618      	mov	r0, r3
 8008132:	f001 fd7f 	bl	8009c34 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	2b01      	cmp	r3, #1
 800813a:	d90a      	bls.n	8008152 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2282      	movs	r2, #130	@ 0x82
 8008140:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008148:	4618      	mov	r0, r3
 800814a:	f001 fde3 	bl	8009d14 <SDMMC_CmdReadMultiBlock>
 800814e:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8008150:	e009      	b.n	8008166 <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2281      	movs	r2, #129	@ 0x81
 8008156:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800815e:	4618      	mov	r0, r3
 8008160:	f001 fdb6 	bl	8009cd0 <SDMMC_CmdReadSingleBlock>
 8008164:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8008166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008168:	2b00      	cmp	r3, #0
 800816a:	d012      	beq.n	8008192 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a0d      	ldr	r2, [pc, #52]	@ (80081a8 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8008172:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800817a:	431a      	orrs	r2, r3
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2201      	movs	r2, #1
 8008184:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	2200      	movs	r2, #0
 800818c:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800818e:	2301      	movs	r3, #1
 8008190:	e002      	b.n	8008198 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 8008192:	2300      	movs	r3, #0
 8008194:	e000      	b.n	8008198 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 8008196:	2302      	movs	r3, #2
  }
}
 8008198:	4618      	mov	r0, r3
 800819a:	3730      	adds	r7, #48	@ 0x30
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}
 80081a0:	08008a83 	.word	0x08008a83
 80081a4:	08008af5 	.word	0x08008af5
 80081a8:	004005ff 	.word	0x004005ff

080081ac <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b08c      	sub	sp, #48	@ 0x30
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	60f8      	str	r0, [r7, #12]
 80081b4:	60b9      	str	r1, [r7, #8]
 80081b6:	607a      	str	r2, [r7, #4]
 80081b8:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d107      	bne.n	80081d4 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081c8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80081d0:	2301      	movs	r3, #1
 80081d2:	e0c6      	b.n	8008362 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80081da:	b2db      	uxtb	r3, r3
 80081dc:	2b01      	cmp	r3, #1
 80081de:	f040 80bf 	bne.w	8008360 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	2200      	movs	r2, #0
 80081e6:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80081e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	441a      	add	r2, r3
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081f2:	429a      	cmp	r2, r3
 80081f4:	d907      	bls.n	8008206 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081fa:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8008202:	2301      	movs	r3, #1
 8008204:	e0ad      	b.n	8008362 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2203      	movs	r2, #3
 800820a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2200      	movs	r2, #0
 8008214:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f042 021a 	orr.w	r2, r2, #26
 8008224:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800822a:	4a50      	ldr	r2, [pc, #320]	@ (800836c <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800822c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008232:	4a4f      	ldr	r2, [pc, #316]	@ (8008370 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8008234:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800823a:	2200      	movs	r2, #0
 800823c:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008242:	2b01      	cmp	r3, #1
 8008244:	d002      	beq.n	800824c <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8008246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008248:	025b      	lsls	r3, r3, #9
 800824a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	2b01      	cmp	r3, #1
 8008250:	d90a      	bls.n	8008268 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	22a0      	movs	r2, #160	@ 0xa0
 8008256:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800825e:	4618      	mov	r0, r3
 8008260:	f001 fd9c 	bl	8009d9c <SDMMC_CmdWriteMultiBlock>
 8008264:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8008266:	e009      	b.n	800827c <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	2290      	movs	r2, #144	@ 0x90
 800826c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008274:	4618      	mov	r0, r3
 8008276:	f001 fd6f 	bl	8009d58 <SDMMC_CmdWriteSingleBlock>
 800827a:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800827c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800827e:	2b00      	cmp	r3, #0
 8008280:	d012      	beq.n	80082a8 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a3b      	ldr	r2, [pc, #236]	@ (8008374 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8008288:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800828e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008290:	431a      	orrs	r2, r3
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	2201      	movs	r2, #1
 800829a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	2200      	movs	r2, #0
 80082a2:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80082a4:	2301      	movs	r3, #1
 80082a6:	e05c      	b.n	8008362 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f042 0208 	orr.w	r2, r2, #8
 80082b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082bc:	2240      	movs	r2, #64	@ 0x40
 80082be:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082d0:	689a      	ldr	r2, [r3, #8]
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	430a      	orrs	r2, r1
 80082da:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80082e0:	68b9      	ldr	r1, [r7, #8]
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	3380      	adds	r3, #128	@ 0x80
 80082e8:	461a      	mov	r2, r3
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	025b      	lsls	r3, r3, #9
 80082ee:	089b      	lsrs	r3, r3, #2
 80082f0:	f7fc faa8 	bl	8004844 <HAL_DMA_Start_IT>
 80082f4:	4603      	mov	r3, r0
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d01a      	beq.n	8008330 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f022 021a 	bic.w	r2, r2, #26
 8008308:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a19      	ldr	r2, [pc, #100]	@ (8008374 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8008310:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008316:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	2201      	movs	r2, #1
 8008322:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	2200      	movs	r2, #0
 800832a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800832c:	2301      	movs	r3, #1
 800832e:	e018      	b.n	8008362 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008330:	f04f 33ff 	mov.w	r3, #4294967295
 8008334:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	025b      	lsls	r3, r3, #9
 800833a:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800833c:	2390      	movs	r3, #144	@ 0x90
 800833e:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8008340:	2300      	movs	r3, #0
 8008342:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008344:	2300      	movs	r3, #0
 8008346:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8008348:	2301      	movs	r3, #1
 800834a:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f107 0210 	add.w	r2, r7, #16
 8008354:	4611      	mov	r1, r2
 8008356:	4618      	mov	r0, r3
 8008358:	f001 fc6c 	bl	8009c34 <SDMMC_ConfigData>

      return HAL_OK;
 800835c:	2300      	movs	r3, #0
 800835e:	e000      	b.n	8008362 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8008360:	2302      	movs	r3, #2
  }
}
 8008362:	4618      	mov	r0, r3
 8008364:	3730      	adds	r7, #48	@ 0x30
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}
 800836a:	bf00      	nop
 800836c:	08008a59 	.word	0x08008a59
 8008370:	08008af5 	.word	0x08008af5
 8008374:	004005ff 	.word	0x004005ff

08008378 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b084      	sub	sp, #16
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008384:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800838c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008390:	2b00      	cmp	r3, #0
 8008392:	d008      	beq.n	80083a6 <HAL_SD_IRQHandler+0x2e>
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f003 0308 	and.w	r3, r3, #8
 800839a:	2b00      	cmp	r3, #0
 800839c:	d003      	beq.n	80083a6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f000 fdec 	bl	8008f7c <SD_Read_IT>
 80083a4:	e15a      	b.n	800865c <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	f000 808d 	beq.w	80084d0 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80083be:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681a      	ldr	r2, [r3, #0]
 80083ca:	4b9a      	ldr	r3, [pc, #616]	@ (8008634 <HAL_SD_IRQHandler+0x2bc>)
 80083cc:	400b      	ands	r3, r1
 80083ce:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f022 0201 	bic.w	r2, r2, #1
 80083de:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f003 0308 	and.w	r3, r3, #8
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d039      	beq.n	800845e <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f003 0302 	and.w	r3, r3, #2
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d104      	bne.n	80083fe <HAL_SD_IRQHandler+0x86>
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f003 0320 	and.w	r3, r3, #32
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d011      	beq.n	8008422 <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4618      	mov	r0, r3
 8008404:	f001 fcec 	bl	8009de0 <SDMMC_CmdStopTransfer>
 8008408:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d008      	beq.n	8008422 <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	431a      	orrs	r2, r3
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f000 f921 	bl	8008664 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f240 523a 	movw	r2, #1338	@ 0x53a
 800842a:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2201      	movs	r2, #1
 8008430:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2200      	movs	r2, #0
 8008438:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	f003 0301 	and.w	r3, r3, #1
 8008440:	2b00      	cmp	r3, #0
 8008442:	d104      	bne.n	800844e <HAL_SD_IRQHandler+0xd6>
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	f003 0302 	and.w	r3, r3, #2
 800844a:	2b00      	cmp	r3, #0
 800844c:	d003      	beq.n	8008456 <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f002 fc78 	bl	800ad44 <HAL_SD_RxCpltCallback>
 8008454:	e102      	b.n	800865c <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f002 fc6a 	bl	800ad30 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800845c:	e0fe      	b.n	800865c <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008464:	2b00      	cmp	r3, #0
 8008466:	f000 80f9 	beq.w	800865c <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f003 0320 	and.w	r3, r3, #32
 8008470:	2b00      	cmp	r3, #0
 8008472:	d011      	beq.n	8008498 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4618      	mov	r0, r3
 800847a:	f001 fcb1 	bl	8009de0 <SDMMC_CmdStopTransfer>
 800847e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d008      	beq.n	8008498 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	431a      	orrs	r2, r3
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f000 f8e6 	bl	8008664 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f003 0301 	and.w	r3, r3, #1
 800849e:	2b00      	cmp	r3, #0
 80084a0:	f040 80dc 	bne.w	800865c <HAL_SD_IRQHandler+0x2e4>
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f003 0302 	and.w	r3, r3, #2
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	f040 80d6 	bne.w	800865c <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f022 0208 	bic.w	r2, r2, #8
 80084be:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f002 fc31 	bl	800ad30 <HAL_SD_TxCpltCallback>
}
 80084ce:	e0c5      	b.n	800865c <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d008      	beq.n	80084f0 <HAL_SD_IRQHandler+0x178>
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	f003 0308 	and.w	r3, r3, #8
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d003      	beq.n	80084f0 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f000 fd98 	bl	800901e <SD_Write_IT>
 80084ee:	e0b5      	b.n	800865c <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084f6:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	f000 80ae 	beq.w	800865c <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008506:	f003 0302 	and.w	r3, r3, #2
 800850a:	2b00      	cmp	r3, #0
 800850c:	d005      	beq.n	800851a <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008512:	f043 0202 	orr.w	r2, r3, #2
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008520:	f003 0308 	and.w	r3, r3, #8
 8008524:	2b00      	cmp	r3, #0
 8008526:	d005      	beq.n	8008534 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800852c:	f043 0208 	orr.w	r2, r3, #8
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800853a:	f003 0320 	and.w	r3, r3, #32
 800853e:	2b00      	cmp	r3, #0
 8008540:	d005      	beq.n	800854e <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008546:	f043 0220 	orr.w	r2, r3, #32
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008554:	f003 0310 	and.w	r3, r3, #16
 8008558:	2b00      	cmp	r3, #0
 800855a:	d005      	beq.n	8008568 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008560:	f043 0210 	orr.w	r2, r3, #16
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008570:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8008580:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4618      	mov	r0, r3
 8008588:	f001 fc2a 	bl	8009de0 <SDMMC_CmdStopTransfer>
 800858c:	4602      	mov	r2, r0
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008592:	431a      	orrs	r2, r3
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	f003 0308 	and.w	r3, r3, #8
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d00a      	beq.n	80085b8 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2201      	movs	r2, #1
 80085a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2200      	movs	r2, #0
 80085ae:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f000 f857 	bl	8008664 <HAL_SD_ErrorCallback>
}
 80085b6:	e051      	b.n	800865c <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d04c      	beq.n	800865c <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	f003 0310 	and.w	r3, r3, #16
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d104      	bne.n	80085d6 <HAL_SD_IRQHandler+0x25e>
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	f003 0320 	and.w	r3, r3, #32
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d011      	beq.n	80085fa <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085da:	4a17      	ldr	r2, [pc, #92]	@ (8008638 <HAL_SD_IRQHandler+0x2c0>)
 80085dc:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085e2:	4618      	mov	r0, r3
 80085e4:	f7fc f9fe 	bl	80049e4 <HAL_DMA_Abort_IT>
 80085e8:	4603      	mov	r3, r0
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d036      	beq.n	800865c <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085f2:	4618      	mov	r0, r3
 80085f4:	f000 fad0 	bl	8008b98 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80085f8:	e030      	b.n	800865c <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	f003 0301 	and.w	r3, r3, #1
 8008600:	2b00      	cmp	r3, #0
 8008602:	d104      	bne.n	800860e <HAL_SD_IRQHandler+0x296>
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	f003 0302 	and.w	r3, r3, #2
 800860a:	2b00      	cmp	r3, #0
 800860c:	d018      	beq.n	8008640 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008612:	4a0a      	ldr	r2, [pc, #40]	@ (800863c <HAL_SD_IRQHandler+0x2c4>)
 8008614:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800861a:	4618      	mov	r0, r3
 800861c:	f7fc f9e2 	bl	80049e4 <HAL_DMA_Abort_IT>
 8008620:	4603      	mov	r3, r0
 8008622:	2b00      	cmp	r3, #0
 8008624:	d01a      	beq.n	800865c <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800862a:	4618      	mov	r0, r3
 800862c:	f000 faeb 	bl	8008c06 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8008630:	e014      	b.n	800865c <HAL_SD_IRQHandler+0x2e4>
 8008632:	bf00      	nop
 8008634:	ffff3ec5 	.word	0xffff3ec5
 8008638:	08008b99 	.word	0x08008b99
 800863c:	08008c07 	.word	0x08008c07
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2200      	movs	r2, #0
 8008644:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2201      	movs	r2, #1
 800864a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2200      	movs	r2, #0
 8008652:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f002 fb61 	bl	800ad1c <HAL_SD_AbortCallback>
}
 800865a:	e7ff      	b.n	800865c <HAL_SD_IRQHandler+0x2e4>
 800865c:	bf00      	nop
 800865e:	3710      	adds	r7, #16
 8008660:	46bd      	mov	sp, r7
 8008662:	bd80      	pop	{r7, pc}

08008664 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8008664:	b480      	push	{r7}
 8008666:	b083      	sub	sp, #12
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800866c:	bf00      	nop
 800866e:	370c      	adds	r7, #12
 8008670:	46bd      	mov	sp, r7
 8008672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008676:	4770      	bx	lr

08008678 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008678:	b480      	push	{r7}
 800867a:	b083      	sub	sp, #12
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008686:	0f9b      	lsrs	r3, r3, #30
 8008688:	b2da      	uxtb	r2, r3
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008692:	0e9b      	lsrs	r3, r3, #26
 8008694:	b2db      	uxtb	r3, r3
 8008696:	f003 030f 	and.w	r3, r3, #15
 800869a:	b2da      	uxtb	r2, r3
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086a4:	0e1b      	lsrs	r3, r3, #24
 80086a6:	b2db      	uxtb	r3, r3
 80086a8:	f003 0303 	and.w	r3, r3, #3
 80086ac:	b2da      	uxtb	r2, r3
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086b6:	0c1b      	lsrs	r3, r3, #16
 80086b8:	b2da      	uxtb	r2, r3
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086c2:	0a1b      	lsrs	r3, r3, #8
 80086c4:	b2da      	uxtb	r2, r3
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086ce:	b2da      	uxtb	r2, r3
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086d8:	0d1b      	lsrs	r3, r3, #20
 80086da:	b29a      	uxth	r2, r3
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086e4:	0c1b      	lsrs	r3, r3, #16
 80086e6:	b2db      	uxtb	r3, r3
 80086e8:	f003 030f 	and.w	r3, r3, #15
 80086ec:	b2da      	uxtb	r2, r3
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086f6:	0bdb      	lsrs	r3, r3, #15
 80086f8:	b2db      	uxtb	r3, r3
 80086fa:	f003 0301 	and.w	r3, r3, #1
 80086fe:	b2da      	uxtb	r2, r3
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008708:	0b9b      	lsrs	r3, r3, #14
 800870a:	b2db      	uxtb	r3, r3
 800870c:	f003 0301 	and.w	r3, r3, #1
 8008710:	b2da      	uxtb	r2, r3
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800871a:	0b5b      	lsrs	r3, r3, #13
 800871c:	b2db      	uxtb	r3, r3
 800871e:	f003 0301 	and.w	r3, r3, #1
 8008722:	b2da      	uxtb	r2, r3
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800872c:	0b1b      	lsrs	r3, r3, #12
 800872e:	b2db      	uxtb	r3, r3
 8008730:	f003 0301 	and.w	r3, r3, #1
 8008734:	b2da      	uxtb	r2, r3
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	2200      	movs	r2, #0
 800873e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008744:	2b00      	cmp	r3, #0
 8008746:	d163      	bne.n	8008810 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800874c:	009a      	lsls	r2, r3, #2
 800874e:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8008752:	4013      	ands	r3, r2
 8008754:	687a      	ldr	r2, [r7, #4]
 8008756:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8008758:	0f92      	lsrs	r2, r2, #30
 800875a:	431a      	orrs	r2, r3
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008764:	0edb      	lsrs	r3, r3, #27
 8008766:	b2db      	uxtb	r3, r3
 8008768:	f003 0307 	and.w	r3, r3, #7
 800876c:	b2da      	uxtb	r2, r3
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008776:	0e1b      	lsrs	r3, r3, #24
 8008778:	b2db      	uxtb	r3, r3
 800877a:	f003 0307 	and.w	r3, r3, #7
 800877e:	b2da      	uxtb	r2, r3
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008788:	0d5b      	lsrs	r3, r3, #21
 800878a:	b2db      	uxtb	r3, r3
 800878c:	f003 0307 	and.w	r3, r3, #7
 8008790:	b2da      	uxtb	r2, r3
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800879a:	0c9b      	lsrs	r3, r3, #18
 800879c:	b2db      	uxtb	r3, r3
 800879e:	f003 0307 	and.w	r3, r3, #7
 80087a2:	b2da      	uxtb	r2, r3
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087ac:	0bdb      	lsrs	r3, r3, #15
 80087ae:	b2db      	uxtb	r3, r3
 80087b0:	f003 0307 	and.w	r3, r3, #7
 80087b4:	b2da      	uxtb	r2, r3
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	691b      	ldr	r3, [r3, #16]
 80087be:	1c5a      	adds	r2, r3, #1
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	7e1b      	ldrb	r3, [r3, #24]
 80087c8:	b2db      	uxtb	r3, r3
 80087ca:	f003 0307 	and.w	r3, r3, #7
 80087ce:	3302      	adds	r3, #2
 80087d0:	2201      	movs	r2, #1
 80087d2:	fa02 f303 	lsl.w	r3, r2, r3
 80087d6:	687a      	ldr	r2, [r7, #4]
 80087d8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80087da:	fb03 f202 	mul.w	r2, r3, r2
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	7a1b      	ldrb	r3, [r3, #8]
 80087e6:	b2db      	uxtb	r3, r3
 80087e8:	f003 030f 	and.w	r3, r3, #15
 80087ec:	2201      	movs	r2, #1
 80087ee:	409a      	lsls	r2, r3
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087f8:	687a      	ldr	r2, [r7, #4]
 80087fa:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80087fc:	0a52      	lsrs	r2, r2, #9
 80087fe:	fb03 f202 	mul.w	r2, r3, r2
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800880c:	661a      	str	r2, [r3, #96]	@ 0x60
 800880e:	e031      	b.n	8008874 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008814:	2b01      	cmp	r3, #1
 8008816:	d11d      	bne.n	8008854 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800881c:	041b      	lsls	r3, r3, #16
 800881e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008826:	0c1b      	lsrs	r3, r3, #16
 8008828:	431a      	orrs	r2, r3
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	691b      	ldr	r3, [r3, #16]
 8008832:	3301      	adds	r3, #1
 8008834:	029a      	lsls	r2, r3, #10
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008848:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	661a      	str	r2, [r3, #96]	@ 0x60
 8008852:	e00f      	b.n	8008874 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	4a58      	ldr	r2, [pc, #352]	@ (80089bc <HAL_SD_GetCardCSD+0x344>)
 800885a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008860:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2201      	movs	r2, #1
 800886c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008870:	2301      	movs	r3, #1
 8008872:	e09d      	b.n	80089b0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008878:	0b9b      	lsrs	r3, r3, #14
 800887a:	b2db      	uxtb	r3, r3
 800887c:	f003 0301 	and.w	r3, r3, #1
 8008880:	b2da      	uxtb	r2, r3
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800888a:	09db      	lsrs	r3, r3, #7
 800888c:	b2db      	uxtb	r3, r3
 800888e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008892:	b2da      	uxtb	r2, r3
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800889c:	b2db      	uxtb	r3, r3
 800889e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088a2:	b2da      	uxtb	r2, r3
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088ac:	0fdb      	lsrs	r3, r3, #31
 80088ae:	b2da      	uxtb	r2, r3
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088b8:	0f5b      	lsrs	r3, r3, #29
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	f003 0303 	and.w	r3, r3, #3
 80088c0:	b2da      	uxtb	r2, r3
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088ca:	0e9b      	lsrs	r3, r3, #26
 80088cc:	b2db      	uxtb	r3, r3
 80088ce:	f003 0307 	and.w	r3, r3, #7
 80088d2:	b2da      	uxtb	r2, r3
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088dc:	0d9b      	lsrs	r3, r3, #22
 80088de:	b2db      	uxtb	r3, r3
 80088e0:	f003 030f 	and.w	r3, r3, #15
 80088e4:	b2da      	uxtb	r2, r3
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088ee:	0d5b      	lsrs	r3, r3, #21
 80088f0:	b2db      	uxtb	r3, r3
 80088f2:	f003 0301 	and.w	r3, r3, #1
 80088f6:	b2da      	uxtb	r2, r3
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	2200      	movs	r2, #0
 8008902:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800890a:	0c1b      	lsrs	r3, r3, #16
 800890c:	b2db      	uxtb	r3, r3
 800890e:	f003 0301 	and.w	r3, r3, #1
 8008912:	b2da      	uxtb	r2, r3
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800891e:	0bdb      	lsrs	r3, r3, #15
 8008920:	b2db      	uxtb	r3, r3
 8008922:	f003 0301 	and.w	r3, r3, #1
 8008926:	b2da      	uxtb	r2, r3
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008932:	0b9b      	lsrs	r3, r3, #14
 8008934:	b2db      	uxtb	r3, r3
 8008936:	f003 0301 	and.w	r3, r3, #1
 800893a:	b2da      	uxtb	r2, r3
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008946:	0b5b      	lsrs	r3, r3, #13
 8008948:	b2db      	uxtb	r3, r3
 800894a:	f003 0301 	and.w	r3, r3, #1
 800894e:	b2da      	uxtb	r2, r3
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800895a:	0b1b      	lsrs	r3, r3, #12
 800895c:	b2db      	uxtb	r3, r3
 800895e:	f003 0301 	and.w	r3, r3, #1
 8008962:	b2da      	uxtb	r2, r3
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800896e:	0a9b      	lsrs	r3, r3, #10
 8008970:	b2db      	uxtb	r3, r3
 8008972:	f003 0303 	and.w	r3, r3, #3
 8008976:	b2da      	uxtb	r2, r3
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008982:	0a1b      	lsrs	r3, r3, #8
 8008984:	b2db      	uxtb	r3, r3
 8008986:	f003 0303 	and.w	r3, r3, #3
 800898a:	b2da      	uxtb	r2, r3
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008996:	085b      	lsrs	r3, r3, #1
 8008998:	b2db      	uxtb	r3, r3
 800899a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800899e:	b2da      	uxtb	r2, r3
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	2201      	movs	r2, #1
 80089aa:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80089ae:	2300      	movs	r3, #0
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	370c      	adds	r7, #12
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr
 80089bc:	004005ff 	.word	0x004005ff

080089c0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b083      	sub	sp, #12
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008a0a:	2300      	movs	r3, #0
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	370c      	adds	r7, #12
 8008a10:	46bd      	mov	sp, r7
 8008a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a16:	4770      	bx	lr

08008a18 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b086      	sub	sp, #24
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008a20:	2300      	movs	r3, #0
 8008a22:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008a24:	f107 030c 	add.w	r3, r7, #12
 8008a28:	4619      	mov	r1, r3
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f000 fa7e 	bl	8008f2c <SD_SendStatus>
 8008a30:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d005      	beq.n	8008a44 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008a3c:	697b      	ldr	r3, [r7, #20]
 8008a3e:	431a      	orrs	r2, r3
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	0a5b      	lsrs	r3, r3, #9
 8008a48:	f003 030f 	and.w	r3, r3, #15
 8008a4c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008a4e:	693b      	ldr	r3, [r7, #16]
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3718      	adds	r7, #24
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b085      	sub	sp, #20
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a64:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008a74:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8008a76:	bf00      	nop
 8008a78:	3714      	adds	r7, #20
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a80:	4770      	bx	lr

08008a82 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008a82:	b580      	push	{r7, lr}
 8008a84:	b084      	sub	sp, #16
 8008a86:	af00      	add	r7, sp, #0
 8008a88:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a8e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a94:	2b82      	cmp	r3, #130	@ 0x82
 8008a96:	d111      	bne.n	8008abc <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	f001 f99f 	bl	8009de0 <SDMMC_CmdStopTransfer>
 8008aa2:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d008      	beq.n	8008abc <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	431a      	orrs	r2, r3
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8008ab6:	68f8      	ldr	r0, [r7, #12]
 8008ab8:	f7ff fdd4 	bl	8008664 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f022 0208 	bic.w	r2, r2, #8
 8008aca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008ad4:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	2201      	movs	r2, #1
 8008ada:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8008ae4:	68f8      	ldr	r0, [r7, #12]
 8008ae6:	f002 f92d 	bl	800ad44 <HAL_SD_RxCpltCallback>
#endif
}
 8008aea:	bf00      	nop
 8008aec:	3710      	adds	r7, #16
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}
	...

08008af4 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b086      	sub	sp, #24
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b00:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f7fc f91a 	bl	8004d3c <HAL_DMA_GetError>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	2b02      	cmp	r3, #2
 8008b0c:	d03e      	beq.n	8008b8c <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b14:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b1c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8008b1e:	693b      	ldr	r3, [r7, #16]
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	d002      	beq.n	8008b2a <SD_DMAError+0x36>
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	2b01      	cmp	r3, #1
 8008b28:	d12d      	bne.n	8008b86 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	4a19      	ldr	r2, [pc, #100]	@ (8008b94 <SD_DMAError+0xa0>)
 8008b30:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b38:	697b      	ldr	r3, [r7, #20]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8008b40:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b46:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008b4a:	697b      	ldr	r3, [r7, #20]
 8008b4c:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8008b4e:	6978      	ldr	r0, [r7, #20]
 8008b50:	f7ff ff62 	bl	8008a18 <HAL_SD_GetCardState>
 8008b54:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	2b06      	cmp	r3, #6
 8008b5a:	d002      	beq.n	8008b62 <SD_DMAError+0x6e>
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	2b05      	cmp	r3, #5
 8008b60:	d10a      	bne.n	8008b78 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	4618      	mov	r0, r3
 8008b68:	f001 f93a 	bl	8009de0 <SDMMC_CmdStopTransfer>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b72:	431a      	orrs	r2, r3
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8008b78:	697b      	ldr	r3, [r7, #20]
 8008b7a:	2201      	movs	r2, #1
 8008b7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008b80:	697b      	ldr	r3, [r7, #20]
 8008b82:	2200      	movs	r2, #0
 8008b84:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8008b86:	6978      	ldr	r0, [r7, #20]
 8008b88:	f7ff fd6c 	bl	8008664 <HAL_SD_ErrorCallback>
#endif
  }
}
 8008b8c:	bf00      	nop
 8008b8e:	3718      	adds	r7, #24
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}
 8008b94:	004005ff 	.word	0x004005ff

08008b98 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b084      	sub	sp, #16
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ba4:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008bae:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008bb0:	68f8      	ldr	r0, [r7, #12]
 8008bb2:	f7ff ff31 	bl	8008a18 <HAL_SD_GetCardState>
 8008bb6:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2201      	movs	r2, #1
 8008bbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	2b06      	cmp	r3, #6
 8008bca:	d002      	beq.n	8008bd2 <SD_DMATxAbort+0x3a>
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	2b05      	cmp	r3, #5
 8008bd0:	d10a      	bne.n	8008be8 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f001 f902 	bl	8009de0 <SDMMC_CmdStopTransfer>
 8008bdc:	4602      	mov	r2, r0
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008be2:	431a      	orrs	r2, r3
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d103      	bne.n	8008bf8 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008bf0:	68f8      	ldr	r0, [r7, #12]
 8008bf2:	f002 f893 	bl	800ad1c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008bf6:	e002      	b.n	8008bfe <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008bf8:	68f8      	ldr	r0, [r7, #12]
 8008bfa:	f7ff fd33 	bl	8008664 <HAL_SD_ErrorCallback>
}
 8008bfe:	bf00      	nop
 8008c00:	3710      	adds	r7, #16
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}

08008c06 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8008c06:	b580      	push	{r7, lr}
 8008c08:	b084      	sub	sp, #16
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c12:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008c1c:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008c1e:	68f8      	ldr	r0, [r7, #12]
 8008c20:	f7ff fefa 	bl	8008a18 <HAL_SD_GetCardState>
 8008c24:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	2201      	movs	r2, #1
 8008c2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	2200      	movs	r2, #0
 8008c32:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	2b06      	cmp	r3, #6
 8008c38:	d002      	beq.n	8008c40 <SD_DMARxAbort+0x3a>
 8008c3a:	68bb      	ldr	r3, [r7, #8]
 8008c3c:	2b05      	cmp	r3, #5
 8008c3e:	d10a      	bne.n	8008c56 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	4618      	mov	r0, r3
 8008c46:	f001 f8cb 	bl	8009de0 <SDMMC_CmdStopTransfer>
 8008c4a:	4602      	mov	r2, r0
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c50:	431a      	orrs	r2, r3
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d103      	bne.n	8008c66 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008c5e:	68f8      	ldr	r0, [r7, #12]
 8008c60:	f002 f85c 	bl	800ad1c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008c64:	e002      	b.n	8008c6c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008c66:	68f8      	ldr	r0, [r7, #12]
 8008c68:	f7ff fcfc 	bl	8008664 <HAL_SD_ErrorCallback>
}
 8008c6c:	bf00      	nop
 8008c6e:	3710      	adds	r7, #16
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bd80      	pop	{r7, pc}

08008c74 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008c74:	b5b0      	push	{r4, r5, r7, lr}
 8008c76:	b094      	sub	sp, #80	@ 0x50
 8008c78:	af04      	add	r7, sp, #16
 8008c7a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4618      	mov	r0, r3
 8008c86:	f000 ff7d 	bl	8009b84 <SDMMC_GetPowerState>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d102      	bne.n	8008c96 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008c90:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8008c94:	e0b8      	b.n	8008e08 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c9a:	2b03      	cmp	r3, #3
 8008c9c:	d02f      	beq.n	8008cfe <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f001 f964 	bl	8009f70 <SDMMC_CmdSendCID>
 8008ca8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008caa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d001      	beq.n	8008cb4 <SD_InitCard+0x40>
    {
      return errorstate;
 8008cb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cb2:	e0a9      	b.n	8008e08 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	2100      	movs	r1, #0
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f000 ffa7 	bl	8009c0e <SDMMC_GetResponse>
 8008cc0:	4602      	mov	r2, r0
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	2104      	movs	r1, #4
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f000 ff9e 	bl	8009c0e <SDMMC_GetResponse>
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	2108      	movs	r1, #8
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f000 ff95 	bl	8009c0e <SDMMC_GetResponse>
 8008ce4:	4602      	mov	r2, r0
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	210c      	movs	r1, #12
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f000 ff8c 	bl	8009c0e <SDMMC_GetResponse>
 8008cf6:	4602      	mov	r2, r0
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d02:	2b03      	cmp	r3, #3
 8008d04:	d00d      	beq.n	8008d22 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f107 020e 	add.w	r2, r7, #14
 8008d0e:	4611      	mov	r1, r2
 8008d10:	4618      	mov	r0, r3
 8008d12:	f001 f96a 	bl	8009fea <SDMMC_CmdSetRelAdd>
 8008d16:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d001      	beq.n	8008d22 <SD_InitCard+0xae>
    {
      return errorstate;
 8008d1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d20:	e072      	b.n	8008e08 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d26:	2b03      	cmp	r3, #3
 8008d28:	d036      	beq.n	8008d98 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008d2a:	89fb      	ldrh	r3, [r7, #14]
 8008d2c:	461a      	mov	r2, r3
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681a      	ldr	r2, [r3, #0]
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d3a:	041b      	lsls	r3, r3, #16
 8008d3c:	4619      	mov	r1, r3
 8008d3e:	4610      	mov	r0, r2
 8008d40:	f001 f934 	bl	8009fac <SDMMC_CmdSendCSD>
 8008d44:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d001      	beq.n	8008d50 <SD_InitCard+0xdc>
    {
      return errorstate;
 8008d4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d4e:	e05b      	b.n	8008e08 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	2100      	movs	r1, #0
 8008d56:	4618      	mov	r0, r3
 8008d58:	f000 ff59 	bl	8009c0e <SDMMC_GetResponse>
 8008d5c:	4602      	mov	r2, r0
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	2104      	movs	r1, #4
 8008d68:	4618      	mov	r0, r3
 8008d6a:	f000 ff50 	bl	8009c0e <SDMMC_GetResponse>
 8008d6e:	4602      	mov	r2, r0
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	2108      	movs	r1, #8
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f000 ff47 	bl	8009c0e <SDMMC_GetResponse>
 8008d80:	4602      	mov	r2, r0
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	210c      	movs	r1, #12
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	f000 ff3e 	bl	8009c0e <SDMMC_GetResponse>
 8008d92:	4602      	mov	r2, r0
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	2104      	movs	r1, #4
 8008d9e:	4618      	mov	r0, r3
 8008da0:	f000 ff35 	bl	8009c0e <SDMMC_GetResponse>
 8008da4:	4603      	mov	r3, r0
 8008da6:	0d1a      	lsrs	r2, r3, #20
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008dac:	f107 0310 	add.w	r3, r7, #16
 8008db0:	4619      	mov	r1, r3
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f7ff fc60 	bl	8008678 <HAL_SD_GetCardCSD>
 8008db8:	4603      	mov	r3, r0
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d002      	beq.n	8008dc4 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008dbe:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008dc2:	e021      	b.n	8008e08 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6819      	ldr	r1, [r3, #0]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dcc:	041b      	lsls	r3, r3, #16
 8008dce:	2200      	movs	r2, #0
 8008dd0:	461c      	mov	r4, r3
 8008dd2:	4615      	mov	r5, r2
 8008dd4:	4622      	mov	r2, r4
 8008dd6:	462b      	mov	r3, r5
 8008dd8:	4608      	mov	r0, r1
 8008dda:	f001 f823 	bl	8009e24 <SDMMC_CmdSelDesel>
 8008dde:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008de0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d001      	beq.n	8008dea <SD_InitCard+0x176>
  {
    return errorstate;
 8008de6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008de8:	e00e      	b.n	8008e08 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681d      	ldr	r5, [r3, #0]
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	466c      	mov	r4, sp
 8008df2:	f103 0210 	add.w	r2, r3, #16
 8008df6:	ca07      	ldmia	r2, {r0, r1, r2}
 8008df8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008dfc:	3304      	adds	r3, #4
 8008dfe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008e00:	4628      	mov	r0, r5
 8008e02:	f000 fe67 	bl	8009ad4 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008e06:	2300      	movs	r3, #0
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	3740      	adds	r7, #64	@ 0x40
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bdb0      	pop	{r4, r5, r7, pc}

08008e10 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b086      	sub	sp, #24
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008e18:	2300      	movs	r3, #0
 8008e1a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	617b      	str	r3, [r7, #20]
 8008e20:	2300      	movs	r3, #0
 8008e22:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	4618      	mov	r0, r3
 8008e2a:	f001 f81e 	bl	8009e6a <SDMMC_CmdGoIdleState>
 8008e2e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d001      	beq.n	8008e3a <SD_PowerON+0x2a>
  {
    return errorstate;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	e072      	b.n	8008f20 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f001 f831 	bl	8009ea6 <SDMMC_CmdOperCond>
 8008e44:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d00d      	beq.n	8008e68 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	4618      	mov	r0, r3
 8008e58:	f001 f807 	bl	8009e6a <SDMMC_CmdGoIdleState>
 8008e5c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d004      	beq.n	8008e6e <SD_PowerON+0x5e>
    {
      return errorstate;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	e05b      	b.n	8008f20 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	d137      	bne.n	8008ee6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	2100      	movs	r1, #0
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	f001 f831 	bl	8009ee4 <SDMMC_CmdAppCommand>
 8008e82:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d02d      	beq.n	8008ee6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008e8a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008e8e:	e047      	b.n	8008f20 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	2100      	movs	r1, #0
 8008e96:	4618      	mov	r0, r3
 8008e98:	f001 f824 	bl	8009ee4 <SDMMC_CmdAppCommand>
 8008e9c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d001      	beq.n	8008ea8 <SD_PowerON+0x98>
    {
      return errorstate;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	e03b      	b.n	8008f20 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	491e      	ldr	r1, [pc, #120]	@ (8008f28 <SD_PowerON+0x118>)
 8008eae:	4618      	mov	r0, r3
 8008eb0:	f001 f83a 	bl	8009f28 <SDMMC_CmdAppOperCommand>
 8008eb4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d002      	beq.n	8008ec2 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008ebc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008ec0:	e02e      	b.n	8008f20 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	2100      	movs	r1, #0
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f000 fea0 	bl	8009c0e <SDMMC_GetResponse>
 8008ece:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	0fdb      	lsrs	r3, r3, #31
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	d101      	bne.n	8008edc <SD_PowerON+0xcc>
 8008ed8:	2301      	movs	r3, #1
 8008eda:	e000      	b.n	8008ede <SD_PowerON+0xce>
 8008edc:	2300      	movs	r3, #0
 8008ede:	613b      	str	r3, [r7, #16]

    count++;
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	3301      	adds	r3, #1
 8008ee4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d802      	bhi.n	8008ef6 <SD_PowerON+0xe6>
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d0cc      	beq.n	8008e90 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d902      	bls.n	8008f06 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008f00:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008f04:	e00c      	b.n	8008f20 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008f06:	697b      	ldr	r3, [r7, #20]
 8008f08:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d003      	beq.n	8008f18 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2201      	movs	r2, #1
 8008f14:	645a      	str	r2, [r3, #68]	@ 0x44
 8008f16:	e002      	b.n	8008f1e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008f1e:	2300      	movs	r3, #0
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	3718      	adds	r7, #24
 8008f24:	46bd      	mov	sp, r7
 8008f26:	bd80      	pop	{r7, pc}
 8008f28:	c1100000 	.word	0xc1100000

08008f2c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b084      	sub	sp, #16
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d102      	bne.n	8008f42 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008f3c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008f40:	e018      	b.n	8008f74 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681a      	ldr	r2, [r3, #0]
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f4a:	041b      	lsls	r3, r3, #16
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	4610      	mov	r0, r2
 8008f50:	f001 f86c 	bl	800a02c <SDMMC_CmdSendStatus>
 8008f54:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d001      	beq.n	8008f60 <SD_SendStatus+0x34>
  {
    return errorstate;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	e009      	b.n	8008f74 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	2100      	movs	r1, #0
 8008f66:	4618      	mov	r0, r3
 8008f68:	f000 fe51 	bl	8009c0e <SDMMC_GetResponse>
 8008f6c:	4602      	mov	r2, r0
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8008f72:	2300      	movs	r3, #0
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3710      	adds	r7, #16
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b086      	sub	sp, #24
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f88:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f8e:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d03f      	beq.n	8009016 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8008f96:	2300      	movs	r3, #0
 8008f98:	617b      	str	r3, [r7, #20]
 8008f9a:	e033      	b.n	8009004 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	f000 fdc3 	bl	8009b2c <SDMMC_ReadFIFO>
 8008fa6:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	b2da      	uxtb	r2, r3
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	3301      	adds	r3, #1
 8008fb4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	3b01      	subs	r3, #1
 8008fba:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	0a1b      	lsrs	r3, r3, #8
 8008fc0:	b2da      	uxtb	r2, r3
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	3301      	adds	r3, #1
 8008fca:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008fcc:	693b      	ldr	r3, [r7, #16]
 8008fce:	3b01      	subs	r3, #1
 8008fd0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	0c1b      	lsrs	r3, r3, #16
 8008fd6:	b2da      	uxtb	r2, r3
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	3301      	adds	r3, #1
 8008fe0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008fe2:	693b      	ldr	r3, [r7, #16]
 8008fe4:	3b01      	subs	r3, #1
 8008fe6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	0e1b      	lsrs	r3, r3, #24
 8008fec:	b2da      	uxtb	r2, r3
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	3301      	adds	r3, #1
 8008ff6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008ff8:	693b      	ldr	r3, [r7, #16]
 8008ffa:	3b01      	subs	r3, #1
 8008ffc:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8008ffe:	697b      	ldr	r3, [r7, #20]
 8009000:	3301      	adds	r3, #1
 8009002:	617b      	str	r3, [r7, #20]
 8009004:	697b      	ldr	r3, [r7, #20]
 8009006:	2b07      	cmp	r3, #7
 8009008:	d9c8      	bls.n	8008f9c <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	68fa      	ldr	r2, [r7, #12]
 800900e:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	693a      	ldr	r2, [r7, #16]
 8009014:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8009016:	bf00      	nop
 8009018:	3718      	adds	r7, #24
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}

0800901e <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800901e:	b580      	push	{r7, lr}
 8009020:	b086      	sub	sp, #24
 8009022:	af00      	add	r7, sp, #0
 8009024:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6a1b      	ldr	r3, [r3, #32]
 800902a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009030:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d043      	beq.n	80090c0 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8009038:	2300      	movs	r3, #0
 800903a:	617b      	str	r3, [r7, #20]
 800903c:	e037      	b.n	80090ae <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	781b      	ldrb	r3, [r3, #0]
 8009042:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	3301      	adds	r3, #1
 8009048:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	3b01      	subs	r3, #1
 800904e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	781b      	ldrb	r3, [r3, #0]
 8009054:	021a      	lsls	r2, r3, #8
 8009056:	68bb      	ldr	r3, [r7, #8]
 8009058:	4313      	orrs	r3, r2
 800905a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	3301      	adds	r3, #1
 8009060:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	3b01      	subs	r3, #1
 8009066:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	781b      	ldrb	r3, [r3, #0]
 800906c:	041a      	lsls	r2, r3, #16
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	4313      	orrs	r3, r2
 8009072:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	3301      	adds	r3, #1
 8009078:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	3b01      	subs	r3, #1
 800907e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	781b      	ldrb	r3, [r3, #0]
 8009084:	061a      	lsls	r2, r3, #24
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	4313      	orrs	r3, r2
 800908a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	3301      	adds	r3, #1
 8009090:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009092:	693b      	ldr	r3, [r7, #16]
 8009094:	3b01      	subs	r3, #1
 8009096:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f107 0208 	add.w	r2, r7, #8
 80090a0:	4611      	mov	r1, r2
 80090a2:	4618      	mov	r0, r3
 80090a4:	f000 fd4f 	bl	8009b46 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	3301      	adds	r3, #1
 80090ac:	617b      	str	r3, [r7, #20]
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	2b07      	cmp	r3, #7
 80090b2:	d9c4      	bls.n	800903e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	68fa      	ldr	r2, [r7, #12]
 80090b8:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	693a      	ldr	r2, [r7, #16]
 80090be:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 80090c0:	bf00      	nop
 80090c2:	3718      	adds	r7, #24
 80090c4:	46bd      	mov	sp, r7
 80090c6:	bd80      	pop	{r7, pc}

080090c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b082      	sub	sp, #8
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d101      	bne.n	80090da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80090d6:	2301      	movs	r3, #1
 80090d8:	e040      	b.n	800915c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d106      	bne.n	80090f0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2200      	movs	r2, #0
 80090e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	f7f8 ffc8 	bl	8002080 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2224      	movs	r2, #36	@ 0x24
 80090f4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	681a      	ldr	r2, [r3, #0]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f022 0201 	bic.w	r2, r2, #1
 8009104:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800910a:	2b00      	cmp	r3, #0
 800910c:	d002      	beq.n	8009114 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f000 fb16 	bl	8009740 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 f8af 	bl	8009278 <UART_SetConfig>
 800911a:	4603      	mov	r3, r0
 800911c:	2b01      	cmp	r3, #1
 800911e:	d101      	bne.n	8009124 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009120:	2301      	movs	r3, #1
 8009122:	e01b      	b.n	800915c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	685a      	ldr	r2, [r3, #4]
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009132:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	689a      	ldr	r2, [r3, #8]
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009142:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	681a      	ldr	r2, [r3, #0]
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f042 0201 	orr.w	r2, r2, #1
 8009152:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f000 fb95 	bl	8009884 <UART_CheckIdleState>
 800915a:	4603      	mov	r3, r0
}
 800915c:	4618      	mov	r0, r3
 800915e:	3708      	adds	r7, #8
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}

08009164 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b08a      	sub	sp, #40	@ 0x28
 8009168:	af02      	add	r7, sp, #8
 800916a:	60f8      	str	r0, [r7, #12]
 800916c:	60b9      	str	r1, [r7, #8]
 800916e:	603b      	str	r3, [r7, #0]
 8009170:	4613      	mov	r3, r2
 8009172:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009178:	2b20      	cmp	r3, #32
 800917a:	d177      	bne.n	800926c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d002      	beq.n	8009188 <HAL_UART_Transmit+0x24>
 8009182:	88fb      	ldrh	r3, [r7, #6]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d101      	bne.n	800918c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009188:	2301      	movs	r3, #1
 800918a:	e070      	b.n	800926e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	2200      	movs	r2, #0
 8009190:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	2221      	movs	r2, #33	@ 0x21
 8009198:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800919a:	f7fb f905 	bl	80043a8 <HAL_GetTick>
 800919e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	88fa      	ldrh	r2, [r7, #6]
 80091a4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	88fa      	ldrh	r2, [r7, #6]
 80091ac:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	689b      	ldr	r3, [r3, #8]
 80091b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091b8:	d108      	bne.n	80091cc <HAL_UART_Transmit+0x68>
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	691b      	ldr	r3, [r3, #16]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d104      	bne.n	80091cc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80091c2:	2300      	movs	r3, #0
 80091c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	61bb      	str	r3, [r7, #24]
 80091ca:	e003      	b.n	80091d4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80091d0:	2300      	movs	r3, #0
 80091d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80091d4:	e02f      	b.n	8009236 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	9300      	str	r3, [sp, #0]
 80091da:	697b      	ldr	r3, [r7, #20]
 80091dc:	2200      	movs	r2, #0
 80091de:	2180      	movs	r1, #128	@ 0x80
 80091e0:	68f8      	ldr	r0, [r7, #12]
 80091e2:	f000 fba6 	bl	8009932 <UART_WaitOnFlagUntilTimeout>
 80091e6:	4603      	mov	r3, r0
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d004      	beq.n	80091f6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	2220      	movs	r2, #32
 80091f0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80091f2:	2303      	movs	r3, #3
 80091f4:	e03b      	b.n	800926e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80091f6:	69fb      	ldr	r3, [r7, #28]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d10b      	bne.n	8009214 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80091fc:	69bb      	ldr	r3, [r7, #24]
 80091fe:	881b      	ldrh	r3, [r3, #0]
 8009200:	461a      	mov	r2, r3
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800920a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800920c:	69bb      	ldr	r3, [r7, #24]
 800920e:	3302      	adds	r3, #2
 8009210:	61bb      	str	r3, [r7, #24]
 8009212:	e007      	b.n	8009224 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009214:	69fb      	ldr	r3, [r7, #28]
 8009216:	781a      	ldrb	r2, [r3, #0]
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800921e:	69fb      	ldr	r3, [r7, #28]
 8009220:	3301      	adds	r3, #1
 8009222:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800922a:	b29b      	uxth	r3, r3
 800922c:	3b01      	subs	r3, #1
 800922e:	b29a      	uxth	r2, r3
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800923c:	b29b      	uxth	r3, r3
 800923e:	2b00      	cmp	r3, #0
 8009240:	d1c9      	bne.n	80091d6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	9300      	str	r3, [sp, #0]
 8009246:	697b      	ldr	r3, [r7, #20]
 8009248:	2200      	movs	r2, #0
 800924a:	2140      	movs	r1, #64	@ 0x40
 800924c:	68f8      	ldr	r0, [r7, #12]
 800924e:	f000 fb70 	bl	8009932 <UART_WaitOnFlagUntilTimeout>
 8009252:	4603      	mov	r3, r0
 8009254:	2b00      	cmp	r3, #0
 8009256:	d004      	beq.n	8009262 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	2220      	movs	r2, #32
 800925c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800925e:	2303      	movs	r3, #3
 8009260:	e005      	b.n	800926e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2220      	movs	r2, #32
 8009266:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009268:	2300      	movs	r3, #0
 800926a:	e000      	b.n	800926e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800926c:	2302      	movs	r3, #2
  }
}
 800926e:	4618      	mov	r0, r3
 8009270:	3720      	adds	r7, #32
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}
	...

08009278 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b088      	sub	sp, #32
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009280:	2300      	movs	r3, #0
 8009282:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	689a      	ldr	r2, [r3, #8]
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	691b      	ldr	r3, [r3, #16]
 800928c:	431a      	orrs	r2, r3
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	695b      	ldr	r3, [r3, #20]
 8009292:	431a      	orrs	r2, r3
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	69db      	ldr	r3, [r3, #28]
 8009298:	4313      	orrs	r3, r2
 800929a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	681a      	ldr	r2, [r3, #0]
 80092a2:	4ba6      	ldr	r3, [pc, #664]	@ (800953c <UART_SetConfig+0x2c4>)
 80092a4:	4013      	ands	r3, r2
 80092a6:	687a      	ldr	r2, [r7, #4]
 80092a8:	6812      	ldr	r2, [r2, #0]
 80092aa:	6979      	ldr	r1, [r7, #20]
 80092ac:	430b      	orrs	r3, r1
 80092ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	685b      	ldr	r3, [r3, #4]
 80092b6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	68da      	ldr	r2, [r3, #12]
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	430a      	orrs	r2, r1
 80092c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	699b      	ldr	r3, [r3, #24]
 80092ca:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	6a1b      	ldr	r3, [r3, #32]
 80092d0:	697a      	ldr	r2, [r7, #20]
 80092d2:	4313      	orrs	r3, r2
 80092d4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	689b      	ldr	r3, [r3, #8]
 80092dc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	697a      	ldr	r2, [r7, #20]
 80092e6:	430a      	orrs	r2, r1
 80092e8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	4a94      	ldr	r2, [pc, #592]	@ (8009540 <UART_SetConfig+0x2c8>)
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d120      	bne.n	8009336 <UART_SetConfig+0xbe>
 80092f4:	4b93      	ldr	r3, [pc, #588]	@ (8009544 <UART_SetConfig+0x2cc>)
 80092f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092fa:	f003 0303 	and.w	r3, r3, #3
 80092fe:	2b03      	cmp	r3, #3
 8009300:	d816      	bhi.n	8009330 <UART_SetConfig+0xb8>
 8009302:	a201      	add	r2, pc, #4	@ (adr r2, 8009308 <UART_SetConfig+0x90>)
 8009304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009308:	08009319 	.word	0x08009319
 800930c:	08009325 	.word	0x08009325
 8009310:	0800931f 	.word	0x0800931f
 8009314:	0800932b 	.word	0x0800932b
 8009318:	2301      	movs	r3, #1
 800931a:	77fb      	strb	r3, [r7, #31]
 800931c:	e150      	b.n	80095c0 <UART_SetConfig+0x348>
 800931e:	2302      	movs	r3, #2
 8009320:	77fb      	strb	r3, [r7, #31]
 8009322:	e14d      	b.n	80095c0 <UART_SetConfig+0x348>
 8009324:	2304      	movs	r3, #4
 8009326:	77fb      	strb	r3, [r7, #31]
 8009328:	e14a      	b.n	80095c0 <UART_SetConfig+0x348>
 800932a:	2308      	movs	r3, #8
 800932c:	77fb      	strb	r3, [r7, #31]
 800932e:	e147      	b.n	80095c0 <UART_SetConfig+0x348>
 8009330:	2310      	movs	r3, #16
 8009332:	77fb      	strb	r3, [r7, #31]
 8009334:	e144      	b.n	80095c0 <UART_SetConfig+0x348>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a83      	ldr	r2, [pc, #524]	@ (8009548 <UART_SetConfig+0x2d0>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d132      	bne.n	80093a6 <UART_SetConfig+0x12e>
 8009340:	4b80      	ldr	r3, [pc, #512]	@ (8009544 <UART_SetConfig+0x2cc>)
 8009342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009346:	f003 030c 	and.w	r3, r3, #12
 800934a:	2b0c      	cmp	r3, #12
 800934c:	d828      	bhi.n	80093a0 <UART_SetConfig+0x128>
 800934e:	a201      	add	r2, pc, #4	@ (adr r2, 8009354 <UART_SetConfig+0xdc>)
 8009350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009354:	08009389 	.word	0x08009389
 8009358:	080093a1 	.word	0x080093a1
 800935c:	080093a1 	.word	0x080093a1
 8009360:	080093a1 	.word	0x080093a1
 8009364:	08009395 	.word	0x08009395
 8009368:	080093a1 	.word	0x080093a1
 800936c:	080093a1 	.word	0x080093a1
 8009370:	080093a1 	.word	0x080093a1
 8009374:	0800938f 	.word	0x0800938f
 8009378:	080093a1 	.word	0x080093a1
 800937c:	080093a1 	.word	0x080093a1
 8009380:	080093a1 	.word	0x080093a1
 8009384:	0800939b 	.word	0x0800939b
 8009388:	2300      	movs	r3, #0
 800938a:	77fb      	strb	r3, [r7, #31]
 800938c:	e118      	b.n	80095c0 <UART_SetConfig+0x348>
 800938e:	2302      	movs	r3, #2
 8009390:	77fb      	strb	r3, [r7, #31]
 8009392:	e115      	b.n	80095c0 <UART_SetConfig+0x348>
 8009394:	2304      	movs	r3, #4
 8009396:	77fb      	strb	r3, [r7, #31]
 8009398:	e112      	b.n	80095c0 <UART_SetConfig+0x348>
 800939a:	2308      	movs	r3, #8
 800939c:	77fb      	strb	r3, [r7, #31]
 800939e:	e10f      	b.n	80095c0 <UART_SetConfig+0x348>
 80093a0:	2310      	movs	r3, #16
 80093a2:	77fb      	strb	r3, [r7, #31]
 80093a4:	e10c      	b.n	80095c0 <UART_SetConfig+0x348>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4a68      	ldr	r2, [pc, #416]	@ (800954c <UART_SetConfig+0x2d4>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d120      	bne.n	80093f2 <UART_SetConfig+0x17a>
 80093b0:	4b64      	ldr	r3, [pc, #400]	@ (8009544 <UART_SetConfig+0x2cc>)
 80093b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093b6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80093ba:	2b30      	cmp	r3, #48	@ 0x30
 80093bc:	d013      	beq.n	80093e6 <UART_SetConfig+0x16e>
 80093be:	2b30      	cmp	r3, #48	@ 0x30
 80093c0:	d814      	bhi.n	80093ec <UART_SetConfig+0x174>
 80093c2:	2b20      	cmp	r3, #32
 80093c4:	d009      	beq.n	80093da <UART_SetConfig+0x162>
 80093c6:	2b20      	cmp	r3, #32
 80093c8:	d810      	bhi.n	80093ec <UART_SetConfig+0x174>
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d002      	beq.n	80093d4 <UART_SetConfig+0x15c>
 80093ce:	2b10      	cmp	r3, #16
 80093d0:	d006      	beq.n	80093e0 <UART_SetConfig+0x168>
 80093d2:	e00b      	b.n	80093ec <UART_SetConfig+0x174>
 80093d4:	2300      	movs	r3, #0
 80093d6:	77fb      	strb	r3, [r7, #31]
 80093d8:	e0f2      	b.n	80095c0 <UART_SetConfig+0x348>
 80093da:	2302      	movs	r3, #2
 80093dc:	77fb      	strb	r3, [r7, #31]
 80093de:	e0ef      	b.n	80095c0 <UART_SetConfig+0x348>
 80093e0:	2304      	movs	r3, #4
 80093e2:	77fb      	strb	r3, [r7, #31]
 80093e4:	e0ec      	b.n	80095c0 <UART_SetConfig+0x348>
 80093e6:	2308      	movs	r3, #8
 80093e8:	77fb      	strb	r3, [r7, #31]
 80093ea:	e0e9      	b.n	80095c0 <UART_SetConfig+0x348>
 80093ec:	2310      	movs	r3, #16
 80093ee:	77fb      	strb	r3, [r7, #31]
 80093f0:	e0e6      	b.n	80095c0 <UART_SetConfig+0x348>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	4a56      	ldr	r2, [pc, #344]	@ (8009550 <UART_SetConfig+0x2d8>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	d120      	bne.n	800943e <UART_SetConfig+0x1c6>
 80093fc:	4b51      	ldr	r3, [pc, #324]	@ (8009544 <UART_SetConfig+0x2cc>)
 80093fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009402:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009406:	2bc0      	cmp	r3, #192	@ 0xc0
 8009408:	d013      	beq.n	8009432 <UART_SetConfig+0x1ba>
 800940a:	2bc0      	cmp	r3, #192	@ 0xc0
 800940c:	d814      	bhi.n	8009438 <UART_SetConfig+0x1c0>
 800940e:	2b80      	cmp	r3, #128	@ 0x80
 8009410:	d009      	beq.n	8009426 <UART_SetConfig+0x1ae>
 8009412:	2b80      	cmp	r3, #128	@ 0x80
 8009414:	d810      	bhi.n	8009438 <UART_SetConfig+0x1c0>
 8009416:	2b00      	cmp	r3, #0
 8009418:	d002      	beq.n	8009420 <UART_SetConfig+0x1a8>
 800941a:	2b40      	cmp	r3, #64	@ 0x40
 800941c:	d006      	beq.n	800942c <UART_SetConfig+0x1b4>
 800941e:	e00b      	b.n	8009438 <UART_SetConfig+0x1c0>
 8009420:	2300      	movs	r3, #0
 8009422:	77fb      	strb	r3, [r7, #31]
 8009424:	e0cc      	b.n	80095c0 <UART_SetConfig+0x348>
 8009426:	2302      	movs	r3, #2
 8009428:	77fb      	strb	r3, [r7, #31]
 800942a:	e0c9      	b.n	80095c0 <UART_SetConfig+0x348>
 800942c:	2304      	movs	r3, #4
 800942e:	77fb      	strb	r3, [r7, #31]
 8009430:	e0c6      	b.n	80095c0 <UART_SetConfig+0x348>
 8009432:	2308      	movs	r3, #8
 8009434:	77fb      	strb	r3, [r7, #31]
 8009436:	e0c3      	b.n	80095c0 <UART_SetConfig+0x348>
 8009438:	2310      	movs	r3, #16
 800943a:	77fb      	strb	r3, [r7, #31]
 800943c:	e0c0      	b.n	80095c0 <UART_SetConfig+0x348>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	4a44      	ldr	r2, [pc, #272]	@ (8009554 <UART_SetConfig+0x2dc>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d125      	bne.n	8009494 <UART_SetConfig+0x21c>
 8009448:	4b3e      	ldr	r3, [pc, #248]	@ (8009544 <UART_SetConfig+0x2cc>)
 800944a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800944e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009452:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009456:	d017      	beq.n	8009488 <UART_SetConfig+0x210>
 8009458:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800945c:	d817      	bhi.n	800948e <UART_SetConfig+0x216>
 800945e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009462:	d00b      	beq.n	800947c <UART_SetConfig+0x204>
 8009464:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009468:	d811      	bhi.n	800948e <UART_SetConfig+0x216>
 800946a:	2b00      	cmp	r3, #0
 800946c:	d003      	beq.n	8009476 <UART_SetConfig+0x1fe>
 800946e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009472:	d006      	beq.n	8009482 <UART_SetConfig+0x20a>
 8009474:	e00b      	b.n	800948e <UART_SetConfig+0x216>
 8009476:	2300      	movs	r3, #0
 8009478:	77fb      	strb	r3, [r7, #31]
 800947a:	e0a1      	b.n	80095c0 <UART_SetConfig+0x348>
 800947c:	2302      	movs	r3, #2
 800947e:	77fb      	strb	r3, [r7, #31]
 8009480:	e09e      	b.n	80095c0 <UART_SetConfig+0x348>
 8009482:	2304      	movs	r3, #4
 8009484:	77fb      	strb	r3, [r7, #31]
 8009486:	e09b      	b.n	80095c0 <UART_SetConfig+0x348>
 8009488:	2308      	movs	r3, #8
 800948a:	77fb      	strb	r3, [r7, #31]
 800948c:	e098      	b.n	80095c0 <UART_SetConfig+0x348>
 800948e:	2310      	movs	r3, #16
 8009490:	77fb      	strb	r3, [r7, #31]
 8009492:	e095      	b.n	80095c0 <UART_SetConfig+0x348>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	4a2f      	ldr	r2, [pc, #188]	@ (8009558 <UART_SetConfig+0x2e0>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d125      	bne.n	80094ea <UART_SetConfig+0x272>
 800949e:	4b29      	ldr	r3, [pc, #164]	@ (8009544 <UART_SetConfig+0x2cc>)
 80094a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80094a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80094ac:	d017      	beq.n	80094de <UART_SetConfig+0x266>
 80094ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80094b2:	d817      	bhi.n	80094e4 <UART_SetConfig+0x26c>
 80094b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094b8:	d00b      	beq.n	80094d2 <UART_SetConfig+0x25a>
 80094ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094be:	d811      	bhi.n	80094e4 <UART_SetConfig+0x26c>
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d003      	beq.n	80094cc <UART_SetConfig+0x254>
 80094c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80094c8:	d006      	beq.n	80094d8 <UART_SetConfig+0x260>
 80094ca:	e00b      	b.n	80094e4 <UART_SetConfig+0x26c>
 80094cc:	2301      	movs	r3, #1
 80094ce:	77fb      	strb	r3, [r7, #31]
 80094d0:	e076      	b.n	80095c0 <UART_SetConfig+0x348>
 80094d2:	2302      	movs	r3, #2
 80094d4:	77fb      	strb	r3, [r7, #31]
 80094d6:	e073      	b.n	80095c0 <UART_SetConfig+0x348>
 80094d8:	2304      	movs	r3, #4
 80094da:	77fb      	strb	r3, [r7, #31]
 80094dc:	e070      	b.n	80095c0 <UART_SetConfig+0x348>
 80094de:	2308      	movs	r3, #8
 80094e0:	77fb      	strb	r3, [r7, #31]
 80094e2:	e06d      	b.n	80095c0 <UART_SetConfig+0x348>
 80094e4:	2310      	movs	r3, #16
 80094e6:	77fb      	strb	r3, [r7, #31]
 80094e8:	e06a      	b.n	80095c0 <UART_SetConfig+0x348>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4a1b      	ldr	r2, [pc, #108]	@ (800955c <UART_SetConfig+0x2e4>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d138      	bne.n	8009566 <UART_SetConfig+0x2ee>
 80094f4:	4b13      	ldr	r3, [pc, #76]	@ (8009544 <UART_SetConfig+0x2cc>)
 80094f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094fa:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80094fe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009502:	d017      	beq.n	8009534 <UART_SetConfig+0x2bc>
 8009504:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009508:	d82a      	bhi.n	8009560 <UART_SetConfig+0x2e8>
 800950a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800950e:	d00b      	beq.n	8009528 <UART_SetConfig+0x2b0>
 8009510:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009514:	d824      	bhi.n	8009560 <UART_SetConfig+0x2e8>
 8009516:	2b00      	cmp	r3, #0
 8009518:	d003      	beq.n	8009522 <UART_SetConfig+0x2aa>
 800951a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800951e:	d006      	beq.n	800952e <UART_SetConfig+0x2b6>
 8009520:	e01e      	b.n	8009560 <UART_SetConfig+0x2e8>
 8009522:	2300      	movs	r3, #0
 8009524:	77fb      	strb	r3, [r7, #31]
 8009526:	e04b      	b.n	80095c0 <UART_SetConfig+0x348>
 8009528:	2302      	movs	r3, #2
 800952a:	77fb      	strb	r3, [r7, #31]
 800952c:	e048      	b.n	80095c0 <UART_SetConfig+0x348>
 800952e:	2304      	movs	r3, #4
 8009530:	77fb      	strb	r3, [r7, #31]
 8009532:	e045      	b.n	80095c0 <UART_SetConfig+0x348>
 8009534:	2308      	movs	r3, #8
 8009536:	77fb      	strb	r3, [r7, #31]
 8009538:	e042      	b.n	80095c0 <UART_SetConfig+0x348>
 800953a:	bf00      	nop
 800953c:	efff69f3 	.word	0xefff69f3
 8009540:	40011000 	.word	0x40011000
 8009544:	40023800 	.word	0x40023800
 8009548:	40004400 	.word	0x40004400
 800954c:	40004800 	.word	0x40004800
 8009550:	40004c00 	.word	0x40004c00
 8009554:	40005000 	.word	0x40005000
 8009558:	40011400 	.word	0x40011400
 800955c:	40007800 	.word	0x40007800
 8009560:	2310      	movs	r3, #16
 8009562:	77fb      	strb	r3, [r7, #31]
 8009564:	e02c      	b.n	80095c0 <UART_SetConfig+0x348>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a72      	ldr	r2, [pc, #456]	@ (8009734 <UART_SetConfig+0x4bc>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d125      	bne.n	80095bc <UART_SetConfig+0x344>
 8009570:	4b71      	ldr	r3, [pc, #452]	@ (8009738 <UART_SetConfig+0x4c0>)
 8009572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009576:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800957a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800957e:	d017      	beq.n	80095b0 <UART_SetConfig+0x338>
 8009580:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009584:	d817      	bhi.n	80095b6 <UART_SetConfig+0x33e>
 8009586:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800958a:	d00b      	beq.n	80095a4 <UART_SetConfig+0x32c>
 800958c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009590:	d811      	bhi.n	80095b6 <UART_SetConfig+0x33e>
 8009592:	2b00      	cmp	r3, #0
 8009594:	d003      	beq.n	800959e <UART_SetConfig+0x326>
 8009596:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800959a:	d006      	beq.n	80095aa <UART_SetConfig+0x332>
 800959c:	e00b      	b.n	80095b6 <UART_SetConfig+0x33e>
 800959e:	2300      	movs	r3, #0
 80095a0:	77fb      	strb	r3, [r7, #31]
 80095a2:	e00d      	b.n	80095c0 <UART_SetConfig+0x348>
 80095a4:	2302      	movs	r3, #2
 80095a6:	77fb      	strb	r3, [r7, #31]
 80095a8:	e00a      	b.n	80095c0 <UART_SetConfig+0x348>
 80095aa:	2304      	movs	r3, #4
 80095ac:	77fb      	strb	r3, [r7, #31]
 80095ae:	e007      	b.n	80095c0 <UART_SetConfig+0x348>
 80095b0:	2308      	movs	r3, #8
 80095b2:	77fb      	strb	r3, [r7, #31]
 80095b4:	e004      	b.n	80095c0 <UART_SetConfig+0x348>
 80095b6:	2310      	movs	r3, #16
 80095b8:	77fb      	strb	r3, [r7, #31]
 80095ba:	e001      	b.n	80095c0 <UART_SetConfig+0x348>
 80095bc:	2310      	movs	r3, #16
 80095be:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	69db      	ldr	r3, [r3, #28]
 80095c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80095c8:	d15b      	bne.n	8009682 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80095ca:	7ffb      	ldrb	r3, [r7, #31]
 80095cc:	2b08      	cmp	r3, #8
 80095ce:	d828      	bhi.n	8009622 <UART_SetConfig+0x3aa>
 80095d0:	a201      	add	r2, pc, #4	@ (adr r2, 80095d8 <UART_SetConfig+0x360>)
 80095d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095d6:	bf00      	nop
 80095d8:	080095fd 	.word	0x080095fd
 80095dc:	08009605 	.word	0x08009605
 80095e0:	0800960d 	.word	0x0800960d
 80095e4:	08009623 	.word	0x08009623
 80095e8:	08009613 	.word	0x08009613
 80095ec:	08009623 	.word	0x08009623
 80095f0:	08009623 	.word	0x08009623
 80095f4:	08009623 	.word	0x08009623
 80095f8:	0800961b 	.word	0x0800961b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095fc:	f7fd fa36 	bl	8006a6c <HAL_RCC_GetPCLK1Freq>
 8009600:	61b8      	str	r0, [r7, #24]
        break;
 8009602:	e013      	b.n	800962c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009604:	f7fd fa46 	bl	8006a94 <HAL_RCC_GetPCLK2Freq>
 8009608:	61b8      	str	r0, [r7, #24]
        break;
 800960a:	e00f      	b.n	800962c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800960c:	4b4b      	ldr	r3, [pc, #300]	@ (800973c <UART_SetConfig+0x4c4>)
 800960e:	61bb      	str	r3, [r7, #24]
        break;
 8009610:	e00c      	b.n	800962c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009612:	f7fd f959 	bl	80068c8 <HAL_RCC_GetSysClockFreq>
 8009616:	61b8      	str	r0, [r7, #24]
        break;
 8009618:	e008      	b.n	800962c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800961a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800961e:	61bb      	str	r3, [r7, #24]
        break;
 8009620:	e004      	b.n	800962c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009622:	2300      	movs	r3, #0
 8009624:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009626:	2301      	movs	r3, #1
 8009628:	77bb      	strb	r3, [r7, #30]
        break;
 800962a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800962c:	69bb      	ldr	r3, [r7, #24]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d074      	beq.n	800971c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009632:	69bb      	ldr	r3, [r7, #24]
 8009634:	005a      	lsls	r2, r3, #1
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	685b      	ldr	r3, [r3, #4]
 800963a:	085b      	lsrs	r3, r3, #1
 800963c:	441a      	add	r2, r3
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	685b      	ldr	r3, [r3, #4]
 8009642:	fbb2 f3f3 	udiv	r3, r2, r3
 8009646:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	2b0f      	cmp	r3, #15
 800964c:	d916      	bls.n	800967c <UART_SetConfig+0x404>
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009654:	d212      	bcs.n	800967c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009656:	693b      	ldr	r3, [r7, #16]
 8009658:	b29b      	uxth	r3, r3
 800965a:	f023 030f 	bic.w	r3, r3, #15
 800965e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009660:	693b      	ldr	r3, [r7, #16]
 8009662:	085b      	lsrs	r3, r3, #1
 8009664:	b29b      	uxth	r3, r3
 8009666:	f003 0307 	and.w	r3, r3, #7
 800966a:	b29a      	uxth	r2, r3
 800966c:	89fb      	ldrh	r3, [r7, #14]
 800966e:	4313      	orrs	r3, r2
 8009670:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	89fa      	ldrh	r2, [r7, #14]
 8009678:	60da      	str	r2, [r3, #12]
 800967a:	e04f      	b.n	800971c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800967c:	2301      	movs	r3, #1
 800967e:	77bb      	strb	r3, [r7, #30]
 8009680:	e04c      	b.n	800971c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009682:	7ffb      	ldrb	r3, [r7, #31]
 8009684:	2b08      	cmp	r3, #8
 8009686:	d828      	bhi.n	80096da <UART_SetConfig+0x462>
 8009688:	a201      	add	r2, pc, #4	@ (adr r2, 8009690 <UART_SetConfig+0x418>)
 800968a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800968e:	bf00      	nop
 8009690:	080096b5 	.word	0x080096b5
 8009694:	080096bd 	.word	0x080096bd
 8009698:	080096c5 	.word	0x080096c5
 800969c:	080096db 	.word	0x080096db
 80096a0:	080096cb 	.word	0x080096cb
 80096a4:	080096db 	.word	0x080096db
 80096a8:	080096db 	.word	0x080096db
 80096ac:	080096db 	.word	0x080096db
 80096b0:	080096d3 	.word	0x080096d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80096b4:	f7fd f9da 	bl	8006a6c <HAL_RCC_GetPCLK1Freq>
 80096b8:	61b8      	str	r0, [r7, #24]
        break;
 80096ba:	e013      	b.n	80096e4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80096bc:	f7fd f9ea 	bl	8006a94 <HAL_RCC_GetPCLK2Freq>
 80096c0:	61b8      	str	r0, [r7, #24]
        break;
 80096c2:	e00f      	b.n	80096e4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80096c4:	4b1d      	ldr	r3, [pc, #116]	@ (800973c <UART_SetConfig+0x4c4>)
 80096c6:	61bb      	str	r3, [r7, #24]
        break;
 80096c8:	e00c      	b.n	80096e4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80096ca:	f7fd f8fd 	bl	80068c8 <HAL_RCC_GetSysClockFreq>
 80096ce:	61b8      	str	r0, [r7, #24]
        break;
 80096d0:	e008      	b.n	80096e4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80096d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80096d6:	61bb      	str	r3, [r7, #24]
        break;
 80096d8:	e004      	b.n	80096e4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80096da:	2300      	movs	r3, #0
 80096dc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80096de:	2301      	movs	r3, #1
 80096e0:	77bb      	strb	r3, [r7, #30]
        break;
 80096e2:	bf00      	nop
    }

    if (pclk != 0U)
 80096e4:	69bb      	ldr	r3, [r7, #24]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d018      	beq.n	800971c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	685b      	ldr	r3, [r3, #4]
 80096ee:	085a      	lsrs	r2, r3, #1
 80096f0:	69bb      	ldr	r3, [r7, #24]
 80096f2:	441a      	add	r2, r3
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	685b      	ldr	r3, [r3, #4]
 80096f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80096fc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	2b0f      	cmp	r3, #15
 8009702:	d909      	bls.n	8009718 <UART_SetConfig+0x4a0>
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800970a:	d205      	bcs.n	8009718 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800970c:	693b      	ldr	r3, [r7, #16]
 800970e:	b29a      	uxth	r2, r3
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	60da      	str	r2, [r3, #12]
 8009716:	e001      	b.n	800971c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009718:	2301      	movs	r3, #1
 800971a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2200      	movs	r2, #0
 8009720:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2200      	movs	r2, #0
 8009726:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009728:	7fbb      	ldrb	r3, [r7, #30]
}
 800972a:	4618      	mov	r0, r3
 800972c:	3720      	adds	r7, #32
 800972e:	46bd      	mov	sp, r7
 8009730:	bd80      	pop	{r7, pc}
 8009732:	bf00      	nop
 8009734:	40007c00 	.word	0x40007c00
 8009738:	40023800 	.word	0x40023800
 800973c:	00f42400 	.word	0x00f42400

08009740 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009740:	b480      	push	{r7}
 8009742:	b083      	sub	sp, #12
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800974c:	f003 0308 	and.w	r3, r3, #8
 8009750:	2b00      	cmp	r3, #0
 8009752:	d00a      	beq.n	800976a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	685b      	ldr	r3, [r3, #4]
 800975a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	430a      	orrs	r2, r1
 8009768:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800976e:	f003 0301 	and.w	r3, r3, #1
 8009772:	2b00      	cmp	r3, #0
 8009774:	d00a      	beq.n	800978c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	685b      	ldr	r3, [r3, #4]
 800977c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	430a      	orrs	r2, r1
 800978a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009790:	f003 0302 	and.w	r3, r3, #2
 8009794:	2b00      	cmp	r3, #0
 8009796:	d00a      	beq.n	80097ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	430a      	orrs	r2, r1
 80097ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097b2:	f003 0304 	and.w	r3, r3, #4
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d00a      	beq.n	80097d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	685b      	ldr	r3, [r3, #4]
 80097c0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	430a      	orrs	r2, r1
 80097ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097d4:	f003 0310 	and.w	r3, r3, #16
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d00a      	beq.n	80097f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	689b      	ldr	r3, [r3, #8]
 80097e2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	430a      	orrs	r2, r1
 80097f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097f6:	f003 0320 	and.w	r3, r3, #32
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d00a      	beq.n	8009814 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	689b      	ldr	r3, [r3, #8]
 8009804:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	430a      	orrs	r2, r1
 8009812:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800981c:	2b00      	cmp	r3, #0
 800981e:	d01a      	beq.n	8009856 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	685b      	ldr	r3, [r3, #4]
 8009826:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	430a      	orrs	r2, r1
 8009834:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800983a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800983e:	d10a      	bne.n	8009856 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	685b      	ldr	r3, [r3, #4]
 8009846:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	430a      	orrs	r2, r1
 8009854:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800985a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800985e:	2b00      	cmp	r3, #0
 8009860:	d00a      	beq.n	8009878 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	685b      	ldr	r3, [r3, #4]
 8009868:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	430a      	orrs	r2, r1
 8009876:	605a      	str	r2, [r3, #4]
  }
}
 8009878:	bf00      	nop
 800987a:	370c      	adds	r7, #12
 800987c:	46bd      	mov	sp, r7
 800987e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009882:	4770      	bx	lr

08009884 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b08c      	sub	sp, #48	@ 0x30
 8009888:	af02      	add	r7, sp, #8
 800988a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2200      	movs	r2, #0
 8009890:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009894:	f7fa fd88 	bl	80043a8 <HAL_GetTick>
 8009898:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f003 0308 	and.w	r3, r3, #8
 80098a4:	2b08      	cmp	r3, #8
 80098a6:	d12e      	bne.n	8009906 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80098a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80098ac:	9300      	str	r3, [sp, #0]
 80098ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b0:	2200      	movs	r2, #0
 80098b2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	f000 f83b 	bl	8009932 <UART_WaitOnFlagUntilTimeout>
 80098bc:	4603      	mov	r3, r0
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d021      	beq.n	8009906 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098c8:	693b      	ldr	r3, [r7, #16]
 80098ca:	e853 3f00 	ldrex	r3, [r3]
 80098ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80098d6:	623b      	str	r3, [r7, #32]
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	461a      	mov	r2, r3
 80098de:	6a3b      	ldr	r3, [r7, #32]
 80098e0:	61fb      	str	r3, [r7, #28]
 80098e2:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098e4:	69b9      	ldr	r1, [r7, #24]
 80098e6:	69fa      	ldr	r2, [r7, #28]
 80098e8:	e841 2300 	strex	r3, r2, [r1]
 80098ec:	617b      	str	r3, [r7, #20]
   return(result);
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d1e6      	bne.n	80098c2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2220      	movs	r2, #32
 80098f8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2200      	movs	r2, #0
 80098fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009902:	2303      	movs	r3, #3
 8009904:	e011      	b.n	800992a <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2220      	movs	r2, #32
 800990a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2220      	movs	r2, #32
 8009910:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2200      	movs	r2, #0
 8009918:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2200      	movs	r2, #0
 800991e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2200      	movs	r2, #0
 8009924:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009928:	2300      	movs	r3, #0
}
 800992a:	4618      	mov	r0, r3
 800992c:	3728      	adds	r7, #40	@ 0x28
 800992e:	46bd      	mov	sp, r7
 8009930:	bd80      	pop	{r7, pc}

08009932 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009932:	b580      	push	{r7, lr}
 8009934:	b084      	sub	sp, #16
 8009936:	af00      	add	r7, sp, #0
 8009938:	60f8      	str	r0, [r7, #12]
 800993a:	60b9      	str	r1, [r7, #8]
 800993c:	603b      	str	r3, [r7, #0]
 800993e:	4613      	mov	r3, r2
 8009940:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009942:	e04f      	b.n	80099e4 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009944:	69bb      	ldr	r3, [r7, #24]
 8009946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800994a:	d04b      	beq.n	80099e4 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800994c:	f7fa fd2c 	bl	80043a8 <HAL_GetTick>
 8009950:	4602      	mov	r2, r0
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	1ad3      	subs	r3, r2, r3
 8009956:	69ba      	ldr	r2, [r7, #24]
 8009958:	429a      	cmp	r2, r3
 800995a:	d302      	bcc.n	8009962 <UART_WaitOnFlagUntilTimeout+0x30>
 800995c:	69bb      	ldr	r3, [r7, #24]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d101      	bne.n	8009966 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009962:	2303      	movs	r3, #3
 8009964:	e04e      	b.n	8009a04 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f003 0304 	and.w	r3, r3, #4
 8009970:	2b00      	cmp	r3, #0
 8009972:	d037      	beq.n	80099e4 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	2b80      	cmp	r3, #128	@ 0x80
 8009978:	d034      	beq.n	80099e4 <UART_WaitOnFlagUntilTimeout+0xb2>
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	2b40      	cmp	r3, #64	@ 0x40
 800997e:	d031      	beq.n	80099e4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	69db      	ldr	r3, [r3, #28]
 8009986:	f003 0308 	and.w	r3, r3, #8
 800998a:	2b08      	cmp	r3, #8
 800998c:	d110      	bne.n	80099b0 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	2208      	movs	r2, #8
 8009994:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009996:	68f8      	ldr	r0, [r7, #12]
 8009998:	f000 f838 	bl	8009a0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2208      	movs	r2, #8
 80099a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	2200      	movs	r2, #0
 80099a8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80099ac:	2301      	movs	r3, #1
 80099ae:	e029      	b.n	8009a04 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	69db      	ldr	r3, [r3, #28]
 80099b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80099ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099be:	d111      	bne.n	80099e4 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80099c8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099ca:	68f8      	ldr	r0, [r7, #12]
 80099cc:	f000 f81e 	bl	8009a0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	2220      	movs	r2, #32
 80099d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	2200      	movs	r2, #0
 80099dc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80099e0:	2303      	movs	r3, #3
 80099e2:	e00f      	b.n	8009a04 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	69da      	ldr	r2, [r3, #28]
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	4013      	ands	r3, r2
 80099ee:	68ba      	ldr	r2, [r7, #8]
 80099f0:	429a      	cmp	r2, r3
 80099f2:	bf0c      	ite	eq
 80099f4:	2301      	moveq	r3, #1
 80099f6:	2300      	movne	r3, #0
 80099f8:	b2db      	uxtb	r3, r3
 80099fa:	461a      	mov	r2, r3
 80099fc:	79fb      	ldrb	r3, [r7, #7]
 80099fe:	429a      	cmp	r2, r3
 8009a00:	d0a0      	beq.n	8009944 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a02:	2300      	movs	r3, #0
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	3710      	adds	r7, #16
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}

08009a0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	b095      	sub	sp, #84	@ 0x54
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a1c:	e853 3f00 	ldrex	r3, [r3]
 8009a20:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	461a      	mov	r2, r3
 8009a30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a32:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a34:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a36:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009a38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009a3a:	e841 2300 	strex	r3, r2, [r1]
 8009a3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009a40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d1e6      	bne.n	8009a14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	3308      	adds	r3, #8
 8009a4c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a4e:	6a3b      	ldr	r3, [r7, #32]
 8009a50:	e853 3f00 	ldrex	r3, [r3]
 8009a54:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a56:	69fb      	ldr	r3, [r7, #28]
 8009a58:	f023 0301 	bic.w	r3, r3, #1
 8009a5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	3308      	adds	r3, #8
 8009a64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a66:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a68:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a6a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a6e:	e841 2300 	strex	r3, r2, [r1]
 8009a72:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d1e5      	bne.n	8009a46 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a7e:	2b01      	cmp	r3, #1
 8009a80:	d118      	bne.n	8009ab4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	e853 3f00 	ldrex	r3, [r3]
 8009a8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a90:	68bb      	ldr	r3, [r7, #8]
 8009a92:	f023 0310 	bic.w	r3, r3, #16
 8009a96:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	461a      	mov	r2, r3
 8009a9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009aa0:	61bb      	str	r3, [r7, #24]
 8009aa2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aa4:	6979      	ldr	r1, [r7, #20]
 8009aa6:	69ba      	ldr	r2, [r7, #24]
 8009aa8:	e841 2300 	strex	r3, r2, [r1]
 8009aac:	613b      	str	r3, [r7, #16]
   return(result);
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d1e6      	bne.n	8009a82 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2220      	movs	r2, #32
 8009ab8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009ac8:	bf00      	nop
 8009aca:	3754      	adds	r7, #84	@ 0x54
 8009acc:	46bd      	mov	sp, r7
 8009ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad2:	4770      	bx	lr

08009ad4 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8009ad4:	b084      	sub	sp, #16
 8009ad6:	b480      	push	{r7}
 8009ad8:	b085      	sub	sp, #20
 8009ada:	af00      	add	r7, sp, #0
 8009adc:	6078      	str	r0, [r7, #4]
 8009ade:	f107 001c 	add.w	r0, r7, #28
 8009ae2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009aea:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009aec:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8009aee:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8009af2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8009af6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8009afa:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8009afe:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009b00:	68fa      	ldr	r2, [r7, #12]
 8009b02:	4313      	orrs	r3, r2
 8009b04:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	685a      	ldr	r2, [r3, #4]
 8009b0a:	4b07      	ldr	r3, [pc, #28]	@ (8009b28 <SDMMC_Init+0x54>)
 8009b0c:	4013      	ands	r3, r2
 8009b0e:	68fa      	ldr	r2, [r7, #12]
 8009b10:	431a      	orrs	r2, r3
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009b16:	2300      	movs	r3, #0
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	3714      	adds	r7, #20
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b22:	b004      	add	sp, #16
 8009b24:	4770      	bx	lr
 8009b26:	bf00      	nop
 8009b28:	ffff8100 	.word	0xffff8100

08009b2c <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b083      	sub	sp, #12
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	370c      	adds	r7, #12
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b44:	4770      	bx	lr

08009b46 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 8009b46:	b480      	push	{r7}
 8009b48:	b083      	sub	sp, #12
 8009b4a:	af00      	add	r7, sp, #0
 8009b4c:	6078      	str	r0, [r7, #4]
 8009b4e:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	681a      	ldr	r2, [r3, #0]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009b5a:	2300      	movs	r3, #0
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	370c      	adds	r7, #12
 8009b60:	46bd      	mov	sp, r7
 8009b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b66:	4770      	bx	lr

08009b68 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8009b68:	b480      	push	{r7}
 8009b6a:	b083      	sub	sp, #12
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2203      	movs	r2, #3
 8009b74:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8009b76:	2300      	movs	r3, #0
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	370c      	adds	r7, #12
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b82:	4770      	bx	lr

08009b84 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8009b84:	b480      	push	{r7}
 8009b86:	b083      	sub	sp, #12
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f003 0303 	and.w	r3, r3, #3
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	370c      	adds	r7, #12
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9e:	4770      	bx	lr

08009ba0 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8009ba0:	b480      	push	{r7}
 8009ba2:	b085      	sub	sp, #20
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009baa:	2300      	movs	r3, #0
 8009bac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	681a      	ldr	r2, [r3, #0]
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009bbe:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009bc4:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009bca:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009bcc:	68fa      	ldr	r2, [r7, #12]
 8009bce:	4313      	orrs	r3, r2
 8009bd0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	68da      	ldr	r2, [r3, #12]
 8009bd6:	4b06      	ldr	r3, [pc, #24]	@ (8009bf0 <SDMMC_SendCommand+0x50>)
 8009bd8:	4013      	ands	r3, r2
 8009bda:	68fa      	ldr	r2, [r7, #12]
 8009bdc:	431a      	orrs	r2, r3
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8009be2:	2300      	movs	r3, #0
}
 8009be4:	4618      	mov	r0, r3
 8009be6:	3714      	adds	r7, #20
 8009be8:	46bd      	mov	sp, r7
 8009bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bee:	4770      	bx	lr
 8009bf0:	fffff000 	.word	0xfffff000

08009bf4 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8009bf4:	b480      	push	{r7}
 8009bf6:	b083      	sub	sp, #12
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	691b      	ldr	r3, [r3, #16]
 8009c00:	b2db      	uxtb	r3, r3
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	370c      	adds	r7, #12
 8009c06:	46bd      	mov	sp, r7
 8009c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0c:	4770      	bx	lr

08009c0e <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8009c0e:	b480      	push	{r7}
 8009c10:	b085      	sub	sp, #20
 8009c12:	af00      	add	r7, sp, #0
 8009c14:	6078      	str	r0, [r7, #4]
 8009c16:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	3314      	adds	r3, #20
 8009c1c:	461a      	mov	r2, r3
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	4413      	add	r3, r2
 8009c22:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681b      	ldr	r3, [r3, #0]
}  
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3714      	adds	r7, #20
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr

08009c34 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b085      	sub	sp, #20
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
 8009c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	681a      	ldr	r2, [r3, #0]
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	685a      	ldr	r2, [r3, #4]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009c5a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009c60:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009c66:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009c68:	68fa      	ldr	r2, [r7, #12]
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c72:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	431a      	orrs	r2, r3
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8009c7e:	2300      	movs	r3, #0

}
 8009c80:	4618      	mov	r0, r3
 8009c82:	3714      	adds	r7, #20
 8009c84:	46bd      	mov	sp, r7
 8009c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8a:	4770      	bx	lr

08009c8c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b088      	sub	sp, #32
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
 8009c94:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009c9a:	2310      	movs	r3, #16
 8009c9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009c9e:	2340      	movs	r3, #64	@ 0x40
 8009ca0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009ca6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009caa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009cac:	f107 0308 	add.w	r3, r7, #8
 8009cb0:	4619      	mov	r1, r3
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	f7ff ff74 	bl	8009ba0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8009cb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009cbc:	2110      	movs	r1, #16
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	f000 f9d6 	bl	800a070 <SDMMC_GetCmdResp1>
 8009cc4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009cc6:	69fb      	ldr	r3, [r7, #28]
}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	3720      	adds	r7, #32
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bd80      	pop	{r7, pc}

08009cd0 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b088      	sub	sp, #32
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
 8009cd8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009cde:	2311      	movs	r3, #17
 8009ce0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009ce2:	2340      	movs	r3, #64	@ 0x40
 8009ce4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009cea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009cee:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009cf0:	f107 0308 	add.w	r3, r7, #8
 8009cf4:	4619      	mov	r1, r3
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f7ff ff52 	bl	8009ba0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8009cfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d00:	2111      	movs	r1, #17
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	f000 f9b4 	bl	800a070 <SDMMC_GetCmdResp1>
 8009d08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d0a:	69fb      	ldr	r3, [r7, #28]
}
 8009d0c:	4618      	mov	r0, r3
 8009d0e:	3720      	adds	r7, #32
 8009d10:	46bd      	mov	sp, r7
 8009d12:	bd80      	pop	{r7, pc}

08009d14 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b088      	sub	sp, #32
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
 8009d1c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009d22:	2312      	movs	r3, #18
 8009d24:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009d26:	2340      	movs	r3, #64	@ 0x40
 8009d28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009d2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d32:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009d34:	f107 0308 	add.w	r3, r7, #8
 8009d38:	4619      	mov	r1, r3
 8009d3a:	6878      	ldr	r0, [r7, #4]
 8009d3c:	f7ff ff30 	bl	8009ba0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8009d40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d44:	2112      	movs	r1, #18
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f000 f992 	bl	800a070 <SDMMC_GetCmdResp1>
 8009d4c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d4e:	69fb      	ldr	r3, [r7, #28]
}
 8009d50:	4618      	mov	r0, r3
 8009d52:	3720      	adds	r7, #32
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}

08009d58 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b088      	sub	sp, #32
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
 8009d60:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009d66:	2318      	movs	r3, #24
 8009d68:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009d6a:	2340      	movs	r3, #64	@ 0x40
 8009d6c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009d6e:	2300      	movs	r3, #0
 8009d70:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009d72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d76:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009d78:	f107 0308 	add.w	r3, r7, #8
 8009d7c:	4619      	mov	r1, r3
 8009d7e:	6878      	ldr	r0, [r7, #4]
 8009d80:	f7ff ff0e 	bl	8009ba0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8009d84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d88:	2118      	movs	r1, #24
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f000 f970 	bl	800a070 <SDMMC_GetCmdResp1>
 8009d90:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d92:	69fb      	ldr	r3, [r7, #28]
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3720      	adds	r7, #32
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b088      	sub	sp, #32
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
 8009da4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009daa:	2319      	movs	r3, #25
 8009dac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009dae:	2340      	movs	r3, #64	@ 0x40
 8009db0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009db2:	2300      	movs	r3, #0
 8009db4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009db6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009dba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009dbc:	f107 0308 	add.w	r3, r7, #8
 8009dc0:	4619      	mov	r1, r3
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f7ff feec 	bl	8009ba0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8009dc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009dcc:	2119      	movs	r1, #25
 8009dce:	6878      	ldr	r0, [r7, #4]
 8009dd0:	f000 f94e 	bl	800a070 <SDMMC_GetCmdResp1>
 8009dd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009dd6:	69fb      	ldr	r3, [r7, #28]
}
 8009dd8:	4618      	mov	r0, r3
 8009dda:	3720      	adds	r7, #32
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	bd80      	pop	{r7, pc}

08009de0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b088      	sub	sp, #32
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009de8:	2300      	movs	r3, #0
 8009dea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009dec:	230c      	movs	r3, #12
 8009dee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009df0:	2340      	movs	r3, #64	@ 0x40
 8009df2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009df4:	2300      	movs	r3, #0
 8009df6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009df8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009dfc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009dfe:	f107 0308 	add.w	r3, r7, #8
 8009e02:	4619      	mov	r1, r3
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f7ff fecb 	bl	8009ba0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8009e0a:	4a05      	ldr	r2, [pc, #20]	@ (8009e20 <SDMMC_CmdStopTransfer+0x40>)
 8009e0c:	210c      	movs	r1, #12
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f000 f92e 	bl	800a070 <SDMMC_GetCmdResp1>
 8009e14:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e16:	69fb      	ldr	r3, [r7, #28]
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	3720      	adds	r7, #32
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bd80      	pop	{r7, pc}
 8009e20:	05f5e100 	.word	0x05f5e100

08009e24 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b08a      	sub	sp, #40	@ 0x28
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	60f8      	str	r0, [r7, #12]
 8009e2c:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009e34:	2307      	movs	r3, #7
 8009e36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009e38:	2340      	movs	r3, #64	@ 0x40
 8009e3a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009e40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e44:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009e46:	f107 0310 	add.w	r3, r7, #16
 8009e4a:	4619      	mov	r1, r3
 8009e4c:	68f8      	ldr	r0, [r7, #12]
 8009e4e:	f7ff fea7 	bl	8009ba0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8009e52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e56:	2107      	movs	r1, #7
 8009e58:	68f8      	ldr	r0, [r7, #12]
 8009e5a:	f000 f909 	bl	800a070 <SDMMC_GetCmdResp1>
 8009e5e:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8009e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	3728      	adds	r7, #40	@ 0x28
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}

08009e6a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8009e6a:	b580      	push	{r7, lr}
 8009e6c:	b088      	sub	sp, #32
 8009e6e:	af00      	add	r7, sp, #0
 8009e70:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009e72:	2300      	movs	r3, #0
 8009e74:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009e76:	2300      	movs	r3, #0
 8009e78:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009e7e:	2300      	movs	r3, #0
 8009e80:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009e82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e86:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009e88:	f107 0308 	add.w	r3, r7, #8
 8009e8c:	4619      	mov	r1, r3
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f7ff fe86 	bl	8009ba0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8009e94:	6878      	ldr	r0, [r7, #4]
 8009e96:	f000 fb23 	bl	800a4e0 <SDMMC_GetCmdError>
 8009e9a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e9c:	69fb      	ldr	r3, [r7, #28]
}
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	3720      	adds	r7, #32
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bd80      	pop	{r7, pc}

08009ea6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8009ea6:	b580      	push	{r7, lr}
 8009ea8:	b088      	sub	sp, #32
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009eae:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8009eb2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009eb4:	2308      	movs	r3, #8
 8009eb6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009eb8:	2340      	movs	r3, #64	@ 0x40
 8009eba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009ec0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ec4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009ec6:	f107 0308 	add.w	r3, r7, #8
 8009eca:	4619      	mov	r1, r3
 8009ecc:	6878      	ldr	r0, [r7, #4]
 8009ece:	f7ff fe67 	bl	8009ba0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8009ed2:	6878      	ldr	r0, [r7, #4]
 8009ed4:	f000 fab6 	bl	800a444 <SDMMC_GetCmdResp7>
 8009ed8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009eda:	69fb      	ldr	r3, [r7, #28]
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3720      	adds	r7, #32
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b088      	sub	sp, #32
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
 8009eec:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009ef2:	2337      	movs	r3, #55	@ 0x37
 8009ef4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009ef6:	2340      	movs	r3, #64	@ 0x40
 8009ef8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009efa:	2300      	movs	r3, #0
 8009efc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009efe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f02:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009f04:	f107 0308 	add.w	r3, r7, #8
 8009f08:	4619      	mov	r1, r3
 8009f0a:	6878      	ldr	r0, [r7, #4]
 8009f0c:	f7ff fe48 	bl	8009ba0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8009f10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f14:	2137      	movs	r1, #55	@ 0x37
 8009f16:	6878      	ldr	r0, [r7, #4]
 8009f18:	f000 f8aa 	bl	800a070 <SDMMC_GetCmdResp1>
 8009f1c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f1e:	69fb      	ldr	r3, [r7, #28]
}
 8009f20:	4618      	mov	r0, r3
 8009f22:	3720      	adds	r7, #32
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bd80      	pop	{r7, pc}

08009f28 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b088      	sub	sp, #32
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
 8009f30:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009f32:	683a      	ldr	r2, [r7, #0]
 8009f34:	4b0d      	ldr	r3, [pc, #52]	@ (8009f6c <SDMMC_CmdAppOperCommand+0x44>)
 8009f36:	4313      	orrs	r3, r2
 8009f38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009f3a:	2329      	movs	r3, #41	@ 0x29
 8009f3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009f3e:	2340      	movs	r3, #64	@ 0x40
 8009f40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009f42:	2300      	movs	r3, #0
 8009f44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009f46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f4a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009f4c:	f107 0308 	add.w	r3, r7, #8
 8009f50:	4619      	mov	r1, r3
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f7ff fe24 	bl	8009ba0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f000 f9bf 	bl	800a2dc <SDMMC_GetCmdResp3>
 8009f5e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f60:	69fb      	ldr	r3, [r7, #28]
}
 8009f62:	4618      	mov	r0, r3
 8009f64:	3720      	adds	r7, #32
 8009f66:	46bd      	mov	sp, r7
 8009f68:	bd80      	pop	{r7, pc}
 8009f6a:	bf00      	nop
 8009f6c:	80100000 	.word	0x80100000

08009f70 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b088      	sub	sp, #32
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009f78:	2300      	movs	r3, #0
 8009f7a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009f7c:	2302      	movs	r3, #2
 8009f7e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8009f80:	23c0      	movs	r3, #192	@ 0xc0
 8009f82:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009f84:	2300      	movs	r3, #0
 8009f86:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009f88:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f8c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009f8e:	f107 0308 	add.w	r3, r7, #8
 8009f92:	4619      	mov	r1, r3
 8009f94:	6878      	ldr	r0, [r7, #4]
 8009f96:	f7ff fe03 	bl	8009ba0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f000 f956 	bl	800a24c <SDMMC_GetCmdResp2>
 8009fa0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009fa2:	69fb      	ldr	r3, [r7, #28]
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	3720      	adds	r7, #32
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}

08009fac <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b088      	sub	sp, #32
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009fba:	2309      	movs	r3, #9
 8009fbc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8009fbe:	23c0      	movs	r3, #192	@ 0xc0
 8009fc0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009fc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009fca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009fcc:	f107 0308 	add.w	r3, r7, #8
 8009fd0:	4619      	mov	r1, r3
 8009fd2:	6878      	ldr	r0, [r7, #4]
 8009fd4:	f7ff fde4 	bl	8009ba0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8009fd8:	6878      	ldr	r0, [r7, #4]
 8009fda:	f000 f937 	bl	800a24c <SDMMC_GetCmdResp2>
 8009fde:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009fe0:	69fb      	ldr	r3, [r7, #28]
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3720      	adds	r7, #32
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}

08009fea <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8009fea:	b580      	push	{r7, lr}
 8009fec:	b088      	sub	sp, #32
 8009fee:	af00      	add	r7, sp, #0
 8009ff0:	6078      	str	r0, [r7, #4]
 8009ff2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009ff8:	2303      	movs	r3, #3
 8009ffa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009ffc:	2340      	movs	r3, #64	@ 0x40
 8009ffe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a000:	2300      	movs	r3, #0
 800a002:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a004:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a008:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a00a:	f107 0308 	add.w	r3, r7, #8
 800a00e:	4619      	mov	r1, r3
 800a010:	6878      	ldr	r0, [r7, #4]
 800a012:	f7ff fdc5 	bl	8009ba0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a016:	683a      	ldr	r2, [r7, #0]
 800a018:	2103      	movs	r1, #3
 800a01a:	6878      	ldr	r0, [r7, #4]
 800a01c:	f000 f99c 	bl	800a358 <SDMMC_GetCmdResp6>
 800a020:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a022:	69fb      	ldr	r3, [r7, #28]
}
 800a024:	4618      	mov	r0, r3
 800a026:	3720      	adds	r7, #32
 800a028:	46bd      	mov	sp, r7
 800a02a:	bd80      	pop	{r7, pc}

0800a02c <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b088      	sub	sp, #32
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
 800a034:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800a03a:	230d      	movs	r3, #13
 800a03c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a03e:	2340      	movs	r3, #64	@ 0x40
 800a040:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a042:	2300      	movs	r3, #0
 800a044:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a046:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a04a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a04c:	f107 0308 	add.w	r3, r7, #8
 800a050:	4619      	mov	r1, r3
 800a052:	6878      	ldr	r0, [r7, #4]
 800a054:	f7ff fda4 	bl	8009ba0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800a058:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a05c:	210d      	movs	r1, #13
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	f000 f806 	bl	800a070 <SDMMC_GetCmdResp1>
 800a064:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a066:	69fb      	ldr	r3, [r7, #28]
}
 800a068:	4618      	mov	r0, r3
 800a06a:	3720      	adds	r7, #32
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}

0800a070 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b088      	sub	sp, #32
 800a074:	af00      	add	r7, sp, #0
 800a076:	60f8      	str	r0, [r7, #12]
 800a078:	460b      	mov	r3, r1
 800a07a:	607a      	str	r2, [r7, #4]
 800a07c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800a07e:	4b70      	ldr	r3, [pc, #448]	@ (800a240 <SDMMC_GetCmdResp1+0x1d0>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	4a70      	ldr	r2, [pc, #448]	@ (800a244 <SDMMC_GetCmdResp1+0x1d4>)
 800a084:	fba2 2303 	umull	r2, r3, r2, r3
 800a088:	0a5a      	lsrs	r2, r3, #9
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	fb02 f303 	mul.w	r3, r2, r3
 800a090:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a092:	69fb      	ldr	r3, [r7, #28]
 800a094:	1e5a      	subs	r2, r3, #1
 800a096:	61fa      	str	r2, [r7, #28]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d102      	bne.n	800a0a2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a09c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a0a0:	e0c9      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0a6:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a0a8:	69bb      	ldr	r3, [r7, #24]
 800a0aa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d0ef      	beq.n	800a092 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a0b2:	69bb      	ldr	r3, [r7, #24]
 800a0b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d1ea      	bne.n	800a092 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0c0:	f003 0304 	and.w	r3, r3, #4
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d004      	beq.n	800a0d2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	2204      	movs	r2, #4
 800a0cc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a0ce:	2304      	movs	r3, #4
 800a0d0:	e0b1      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0d6:	f003 0301 	and.w	r3, r3, #1
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d004      	beq.n	800a0e8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	2201      	movs	r2, #1
 800a0e2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a0e4:	2301      	movs	r3, #1
 800a0e6:	e0a6      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	22c5      	movs	r2, #197	@ 0xc5
 800a0ec:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800a0ee:	68f8      	ldr	r0, [r7, #12]
 800a0f0:	f7ff fd80 	bl	8009bf4 <SDMMC_GetCommandResponse>
 800a0f4:	4603      	mov	r3, r0
 800a0f6:	461a      	mov	r2, r3
 800a0f8:	7afb      	ldrb	r3, [r7, #11]
 800a0fa:	4293      	cmp	r3, r2
 800a0fc:	d001      	beq.n	800a102 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a0fe:	2301      	movs	r3, #1
 800a100:	e099      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800a102:	2100      	movs	r1, #0
 800a104:	68f8      	ldr	r0, [r7, #12]
 800a106:	f7ff fd82 	bl	8009c0e <SDMMC_GetResponse>
 800a10a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a10c:	697a      	ldr	r2, [r7, #20]
 800a10e:	4b4e      	ldr	r3, [pc, #312]	@ (800a248 <SDMMC_GetCmdResp1+0x1d8>)
 800a110:	4013      	ands	r3, r2
 800a112:	2b00      	cmp	r3, #0
 800a114:	d101      	bne.n	800a11a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800a116:	2300      	movs	r3, #0
 800a118:	e08d      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a11a:	697b      	ldr	r3, [r7, #20]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	da02      	bge.n	800a126 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a120:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a124:	e087      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a126:	697b      	ldr	r3, [r7, #20]
 800a128:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d001      	beq.n	800a134 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a130:	2340      	movs	r3, #64	@ 0x40
 800a132:	e080      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a134:	697b      	ldr	r3, [r7, #20]
 800a136:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d001      	beq.n	800a142 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a13e:	2380      	movs	r3, #128	@ 0x80
 800a140:	e079      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a142:	697b      	ldr	r3, [r7, #20]
 800a144:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d002      	beq.n	800a152 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a14c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a150:	e071      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d002      	beq.n	800a162 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a15c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a160:	e069      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d002      	beq.n	800a172 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a16c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a170:	e061      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a172:	697b      	ldr	r3, [r7, #20]
 800a174:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d002      	beq.n	800a182 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a17c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a180:	e059      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d002      	beq.n	800a192 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a18c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a190:	e051      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a192:	697b      	ldr	r3, [r7, #20]
 800a194:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d002      	beq.n	800a1a2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a19c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a1a0:	e049      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d002      	beq.n	800a1b2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a1ac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a1b0:	e041      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a1b2:	697b      	ldr	r3, [r7, #20]
 800a1b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d002      	beq.n	800a1c2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800a1bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a1c0:	e039      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d002      	beq.n	800a1d2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a1cc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a1d0:	e031      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a1d2:	697b      	ldr	r3, [r7, #20]
 800a1d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d002      	beq.n	800a1e2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a1dc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800a1e0:	e029      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a1e2:	697b      	ldr	r3, [r7, #20]
 800a1e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d002      	beq.n	800a1f2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a1ec:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a1f0:	e021      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a1f2:	697b      	ldr	r3, [r7, #20]
 800a1f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d002      	beq.n	800a202 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a1fc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a200:	e019      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a202:	697b      	ldr	r3, [r7, #20]
 800a204:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d002      	beq.n	800a212 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a20c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a210:	e011      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d002      	beq.n	800a222 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a21c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800a220:	e009      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a222:	697b      	ldr	r3, [r7, #20]
 800a224:	f003 0308 	and.w	r3, r3, #8
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d002      	beq.n	800a232 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a22c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800a230:	e001      	b.n	800a236 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a232:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a236:	4618      	mov	r0, r3
 800a238:	3720      	adds	r7, #32
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	bf00      	nop
 800a240:	20000000 	.word	0x20000000
 800a244:	10624dd3 	.word	0x10624dd3
 800a248:	fdffe008 	.word	0xfdffe008

0800a24c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800a24c:	b480      	push	{r7}
 800a24e:	b085      	sub	sp, #20
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a254:	4b1f      	ldr	r3, [pc, #124]	@ (800a2d4 <SDMMC_GetCmdResp2+0x88>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	4a1f      	ldr	r2, [pc, #124]	@ (800a2d8 <SDMMC_GetCmdResp2+0x8c>)
 800a25a:	fba2 2303 	umull	r2, r3, r2, r3
 800a25e:	0a5b      	lsrs	r3, r3, #9
 800a260:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a264:	fb02 f303 	mul.w	r3, r2, r3
 800a268:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	1e5a      	subs	r2, r3, #1
 800a26e:	60fa      	str	r2, [r7, #12]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d102      	bne.n	800a27a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a274:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a278:	e026      	b.n	800a2c8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a27e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a280:	68bb      	ldr	r3, [r7, #8]
 800a282:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a286:	2b00      	cmp	r3, #0
 800a288:	d0ef      	beq.n	800a26a <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a290:	2b00      	cmp	r3, #0
 800a292:	d1ea      	bne.n	800a26a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a298:	f003 0304 	and.w	r3, r3, #4
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d004      	beq.n	800a2aa <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2204      	movs	r2, #4
 800a2a4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a2a6:	2304      	movs	r3, #4
 800a2a8:	e00e      	b.n	800a2c8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2ae:	f003 0301 	and.w	r3, r3, #1
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d004      	beq.n	800a2c0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2201      	movs	r2, #1
 800a2ba:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a2bc:	2301      	movs	r3, #1
 800a2be:	e003      	b.n	800a2c8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	22c5      	movs	r2, #197	@ 0xc5
 800a2c4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a2c6:	2300      	movs	r3, #0
}
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	3714      	adds	r7, #20
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d2:	4770      	bx	lr
 800a2d4:	20000000 	.word	0x20000000
 800a2d8:	10624dd3 	.word	0x10624dd3

0800a2dc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	b085      	sub	sp, #20
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a2e4:	4b1a      	ldr	r3, [pc, #104]	@ (800a350 <SDMMC_GetCmdResp3+0x74>)
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	4a1a      	ldr	r2, [pc, #104]	@ (800a354 <SDMMC_GetCmdResp3+0x78>)
 800a2ea:	fba2 2303 	umull	r2, r3, r2, r3
 800a2ee:	0a5b      	lsrs	r3, r3, #9
 800a2f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a2f4:	fb02 f303 	mul.w	r3, r2, r3
 800a2f8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	1e5a      	subs	r2, r3, #1
 800a2fe:	60fa      	str	r2, [r7, #12]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d102      	bne.n	800a30a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a304:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a308:	e01b      	b.n	800a342 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a30e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a310:	68bb      	ldr	r3, [r7, #8]
 800a312:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a316:	2b00      	cmp	r3, #0
 800a318:	d0ef      	beq.n	800a2fa <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a320:	2b00      	cmp	r3, #0
 800a322:	d1ea      	bne.n	800a2fa <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a328:	f003 0304 	and.w	r3, r3, #4
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d004      	beq.n	800a33a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2204      	movs	r2, #4
 800a334:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a336:	2304      	movs	r3, #4
 800a338:	e003      	b.n	800a342 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	22c5      	movs	r2, #197	@ 0xc5
 800a33e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a340:	2300      	movs	r3, #0
}
 800a342:	4618      	mov	r0, r3
 800a344:	3714      	adds	r7, #20
 800a346:	46bd      	mov	sp, r7
 800a348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34c:	4770      	bx	lr
 800a34e:	bf00      	nop
 800a350:	20000000 	.word	0x20000000
 800a354:	10624dd3 	.word	0x10624dd3

0800a358 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b088      	sub	sp, #32
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	60f8      	str	r0, [r7, #12]
 800a360:	460b      	mov	r3, r1
 800a362:	607a      	str	r2, [r7, #4]
 800a364:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a366:	4b35      	ldr	r3, [pc, #212]	@ (800a43c <SDMMC_GetCmdResp6+0xe4>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	4a35      	ldr	r2, [pc, #212]	@ (800a440 <SDMMC_GetCmdResp6+0xe8>)
 800a36c:	fba2 2303 	umull	r2, r3, r2, r3
 800a370:	0a5b      	lsrs	r3, r3, #9
 800a372:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a376:	fb02 f303 	mul.w	r3, r2, r3
 800a37a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a37c:	69fb      	ldr	r3, [r7, #28]
 800a37e:	1e5a      	subs	r2, r3, #1
 800a380:	61fa      	str	r2, [r7, #28]
 800a382:	2b00      	cmp	r3, #0
 800a384:	d102      	bne.n	800a38c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a386:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a38a:	e052      	b.n	800a432 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a390:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a392:	69bb      	ldr	r3, [r7, #24]
 800a394:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d0ef      	beq.n	800a37c <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a39c:	69bb      	ldr	r3, [r7, #24]
 800a39e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d1ea      	bne.n	800a37c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3aa:	f003 0304 	and.w	r3, r3, #4
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d004      	beq.n	800a3bc <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	2204      	movs	r2, #4
 800a3b6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a3b8:	2304      	movs	r3, #4
 800a3ba:	e03a      	b.n	800a432 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3c0:	f003 0301 	and.w	r3, r3, #1
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d004      	beq.n	800a3d2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	2201      	movs	r2, #1
 800a3cc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	e02f      	b.n	800a432 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800a3d2:	68f8      	ldr	r0, [r7, #12]
 800a3d4:	f7ff fc0e 	bl	8009bf4 <SDMMC_GetCommandResponse>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	461a      	mov	r2, r3
 800a3dc:	7afb      	ldrb	r3, [r7, #11]
 800a3de:	4293      	cmp	r3, r2
 800a3e0:	d001      	beq.n	800a3e6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	e025      	b.n	800a432 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	22c5      	movs	r2, #197	@ 0xc5
 800a3ea:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800a3ec:	2100      	movs	r1, #0
 800a3ee:	68f8      	ldr	r0, [r7, #12]
 800a3f0:	f7ff fc0d 	bl	8009c0e <SDMMC_GetResponse>
 800a3f4:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d106      	bne.n	800a40e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	0c1b      	lsrs	r3, r3, #16
 800a404:	b29a      	uxth	r2, r3
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a40a:	2300      	movs	r3, #0
 800a40c:	e011      	b.n	800a432 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a40e:	697b      	ldr	r3, [r7, #20]
 800a410:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a414:	2b00      	cmp	r3, #0
 800a416:	d002      	beq.n	800a41e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a418:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a41c:	e009      	b.n	800a432 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a41e:	697b      	ldr	r3, [r7, #20]
 800a420:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a424:	2b00      	cmp	r3, #0
 800a426:	d002      	beq.n	800a42e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a428:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a42c:	e001      	b.n	800a432 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a42e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a432:	4618      	mov	r0, r3
 800a434:	3720      	adds	r7, #32
 800a436:	46bd      	mov	sp, r7
 800a438:	bd80      	pop	{r7, pc}
 800a43a:	bf00      	nop
 800a43c:	20000000 	.word	0x20000000
 800a440:	10624dd3 	.word	0x10624dd3

0800a444 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800a444:	b480      	push	{r7}
 800a446:	b085      	sub	sp, #20
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a44c:	4b22      	ldr	r3, [pc, #136]	@ (800a4d8 <SDMMC_GetCmdResp7+0x94>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	4a22      	ldr	r2, [pc, #136]	@ (800a4dc <SDMMC_GetCmdResp7+0x98>)
 800a452:	fba2 2303 	umull	r2, r3, r2, r3
 800a456:	0a5b      	lsrs	r3, r3, #9
 800a458:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a45c:	fb02 f303 	mul.w	r3, r2, r3
 800a460:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	1e5a      	subs	r2, r3, #1
 800a466:	60fa      	str	r2, [r7, #12]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d102      	bne.n	800a472 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a46c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a470:	e02c      	b.n	800a4cc <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a476:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a478:	68bb      	ldr	r3, [r7, #8]
 800a47a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d0ef      	beq.n	800a462 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a482:	68bb      	ldr	r3, [r7, #8]
 800a484:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d1ea      	bne.n	800a462 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a490:	f003 0304 	and.w	r3, r3, #4
 800a494:	2b00      	cmp	r3, #0
 800a496:	d004      	beq.n	800a4a2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2204      	movs	r2, #4
 800a49c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a49e:	2304      	movs	r3, #4
 800a4a0:	e014      	b.n	800a4cc <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4a6:	f003 0301 	and.w	r3, r3, #1
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d004      	beq.n	800a4b8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2201      	movs	r2, #1
 800a4b2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	e009      	b.n	800a4cc <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d002      	beq.n	800a4ca <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2240      	movs	r2, #64	@ 0x40
 800a4c8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a4ca:	2300      	movs	r3, #0
  
}
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	3714      	adds	r7, #20
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d6:	4770      	bx	lr
 800a4d8:	20000000 	.word	0x20000000
 800a4dc:	10624dd3 	.word	0x10624dd3

0800a4e0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800a4e0:	b480      	push	{r7}
 800a4e2:	b085      	sub	sp, #20
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a4e8:	4b11      	ldr	r3, [pc, #68]	@ (800a530 <SDMMC_GetCmdError+0x50>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	4a11      	ldr	r2, [pc, #68]	@ (800a534 <SDMMC_GetCmdError+0x54>)
 800a4ee:	fba2 2303 	umull	r2, r3, r2, r3
 800a4f2:	0a5b      	lsrs	r3, r3, #9
 800a4f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a4f8:	fb02 f303 	mul.w	r3, r2, r3
 800a4fc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	1e5a      	subs	r2, r3, #1
 800a502:	60fa      	str	r2, [r7, #12]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d102      	bne.n	800a50e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a508:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a50c:	e009      	b.n	800a522 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a516:	2b00      	cmp	r3, #0
 800a518:	d0f1      	beq.n	800a4fe <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	22c5      	movs	r2, #197	@ 0xc5
 800a51e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800a520:	2300      	movs	r3, #0
}
 800a522:	4618      	mov	r0, r3
 800a524:	3714      	adds	r7, #20
 800a526:	46bd      	mov	sp, r7
 800a528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52c:	4770      	bx	lr
 800a52e:	bf00      	nop
 800a530:	20000000 	.word	0x20000000
 800a534:	10624dd3 	.word	0x10624dd3

0800a538 <AUDIO_REC_Start>:
  * @brief  Starts Audio streaming.    
  * @param  None
  * @retval Audio error
  */ 
AUDIO_ErrorTypeDef AUDIO_REC_Start(void)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b090      	sub	sp, #64	@ 0x40
 800a53c:	af00      	add	r7, sp, #0
  uint32_t byteswritten = 0;
 800a53e:	2300      	movs	r3, #0
 800a540:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint8_t str[FILEMGR_FILE_NAME_SIZE + 20];

  uwVolume = 100;
 800a542:	4b33      	ldr	r3, [pc, #204]	@ (800a610 <AUDIO_REC_Start+0xd8>)
 800a544:	2264      	movs	r2, #100	@ 0x64
 800a546:	601a      	str	r2, [r3, #0]

  /* Create a new file system */
  if (f_mount(&SDFatFS, (TCHAR const*) SDPath, 0) != FR_OK) {
 800a548:	2200      	movs	r2, #0
 800a54a:	4932      	ldr	r1, [pc, #200]	@ (800a614 <AUDIO_REC_Start+0xdc>)
 800a54c:	4832      	ldr	r0, [pc, #200]	@ (800a618 <AUDIO_REC_Start+0xe0>)
 800a54e:	f002 faef 	bl	800cb30 <f_mount>
 800a552:	4603      	mov	r3, r0
 800a554:	2b00      	cmp	r3, #0
 800a556:	d002      	beq.n	800a55e <AUDIO_REC_Start+0x26>
    	Error_Handler(); /* FatFs Initialization Error */
 800a558:	f7f7 f9a2 	bl	80018a0 <Error_Handler>
 800a55c:	e052      	b.n	800a604 <AUDIO_REC_Start+0xcc>
  } else {
	  printf("SD card mounted\r\n");
 800a55e:	482f      	ldr	r0, [pc, #188]	@ (800a61c <AUDIO_REC_Start+0xe4>)
 800a560:	f007 fff4 	bl	801254c <puts>
		  	  sizeof(workBuffer)) != FR_OK) {
		  Error_Handler(); / * FatFs Format Error */
//	  } else {
//	  */

	  printf("WAV file created\r\n");
 800a564:	482e      	ldr	r0, [pc, #184]	@ (800a620 <AUDIO_REC_Start+0xe8>)
 800a566:	f007 fff1 	bl	801254c <puts>
	  if(f_open(&WavFile, REC_WAVE_NAME, FA_CREATE_ALWAYS | FA_WRITE) == FR_OK)
 800a56a:	220a      	movs	r2, #10
 800a56c:	492d      	ldr	r1, [pc, #180]	@ (800a624 <AUDIO_REC_Start+0xec>)
 800a56e:	482e      	ldr	r0, [pc, #184]	@ (800a628 <AUDIO_REC_Start+0xf0>)
 800a570:	f002 fb24 	bl	800cbbc <f_open>
 800a574:	4603      	mov	r3, r0
 800a576:	2b00      	cmp	r3, #0
 800a578:	d144      	bne.n	800a604 <AUDIO_REC_Start+0xcc>
	  {
		/* Initialize header file */
		WavProcess_EncInit(DEFAULT_AUDIO_IN_FREQ, pHeaderBuff);
 800a57a:	492c      	ldr	r1, [pc, #176]	@ (800a62c <AUDIO_REC_Start+0xf4>)
 800a57c:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 800a580:	f000 f9c8 	bl	800a914 <WavProcess_EncInit>

		/* Write header file */
		if(f_write(&WavFile, pHeaderBuff, 44, (void*)&byteswritten) == FR_OK)
 800a584:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800a588:	222c      	movs	r2, #44	@ 0x2c
 800a58a:	4928      	ldr	r1, [pc, #160]	@ (800a62c <AUDIO_REC_Start+0xf4>)
 800a58c:	4826      	ldr	r0, [pc, #152]	@ (800a628 <AUDIO_REC_Start+0xf0>)
 800a58e:	f002 fe0e 	bl	800d1ae <f_write>
 800a592:	4603      	mov	r3, r0
 800a594:	2b00      	cmp	r3, #0
 800a596:	d135      	bne.n	800a604 <AUDIO_REC_Start+0xcc>
		{
		  printf("State : ready to record\r\n");
 800a598:	4825      	ldr	r0, [pc, #148]	@ (800a630 <AUDIO_REC_Start+0xf8>)
 800a59a:	f007 ffd7 	bl	801254c <puts>
		  AudioState = AUDIO_STATE_RECORD;
 800a59e:	4b25      	ldr	r3, [pc, #148]	@ (800a634 <AUDIO_REC_Start+0xfc>)
 800a5a0:	2205      	movs	r2, #5
 800a5a2:	701a      	strb	r2, [r3, #0]

			if(byteswritten != 0)
 800a5a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d02c      	beq.n	800a604 <AUDIO_REC_Start+0xcc>
			{
			  BSP_AUDIO_IN_Init(DEFAULT_AUDIO_IN_FREQ, DEFAULT_AUDIO_IN_BIT_RESOLUTION, DEFAULT_AUDIO_IN_CHANNEL_NBR);
 800a5aa:	2202      	movs	r2, #2
 800a5ac:	2110      	movs	r1, #16
 800a5ae:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 800a5b2:	f7f9 fc55 	bl	8003e60 <BSP_AUDIO_IN_Init>
			  printf("Recording config initialized\r\n");
 800a5b6:	4820      	ldr	r0, [pc, #128]	@ (800a638 <AUDIO_REC_Start+0x100>)
 800a5b8:	f007 ffc8 	bl	801254c <puts>
			  BSP_AUDIO_IN_Record((uint16_t*)&BufferCtl.pcm_buff[0], AUDIO_IN_PCM_BUFFER_SIZE);
 800a5bc:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 800a5c0:	481e      	ldr	r0, [pc, #120]	@ (800a63c <AUDIO_REC_Start+0x104>)
 800a5c2:	f7f9 fccb 	bl	8003f5c <BSP_AUDIO_IN_Record>
			  printf("Recording started...\r\n");
 800a5c6:	481e      	ldr	r0, [pc, #120]	@ (800a640 <AUDIO_REC_Start+0x108>)
 800a5c8:	f007 ffc0 	bl	801254c <puts>
			  BufferCtl.fptr = byteswritten;
 800a5cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5ce:	4a1b      	ldr	r2, [pc, #108]	@ (800a63c <AUDIO_REC_Start+0x104>)
 800a5d0:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800a5d4:	f8c2 380c 	str.w	r3, [r2, #2060]	@ 0x80c
			  BufferCtl.pcm_ptr = 0;
 800a5d8:	4b18      	ldr	r3, [pc, #96]	@ (800a63c <AUDIO_REC_Start+0x104>)
 800a5da:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a5de:	461a      	mov	r2, r3
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800
			  BufferCtl.offset = 0;
 800a5e6:	4b15      	ldr	r3, [pc, #84]	@ (800a63c <AUDIO_REC_Start+0x104>)
 800a5e8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a5ec:	461a      	mov	r2, r3
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	f8c2 3808 	str.w	r3, [r2, #2056]	@ 0x808
			  BufferCtl.wr_state = BUFFER_EMPTY;
 800a5f4:	4b11      	ldr	r3, [pc, #68]	@ (800a63c <AUDIO_REC_Start+0x104>)
 800a5f6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
			  return AUDIO_ERROR_NONE;
 800a600:	2300      	movs	r3, #0
 800a602:	e000      	b.n	800a606 <AUDIO_REC_Start+0xce>
			}
		}
	  }
	  //}
  }
  return AUDIO_ERROR_IO;
 800a604:	2301      	movs	r3, #1
}
 800a606:	4618      	mov	r0, r3
 800a608:	3740      	adds	r7, #64	@ 0x40
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}
 800a60e:	bf00      	nop
 800a610:	20000040 	.word	0x20000040
 800a614:	20005b78 	.word	0x20005b78
 800a618:	20005b7c 	.word	0x20005b7c
 800a61c:	08014658 	.word	0x08014658
 800a620:	0801466c 	.word	0x0801466c
 800a624:	08014680 	.word	0x08014680
 800a628:	20005944 	.word	0x20005944
 800a62c:	200010dc 	.word	0x200010dc
 800a630:	0801468c 	.word	0x0801468c
 800a634:	200009f0 	.word	0x200009f0
 800a638:	080146a8 	.word	0x080146a8
 800a63c:	20001108 	.word	0x20001108
 800a640:	080146c8 	.word	0x080146c8

0800a644 <AUDIO_REC_Process>:
  * @brief  Manages Audio process. 
  * @param  None
  * @retval Audio error
  */
AUDIO_ErrorTypeDef AUDIO_REC_Process(void)
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b088      	sub	sp, #32
 800a648:	af00      	add	r7, sp, #0
  uint32_t byteswritten = 0;
 800a64a:	2300      	movs	r3, #0
 800a64c:	617b      	str	r3, [r7, #20]
  AUDIO_ErrorTypeDef audio_error = AUDIO_ERROR_NONE;
 800a64e:	2300      	movs	r3, #0
 800a650:	77fb      	strb	r3, [r7, #31]
  uint32_t elapsed_time; 
  static uint32_t prev_elapsed_time = 0xFFFFFFFF;
  uint8_t str[16];
  //static TS_StateTypeDef  TS_State={0};
  //printf("PRE SWITCH\r\n");
  switch(AudioState)
 800a652:	4b59      	ldr	r3, [pc, #356]	@ (800a7b8 <AUDIO_REC_Process+0x174>)
 800a654:	781b      	ldrb	r3, [r3, #0]
 800a656:	2b05      	cmp	r3, #5
 800a658:	d002      	beq.n	800a660 <AUDIO_REC_Process+0x1c>
 800a65a:	2b0a      	cmp	r3, #10
 800a65c:	d079      	beq.n	800a752 <AUDIO_REC_Process+0x10e>

  	case AUDIO_STATE_IDLE:
  	case AUDIO_STATE_INIT:
  	default:
      /* Do Nothing */
      break;
 800a65e:	e0a7      	b.n	800a7b0 <AUDIO_REC_Process+0x16c>
      if(BufferCtl.fptr >= REC_SAMPLE_LENGTH)
 800a660:	4b56      	ldr	r3, [pc, #344]	@ (800a7bc <AUDIO_REC_Process+0x178>)
 800a662:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a666:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800a66a:	4a55      	ldr	r2, [pc, #340]	@ (800a7c0 <AUDIO_REC_Process+0x17c>)
 800a66c:	4293      	cmp	r3, r2
 800a66e:	d903      	bls.n	800a678 <AUDIO_REC_Process+0x34>
        AudioState = AUDIO_STATE_STOP;
 800a670:	4b51      	ldr	r3, [pc, #324]	@ (800a7b8 <AUDIO_REC_Process+0x174>)
 800a672:	220a      	movs	r2, #10
 800a674:	701a      	strb	r2, [r3, #0]
        break;
 800a676:	e09b      	b.n	800a7b0 <AUDIO_REC_Process+0x16c>
      if(BufferCtl.wr_state == BUFFER_FULL)
 800a678:	4b50      	ldr	r3, [pc, #320]	@ (800a7bc <AUDIO_REC_Process+0x178>)
 800a67a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a67e:	f893 3804 	ldrb.w	r3, [r3, #2052]	@ 0x804
 800a682:	2b01      	cmp	r3, #1
 800a684:	d128      	bne.n	800a6d8 <AUDIO_REC_Process+0x94>
        if(f_write(&WavFile, (uint8_t*)(BufferCtl.pcm_buff + BufferCtl.offset),
 800a686:	4b4d      	ldr	r3, [pc, #308]	@ (800a7bc <AUDIO_REC_Process+0x178>)
 800a688:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a68c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800a690:	005b      	lsls	r3, r3, #1
 800a692:	4a4a      	ldr	r2, [pc, #296]	@ (800a7bc <AUDIO_REC_Process+0x178>)
 800a694:	1899      	adds	r1, r3, r2
 800a696:	f107 0314 	add.w	r3, r7, #20
 800a69a:	f44f 5210 	mov.w	r2, #9216	@ 0x2400
 800a69e:	4849      	ldr	r0, [pc, #292]	@ (800a7c4 <AUDIO_REC_Process+0x180>)
 800a6a0:	f002 fd85 	bl	800d1ae <f_write>
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d004      	beq.n	800a6b4 <AUDIO_REC_Process+0x70>
          printf("recording failed\r\n");
 800a6aa:	4847      	ldr	r0, [pc, #284]	@ (800a7c8 <AUDIO_REC_Process+0x184>)
 800a6ac:	f007 ff4e 	bl	801254c <puts>
          return AUDIO_ERROR_IO;
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	e07d      	b.n	800a7b0 <AUDIO_REC_Process+0x16c>
        BufferCtl.fptr += byteswritten;
 800a6b4:	4b41      	ldr	r3, [pc, #260]	@ (800a7bc <AUDIO_REC_Process+0x178>)
 800a6b6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a6ba:	f8d3 280c 	ldr.w	r2, [r3, #2060]	@ 0x80c
 800a6be:	697b      	ldr	r3, [r7, #20]
 800a6c0:	4413      	add	r3, r2
 800a6c2:	4a3e      	ldr	r2, [pc, #248]	@ (800a7bc <AUDIO_REC_Process+0x178>)
 800a6c4:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800a6c8:	f8c2 380c 	str.w	r3, [r2, #2060]	@ 0x80c
        BufferCtl.wr_state =  BUFFER_EMPTY;
 800a6cc:	4b3b      	ldr	r3, [pc, #236]	@ (800a7bc <AUDIO_REC_Process+0x178>)
 800a6ce:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
      elapsed_time = BufferCtl.fptr / (DEFAULT_AUDIO_IN_FREQ * DEFAULT_AUDIO_IN_CHANNEL_NBR * 2);
 800a6d8:	4b38      	ldr	r3, [pc, #224]	@ (800a7bc <AUDIO_REC_Process+0x178>)
 800a6da:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a6de:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800a6e2:	4a3a      	ldr	r2, [pc, #232]	@ (800a7cc <AUDIO_REC_Process+0x188>)
 800a6e4:	fba2 2303 	umull	r2, r3, r2, r3
 800a6e8:	0b1b      	lsrs	r3, r3, #12
 800a6ea:	61bb      	str	r3, [r7, #24]
      if(prev_elapsed_time != elapsed_time)
 800a6ec:	4b38      	ldr	r3, [pc, #224]	@ (800a7d0 <AUDIO_REC_Process+0x18c>)
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	69ba      	ldr	r2, [r7, #24]
 800a6f2:	429a      	cmp	r2, r3
 800a6f4:	d05b      	beq.n	800a7ae <AUDIO_REC_Process+0x16a>
        prev_elapsed_time = elapsed_time;
 800a6f6:	4a36      	ldr	r2, [pc, #216]	@ (800a7d0 <AUDIO_REC_Process+0x18c>)
 800a6f8:	69bb      	ldr	r3, [r7, #24]
 800a6fa:	6013      	str	r3, [r2, #0]
        printf("Elapsed time : \r\n");
 800a6fc:	4835      	ldr	r0, [pc, #212]	@ (800a7d4 <AUDIO_REC_Process+0x190>)
 800a6fe:	f007 ff25 	bl	801254c <puts>
        printf("[%02d:%02d]\r\n", (int)(elapsed_time /60), (int)(elapsed_time%60));
 800a702:	69bb      	ldr	r3, [r7, #24]
 800a704:	4a34      	ldr	r2, [pc, #208]	@ (800a7d8 <AUDIO_REC_Process+0x194>)
 800a706:	fba2 2303 	umull	r2, r3, r2, r3
 800a70a:	095b      	lsrs	r3, r3, #5
 800a70c:	4618      	mov	r0, r3
 800a70e:	69b9      	ldr	r1, [r7, #24]
 800a710:	4b31      	ldr	r3, [pc, #196]	@ (800a7d8 <AUDIO_REC_Process+0x194>)
 800a712:	fba3 2301 	umull	r2, r3, r3, r1
 800a716:	095a      	lsrs	r2, r3, #5
 800a718:	4613      	mov	r3, r2
 800a71a:	011b      	lsls	r3, r3, #4
 800a71c:	1a9b      	subs	r3, r3, r2
 800a71e:	009b      	lsls	r3, r3, #2
 800a720:	1aca      	subs	r2, r1, r3
 800a722:	4613      	mov	r3, r2
 800a724:	461a      	mov	r2, r3
 800a726:	4601      	mov	r1, r0
 800a728:	482c      	ldr	r0, [pc, #176]	@ (800a7dc <AUDIO_REC_Process+0x198>)
 800a72a:	f007 fea7 	bl	801247c <iprintf>
        printf("File size : \r\n");
 800a72e:	482c      	ldr	r0, [pc, #176]	@ (800a7e0 <AUDIO_REC_Process+0x19c>)
 800a730:	f007 ff0c 	bl	801254c <puts>
        printf("%4d KB\r\n", (int)((int32_t)BufferCtl.fptr/1024));
 800a734:	4b21      	ldr	r3, [pc, #132]	@ (800a7bc <AUDIO_REC_Process+0x178>)
 800a736:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a73a:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800a73e:	2b00      	cmp	r3, #0
 800a740:	da01      	bge.n	800a746 <AUDIO_REC_Process+0x102>
 800a742:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 800a746:	129b      	asrs	r3, r3, #10
 800a748:	4619      	mov	r1, r3
 800a74a:	4826      	ldr	r0, [pc, #152]	@ (800a7e4 <AUDIO_REC_Process+0x1a0>)
 800a74c:	f007 fe96 	bl	801247c <iprintf>
      break;
 800a750:	e02d      	b.n	800a7ae <AUDIO_REC_Process+0x16a>
      BSP_AUDIO_IN_Stop(CODEC_PDWN_SW);
 800a752:	2002      	movs	r0, #2
 800a754:	f7f9 fc1a 	bl	8003f8c <BSP_AUDIO_IN_Stop>
      HAL_Delay(300);
 800a758:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800a75c:	f7f9 fe30 	bl	80043c0 <HAL_Delay>
      if(f_lseek(&WavFile, 0) == FR_OK)
 800a760:	2100      	movs	r1, #0
 800a762:	4818      	ldr	r0, [pc, #96]	@ (800a7c4 <AUDIO_REC_Process+0x180>)
 800a764:	f002 ff40 	bl	800d5e8 <f_lseek>
 800a768:	4603      	mov	r3, r0
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d113      	bne.n	800a796 <AUDIO_REC_Process+0x152>
        WavProcess_HeaderUpdate(pHeaderBuff, &WaveFormat);
 800a76e:	491e      	ldr	r1, [pc, #120]	@ (800a7e8 <AUDIO_REC_Process+0x1a4>)
 800a770:	481e      	ldr	r0, [pc, #120]	@ (800a7ec <AUDIO_REC_Process+0x1a8>)
 800a772:	f000 f9e7 	bl	800ab44 <WavProcess_HeaderUpdate>
        if(f_write(&WavFile, pHeaderBuff, sizeof(WAVE_FormatTypeDef), (void*)&byteswritten) == FR_OK)
 800a776:	f107 0314 	add.w	r3, r7, #20
 800a77a:	222c      	movs	r2, #44	@ 0x2c
 800a77c:	491b      	ldr	r1, [pc, #108]	@ (800a7ec <AUDIO_REC_Process+0x1a8>)
 800a77e:	4811      	ldr	r0, [pc, #68]	@ (800a7c4 <AUDIO_REC_Process+0x180>)
 800a780:	f002 fd15 	bl	800d1ae <f_write>
 800a784:	4603      	mov	r3, r0
 800a786:	2b00      	cmp	r3, #0
 800a788:	d102      	bne.n	800a790 <AUDIO_REC_Process+0x14c>
          audio_error = AUDIO_ERROR_EOF;
 800a78a:	2302      	movs	r3, #2
 800a78c:	77fb      	strb	r3, [r7, #31]
 800a78e:	e004      	b.n	800a79a <AUDIO_REC_Process+0x156>
          audio_error = AUDIO_ERROR_IO;
 800a790:	2301      	movs	r3, #1
 800a792:	77fb      	strb	r3, [r7, #31]
 800a794:	e001      	b.n	800a79a <AUDIO_REC_Process+0x156>
        audio_error = AUDIO_ERROR_IO;
 800a796:	2301      	movs	r3, #1
 800a798:	77fb      	strb	r3, [r7, #31]
      AudioState = AUDIO_STATE_IDLE;
 800a79a:	4b07      	ldr	r3, [pc, #28]	@ (800a7b8 <AUDIO_REC_Process+0x174>)
 800a79c:	2200      	movs	r2, #0
 800a79e:	701a      	strb	r2, [r3, #0]
      f_close(&WavFile);
 800a7a0:	4808      	ldr	r0, [pc, #32]	@ (800a7c4 <AUDIO_REC_Process+0x180>)
 800a7a2:	f002 fef7 	bl	800d594 <f_close>
      printf("wave file closed success\r\n");
 800a7a6:	4812      	ldr	r0, [pc, #72]	@ (800a7f0 <AUDIO_REC_Process+0x1ac>)
 800a7a8:	f007 fed0 	bl	801254c <puts>
      break;
 800a7ac:	e000      	b.n	800a7b0 <AUDIO_REC_Process+0x16c>
      break;
 800a7ae:	bf00      	nop
      return audio_error;
    }
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	3720      	adds	r7, #32
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	bd80      	pop	{r7, pc}
 800a7b8:	200009f0 	.word	0x200009f0
 800a7bc:	20001108 	.word	0x20001108
 800a7c0:	0004e1ff 	.word	0x0004e1ff
 800a7c4:	20005944 	.word	0x20005944
 800a7c8:	080146e0 	.word	0x080146e0
 800a7cc:	10624dd3 	.word	0x10624dd3
 800a7d0:	20000044 	.word	0x20000044
 800a7d4:	080146f4 	.word	0x080146f4
 800a7d8:	88888889 	.word	0x88888889
 800a7dc:	08014708 	.word	0x08014708
 800a7e0:	08014718 	.word	0x08014718
 800a7e4:	08014728 	.word	0x08014728
 800a7e8:	20005918 	.word	0x20005918
 800a7ec:	200010dc 	.word	0x200010dc
 800a7f0:	08014734 	.word	0x08014734

0800a7f4 <BSP_AUDIO_IN_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	af00      	add	r7, sp, #0
  BufferCtl.pcm_ptr+= AUDIO_IN_PCM_BUFFER_SIZE/2;
 800a7f8:	4b21      	ldr	r3, [pc, #132]	@ (800a880 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a7fa:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a7fe:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800a802:	f503 5390 	add.w	r3, r3, #4608	@ 0x1200
 800a806:	4a1e      	ldr	r2, [pc, #120]	@ (800a880 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a808:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800a80c:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800
  if(BufferCtl.pcm_ptr == AUDIO_IN_PCM_BUFFER_SIZE/2)
 800a810:	4b1b      	ldr	r3, [pc, #108]	@ (800a880 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a812:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a816:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800a81a:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 800a81e:	d10c      	bne.n	800a83a <BSP_AUDIO_IN_TransferComplete_CallBack+0x46>
  {
    BufferCtl.wr_state   =  BUFFER_FULL;
 800a820:	4b17      	ldr	r3, [pc, #92]	@ (800a880 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a822:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a826:	2201      	movs	r2, #1
 800a828:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
    BufferCtl.offset  = 0;
 800a82c:	4b14      	ldr	r3, [pc, #80]	@ (800a880 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a82e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a832:	461a      	mov	r2, r3
 800a834:	2300      	movs	r3, #0
 800a836:	f8c2 3808 	str.w	r3, [r2, #2056]	@ 0x808
  }
  
  if(BufferCtl.pcm_ptr >= AUDIO_IN_PCM_BUFFER_SIZE)
 800a83a:	4b11      	ldr	r3, [pc, #68]	@ (800a880 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a83c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a840:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800a844:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 800a848:	d314      	bcc.n	800a874 <BSP_AUDIO_IN_TransferComplete_CallBack+0x80>
  {
    BufferCtl.wr_state   =  BUFFER_FULL;
 800a84a:	4b0d      	ldr	r3, [pc, #52]	@ (800a880 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a84c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a850:	2201      	movs	r2, #1
 800a852:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
    BufferCtl.offset  = AUDIO_IN_PCM_BUFFER_SIZE/2;    
 800a856:	4b0a      	ldr	r3, [pc, #40]	@ (800a880 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a858:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a85c:	461a      	mov	r2, r3
 800a85e:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 800a862:	f8c2 3808 	str.w	r3, [r2, #2056]	@ 0x808
    BufferCtl.pcm_ptr = 0;
 800a866:	4b06      	ldr	r3, [pc, #24]	@ (800a880 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a868:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a86c:	461a      	mov	r2, r3
 800a86e:	2300      	movs	r3, #0
 800a870:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800
  }
}
 800a874:	bf00      	nop
 800a876:	46bd      	mov	sp, r7
 800a878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87c:	4770      	bx	lr
 800a87e:	bf00      	nop
 800a880:	20001108 	.word	0x20001108

0800a884 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
  * @brief  Manages the DMA Half Transfer complete interrupt.
  * @param  None
  * @retval None
  */
void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{ 
 800a884:	b480      	push	{r7}
 800a886:	af00      	add	r7, sp, #0
  BufferCtl.pcm_ptr+= AUDIO_IN_PCM_BUFFER_SIZE/2;
 800a888:	4b21      	ldr	r3, [pc, #132]	@ (800a910 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a88a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a88e:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800a892:	f503 5390 	add.w	r3, r3, #4608	@ 0x1200
 800a896:	4a1e      	ldr	r2, [pc, #120]	@ (800a910 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a898:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800a89c:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800
  if(BufferCtl.pcm_ptr == AUDIO_IN_PCM_BUFFER_SIZE/2)
 800a8a0:	4b1b      	ldr	r3, [pc, #108]	@ (800a910 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a8a2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a8a6:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800a8aa:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 800a8ae:	d10c      	bne.n	800a8ca <BSP_AUDIO_IN_HalfTransfer_CallBack+0x46>
  {
    BufferCtl.wr_state   =  BUFFER_FULL;
 800a8b0:	4b17      	ldr	r3, [pc, #92]	@ (800a910 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a8b2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a8b6:	2201      	movs	r2, #1
 800a8b8:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
    BufferCtl.offset  = 0;
 800a8bc:	4b14      	ldr	r3, [pc, #80]	@ (800a910 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a8be:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a8c2:	461a      	mov	r2, r3
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	f8c2 3808 	str.w	r3, [r2, #2056]	@ 0x808
  }
  
  if(BufferCtl.pcm_ptr >= AUDIO_IN_PCM_BUFFER_SIZE)
 800a8ca:	4b11      	ldr	r3, [pc, #68]	@ (800a910 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a8cc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a8d0:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800a8d4:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 800a8d8:	d314      	bcc.n	800a904 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x80>
  {
    BufferCtl.wr_state   =  BUFFER_FULL;
 800a8da:	4b0d      	ldr	r3, [pc, #52]	@ (800a910 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a8dc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a8e0:	2201      	movs	r2, #1
 800a8e2:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
    BufferCtl.offset  = AUDIO_IN_PCM_BUFFER_SIZE/2;    
 800a8e6:	4b0a      	ldr	r3, [pc, #40]	@ (800a910 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a8e8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a8ec:	461a      	mov	r2, r3
 800a8ee:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 800a8f2:	f8c2 3808 	str.w	r3, [r2, #2056]	@ 0x808
    BufferCtl.pcm_ptr = 0;
 800a8f6:	4b06      	ldr	r3, [pc, #24]	@ (800a910 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a8f8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a8fc:	461a      	mov	r2, r3
 800a8fe:	2300      	movs	r3, #0
 800a900:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800
  }
}
 800a904:	bf00      	nop
 800a906:	46bd      	mov	sp, r7
 800a908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90c:	4770      	bx	lr
 800a90e:	bf00      	nop
 800a910:	20001108 	.word	0x20001108

0800a914 <WavProcess_EncInit>:
  * @param  Freq: Sampling frequency.
  * @param  pHeader: Pointer to the WAV file header to be written.  
  * @retval 0 if success, !0 else.
  */
static uint32_t WavProcess_EncInit(uint32_t Freq, uint8_t *pHeader)
{  
 800a914:	b580      	push	{r7, lr}
 800a916:	b082      	sub	sp, #8
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
 800a91c:	6039      	str	r1, [r7, #0]
  /* Initialize the encoder structure */
  WaveFormat.SampleRate = Freq;        /* Audio sampling frequency */
 800a91e:	4a1b      	ldr	r2, [pc, #108]	@ (800a98c <WavProcess_EncInit+0x78>)
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6193      	str	r3, [r2, #24]
  WaveFormat.NbrChannels = 2;          /* Number of channels: 1:Mono or 2:Stereo */
 800a924:	4b19      	ldr	r3, [pc, #100]	@ (800a98c <WavProcess_EncInit+0x78>)
 800a926:	2202      	movs	r2, #2
 800a928:	82da      	strh	r2, [r3, #22]
  WaveFormat.BitPerSample = 16;        /* Number of bits per sample (16, 24 or 32) */
 800a92a:	4b18      	ldr	r3, [pc, #96]	@ (800a98c <WavProcess_EncInit+0x78>)
 800a92c:	2210      	movs	r2, #16
 800a92e:	845a      	strh	r2, [r3, #34]	@ 0x22
  WaveFormat.FileSize = 0x001D4C00;    /* Total length of useful audio data (payload) */
 800a930:	4b16      	ldr	r3, [pc, #88]	@ (800a98c <WavProcess_EncInit+0x78>)
 800a932:	4a17      	ldr	r2, [pc, #92]	@ (800a990 <WavProcess_EncInit+0x7c>)
 800a934:	605a      	str	r2, [r3, #4]
  WaveFormat.SubChunk1Size = 44;       /* The file header chunk size */
 800a936:	4b15      	ldr	r3, [pc, #84]	@ (800a98c <WavProcess_EncInit+0x78>)
 800a938:	222c      	movs	r2, #44	@ 0x2c
 800a93a:	611a      	str	r2, [r3, #16]
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 800a93c:	4b13      	ldr	r3, [pc, #76]	@ (800a98c <WavProcess_EncInit+0x78>)
 800a93e:	699b      	ldr	r3, [r3, #24]
                        (WaveFormat.BitPerSample/8) * \
 800a940:	4a12      	ldr	r2, [pc, #72]	@ (800a98c <WavProcess_EncInit+0x78>)
 800a942:	8c52      	ldrh	r2, [r2, #34]	@ 0x22
 800a944:	08d2      	lsrs	r2, r2, #3
 800a946:	b292      	uxth	r2, r2
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 800a948:	fb02 f303 	mul.w	r3, r2, r3
                         WaveFormat.NbrChannels);     /* Number of bytes per second  (sample rate * block align)  */
 800a94c:	4a0f      	ldr	r2, [pc, #60]	@ (800a98c <WavProcess_EncInit+0x78>)
 800a94e:	8ad2      	ldrh	r2, [r2, #22]
                        (WaveFormat.BitPerSample/8) * \
 800a950:	fb02 f303 	mul.w	r3, r2, r3
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 800a954:	4a0d      	ldr	r2, [pc, #52]	@ (800a98c <WavProcess_EncInit+0x78>)
 800a956:	61d3      	str	r3, [r2, #28]
  WaveFormat.BlockAlign = WaveFormat.NbrChannels * \
 800a958:	4b0c      	ldr	r3, [pc, #48]	@ (800a98c <WavProcess_EncInit+0x78>)
 800a95a:	8ada      	ldrh	r2, [r3, #22]
                         (WaveFormat.BitPerSample/8); /* channels * bits/sample / 8 */
 800a95c:	4b0b      	ldr	r3, [pc, #44]	@ (800a98c <WavProcess_EncInit+0x78>)
 800a95e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
  WaveFormat.BlockAlign = WaveFormat.NbrChannels * \
 800a960:	08db      	lsrs	r3, r3, #3
 800a962:	b29b      	uxth	r3, r3
 800a964:	fb12 f303 	smulbb	r3, r2, r3
 800a968:	b29a      	uxth	r2, r3
 800a96a:	4b08      	ldr	r3, [pc, #32]	@ (800a98c <WavProcess_EncInit+0x78>)
 800a96c:	841a      	strh	r2, [r3, #32]
  
  /* Parse the wav file header and extract required information */
  if(WavProcess_HeaderInit(pHeader, &WaveFormat))
 800a96e:	4907      	ldr	r1, [pc, #28]	@ (800a98c <WavProcess_EncInit+0x78>)
 800a970:	6838      	ldr	r0, [r7, #0]
 800a972:	f000 f80f 	bl	800a994 <WavProcess_HeaderInit>
 800a976:	4603      	mov	r3, r0
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d001      	beq.n	800a980 <WavProcess_EncInit+0x6c>
  {
    return 1;
 800a97c:	2301      	movs	r3, #1
 800a97e:	e000      	b.n	800a982 <WavProcess_EncInit+0x6e>
  }
  return 0;
 800a980:	2300      	movs	r3, #0
}
 800a982:	4618      	mov	r0, r3
 800a984:	3708      	adds	r7, #8
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}
 800a98a:	bf00      	nop
 800a98c:	20005918 	.word	0x20005918
 800a990:	001d4c00 	.word	0x001d4c00

0800a994 <WavProcess_HeaderInit>:
  * @param  pHeader: Header Buffer to be filled
  * @param  pWaveFormatStruct: Pointer to the wave structure to be filled.
  * @retval 0 if passed, !0 if failed.
  */
static uint32_t WavProcess_HeaderInit(uint8_t* pHeader, WAVE_FormatTypeDef* pWaveFormatStruct)
{
 800a994:	b480      	push	{r7}
 800a996:	b083      	sub	sp, #12
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
 800a99c:	6039      	str	r1, [r7, #0]
  /* Write chunkID, must be 'RIFF'  ------------------------------------------*/
  pHeader[0] = 'R';
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	2252      	movs	r2, #82	@ 0x52
 800a9a2:	701a      	strb	r2, [r3, #0]
  pHeader[1] = 'I';
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	3301      	adds	r3, #1
 800a9a8:	2249      	movs	r2, #73	@ 0x49
 800a9aa:	701a      	strb	r2, [r3, #0]
  pHeader[2] = 'F';
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	3302      	adds	r3, #2
 800a9b0:	2246      	movs	r2, #70	@ 0x46
 800a9b2:	701a      	strb	r2, [r3, #0]
  pHeader[3] = 'F';
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	3303      	adds	r3, #3
 800a9b8:	2246      	movs	r2, #70	@ 0x46
 800a9ba:	701a      	strb	r2, [r3, #0]
  
  /* Write the file length ---------------------------------------------------*/
  /* The sampling time: this value will be written back at the end of the 
     recording operation.  Example: 661500 Bytes = 0x000A17FC, byte[7]=0x00, byte[4]=0xFC */
  pHeader[4] = 0x00;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	3304      	adds	r3, #4
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	701a      	strb	r2, [r3, #0]
  pHeader[5] = 0x4C;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	3305      	adds	r3, #5
 800a9c8:	224c      	movs	r2, #76	@ 0x4c
 800a9ca:	701a      	strb	r2, [r3, #0]
  pHeader[6] = 0x1D;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	3306      	adds	r3, #6
 800a9d0:	221d      	movs	r2, #29
 800a9d2:	701a      	strb	r2, [r3, #0]
  pHeader[7] = 0x00;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	3307      	adds	r3, #7
 800a9d8:	2200      	movs	r2, #0
 800a9da:	701a      	strb	r2, [r3, #0]
  /* Write the file format, must be 'WAVE' -----------------------------------*/
  pHeader[8]  = 'W';
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	3308      	adds	r3, #8
 800a9e0:	2257      	movs	r2, #87	@ 0x57
 800a9e2:	701a      	strb	r2, [r3, #0]
  pHeader[9]  = 'A';
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	3309      	adds	r3, #9
 800a9e8:	2241      	movs	r2, #65	@ 0x41
 800a9ea:	701a      	strb	r2, [r3, #0]
  pHeader[10] = 'V';
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	330a      	adds	r3, #10
 800a9f0:	2256      	movs	r2, #86	@ 0x56
 800a9f2:	701a      	strb	r2, [r3, #0]
  pHeader[11] = 'E';
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	330b      	adds	r3, #11
 800a9f8:	2245      	movs	r2, #69	@ 0x45
 800a9fa:	701a      	strb	r2, [r3, #0]
  
  /* Write the format chunk, must be'fmt ' -----------------------------------*/
  pHeader[12]  = 'f';
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	330c      	adds	r3, #12
 800aa00:	2266      	movs	r2, #102	@ 0x66
 800aa02:	701a      	strb	r2, [r3, #0]
  pHeader[13]  = 'm';
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	330d      	adds	r3, #13
 800aa08:	226d      	movs	r2, #109	@ 0x6d
 800aa0a:	701a      	strb	r2, [r3, #0]
  pHeader[14]  = 't';
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	330e      	adds	r3, #14
 800aa10:	2274      	movs	r2, #116	@ 0x74
 800aa12:	701a      	strb	r2, [r3, #0]
  pHeader[15]  = ' ';
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	330f      	adds	r3, #15
 800aa18:	2220      	movs	r2, #32
 800aa1a:	701a      	strb	r2, [r3, #0]
  
  /* Write the length of the 'fmt' data, must be 0x10 ------------------------*/
  pHeader[16]  = 0x10;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	3310      	adds	r3, #16
 800aa20:	2210      	movs	r2, #16
 800aa22:	701a      	strb	r2, [r3, #0]
  pHeader[17]  = 0x00;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	3311      	adds	r3, #17
 800aa28:	2200      	movs	r2, #0
 800aa2a:	701a      	strb	r2, [r3, #0]
  pHeader[18]  = 0x00;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	3312      	adds	r3, #18
 800aa30:	2200      	movs	r2, #0
 800aa32:	701a      	strb	r2, [r3, #0]
  pHeader[19]  = 0x00;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	3313      	adds	r3, #19
 800aa38:	2200      	movs	r2, #0
 800aa3a:	701a      	strb	r2, [r3, #0]
  
  /* Write the audio format, must be 0x01 (PCM) ------------------------------*/
  pHeader[20]  = 0x01;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	3314      	adds	r3, #20
 800aa40:	2201      	movs	r2, #1
 800aa42:	701a      	strb	r2, [r3, #0]
  pHeader[21]  = 0x00;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	3315      	adds	r3, #21
 800aa48:	2200      	movs	r2, #0
 800aa4a:	701a      	strb	r2, [r3, #0]
  
  /* Write the number of channels, ie. 0x01 (Mono) ---------------------------*/
  pHeader[22]  = pWaveFormatStruct->NbrChannels;
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	8ada      	ldrh	r2, [r3, #22]
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	3316      	adds	r3, #22
 800aa54:	b2d2      	uxtb	r2, r2
 800aa56:	701a      	strb	r2, [r3, #0]
  pHeader[23]  = 0x00;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	3317      	adds	r3, #23
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	701a      	strb	r2, [r3, #0]
  
  /* Write the Sample Rate in Hz ---------------------------------------------*/
  /* Write Little Endian ie. 8000 = 0x00001F40 => byte[24]=0x40, byte[27]=0x00*/
  pHeader[24]  = (uint8_t)((pWaveFormatStruct->SampleRate & 0xFF));
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	699a      	ldr	r2, [r3, #24]
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	3318      	adds	r3, #24
 800aa68:	b2d2      	uxtb	r2, r2
 800aa6a:	701a      	strb	r2, [r3, #0]
  pHeader[25]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 8) & 0xFF);
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	699b      	ldr	r3, [r3, #24]
 800aa70:	0a1a      	lsrs	r2, r3, #8
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	3319      	adds	r3, #25
 800aa76:	b2d2      	uxtb	r2, r2
 800aa78:	701a      	strb	r2, [r3, #0]
  pHeader[26]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 16) & 0xFF);
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	699b      	ldr	r3, [r3, #24]
 800aa7e:	0c1a      	lsrs	r2, r3, #16
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	331a      	adds	r3, #26
 800aa84:	b2d2      	uxtb	r2, r2
 800aa86:	701a      	strb	r2, [r3, #0]
  pHeader[27]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 24) & 0xFF);
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	699b      	ldr	r3, [r3, #24]
 800aa8c:	0e1a      	lsrs	r2, r3, #24
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	331b      	adds	r3, #27
 800aa92:	b2d2      	uxtb	r2, r2
 800aa94:	701a      	strb	r2, [r3, #0]
  
  /* Write the Byte Rate -----------------------------------------------------*/
  pHeader[28]  = (uint8_t)((pWaveFormatStruct->ByteRate & 0xFF));
 800aa96:	683b      	ldr	r3, [r7, #0]
 800aa98:	69da      	ldr	r2, [r3, #28]
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	331c      	adds	r3, #28
 800aa9e:	b2d2      	uxtb	r2, r2
 800aaa0:	701a      	strb	r2, [r3, #0]
  pHeader[29]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 8) & 0xFF);
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	69db      	ldr	r3, [r3, #28]
 800aaa6:	0a1a      	lsrs	r2, r3, #8
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	331d      	adds	r3, #29
 800aaac:	b2d2      	uxtb	r2, r2
 800aaae:	701a      	strb	r2, [r3, #0]
  pHeader[30]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 16) & 0xFF);
 800aab0:	683b      	ldr	r3, [r7, #0]
 800aab2:	69db      	ldr	r3, [r3, #28]
 800aab4:	0c1a      	lsrs	r2, r3, #16
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	331e      	adds	r3, #30
 800aaba:	b2d2      	uxtb	r2, r2
 800aabc:	701a      	strb	r2, [r3, #0]
  pHeader[31]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 24) & 0xFF);
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	69db      	ldr	r3, [r3, #28]
 800aac2:	0e1a      	lsrs	r2, r3, #24
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	331f      	adds	r3, #31
 800aac8:	b2d2      	uxtb	r2, r2
 800aaca:	701a      	strb	r2, [r3, #0]
  
  /* Write the block alignment -----------------------------------------------*/
  pHeader[32]  = pWaveFormatStruct->BlockAlign;
 800aacc:	683b      	ldr	r3, [r7, #0]
 800aace:	8c1a      	ldrh	r2, [r3, #32]
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	3320      	adds	r3, #32
 800aad4:	b2d2      	uxtb	r2, r2
 800aad6:	701a      	strb	r2, [r3, #0]
  pHeader[33]  = 0x00;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	3321      	adds	r3, #33	@ 0x21
 800aadc:	2200      	movs	r2, #0
 800aade:	701a      	strb	r2, [r3, #0]
  
  /* Write the number of bits per sample -------------------------------------*/
  pHeader[34]  = pWaveFormatStruct->BitPerSample;
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	3322      	adds	r3, #34	@ 0x22
 800aae8:	b2d2      	uxtb	r2, r2
 800aaea:	701a      	strb	r2, [r3, #0]
  pHeader[35]  = 0x00;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	3323      	adds	r3, #35	@ 0x23
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	701a      	strb	r2, [r3, #0]
  
  /* Write the Data chunk, must be 'data' ------------------------------------*/
  pHeader[36]  = 'd';
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	3324      	adds	r3, #36	@ 0x24
 800aaf8:	2264      	movs	r2, #100	@ 0x64
 800aafa:	701a      	strb	r2, [r3, #0]
  pHeader[37]  = 'a';
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	3325      	adds	r3, #37	@ 0x25
 800ab00:	2261      	movs	r2, #97	@ 0x61
 800ab02:	701a      	strb	r2, [r3, #0]
  pHeader[38]  = 't';
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	3326      	adds	r3, #38	@ 0x26
 800ab08:	2274      	movs	r2, #116	@ 0x74
 800ab0a:	701a      	strb	r2, [r3, #0]
  pHeader[39]  = 'a';
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	3327      	adds	r3, #39	@ 0x27
 800ab10:	2261      	movs	r2, #97	@ 0x61
 800ab12:	701a      	strb	r2, [r3, #0]
  
  /* Write the number of sample data -----------------------------------------*/
  /* This variable will be written back at the end of the recording operation */
  pHeader[40]  = 0x00;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	3328      	adds	r3, #40	@ 0x28
 800ab18:	2200      	movs	r2, #0
 800ab1a:	701a      	strb	r2, [r3, #0]
  pHeader[41]  = 0x4C;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	3329      	adds	r3, #41	@ 0x29
 800ab20:	224c      	movs	r2, #76	@ 0x4c
 800ab22:	701a      	strb	r2, [r3, #0]
  pHeader[42]  = 0x1D;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	332a      	adds	r3, #42	@ 0x2a
 800ab28:	221d      	movs	r2, #29
 800ab2a:	701a      	strb	r2, [r3, #0]
  pHeader[43]  = 0x00;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	332b      	adds	r3, #43	@ 0x2b
 800ab30:	2200      	movs	r2, #0
 800ab32:	701a      	strb	r2, [r3, #0]
  
  /* Return 0 if all operations are OK */
  return 0;
 800ab34:	2300      	movs	r3, #0
}
 800ab36:	4618      	mov	r0, r3
 800ab38:	370c      	adds	r7, #12
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab40:	4770      	bx	lr
	...

0800ab44 <WavProcess_HeaderUpdate>:
  * @param  pHeader: Header Buffer to be filled
  * @param  pWaveFormatStruct: Pointer to the wave structure to be filled.
  * @retval 0 if passed, !0 if failed.
  */
static uint32_t WavProcess_HeaderUpdate(uint8_t* pHeader, WAVE_FormatTypeDef* pWaveFormatStruct)
{
 800ab44:	b480      	push	{r7}
 800ab46:	b083      	sub	sp, #12
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
 800ab4c:	6039      	str	r1, [r7, #0]
  /* Write the file length ---------------------------------------------------*/
  /* The sampling time: this value will be written back at the end of the 
     recording operation.  Example: 661500 Bytes = 0x000A17FC, byte[7]=0x00, byte[4]=0xFC */
  pHeader[4] = (uint8_t)(BufferCtl.fptr);
 800ab4e:	4b30      	ldr	r3, [pc, #192]	@ (800ac10 <WavProcess_HeaderUpdate+0xcc>)
 800ab50:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800ab54:	f8d3 280c 	ldr.w	r2, [r3, #2060]	@ 0x80c
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	3304      	adds	r3, #4
 800ab5c:	b2d2      	uxtb	r2, r2
 800ab5e:	701a      	strb	r2, [r3, #0]
  pHeader[5] = (uint8_t)(BufferCtl.fptr >> 8);
 800ab60:	4b2b      	ldr	r3, [pc, #172]	@ (800ac10 <WavProcess_HeaderUpdate+0xcc>)
 800ab62:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800ab66:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800ab6a:	0a1a      	lsrs	r2, r3, #8
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	3305      	adds	r3, #5
 800ab70:	b2d2      	uxtb	r2, r2
 800ab72:	701a      	strb	r2, [r3, #0]
  pHeader[6] = (uint8_t)(BufferCtl.fptr >> 16);
 800ab74:	4b26      	ldr	r3, [pc, #152]	@ (800ac10 <WavProcess_HeaderUpdate+0xcc>)
 800ab76:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800ab7a:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800ab7e:	0c1a      	lsrs	r2, r3, #16
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	3306      	adds	r3, #6
 800ab84:	b2d2      	uxtb	r2, r2
 800ab86:	701a      	strb	r2, [r3, #0]
  pHeader[7] = (uint8_t)(BufferCtl.fptr >> 24);
 800ab88:	4b21      	ldr	r3, [pc, #132]	@ (800ac10 <WavProcess_HeaderUpdate+0xcc>)
 800ab8a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800ab8e:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800ab92:	0e1a      	lsrs	r2, r3, #24
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	3307      	adds	r3, #7
 800ab98:	b2d2      	uxtb	r2, r2
 800ab9a:	701a      	strb	r2, [r3, #0]
  /* Write the number of sample data -----------------------------------------*/
  /* This variable will be written back at the end of the recording operation */
  BufferCtl.fptr -=44;
 800ab9c:	4b1c      	ldr	r3, [pc, #112]	@ (800ac10 <WavProcess_HeaderUpdate+0xcc>)
 800ab9e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800aba2:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800aba6:	3b2c      	subs	r3, #44	@ 0x2c
 800aba8:	4a19      	ldr	r2, [pc, #100]	@ (800ac10 <WavProcess_HeaderUpdate+0xcc>)
 800abaa:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800abae:	f8c2 380c 	str.w	r3, [r2, #2060]	@ 0x80c
  pHeader[40] = (uint8_t)(BufferCtl.fptr); 
 800abb2:	4b17      	ldr	r3, [pc, #92]	@ (800ac10 <WavProcess_HeaderUpdate+0xcc>)
 800abb4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800abb8:	f8d3 280c 	ldr.w	r2, [r3, #2060]	@ 0x80c
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	3328      	adds	r3, #40	@ 0x28
 800abc0:	b2d2      	uxtb	r2, r2
 800abc2:	701a      	strb	r2, [r3, #0]
  pHeader[41] = (uint8_t)(BufferCtl.fptr >> 8);
 800abc4:	4b12      	ldr	r3, [pc, #72]	@ (800ac10 <WavProcess_HeaderUpdate+0xcc>)
 800abc6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800abca:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800abce:	0a1a      	lsrs	r2, r3, #8
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	3329      	adds	r3, #41	@ 0x29
 800abd4:	b2d2      	uxtb	r2, r2
 800abd6:	701a      	strb	r2, [r3, #0]
  pHeader[42] = (uint8_t)(BufferCtl.fptr >> 16);
 800abd8:	4b0d      	ldr	r3, [pc, #52]	@ (800ac10 <WavProcess_HeaderUpdate+0xcc>)
 800abda:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800abde:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800abe2:	0c1a      	lsrs	r2, r3, #16
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	332a      	adds	r3, #42	@ 0x2a
 800abe8:	b2d2      	uxtb	r2, r2
 800abea:	701a      	strb	r2, [r3, #0]
  pHeader[43] = (uint8_t)(BufferCtl.fptr >> 24); 
 800abec:	4b08      	ldr	r3, [pc, #32]	@ (800ac10 <WavProcess_HeaderUpdate+0xcc>)
 800abee:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800abf2:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800abf6:	0e1a      	lsrs	r2, r3, #24
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	332b      	adds	r3, #43	@ 0x2b
 800abfc:	b2d2      	uxtb	r2, r2
 800abfe:	701a      	strb	r2, [r3, #0]
  
  /* Return 0 if all operations are OK */
  return 0;
 800ac00:	2300      	movs	r3, #0
}
 800ac02:	4618      	mov	r0, r3
 800ac04:	370c      	adds	r7, #12
 800ac06:	46bd      	mov	sp, r7
 800ac08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0c:	4770      	bx	lr
 800ac0e:	bf00      	nop
 800ac10:	20001108 	.word	0x20001108

0800ac14 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800ac18:	4904      	ldr	r1, [pc, #16]	@ (800ac2c <MX_FATFS_Init+0x18>)
 800ac1a:	4805      	ldr	r0, [pc, #20]	@ (800ac30 <MX_FATFS_Init+0x1c>)
 800ac1c:	f003 fb66 	bl	800e2ec <FATFS_LinkDriver>
 800ac20:	4603      	mov	r3, r0
 800ac22:	461a      	mov	r2, r3
 800ac24:	4b03      	ldr	r3, [pc, #12]	@ (800ac34 <MX_FATFS_Init+0x20>)
 800ac26:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800ac28:	bf00      	nop
 800ac2a:	bd80      	pop	{r7, pc}
 800ac2c:	20005b78 	.word	0x20005b78
 800ac30:	080147e4 	.word	0x080147e4
 800ac34:	20005b74 	.word	0x20005b74

0800ac38 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800ac38:	b480      	push	{r7}
 800ac3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800ac3c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800ac3e:	4618      	mov	r0, r3
 800ac40:	46bd      	mov	sp, r7
 800ac42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac46:	4770      	bx	lr

0800ac48 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b082      	sub	sp, #8
 800ac4c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800ac4e:	2300      	movs	r3, #0
 800ac50:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800ac52:	f000 f888 	bl	800ad66 <BSP_SD_IsDetected>
 800ac56:	4603      	mov	r3, r0
 800ac58:	2b01      	cmp	r3, #1
 800ac5a:	d001      	beq.n	800ac60 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800ac5c:	2302      	movs	r3, #2
 800ac5e:	e005      	b.n	800ac6c <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800ac60:	4804      	ldr	r0, [pc, #16]	@ (800ac74 <BSP_SD_Init+0x2c>)
 800ac62:	f7fd f908 	bl	8007e76 <HAL_SD_Init>
 800ac66:	4603      	mov	r3, r0
 800ac68:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800ac6a:	79fb      	ldrb	r3, [r7, #7]
}
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	3708      	adds	r7, #8
 800ac70:	46bd      	mov	sp, r7
 800ac72:	bd80      	pop	{r7, pc}
 800ac74:	20000ce0 	.word	0x20000ce0

0800ac78 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800ac78:	b580      	push	{r7, lr}
 800ac7a:	b086      	sub	sp, #24
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	60f8      	str	r0, [r7, #12]
 800ac80:	60b9      	str	r1, [r7, #8]
 800ac82:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ac84:	2300      	movs	r3, #0
 800ac86:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	68ba      	ldr	r2, [r7, #8]
 800ac8c:	68f9      	ldr	r1, [r7, #12]
 800ac8e:	4806      	ldr	r0, [pc, #24]	@ (800aca8 <BSP_SD_ReadBlocks_DMA+0x30>)
 800ac90:	f7fd f9aa 	bl	8007fe8 <HAL_SD_ReadBlocks_DMA>
 800ac94:	4603      	mov	r3, r0
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d001      	beq.n	800ac9e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ac9a:	2301      	movs	r3, #1
 800ac9c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ac9e:	7dfb      	ldrb	r3, [r7, #23]
}
 800aca0:	4618      	mov	r0, r3
 800aca2:	3718      	adds	r7, #24
 800aca4:	46bd      	mov	sp, r7
 800aca6:	bd80      	pop	{r7, pc}
 800aca8:	20000ce0 	.word	0x20000ce0

0800acac <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b086      	sub	sp, #24
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	60f8      	str	r0, [r7, #12]
 800acb4:	60b9      	str	r1, [r7, #8]
 800acb6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800acb8:	2300      	movs	r3, #0
 800acba:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	68ba      	ldr	r2, [r7, #8]
 800acc0:	68f9      	ldr	r1, [r7, #12]
 800acc2:	4806      	ldr	r0, [pc, #24]	@ (800acdc <BSP_SD_WriteBlocks_DMA+0x30>)
 800acc4:	f7fd fa72 	bl	80081ac <HAL_SD_WriteBlocks_DMA>
 800acc8:	4603      	mov	r3, r0
 800acca:	2b00      	cmp	r3, #0
 800accc:	d001      	beq.n	800acd2 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800acce:	2301      	movs	r3, #1
 800acd0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800acd2:	7dfb      	ldrb	r3, [r7, #23]
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	3718      	adds	r7, #24
 800acd8:	46bd      	mov	sp, r7
 800acda:	bd80      	pop	{r7, pc}
 800acdc:	20000ce0 	.word	0x20000ce0

0800ace0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800ace4:	4805      	ldr	r0, [pc, #20]	@ (800acfc <BSP_SD_GetCardState+0x1c>)
 800ace6:	f7fd fe97 	bl	8008a18 <HAL_SD_GetCardState>
 800acea:	4603      	mov	r3, r0
 800acec:	2b04      	cmp	r3, #4
 800acee:	bf14      	ite	ne
 800acf0:	2301      	movne	r3, #1
 800acf2:	2300      	moveq	r3, #0
 800acf4:	b2db      	uxtb	r3, r3
}
 800acf6:	4618      	mov	r0, r3
 800acf8:	bd80      	pop	{r7, pc}
 800acfa:	bf00      	nop
 800acfc:	20000ce0 	.word	0x20000ce0

0800ad00 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b082      	sub	sp, #8
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800ad08:	6879      	ldr	r1, [r7, #4]
 800ad0a:	4803      	ldr	r0, [pc, #12]	@ (800ad18 <BSP_SD_GetCardInfo+0x18>)
 800ad0c:	f7fd fe58 	bl	80089c0 <HAL_SD_GetCardInfo>
}
 800ad10:	bf00      	nop
 800ad12:	3708      	adds	r7, #8
 800ad14:	46bd      	mov	sp, r7
 800ad16:	bd80      	pop	{r7, pc}
 800ad18:	20000ce0 	.word	0x20000ce0

0800ad1c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b082      	sub	sp, #8
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800ad24:	f000 f818 	bl	800ad58 <BSP_SD_AbortCallback>
}
 800ad28:	bf00      	nop
 800ad2a:	3708      	adds	r7, #8
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bd80      	pop	{r7, pc}

0800ad30 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b082      	sub	sp, #8
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800ad38:	f000 f9a8 	bl	800b08c <BSP_SD_WriteCpltCallback>
}
 800ad3c:	bf00      	nop
 800ad3e:	3708      	adds	r7, #8
 800ad40:	46bd      	mov	sp, r7
 800ad42:	bd80      	pop	{r7, pc}

0800ad44 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b082      	sub	sp, #8
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800ad4c:	f000 f9aa 	bl	800b0a4 <BSP_SD_ReadCpltCallback>
}
 800ad50:	bf00      	nop
 800ad52:	3708      	adds	r7, #8
 800ad54:	46bd      	mov	sp, r7
 800ad56:	bd80      	pop	{r7, pc}

0800ad58 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800ad58:	b480      	push	{r7}
 800ad5a:	af00      	add	r7, sp, #0

}
 800ad5c:	bf00      	nop
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad64:	4770      	bx	lr

0800ad66 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800ad66:	b580      	push	{r7, lr}
 800ad68:	b082      	sub	sp, #8
 800ad6a:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800ad70:	f000 f80c 	bl	800ad8c <BSP_PlatformIsDetected>
 800ad74:	4603      	mov	r3, r0
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d101      	bne.n	800ad7e <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800ad7e:	79fb      	ldrb	r3, [r7, #7]
 800ad80:	b2db      	uxtb	r3, r3
}
 800ad82:	4618      	mov	r0, r3
 800ad84:	3708      	adds	r7, #8
 800ad86:	46bd      	mov	sp, r7
 800ad88:	bd80      	pop	{r7, pc}
	...

0800ad8c <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b082      	sub	sp, #8
 800ad90:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800ad92:	2301      	movs	r3, #1
 800ad94:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800ad96:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800ad9a:	4806      	ldr	r0, [pc, #24]	@ (800adb4 <BSP_PlatformIsDetected+0x28>)
 800ad9c:	f7fa fb72 	bl	8005484 <HAL_GPIO_ReadPin>
 800ada0:	4603      	mov	r3, r0
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d001      	beq.n	800adaa <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800ada6:	2300      	movs	r3, #0
 800ada8:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800adaa:	79fb      	ldrb	r3, [r7, #7]
}
 800adac:	4618      	mov	r0, r3
 800adae:	3708      	adds	r7, #8
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}
 800adb4:	40020800 	.word	0x40020800

0800adb8 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b084      	sub	sp, #16
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800adc0:	f7f9 faf2 	bl	80043a8 <HAL_GetTick>
 800adc4:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800adc6:	e006      	b.n	800add6 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800adc8:	f7ff ff8a 	bl	800ace0 <BSP_SD_GetCardState>
 800adcc:	4603      	mov	r3, r0
 800adce:	2b00      	cmp	r3, #0
 800add0:	d101      	bne.n	800add6 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800add2:	2300      	movs	r3, #0
 800add4:	e009      	b.n	800adea <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800add6:	f7f9 fae7 	bl	80043a8 <HAL_GetTick>
 800adda:	4602      	mov	r2, r0
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	1ad3      	subs	r3, r2, r3
 800ade0:	687a      	ldr	r2, [r7, #4]
 800ade2:	429a      	cmp	r2, r3
 800ade4:	d8f0      	bhi.n	800adc8 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800ade6:	f04f 33ff 	mov.w	r3, #4294967295
}
 800adea:	4618      	mov	r0, r3
 800adec:	3710      	adds	r7, #16
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd80      	pop	{r7, pc}
	...

0800adf4 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b082      	sub	sp, #8
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	4603      	mov	r3, r0
 800adfc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800adfe:	4b0b      	ldr	r3, [pc, #44]	@ (800ae2c <SD_CheckStatus+0x38>)
 800ae00:	2201      	movs	r2, #1
 800ae02:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800ae04:	f7ff ff6c 	bl	800ace0 <BSP_SD_GetCardState>
 800ae08:	4603      	mov	r3, r0
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d107      	bne.n	800ae1e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800ae0e:	4b07      	ldr	r3, [pc, #28]	@ (800ae2c <SD_CheckStatus+0x38>)
 800ae10:	781b      	ldrb	r3, [r3, #0]
 800ae12:	b2db      	uxtb	r3, r3
 800ae14:	f023 0301 	bic.w	r3, r3, #1
 800ae18:	b2da      	uxtb	r2, r3
 800ae1a:	4b04      	ldr	r3, [pc, #16]	@ (800ae2c <SD_CheckStatus+0x38>)
 800ae1c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800ae1e:	4b03      	ldr	r3, [pc, #12]	@ (800ae2c <SD_CheckStatus+0x38>)
 800ae20:	781b      	ldrb	r3, [r3, #0]
 800ae22:	b2db      	uxtb	r3, r3
}
 800ae24:	4618      	mov	r0, r3
 800ae26:	3708      	adds	r7, #8
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	bd80      	pop	{r7, pc}
 800ae2c:	20000048 	.word	0x20000048

0800ae30 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b082      	sub	sp, #8
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	4603      	mov	r3, r0
 800ae38:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800ae3a:	f7ff ff05 	bl	800ac48 <BSP_SD_Init>
 800ae3e:	4603      	mov	r3, r0
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d107      	bne.n	800ae54 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800ae44:	79fb      	ldrb	r3, [r7, #7]
 800ae46:	4618      	mov	r0, r3
 800ae48:	f7ff ffd4 	bl	800adf4 <SD_CheckStatus>
 800ae4c:	4603      	mov	r3, r0
 800ae4e:	461a      	mov	r2, r3
 800ae50:	4b04      	ldr	r3, [pc, #16]	@ (800ae64 <SD_initialize+0x34>)
 800ae52:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800ae54:	4b03      	ldr	r3, [pc, #12]	@ (800ae64 <SD_initialize+0x34>)
 800ae56:	781b      	ldrb	r3, [r3, #0]
 800ae58:	b2db      	uxtb	r3, r3
}
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	3708      	adds	r7, #8
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	bd80      	pop	{r7, pc}
 800ae62:	bf00      	nop
 800ae64:	20000048 	.word	0x20000048

0800ae68 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b082      	sub	sp, #8
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	4603      	mov	r3, r0
 800ae70:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800ae72:	79fb      	ldrb	r3, [r7, #7]
 800ae74:	4618      	mov	r0, r3
 800ae76:	f7ff ffbd 	bl	800adf4 <SD_CheckStatus>
 800ae7a:	4603      	mov	r3, r0
}
 800ae7c:	4618      	mov	r0, r3
 800ae7e:	3708      	adds	r7, #8
 800ae80:	46bd      	mov	sp, r7
 800ae82:	bd80      	pop	{r7, pc}

0800ae84 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b086      	sub	sp, #24
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	60b9      	str	r1, [r7, #8]
 800ae8c:	607a      	str	r2, [r7, #4]
 800ae8e:	603b      	str	r3, [r7, #0]
 800ae90:	4603      	mov	r3, r0
 800ae92:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ae94:	2301      	movs	r3, #1
 800ae96:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ae98:	f247 5030 	movw	r0, #30000	@ 0x7530
 800ae9c:	f7ff ff8c 	bl	800adb8 <SD_CheckStatusWithTimeout>
 800aea0:	4603      	mov	r3, r0
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	da01      	bge.n	800aeaa <SD_read+0x26>
  {
    return res;
 800aea6:	7dfb      	ldrb	r3, [r7, #23]
 800aea8:	e03b      	b.n	800af22 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800aeaa:	683a      	ldr	r2, [r7, #0]
 800aeac:	6879      	ldr	r1, [r7, #4]
 800aeae:	68b8      	ldr	r0, [r7, #8]
 800aeb0:	f7ff fee2 	bl	800ac78 <BSP_SD_ReadBlocks_DMA>
 800aeb4:	4603      	mov	r3, r0
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d132      	bne.n	800af20 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800aeba:	4b1c      	ldr	r3, [pc, #112]	@ (800af2c <SD_read+0xa8>)
 800aebc:	2200      	movs	r2, #0
 800aebe:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800aec0:	f7f9 fa72 	bl	80043a8 <HAL_GetTick>
 800aec4:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800aec6:	bf00      	nop
 800aec8:	4b18      	ldr	r3, [pc, #96]	@ (800af2c <SD_read+0xa8>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d108      	bne.n	800aee2 <SD_read+0x5e>
 800aed0:	f7f9 fa6a 	bl	80043a8 <HAL_GetTick>
 800aed4:	4602      	mov	r2, r0
 800aed6:	693b      	ldr	r3, [r7, #16]
 800aed8:	1ad3      	subs	r3, r2, r3
 800aeda:	f247 522f 	movw	r2, #29999	@ 0x752f
 800aede:	4293      	cmp	r3, r2
 800aee0:	d9f2      	bls.n	800aec8 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800aee2:	4b12      	ldr	r3, [pc, #72]	@ (800af2c <SD_read+0xa8>)
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d102      	bne.n	800aef0 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800aeea:	2301      	movs	r3, #1
 800aeec:	75fb      	strb	r3, [r7, #23]
 800aeee:	e017      	b.n	800af20 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800aef0:	4b0e      	ldr	r3, [pc, #56]	@ (800af2c <SD_read+0xa8>)
 800aef2:	2200      	movs	r2, #0
 800aef4:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800aef6:	f7f9 fa57 	bl	80043a8 <HAL_GetTick>
 800aefa:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800aefc:	e007      	b.n	800af0e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800aefe:	f7ff feef 	bl	800ace0 <BSP_SD_GetCardState>
 800af02:	4603      	mov	r3, r0
 800af04:	2b00      	cmp	r3, #0
 800af06:	d102      	bne.n	800af0e <SD_read+0x8a>
          {
            res = RES_OK;
 800af08:	2300      	movs	r3, #0
 800af0a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800af0c:	e008      	b.n	800af20 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800af0e:	f7f9 fa4b 	bl	80043a8 <HAL_GetTick>
 800af12:	4602      	mov	r2, r0
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	1ad3      	subs	r3, r2, r3
 800af18:	f247 522f 	movw	r2, #29999	@ 0x752f
 800af1c:	4293      	cmp	r3, r2
 800af1e:	d9ee      	bls.n	800aefe <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800af20:	7dfb      	ldrb	r3, [r7, #23]
}
 800af22:	4618      	mov	r0, r3
 800af24:	3718      	adds	r7, #24
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}
 800af2a:	bf00      	nop
 800af2c:	20005db0 	.word	0x20005db0

0800af30 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b086      	sub	sp, #24
 800af34:	af00      	add	r7, sp, #0
 800af36:	60b9      	str	r1, [r7, #8]
 800af38:	607a      	str	r2, [r7, #4]
 800af3a:	603b      	str	r3, [r7, #0]
 800af3c:	4603      	mov	r3, r0
 800af3e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800af40:	2301      	movs	r3, #1
 800af42:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800af44:	4b24      	ldr	r3, [pc, #144]	@ (800afd8 <SD_write+0xa8>)
 800af46:	2200      	movs	r2, #0
 800af48:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800af4a:	f247 5030 	movw	r0, #30000	@ 0x7530
 800af4e:	f7ff ff33 	bl	800adb8 <SD_CheckStatusWithTimeout>
 800af52:	4603      	mov	r3, r0
 800af54:	2b00      	cmp	r3, #0
 800af56:	da01      	bge.n	800af5c <SD_write+0x2c>
  {
    return res;
 800af58:	7dfb      	ldrb	r3, [r7, #23]
 800af5a:	e038      	b.n	800afce <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800af5c:	683a      	ldr	r2, [r7, #0]
 800af5e:	6879      	ldr	r1, [r7, #4]
 800af60:	68b8      	ldr	r0, [r7, #8]
 800af62:	f7ff fea3 	bl	800acac <BSP_SD_WriteBlocks_DMA>
 800af66:	4603      	mov	r3, r0
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d12f      	bne.n	800afcc <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800af6c:	f7f9 fa1c 	bl	80043a8 <HAL_GetTick>
 800af70:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800af72:	bf00      	nop
 800af74:	4b18      	ldr	r3, [pc, #96]	@ (800afd8 <SD_write+0xa8>)
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d108      	bne.n	800af8e <SD_write+0x5e>
 800af7c:	f7f9 fa14 	bl	80043a8 <HAL_GetTick>
 800af80:	4602      	mov	r2, r0
 800af82:	693b      	ldr	r3, [r7, #16]
 800af84:	1ad3      	subs	r3, r2, r3
 800af86:	f247 522f 	movw	r2, #29999	@ 0x752f
 800af8a:	4293      	cmp	r3, r2
 800af8c:	d9f2      	bls.n	800af74 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800af8e:	4b12      	ldr	r3, [pc, #72]	@ (800afd8 <SD_write+0xa8>)
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d102      	bne.n	800af9c <SD_write+0x6c>
      {
        res = RES_ERROR;
 800af96:	2301      	movs	r3, #1
 800af98:	75fb      	strb	r3, [r7, #23]
 800af9a:	e017      	b.n	800afcc <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800af9c:	4b0e      	ldr	r3, [pc, #56]	@ (800afd8 <SD_write+0xa8>)
 800af9e:	2200      	movs	r2, #0
 800afa0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800afa2:	f7f9 fa01 	bl	80043a8 <HAL_GetTick>
 800afa6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800afa8:	e007      	b.n	800afba <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800afaa:	f7ff fe99 	bl	800ace0 <BSP_SD_GetCardState>
 800afae:	4603      	mov	r3, r0
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d102      	bne.n	800afba <SD_write+0x8a>
          {
            res = RES_OK;
 800afb4:	2300      	movs	r3, #0
 800afb6:	75fb      	strb	r3, [r7, #23]
            break;
 800afb8:	e008      	b.n	800afcc <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800afba:	f7f9 f9f5 	bl	80043a8 <HAL_GetTick>
 800afbe:	4602      	mov	r2, r0
 800afc0:	693b      	ldr	r3, [r7, #16]
 800afc2:	1ad3      	subs	r3, r2, r3
 800afc4:	f247 522f 	movw	r2, #29999	@ 0x752f
 800afc8:	4293      	cmp	r3, r2
 800afca:	d9ee      	bls.n	800afaa <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800afcc:	7dfb      	ldrb	r3, [r7, #23]
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3718      	adds	r7, #24
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}
 800afd6:	bf00      	nop
 800afd8:	20005dac 	.word	0x20005dac

0800afdc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b08c      	sub	sp, #48	@ 0x30
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	4603      	mov	r3, r0
 800afe4:	603a      	str	r2, [r7, #0]
 800afe6:	71fb      	strb	r3, [r7, #7]
 800afe8:	460b      	mov	r3, r1
 800afea:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800afec:	2301      	movs	r3, #1
 800afee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800aff2:	4b25      	ldr	r3, [pc, #148]	@ (800b088 <SD_ioctl+0xac>)
 800aff4:	781b      	ldrb	r3, [r3, #0]
 800aff6:	b2db      	uxtb	r3, r3
 800aff8:	f003 0301 	and.w	r3, r3, #1
 800affc:	2b00      	cmp	r3, #0
 800affe:	d001      	beq.n	800b004 <SD_ioctl+0x28>
 800b000:	2303      	movs	r3, #3
 800b002:	e03c      	b.n	800b07e <SD_ioctl+0xa2>

  switch (cmd)
 800b004:	79bb      	ldrb	r3, [r7, #6]
 800b006:	2b03      	cmp	r3, #3
 800b008:	d834      	bhi.n	800b074 <SD_ioctl+0x98>
 800b00a:	a201      	add	r2, pc, #4	@ (adr r2, 800b010 <SD_ioctl+0x34>)
 800b00c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b010:	0800b021 	.word	0x0800b021
 800b014:	0800b029 	.word	0x0800b029
 800b018:	0800b041 	.word	0x0800b041
 800b01c:	0800b05b 	.word	0x0800b05b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800b020:	2300      	movs	r3, #0
 800b022:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b026:	e028      	b.n	800b07a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800b028:	f107 030c 	add.w	r3, r7, #12
 800b02c:	4618      	mov	r0, r3
 800b02e:	f7ff fe67 	bl	800ad00 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800b032:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b038:	2300      	movs	r3, #0
 800b03a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b03e:	e01c      	b.n	800b07a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b040:	f107 030c 	add.w	r3, r7, #12
 800b044:	4618      	mov	r0, r3
 800b046:	f7ff fe5b 	bl	800ad00 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800b04a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b04c:	b29a      	uxth	r2, r3
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800b052:	2300      	movs	r3, #0
 800b054:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b058:	e00f      	b.n	800b07a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b05a:	f107 030c 	add.w	r3, r7, #12
 800b05e:	4618      	mov	r0, r3
 800b060:	f7ff fe4e 	bl	800ad00 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800b064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b066:	0a5a      	lsrs	r2, r3, #9
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b06c:	2300      	movs	r3, #0
 800b06e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b072:	e002      	b.n	800b07a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800b074:	2304      	movs	r3, #4
 800b076:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800b07a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b07e:	4618      	mov	r0, r3
 800b080:	3730      	adds	r7, #48	@ 0x30
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}
 800b086:	bf00      	nop
 800b088:	20000048 	.word	0x20000048

0800b08c <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800b08c:	b480      	push	{r7}
 800b08e:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800b090:	4b03      	ldr	r3, [pc, #12]	@ (800b0a0 <BSP_SD_WriteCpltCallback+0x14>)
 800b092:	2201      	movs	r2, #1
 800b094:	601a      	str	r2, [r3, #0]
}
 800b096:	bf00      	nop
 800b098:	46bd      	mov	sp, r7
 800b09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09e:	4770      	bx	lr
 800b0a0:	20005dac 	.word	0x20005dac

0800b0a4 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800b0a8:	4b03      	ldr	r3, [pc, #12]	@ (800b0b8 <BSP_SD_ReadCpltCallback+0x14>)
 800b0aa:	2201      	movs	r2, #1
 800b0ac:	601a      	str	r2, [r3, #0]
}
 800b0ae:	bf00      	nop
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b6:	4770      	bx	lr
 800b0b8:	20005db0 	.word	0x20005db0

0800b0bc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b084      	sub	sp, #16
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b0c6:	79fb      	ldrb	r3, [r7, #7]
 800b0c8:	4a08      	ldr	r2, [pc, #32]	@ (800b0ec <disk_status+0x30>)
 800b0ca:	009b      	lsls	r3, r3, #2
 800b0cc:	4413      	add	r3, r2
 800b0ce:	685b      	ldr	r3, [r3, #4]
 800b0d0:	685b      	ldr	r3, [r3, #4]
 800b0d2:	79fa      	ldrb	r2, [r7, #7]
 800b0d4:	4905      	ldr	r1, [pc, #20]	@ (800b0ec <disk_status+0x30>)
 800b0d6:	440a      	add	r2, r1
 800b0d8:	7a12      	ldrb	r2, [r2, #8]
 800b0da:	4610      	mov	r0, r2
 800b0dc:	4798      	blx	r3
 800b0de:	4603      	mov	r3, r0
 800b0e0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b0e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	3710      	adds	r7, #16
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}
 800b0ec:	20005ddc 	.word	0x20005ddc

0800b0f0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b084      	sub	sp, #16
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	4603      	mov	r3, r0
 800b0f8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b0fe:	79fb      	ldrb	r3, [r7, #7]
 800b100:	4a0d      	ldr	r2, [pc, #52]	@ (800b138 <disk_initialize+0x48>)
 800b102:	5cd3      	ldrb	r3, [r2, r3]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d111      	bne.n	800b12c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800b108:	79fb      	ldrb	r3, [r7, #7]
 800b10a:	4a0b      	ldr	r2, [pc, #44]	@ (800b138 <disk_initialize+0x48>)
 800b10c:	2101      	movs	r1, #1
 800b10e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b110:	79fb      	ldrb	r3, [r7, #7]
 800b112:	4a09      	ldr	r2, [pc, #36]	@ (800b138 <disk_initialize+0x48>)
 800b114:	009b      	lsls	r3, r3, #2
 800b116:	4413      	add	r3, r2
 800b118:	685b      	ldr	r3, [r3, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	79fa      	ldrb	r2, [r7, #7]
 800b11e:	4906      	ldr	r1, [pc, #24]	@ (800b138 <disk_initialize+0x48>)
 800b120:	440a      	add	r2, r1
 800b122:	7a12      	ldrb	r2, [r2, #8]
 800b124:	4610      	mov	r0, r2
 800b126:	4798      	blx	r3
 800b128:	4603      	mov	r3, r0
 800b12a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800b12c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b12e:	4618      	mov	r0, r3
 800b130:	3710      	adds	r7, #16
 800b132:	46bd      	mov	sp, r7
 800b134:	bd80      	pop	{r7, pc}
 800b136:	bf00      	nop
 800b138:	20005ddc 	.word	0x20005ddc

0800b13c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b13c:	b590      	push	{r4, r7, lr}
 800b13e:	b087      	sub	sp, #28
 800b140:	af00      	add	r7, sp, #0
 800b142:	60b9      	str	r1, [r7, #8]
 800b144:	607a      	str	r2, [r7, #4]
 800b146:	603b      	str	r3, [r7, #0]
 800b148:	4603      	mov	r3, r0
 800b14a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b14c:	7bfb      	ldrb	r3, [r7, #15]
 800b14e:	4a0a      	ldr	r2, [pc, #40]	@ (800b178 <disk_read+0x3c>)
 800b150:	009b      	lsls	r3, r3, #2
 800b152:	4413      	add	r3, r2
 800b154:	685b      	ldr	r3, [r3, #4]
 800b156:	689c      	ldr	r4, [r3, #8]
 800b158:	7bfb      	ldrb	r3, [r7, #15]
 800b15a:	4a07      	ldr	r2, [pc, #28]	@ (800b178 <disk_read+0x3c>)
 800b15c:	4413      	add	r3, r2
 800b15e:	7a18      	ldrb	r0, [r3, #8]
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	687a      	ldr	r2, [r7, #4]
 800b164:	68b9      	ldr	r1, [r7, #8]
 800b166:	47a0      	blx	r4
 800b168:	4603      	mov	r3, r0
 800b16a:	75fb      	strb	r3, [r7, #23]
  return res;
 800b16c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b16e:	4618      	mov	r0, r3
 800b170:	371c      	adds	r7, #28
 800b172:	46bd      	mov	sp, r7
 800b174:	bd90      	pop	{r4, r7, pc}
 800b176:	bf00      	nop
 800b178:	20005ddc 	.word	0x20005ddc

0800b17c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b17c:	b590      	push	{r4, r7, lr}
 800b17e:	b087      	sub	sp, #28
 800b180:	af00      	add	r7, sp, #0
 800b182:	60b9      	str	r1, [r7, #8]
 800b184:	607a      	str	r2, [r7, #4]
 800b186:	603b      	str	r3, [r7, #0]
 800b188:	4603      	mov	r3, r0
 800b18a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b18c:	7bfb      	ldrb	r3, [r7, #15]
 800b18e:	4a0a      	ldr	r2, [pc, #40]	@ (800b1b8 <disk_write+0x3c>)
 800b190:	009b      	lsls	r3, r3, #2
 800b192:	4413      	add	r3, r2
 800b194:	685b      	ldr	r3, [r3, #4]
 800b196:	68dc      	ldr	r4, [r3, #12]
 800b198:	7bfb      	ldrb	r3, [r7, #15]
 800b19a:	4a07      	ldr	r2, [pc, #28]	@ (800b1b8 <disk_write+0x3c>)
 800b19c:	4413      	add	r3, r2
 800b19e:	7a18      	ldrb	r0, [r3, #8]
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	687a      	ldr	r2, [r7, #4]
 800b1a4:	68b9      	ldr	r1, [r7, #8]
 800b1a6:	47a0      	blx	r4
 800b1a8:	4603      	mov	r3, r0
 800b1aa:	75fb      	strb	r3, [r7, #23]
  return res;
 800b1ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	371c      	adds	r7, #28
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd90      	pop	{r4, r7, pc}
 800b1b6:	bf00      	nop
 800b1b8:	20005ddc 	.word	0x20005ddc

0800b1bc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b084      	sub	sp, #16
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	603a      	str	r2, [r7, #0]
 800b1c6:	71fb      	strb	r3, [r7, #7]
 800b1c8:	460b      	mov	r3, r1
 800b1ca:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b1cc:	79fb      	ldrb	r3, [r7, #7]
 800b1ce:	4a09      	ldr	r2, [pc, #36]	@ (800b1f4 <disk_ioctl+0x38>)
 800b1d0:	009b      	lsls	r3, r3, #2
 800b1d2:	4413      	add	r3, r2
 800b1d4:	685b      	ldr	r3, [r3, #4]
 800b1d6:	691b      	ldr	r3, [r3, #16]
 800b1d8:	79fa      	ldrb	r2, [r7, #7]
 800b1da:	4906      	ldr	r1, [pc, #24]	@ (800b1f4 <disk_ioctl+0x38>)
 800b1dc:	440a      	add	r2, r1
 800b1de:	7a10      	ldrb	r0, [r2, #8]
 800b1e0:	79b9      	ldrb	r1, [r7, #6]
 800b1e2:	683a      	ldr	r2, [r7, #0]
 800b1e4:	4798      	blx	r3
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	73fb      	strb	r3, [r7, #15]
  return res;
 800b1ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	3710      	adds	r7, #16
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	bd80      	pop	{r7, pc}
 800b1f4:	20005ddc 	.word	0x20005ddc

0800b1f8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800b1f8:	b480      	push	{r7}
 800b1fa:	b085      	sub	sp, #20
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	3301      	adds	r3, #1
 800b204:	781b      	ldrb	r3, [r3, #0]
 800b206:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800b208:	89fb      	ldrh	r3, [r7, #14]
 800b20a:	021b      	lsls	r3, r3, #8
 800b20c:	b21a      	sxth	r2, r3
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	781b      	ldrb	r3, [r3, #0]
 800b212:	b21b      	sxth	r3, r3
 800b214:	4313      	orrs	r3, r2
 800b216:	b21b      	sxth	r3, r3
 800b218:	81fb      	strh	r3, [r7, #14]
	return rv;
 800b21a:	89fb      	ldrh	r3, [r7, #14]
}
 800b21c:	4618      	mov	r0, r3
 800b21e:	3714      	adds	r7, #20
 800b220:	46bd      	mov	sp, r7
 800b222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b226:	4770      	bx	lr

0800b228 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800b228:	b480      	push	{r7}
 800b22a:	b085      	sub	sp, #20
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	3303      	adds	r3, #3
 800b234:	781b      	ldrb	r3, [r3, #0]
 800b236:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	021b      	lsls	r3, r3, #8
 800b23c:	687a      	ldr	r2, [r7, #4]
 800b23e:	3202      	adds	r2, #2
 800b240:	7812      	ldrb	r2, [r2, #0]
 800b242:	4313      	orrs	r3, r2
 800b244:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	021b      	lsls	r3, r3, #8
 800b24a:	687a      	ldr	r2, [r7, #4]
 800b24c:	3201      	adds	r2, #1
 800b24e:	7812      	ldrb	r2, [r2, #0]
 800b250:	4313      	orrs	r3, r2
 800b252:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	021b      	lsls	r3, r3, #8
 800b258:	687a      	ldr	r2, [r7, #4]
 800b25a:	7812      	ldrb	r2, [r2, #0]
 800b25c:	4313      	orrs	r3, r2
 800b25e:	60fb      	str	r3, [r7, #12]
	return rv;
 800b260:	68fb      	ldr	r3, [r7, #12]
}
 800b262:	4618      	mov	r0, r3
 800b264:	3714      	adds	r7, #20
 800b266:	46bd      	mov	sp, r7
 800b268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26c:	4770      	bx	lr

0800b26e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800b26e:	b480      	push	{r7}
 800b270:	b083      	sub	sp, #12
 800b272:	af00      	add	r7, sp, #0
 800b274:	6078      	str	r0, [r7, #4]
 800b276:	460b      	mov	r3, r1
 800b278:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	1c5a      	adds	r2, r3, #1
 800b27e:	607a      	str	r2, [r7, #4]
 800b280:	887a      	ldrh	r2, [r7, #2]
 800b282:	b2d2      	uxtb	r2, r2
 800b284:	701a      	strb	r2, [r3, #0]
 800b286:	887b      	ldrh	r3, [r7, #2]
 800b288:	0a1b      	lsrs	r3, r3, #8
 800b28a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	1c5a      	adds	r2, r3, #1
 800b290:	607a      	str	r2, [r7, #4]
 800b292:	887a      	ldrh	r2, [r7, #2]
 800b294:	b2d2      	uxtb	r2, r2
 800b296:	701a      	strb	r2, [r3, #0]
}
 800b298:	bf00      	nop
 800b29a:	370c      	adds	r7, #12
 800b29c:	46bd      	mov	sp, r7
 800b29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a2:	4770      	bx	lr

0800b2a4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b083      	sub	sp, #12
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
 800b2ac:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	1c5a      	adds	r2, r3, #1
 800b2b2:	607a      	str	r2, [r7, #4]
 800b2b4:	683a      	ldr	r2, [r7, #0]
 800b2b6:	b2d2      	uxtb	r2, r2
 800b2b8:	701a      	strb	r2, [r3, #0]
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	0a1b      	lsrs	r3, r3, #8
 800b2be:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	1c5a      	adds	r2, r3, #1
 800b2c4:	607a      	str	r2, [r7, #4]
 800b2c6:	683a      	ldr	r2, [r7, #0]
 800b2c8:	b2d2      	uxtb	r2, r2
 800b2ca:	701a      	strb	r2, [r3, #0]
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	0a1b      	lsrs	r3, r3, #8
 800b2d0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	1c5a      	adds	r2, r3, #1
 800b2d6:	607a      	str	r2, [r7, #4]
 800b2d8:	683a      	ldr	r2, [r7, #0]
 800b2da:	b2d2      	uxtb	r2, r2
 800b2dc:	701a      	strb	r2, [r3, #0]
 800b2de:	683b      	ldr	r3, [r7, #0]
 800b2e0:	0a1b      	lsrs	r3, r3, #8
 800b2e2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	1c5a      	adds	r2, r3, #1
 800b2e8:	607a      	str	r2, [r7, #4]
 800b2ea:	683a      	ldr	r2, [r7, #0]
 800b2ec:	b2d2      	uxtb	r2, r2
 800b2ee:	701a      	strb	r2, [r3, #0]
}
 800b2f0:	bf00      	nop
 800b2f2:	370c      	adds	r7, #12
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fa:	4770      	bx	lr

0800b2fc <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800b2fc:	b480      	push	{r7}
 800b2fe:	b087      	sub	sp, #28
 800b300:	af00      	add	r7, sp, #0
 800b302:	60f8      	str	r0, [r7, #12]
 800b304:	60b9      	str	r1, [r7, #8]
 800b306:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800b30c:	68bb      	ldr	r3, [r7, #8]
 800b30e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d00d      	beq.n	800b332 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800b316:	693a      	ldr	r2, [r7, #16]
 800b318:	1c53      	adds	r3, r2, #1
 800b31a:	613b      	str	r3, [r7, #16]
 800b31c:	697b      	ldr	r3, [r7, #20]
 800b31e:	1c59      	adds	r1, r3, #1
 800b320:	6179      	str	r1, [r7, #20]
 800b322:	7812      	ldrb	r2, [r2, #0]
 800b324:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	3b01      	subs	r3, #1
 800b32a:	607b      	str	r3, [r7, #4]
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d1f1      	bne.n	800b316 <mem_cpy+0x1a>
	}
}
 800b332:	bf00      	nop
 800b334:	371c      	adds	r7, #28
 800b336:	46bd      	mov	sp, r7
 800b338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33c:	4770      	bx	lr

0800b33e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800b33e:	b480      	push	{r7}
 800b340:	b087      	sub	sp, #28
 800b342:	af00      	add	r7, sp, #0
 800b344:	60f8      	str	r0, [r7, #12]
 800b346:	60b9      	str	r1, [r7, #8]
 800b348:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800b34e:	697b      	ldr	r3, [r7, #20]
 800b350:	1c5a      	adds	r2, r3, #1
 800b352:	617a      	str	r2, [r7, #20]
 800b354:	68ba      	ldr	r2, [r7, #8]
 800b356:	b2d2      	uxtb	r2, r2
 800b358:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	3b01      	subs	r3, #1
 800b35e:	607b      	str	r3, [r7, #4]
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2b00      	cmp	r3, #0
 800b364:	d1f3      	bne.n	800b34e <mem_set+0x10>
}
 800b366:	bf00      	nop
 800b368:	bf00      	nop
 800b36a:	371c      	adds	r7, #28
 800b36c:	46bd      	mov	sp, r7
 800b36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b372:	4770      	bx	lr

0800b374 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800b374:	b480      	push	{r7}
 800b376:	b089      	sub	sp, #36	@ 0x24
 800b378:	af00      	add	r7, sp, #0
 800b37a:	60f8      	str	r0, [r7, #12]
 800b37c:	60b9      	str	r1, [r7, #8]
 800b37e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	61fb      	str	r3, [r7, #28]
 800b384:	68bb      	ldr	r3, [r7, #8]
 800b386:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800b388:	2300      	movs	r3, #0
 800b38a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800b38c:	69fb      	ldr	r3, [r7, #28]
 800b38e:	1c5a      	adds	r2, r3, #1
 800b390:	61fa      	str	r2, [r7, #28]
 800b392:	781b      	ldrb	r3, [r3, #0]
 800b394:	4619      	mov	r1, r3
 800b396:	69bb      	ldr	r3, [r7, #24]
 800b398:	1c5a      	adds	r2, r3, #1
 800b39a:	61ba      	str	r2, [r7, #24]
 800b39c:	781b      	ldrb	r3, [r3, #0]
 800b39e:	1acb      	subs	r3, r1, r3
 800b3a0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	3b01      	subs	r3, #1
 800b3a6:	607b      	str	r3, [r7, #4]
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d002      	beq.n	800b3b4 <mem_cmp+0x40>
 800b3ae:	697b      	ldr	r3, [r7, #20]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d0eb      	beq.n	800b38c <mem_cmp+0x18>

	return r;
 800b3b4:	697b      	ldr	r3, [r7, #20]
}
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	3724      	adds	r7, #36	@ 0x24
 800b3ba:	46bd      	mov	sp, r7
 800b3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c0:	4770      	bx	lr

0800b3c2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800b3c2:	b480      	push	{r7}
 800b3c4:	b083      	sub	sp, #12
 800b3c6:	af00      	add	r7, sp, #0
 800b3c8:	6078      	str	r0, [r7, #4]
 800b3ca:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800b3cc:	e002      	b.n	800b3d4 <chk_chr+0x12>
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	3301      	adds	r3, #1
 800b3d2:	607b      	str	r3, [r7, #4]
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	781b      	ldrb	r3, [r3, #0]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d005      	beq.n	800b3e8 <chk_chr+0x26>
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	781b      	ldrb	r3, [r3, #0]
 800b3e0:	461a      	mov	r2, r3
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	4293      	cmp	r3, r2
 800b3e6:	d1f2      	bne.n	800b3ce <chk_chr+0xc>
	return *str;
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	781b      	ldrb	r3, [r3, #0]
}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	370c      	adds	r7, #12
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f6:	4770      	bx	lr

0800b3f8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b3f8:	b480      	push	{r7}
 800b3fa:	b085      	sub	sp, #20
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
 800b400:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b402:	2300      	movs	r3, #0
 800b404:	60bb      	str	r3, [r7, #8]
 800b406:	68bb      	ldr	r3, [r7, #8]
 800b408:	60fb      	str	r3, [r7, #12]
 800b40a:	e029      	b.n	800b460 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800b40c:	4a27      	ldr	r2, [pc, #156]	@ (800b4ac <chk_lock+0xb4>)
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	011b      	lsls	r3, r3, #4
 800b412:	4413      	add	r3, r2
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d01d      	beq.n	800b456 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b41a:	4a24      	ldr	r2, [pc, #144]	@ (800b4ac <chk_lock+0xb4>)
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	011b      	lsls	r3, r3, #4
 800b420:	4413      	add	r3, r2
 800b422:	681a      	ldr	r2, [r3, #0]
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	429a      	cmp	r2, r3
 800b42a:	d116      	bne.n	800b45a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800b42c:	4a1f      	ldr	r2, [pc, #124]	@ (800b4ac <chk_lock+0xb4>)
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	011b      	lsls	r3, r3, #4
 800b432:	4413      	add	r3, r2
 800b434:	3304      	adds	r3, #4
 800b436:	681a      	ldr	r2, [r3, #0]
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b43c:	429a      	cmp	r2, r3
 800b43e:	d10c      	bne.n	800b45a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b440:	4a1a      	ldr	r2, [pc, #104]	@ (800b4ac <chk_lock+0xb4>)
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	011b      	lsls	r3, r3, #4
 800b446:	4413      	add	r3, r2
 800b448:	3308      	adds	r3, #8
 800b44a:	681a      	ldr	r2, [r3, #0]
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800b450:	429a      	cmp	r2, r3
 800b452:	d102      	bne.n	800b45a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b454:	e007      	b.n	800b466 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800b456:	2301      	movs	r3, #1
 800b458:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	3301      	adds	r3, #1
 800b45e:	60fb      	str	r3, [r7, #12]
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	2b01      	cmp	r3, #1
 800b464:	d9d2      	bls.n	800b40c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	2b02      	cmp	r3, #2
 800b46a:	d109      	bne.n	800b480 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b46c:	68bb      	ldr	r3, [r7, #8]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d102      	bne.n	800b478 <chk_lock+0x80>
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	2b02      	cmp	r3, #2
 800b476:	d101      	bne.n	800b47c <chk_lock+0x84>
 800b478:	2300      	movs	r3, #0
 800b47a:	e010      	b.n	800b49e <chk_lock+0xa6>
 800b47c:	2312      	movs	r3, #18
 800b47e:	e00e      	b.n	800b49e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d108      	bne.n	800b498 <chk_lock+0xa0>
 800b486:	4a09      	ldr	r2, [pc, #36]	@ (800b4ac <chk_lock+0xb4>)
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	011b      	lsls	r3, r3, #4
 800b48c:	4413      	add	r3, r2
 800b48e:	330c      	adds	r3, #12
 800b490:	881b      	ldrh	r3, [r3, #0]
 800b492:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b496:	d101      	bne.n	800b49c <chk_lock+0xa4>
 800b498:	2310      	movs	r3, #16
 800b49a:	e000      	b.n	800b49e <chk_lock+0xa6>
 800b49c:	2300      	movs	r3, #0
}
 800b49e:	4618      	mov	r0, r3
 800b4a0:	3714      	adds	r7, #20
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a8:	4770      	bx	lr
 800b4aa:	bf00      	nop
 800b4ac:	20005dbc 	.word	0x20005dbc

0800b4b0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b083      	sub	sp, #12
 800b4b4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	607b      	str	r3, [r7, #4]
 800b4ba:	e002      	b.n	800b4c2 <enq_lock+0x12>
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	3301      	adds	r3, #1
 800b4c0:	607b      	str	r3, [r7, #4]
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	2b01      	cmp	r3, #1
 800b4c6:	d806      	bhi.n	800b4d6 <enq_lock+0x26>
 800b4c8:	4a09      	ldr	r2, [pc, #36]	@ (800b4f0 <enq_lock+0x40>)
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	011b      	lsls	r3, r3, #4
 800b4ce:	4413      	add	r3, r2
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d1f2      	bne.n	800b4bc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2b02      	cmp	r3, #2
 800b4da:	bf14      	ite	ne
 800b4dc:	2301      	movne	r3, #1
 800b4de:	2300      	moveq	r3, #0
 800b4e0:	b2db      	uxtb	r3, r3
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	370c      	adds	r7, #12
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ec:	4770      	bx	lr
 800b4ee:	bf00      	nop
 800b4f0:	20005dbc 	.word	0x20005dbc

0800b4f4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b085      	sub	sp, #20
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
 800b4fc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b4fe:	2300      	movs	r3, #0
 800b500:	60fb      	str	r3, [r7, #12]
 800b502:	e01f      	b.n	800b544 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800b504:	4a41      	ldr	r2, [pc, #260]	@ (800b60c <inc_lock+0x118>)
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	011b      	lsls	r3, r3, #4
 800b50a:	4413      	add	r3, r2
 800b50c:	681a      	ldr	r2, [r3, #0]
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	429a      	cmp	r2, r3
 800b514:	d113      	bne.n	800b53e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800b516:	4a3d      	ldr	r2, [pc, #244]	@ (800b60c <inc_lock+0x118>)
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	011b      	lsls	r3, r3, #4
 800b51c:	4413      	add	r3, r2
 800b51e:	3304      	adds	r3, #4
 800b520:	681a      	ldr	r2, [r3, #0]
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800b526:	429a      	cmp	r2, r3
 800b528:	d109      	bne.n	800b53e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800b52a:	4a38      	ldr	r2, [pc, #224]	@ (800b60c <inc_lock+0x118>)
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	011b      	lsls	r3, r3, #4
 800b530:	4413      	add	r3, r2
 800b532:	3308      	adds	r3, #8
 800b534:	681a      	ldr	r2, [r3, #0]
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800b53a:	429a      	cmp	r2, r3
 800b53c:	d006      	beq.n	800b54c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	3301      	adds	r3, #1
 800b542:	60fb      	str	r3, [r7, #12]
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	2b01      	cmp	r3, #1
 800b548:	d9dc      	bls.n	800b504 <inc_lock+0x10>
 800b54a:	e000      	b.n	800b54e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800b54c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	2b02      	cmp	r3, #2
 800b552:	d132      	bne.n	800b5ba <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b554:	2300      	movs	r3, #0
 800b556:	60fb      	str	r3, [r7, #12]
 800b558:	e002      	b.n	800b560 <inc_lock+0x6c>
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	3301      	adds	r3, #1
 800b55e:	60fb      	str	r3, [r7, #12]
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	2b01      	cmp	r3, #1
 800b564:	d806      	bhi.n	800b574 <inc_lock+0x80>
 800b566:	4a29      	ldr	r2, [pc, #164]	@ (800b60c <inc_lock+0x118>)
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	011b      	lsls	r3, r3, #4
 800b56c:	4413      	add	r3, r2
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d1f2      	bne.n	800b55a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	2b02      	cmp	r3, #2
 800b578:	d101      	bne.n	800b57e <inc_lock+0x8a>
 800b57a:	2300      	movs	r3, #0
 800b57c:	e040      	b.n	800b600 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681a      	ldr	r2, [r3, #0]
 800b582:	4922      	ldr	r1, [pc, #136]	@ (800b60c <inc_lock+0x118>)
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	011b      	lsls	r3, r3, #4
 800b588:	440b      	add	r3, r1
 800b58a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	689a      	ldr	r2, [r3, #8]
 800b590:	491e      	ldr	r1, [pc, #120]	@ (800b60c <inc_lock+0x118>)
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	011b      	lsls	r3, r3, #4
 800b596:	440b      	add	r3, r1
 800b598:	3304      	adds	r3, #4
 800b59a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	695a      	ldr	r2, [r3, #20]
 800b5a0:	491a      	ldr	r1, [pc, #104]	@ (800b60c <inc_lock+0x118>)
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	011b      	lsls	r3, r3, #4
 800b5a6:	440b      	add	r3, r1
 800b5a8:	3308      	adds	r3, #8
 800b5aa:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800b5ac:	4a17      	ldr	r2, [pc, #92]	@ (800b60c <inc_lock+0x118>)
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	011b      	lsls	r3, r3, #4
 800b5b2:	4413      	add	r3, r2
 800b5b4:	330c      	adds	r3, #12
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800b5ba:	683b      	ldr	r3, [r7, #0]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d009      	beq.n	800b5d4 <inc_lock+0xe0>
 800b5c0:	4a12      	ldr	r2, [pc, #72]	@ (800b60c <inc_lock+0x118>)
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	011b      	lsls	r3, r3, #4
 800b5c6:	4413      	add	r3, r2
 800b5c8:	330c      	adds	r3, #12
 800b5ca:	881b      	ldrh	r3, [r3, #0]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d001      	beq.n	800b5d4 <inc_lock+0xe0>
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	e015      	b.n	800b600 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d108      	bne.n	800b5ec <inc_lock+0xf8>
 800b5da:	4a0c      	ldr	r2, [pc, #48]	@ (800b60c <inc_lock+0x118>)
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	011b      	lsls	r3, r3, #4
 800b5e0:	4413      	add	r3, r2
 800b5e2:	330c      	adds	r3, #12
 800b5e4:	881b      	ldrh	r3, [r3, #0]
 800b5e6:	3301      	adds	r3, #1
 800b5e8:	b29a      	uxth	r2, r3
 800b5ea:	e001      	b.n	800b5f0 <inc_lock+0xfc>
 800b5ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b5f0:	4906      	ldr	r1, [pc, #24]	@ (800b60c <inc_lock+0x118>)
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	011b      	lsls	r3, r3, #4
 800b5f6:	440b      	add	r3, r1
 800b5f8:	330c      	adds	r3, #12
 800b5fa:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	3301      	adds	r3, #1
}
 800b600:	4618      	mov	r0, r3
 800b602:	3714      	adds	r7, #20
 800b604:	46bd      	mov	sp, r7
 800b606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60a:	4770      	bx	lr
 800b60c:	20005dbc 	.word	0x20005dbc

0800b610 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800b610:	b480      	push	{r7}
 800b612:	b085      	sub	sp, #20
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	3b01      	subs	r3, #1
 800b61c:	607b      	str	r3, [r7, #4]
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	2b01      	cmp	r3, #1
 800b622:	d825      	bhi.n	800b670 <dec_lock+0x60>
		n = Files[i].ctr;
 800b624:	4a17      	ldr	r2, [pc, #92]	@ (800b684 <dec_lock+0x74>)
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	011b      	lsls	r3, r3, #4
 800b62a:	4413      	add	r3, r2
 800b62c:	330c      	adds	r3, #12
 800b62e:	881b      	ldrh	r3, [r3, #0]
 800b630:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800b632:	89fb      	ldrh	r3, [r7, #14]
 800b634:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b638:	d101      	bne.n	800b63e <dec_lock+0x2e>
 800b63a:	2300      	movs	r3, #0
 800b63c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800b63e:	89fb      	ldrh	r3, [r7, #14]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d002      	beq.n	800b64a <dec_lock+0x3a>
 800b644:	89fb      	ldrh	r3, [r7, #14]
 800b646:	3b01      	subs	r3, #1
 800b648:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800b64a:	4a0e      	ldr	r2, [pc, #56]	@ (800b684 <dec_lock+0x74>)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	011b      	lsls	r3, r3, #4
 800b650:	4413      	add	r3, r2
 800b652:	330c      	adds	r3, #12
 800b654:	89fa      	ldrh	r2, [r7, #14]
 800b656:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800b658:	89fb      	ldrh	r3, [r7, #14]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d105      	bne.n	800b66a <dec_lock+0x5a>
 800b65e:	4a09      	ldr	r2, [pc, #36]	@ (800b684 <dec_lock+0x74>)
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	011b      	lsls	r3, r3, #4
 800b664:	4413      	add	r3, r2
 800b666:	2200      	movs	r2, #0
 800b668:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800b66a:	2300      	movs	r3, #0
 800b66c:	737b      	strb	r3, [r7, #13]
 800b66e:	e001      	b.n	800b674 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800b670:	2302      	movs	r3, #2
 800b672:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800b674:	7b7b      	ldrb	r3, [r7, #13]
}
 800b676:	4618      	mov	r0, r3
 800b678:	3714      	adds	r7, #20
 800b67a:	46bd      	mov	sp, r7
 800b67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b680:	4770      	bx	lr
 800b682:	bf00      	nop
 800b684:	20005dbc 	.word	0x20005dbc

0800b688 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800b688:	b480      	push	{r7}
 800b68a:	b085      	sub	sp, #20
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800b690:	2300      	movs	r3, #0
 800b692:	60fb      	str	r3, [r7, #12]
 800b694:	e010      	b.n	800b6b8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800b696:	4a0d      	ldr	r2, [pc, #52]	@ (800b6cc <clear_lock+0x44>)
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	011b      	lsls	r3, r3, #4
 800b69c:	4413      	add	r3, r2
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	687a      	ldr	r2, [r7, #4]
 800b6a2:	429a      	cmp	r2, r3
 800b6a4:	d105      	bne.n	800b6b2 <clear_lock+0x2a>
 800b6a6:	4a09      	ldr	r2, [pc, #36]	@ (800b6cc <clear_lock+0x44>)
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	011b      	lsls	r3, r3, #4
 800b6ac:	4413      	add	r3, r2
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	3301      	adds	r3, #1
 800b6b6:	60fb      	str	r3, [r7, #12]
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	2b01      	cmp	r3, #1
 800b6bc:	d9eb      	bls.n	800b696 <clear_lock+0xe>
	}
}
 800b6be:	bf00      	nop
 800b6c0:	bf00      	nop
 800b6c2:	3714      	adds	r7, #20
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ca:	4770      	bx	lr
 800b6cc:	20005dbc 	.word	0x20005dbc

0800b6d0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b086      	sub	sp, #24
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800b6d8:	2300      	movs	r3, #0
 800b6da:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	78db      	ldrb	r3, [r3, #3]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d034      	beq.n	800b74e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6e8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	7858      	ldrb	r0, [r3, #1]
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b6f4:	2301      	movs	r3, #1
 800b6f6:	697a      	ldr	r2, [r7, #20]
 800b6f8:	f7ff fd40 	bl	800b17c <disk_write>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d002      	beq.n	800b708 <sync_window+0x38>
			res = FR_DISK_ERR;
 800b702:	2301      	movs	r3, #1
 800b704:	73fb      	strb	r3, [r7, #15]
 800b706:	e022      	b.n	800b74e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	2200      	movs	r2, #0
 800b70c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	6a1b      	ldr	r3, [r3, #32]
 800b712:	697a      	ldr	r2, [r7, #20]
 800b714:	1ad2      	subs	r2, r2, r3
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	699b      	ldr	r3, [r3, #24]
 800b71a:	429a      	cmp	r2, r3
 800b71c:	d217      	bcs.n	800b74e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	789b      	ldrb	r3, [r3, #2]
 800b722:	613b      	str	r3, [r7, #16]
 800b724:	e010      	b.n	800b748 <sync_window+0x78>
					wsect += fs->fsize;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	699b      	ldr	r3, [r3, #24]
 800b72a:	697a      	ldr	r2, [r7, #20]
 800b72c:	4413      	add	r3, r2
 800b72e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	7858      	ldrb	r0, [r3, #1]
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b73a:	2301      	movs	r3, #1
 800b73c:	697a      	ldr	r2, [r7, #20]
 800b73e:	f7ff fd1d 	bl	800b17c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b742:	693b      	ldr	r3, [r7, #16]
 800b744:	3b01      	subs	r3, #1
 800b746:	613b      	str	r3, [r7, #16]
 800b748:	693b      	ldr	r3, [r7, #16]
 800b74a:	2b01      	cmp	r3, #1
 800b74c:	d8eb      	bhi.n	800b726 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800b74e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b750:	4618      	mov	r0, r3
 800b752:	3718      	adds	r7, #24
 800b754:	46bd      	mov	sp, r7
 800b756:	bd80      	pop	{r7, pc}

0800b758 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b084      	sub	sp, #16
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
 800b760:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800b762:	2300      	movs	r3, #0
 800b764:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b76a:	683a      	ldr	r2, [r7, #0]
 800b76c:	429a      	cmp	r2, r3
 800b76e:	d01b      	beq.n	800b7a8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800b770:	6878      	ldr	r0, [r7, #4]
 800b772:	f7ff ffad 	bl	800b6d0 <sync_window>
 800b776:	4603      	mov	r3, r0
 800b778:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800b77a:	7bfb      	ldrb	r3, [r7, #15]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d113      	bne.n	800b7a8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	7858      	ldrb	r0, [r3, #1]
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b78a:	2301      	movs	r3, #1
 800b78c:	683a      	ldr	r2, [r7, #0]
 800b78e:	f7ff fcd5 	bl	800b13c <disk_read>
 800b792:	4603      	mov	r3, r0
 800b794:	2b00      	cmp	r3, #0
 800b796:	d004      	beq.n	800b7a2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800b798:	f04f 33ff 	mov.w	r3, #4294967295
 800b79c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800b79e:	2301      	movs	r3, #1
 800b7a0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	683a      	ldr	r2, [r7, #0]
 800b7a6:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800b7a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7aa:	4618      	mov	r0, r3
 800b7ac:	3710      	adds	r7, #16
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	bd80      	pop	{r7, pc}
	...

0800b7b4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b084      	sub	sp, #16
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800b7bc:	6878      	ldr	r0, [r7, #4]
 800b7be:	f7ff ff87 	bl	800b6d0 <sync_window>
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b7c6:	7bfb      	ldrb	r3, [r7, #15]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d158      	bne.n	800b87e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	781b      	ldrb	r3, [r3, #0]
 800b7d0:	2b03      	cmp	r3, #3
 800b7d2:	d148      	bne.n	800b866 <sync_fs+0xb2>
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	791b      	ldrb	r3, [r3, #4]
 800b7d8:	2b01      	cmp	r3, #1
 800b7da:	d144      	bne.n	800b866 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	3330      	adds	r3, #48	@ 0x30
 800b7e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b7e4:	2100      	movs	r1, #0
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	f7ff fda9 	bl	800b33e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	3330      	adds	r3, #48	@ 0x30
 800b7f0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b7f4:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	f7ff fd38 	bl	800b26e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	3330      	adds	r3, #48	@ 0x30
 800b802:	4921      	ldr	r1, [pc, #132]	@ (800b888 <sync_fs+0xd4>)
 800b804:	4618      	mov	r0, r3
 800b806:	f7ff fd4d 	bl	800b2a4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	3330      	adds	r3, #48	@ 0x30
 800b80e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b812:	491e      	ldr	r1, [pc, #120]	@ (800b88c <sync_fs+0xd8>)
 800b814:	4618      	mov	r0, r3
 800b816:	f7ff fd45 	bl	800b2a4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	3330      	adds	r3, #48	@ 0x30
 800b81e:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	691b      	ldr	r3, [r3, #16]
 800b826:	4619      	mov	r1, r3
 800b828:	4610      	mov	r0, r2
 800b82a:	f7ff fd3b 	bl	800b2a4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	3330      	adds	r3, #48	@ 0x30
 800b832:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	68db      	ldr	r3, [r3, #12]
 800b83a:	4619      	mov	r1, r3
 800b83c:	4610      	mov	r0, r2
 800b83e:	f7ff fd31 	bl	800b2a4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	69db      	ldr	r3, [r3, #28]
 800b846:	1c5a      	adds	r2, r3, #1
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	7858      	ldrb	r0, [r3, #1]
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b85a:	2301      	movs	r3, #1
 800b85c:	f7ff fc8e 	bl	800b17c <disk_write>
			fs->fsi_flag = 0;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	2200      	movs	r2, #0
 800b864:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	785b      	ldrb	r3, [r3, #1]
 800b86a:	2200      	movs	r2, #0
 800b86c:	2100      	movs	r1, #0
 800b86e:	4618      	mov	r0, r3
 800b870:	f7ff fca4 	bl	800b1bc <disk_ioctl>
 800b874:	4603      	mov	r3, r0
 800b876:	2b00      	cmp	r3, #0
 800b878:	d001      	beq.n	800b87e <sync_fs+0xca>
 800b87a:	2301      	movs	r3, #1
 800b87c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800b87e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b880:	4618      	mov	r0, r3
 800b882:	3710      	adds	r7, #16
 800b884:	46bd      	mov	sp, r7
 800b886:	bd80      	pop	{r7, pc}
 800b888:	41615252 	.word	0x41615252
 800b88c:	61417272 	.word	0x61417272

0800b890 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800b890:	b480      	push	{r7}
 800b892:	b083      	sub	sp, #12
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
 800b898:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	3b02      	subs	r3, #2
 800b89e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	695b      	ldr	r3, [r3, #20]
 800b8a4:	3b02      	subs	r3, #2
 800b8a6:	683a      	ldr	r2, [r7, #0]
 800b8a8:	429a      	cmp	r2, r3
 800b8aa:	d301      	bcc.n	800b8b0 <clust2sect+0x20>
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	e008      	b.n	800b8c2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	895b      	ldrh	r3, [r3, #10]
 800b8b4:	461a      	mov	r2, r3
 800b8b6:	683b      	ldr	r3, [r7, #0]
 800b8b8:	fb03 f202 	mul.w	r2, r3, r2
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8c0:	4413      	add	r3, r2
}
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	370c      	adds	r7, #12
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8cc:	4770      	bx	lr

0800b8ce <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b8ce:	b580      	push	{r7, lr}
 800b8d0:	b086      	sub	sp, #24
 800b8d2:	af00      	add	r7, sp, #0
 800b8d4:	6078      	str	r0, [r7, #4]
 800b8d6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b8de:	683b      	ldr	r3, [r7, #0]
 800b8e0:	2b01      	cmp	r3, #1
 800b8e2:	d904      	bls.n	800b8ee <get_fat+0x20>
 800b8e4:	693b      	ldr	r3, [r7, #16]
 800b8e6:	695b      	ldr	r3, [r3, #20]
 800b8e8:	683a      	ldr	r2, [r7, #0]
 800b8ea:	429a      	cmp	r2, r3
 800b8ec:	d302      	bcc.n	800b8f4 <get_fat+0x26>
		val = 1;	/* Internal error */
 800b8ee:	2301      	movs	r3, #1
 800b8f0:	617b      	str	r3, [r7, #20]
 800b8f2:	e08e      	b.n	800ba12 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b8f4:	f04f 33ff 	mov.w	r3, #4294967295
 800b8f8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b8fa:	693b      	ldr	r3, [r7, #16]
 800b8fc:	781b      	ldrb	r3, [r3, #0]
 800b8fe:	2b03      	cmp	r3, #3
 800b900:	d061      	beq.n	800b9c6 <get_fat+0xf8>
 800b902:	2b03      	cmp	r3, #3
 800b904:	dc7b      	bgt.n	800b9fe <get_fat+0x130>
 800b906:	2b01      	cmp	r3, #1
 800b908:	d002      	beq.n	800b910 <get_fat+0x42>
 800b90a:	2b02      	cmp	r3, #2
 800b90c:	d041      	beq.n	800b992 <get_fat+0xc4>
 800b90e:	e076      	b.n	800b9fe <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b910:	683b      	ldr	r3, [r7, #0]
 800b912:	60fb      	str	r3, [r7, #12]
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	085b      	lsrs	r3, r3, #1
 800b918:	68fa      	ldr	r2, [r7, #12]
 800b91a:	4413      	add	r3, r2
 800b91c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b91e:	693b      	ldr	r3, [r7, #16]
 800b920:	6a1a      	ldr	r2, [r3, #32]
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	0a5b      	lsrs	r3, r3, #9
 800b926:	4413      	add	r3, r2
 800b928:	4619      	mov	r1, r3
 800b92a:	6938      	ldr	r0, [r7, #16]
 800b92c:	f7ff ff14 	bl	800b758 <move_window>
 800b930:	4603      	mov	r3, r0
 800b932:	2b00      	cmp	r3, #0
 800b934:	d166      	bne.n	800ba04 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	1c5a      	adds	r2, r3, #1
 800b93a:	60fa      	str	r2, [r7, #12]
 800b93c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b940:	693a      	ldr	r2, [r7, #16]
 800b942:	4413      	add	r3, r2
 800b944:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b948:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b94a:	693b      	ldr	r3, [r7, #16]
 800b94c:	6a1a      	ldr	r2, [r3, #32]
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	0a5b      	lsrs	r3, r3, #9
 800b952:	4413      	add	r3, r2
 800b954:	4619      	mov	r1, r3
 800b956:	6938      	ldr	r0, [r7, #16]
 800b958:	f7ff fefe 	bl	800b758 <move_window>
 800b95c:	4603      	mov	r3, r0
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d152      	bne.n	800ba08 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b968:	693a      	ldr	r2, [r7, #16]
 800b96a:	4413      	add	r3, r2
 800b96c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b970:	021b      	lsls	r3, r3, #8
 800b972:	68ba      	ldr	r2, [r7, #8]
 800b974:	4313      	orrs	r3, r2
 800b976:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	f003 0301 	and.w	r3, r3, #1
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d002      	beq.n	800b988 <get_fat+0xba>
 800b982:	68bb      	ldr	r3, [r7, #8]
 800b984:	091b      	lsrs	r3, r3, #4
 800b986:	e002      	b.n	800b98e <get_fat+0xc0>
 800b988:	68bb      	ldr	r3, [r7, #8]
 800b98a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b98e:	617b      	str	r3, [r7, #20]
			break;
 800b990:	e03f      	b.n	800ba12 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b992:	693b      	ldr	r3, [r7, #16]
 800b994:	6a1a      	ldr	r2, [r3, #32]
 800b996:	683b      	ldr	r3, [r7, #0]
 800b998:	0a1b      	lsrs	r3, r3, #8
 800b99a:	4413      	add	r3, r2
 800b99c:	4619      	mov	r1, r3
 800b99e:	6938      	ldr	r0, [r7, #16]
 800b9a0:	f7ff feda 	bl	800b758 <move_window>
 800b9a4:	4603      	mov	r3, r0
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d130      	bne.n	800ba0c <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b9aa:	693b      	ldr	r3, [r7, #16]
 800b9ac:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	005b      	lsls	r3, r3, #1
 800b9b4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b9b8:	4413      	add	r3, r2
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	f7ff fc1c 	bl	800b1f8 <ld_word>
 800b9c0:	4603      	mov	r3, r0
 800b9c2:	617b      	str	r3, [r7, #20]
			break;
 800b9c4:	e025      	b.n	800ba12 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b9c6:	693b      	ldr	r3, [r7, #16]
 800b9c8:	6a1a      	ldr	r2, [r3, #32]
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	09db      	lsrs	r3, r3, #7
 800b9ce:	4413      	add	r3, r2
 800b9d0:	4619      	mov	r1, r3
 800b9d2:	6938      	ldr	r0, [r7, #16]
 800b9d4:	f7ff fec0 	bl	800b758 <move_window>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d118      	bne.n	800ba10 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b9de:	693b      	ldr	r3, [r7, #16]
 800b9e0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b9e4:	683b      	ldr	r3, [r7, #0]
 800b9e6:	009b      	lsls	r3, r3, #2
 800b9e8:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b9ec:	4413      	add	r3, r2
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	f7ff fc1a 	bl	800b228 <ld_dword>
 800b9f4:	4603      	mov	r3, r0
 800b9f6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b9fa:	617b      	str	r3, [r7, #20]
			break;
 800b9fc:	e009      	b.n	800ba12 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b9fe:	2301      	movs	r3, #1
 800ba00:	617b      	str	r3, [r7, #20]
 800ba02:	e006      	b.n	800ba12 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ba04:	bf00      	nop
 800ba06:	e004      	b.n	800ba12 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ba08:	bf00      	nop
 800ba0a:	e002      	b.n	800ba12 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ba0c:	bf00      	nop
 800ba0e:	e000      	b.n	800ba12 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ba10:	bf00      	nop
		}
	}

	return val;
 800ba12:	697b      	ldr	r3, [r7, #20]
}
 800ba14:	4618      	mov	r0, r3
 800ba16:	3718      	adds	r7, #24
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	bd80      	pop	{r7, pc}

0800ba1c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800ba1c:	b590      	push	{r4, r7, lr}
 800ba1e:	b089      	sub	sp, #36	@ 0x24
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	60f8      	str	r0, [r7, #12]
 800ba24:	60b9      	str	r1, [r7, #8]
 800ba26:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800ba28:	2302      	movs	r3, #2
 800ba2a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800ba2c:	68bb      	ldr	r3, [r7, #8]
 800ba2e:	2b01      	cmp	r3, #1
 800ba30:	f240 80d9 	bls.w	800bbe6 <put_fat+0x1ca>
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	695b      	ldr	r3, [r3, #20]
 800ba38:	68ba      	ldr	r2, [r7, #8]
 800ba3a:	429a      	cmp	r2, r3
 800ba3c:	f080 80d3 	bcs.w	800bbe6 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	781b      	ldrb	r3, [r3, #0]
 800ba44:	2b03      	cmp	r3, #3
 800ba46:	f000 8096 	beq.w	800bb76 <put_fat+0x15a>
 800ba4a:	2b03      	cmp	r3, #3
 800ba4c:	f300 80cb 	bgt.w	800bbe6 <put_fat+0x1ca>
 800ba50:	2b01      	cmp	r3, #1
 800ba52:	d002      	beq.n	800ba5a <put_fat+0x3e>
 800ba54:	2b02      	cmp	r3, #2
 800ba56:	d06e      	beq.n	800bb36 <put_fat+0x11a>
 800ba58:	e0c5      	b.n	800bbe6 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800ba5a:	68bb      	ldr	r3, [r7, #8]
 800ba5c:	61bb      	str	r3, [r7, #24]
 800ba5e:	69bb      	ldr	r3, [r7, #24]
 800ba60:	085b      	lsrs	r3, r3, #1
 800ba62:	69ba      	ldr	r2, [r7, #24]
 800ba64:	4413      	add	r3, r2
 800ba66:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	6a1a      	ldr	r2, [r3, #32]
 800ba6c:	69bb      	ldr	r3, [r7, #24]
 800ba6e:	0a5b      	lsrs	r3, r3, #9
 800ba70:	4413      	add	r3, r2
 800ba72:	4619      	mov	r1, r3
 800ba74:	68f8      	ldr	r0, [r7, #12]
 800ba76:	f7ff fe6f 	bl	800b758 <move_window>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ba7e:	7ffb      	ldrb	r3, [r7, #31]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	f040 80a9 	bne.w	800bbd8 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ba8c:	69bb      	ldr	r3, [r7, #24]
 800ba8e:	1c59      	adds	r1, r3, #1
 800ba90:	61b9      	str	r1, [r7, #24]
 800ba92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba96:	4413      	add	r3, r2
 800ba98:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ba9a:	68bb      	ldr	r3, [r7, #8]
 800ba9c:	f003 0301 	and.w	r3, r3, #1
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d00d      	beq.n	800bac0 <put_fat+0xa4>
 800baa4:	697b      	ldr	r3, [r7, #20]
 800baa6:	781b      	ldrb	r3, [r3, #0]
 800baa8:	b25b      	sxtb	r3, r3
 800baaa:	f003 030f 	and.w	r3, r3, #15
 800baae:	b25a      	sxtb	r2, r3
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	b2db      	uxtb	r3, r3
 800bab4:	011b      	lsls	r3, r3, #4
 800bab6:	b25b      	sxtb	r3, r3
 800bab8:	4313      	orrs	r3, r2
 800baba:	b25b      	sxtb	r3, r3
 800babc:	b2db      	uxtb	r3, r3
 800babe:	e001      	b.n	800bac4 <put_fat+0xa8>
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	b2db      	uxtb	r3, r3
 800bac4:	697a      	ldr	r2, [r7, #20]
 800bac6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	2201      	movs	r2, #1
 800bacc:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	6a1a      	ldr	r2, [r3, #32]
 800bad2:	69bb      	ldr	r3, [r7, #24]
 800bad4:	0a5b      	lsrs	r3, r3, #9
 800bad6:	4413      	add	r3, r2
 800bad8:	4619      	mov	r1, r3
 800bada:	68f8      	ldr	r0, [r7, #12]
 800badc:	f7ff fe3c 	bl	800b758 <move_window>
 800bae0:	4603      	mov	r3, r0
 800bae2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bae4:	7ffb      	ldrb	r3, [r7, #31]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d178      	bne.n	800bbdc <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800baf0:	69bb      	ldr	r3, [r7, #24]
 800baf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800baf6:	4413      	add	r3, r2
 800baf8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800bafa:	68bb      	ldr	r3, [r7, #8]
 800bafc:	f003 0301 	and.w	r3, r3, #1
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d003      	beq.n	800bb0c <put_fat+0xf0>
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	091b      	lsrs	r3, r3, #4
 800bb08:	b2db      	uxtb	r3, r3
 800bb0a:	e00e      	b.n	800bb2a <put_fat+0x10e>
 800bb0c:	697b      	ldr	r3, [r7, #20]
 800bb0e:	781b      	ldrb	r3, [r3, #0]
 800bb10:	b25b      	sxtb	r3, r3
 800bb12:	f023 030f 	bic.w	r3, r3, #15
 800bb16:	b25a      	sxtb	r2, r3
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	0a1b      	lsrs	r3, r3, #8
 800bb1c:	b25b      	sxtb	r3, r3
 800bb1e:	f003 030f 	and.w	r3, r3, #15
 800bb22:	b25b      	sxtb	r3, r3
 800bb24:	4313      	orrs	r3, r2
 800bb26:	b25b      	sxtb	r3, r3
 800bb28:	b2db      	uxtb	r3, r3
 800bb2a:	697a      	ldr	r2, [r7, #20]
 800bb2c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	2201      	movs	r2, #1
 800bb32:	70da      	strb	r2, [r3, #3]
			break;
 800bb34:	e057      	b.n	800bbe6 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	6a1a      	ldr	r2, [r3, #32]
 800bb3a:	68bb      	ldr	r3, [r7, #8]
 800bb3c:	0a1b      	lsrs	r3, r3, #8
 800bb3e:	4413      	add	r3, r2
 800bb40:	4619      	mov	r1, r3
 800bb42:	68f8      	ldr	r0, [r7, #12]
 800bb44:	f7ff fe08 	bl	800b758 <move_window>
 800bb48:	4603      	mov	r3, r0
 800bb4a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bb4c:	7ffb      	ldrb	r3, [r7, #31]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d146      	bne.n	800bbe0 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bb58:	68bb      	ldr	r3, [r7, #8]
 800bb5a:	005b      	lsls	r3, r3, #1
 800bb5c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800bb60:	4413      	add	r3, r2
 800bb62:	687a      	ldr	r2, [r7, #4]
 800bb64:	b292      	uxth	r2, r2
 800bb66:	4611      	mov	r1, r2
 800bb68:	4618      	mov	r0, r3
 800bb6a:	f7ff fb80 	bl	800b26e <st_word>
			fs->wflag = 1;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	2201      	movs	r2, #1
 800bb72:	70da      	strb	r2, [r3, #3]
			break;
 800bb74:	e037      	b.n	800bbe6 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	6a1a      	ldr	r2, [r3, #32]
 800bb7a:	68bb      	ldr	r3, [r7, #8]
 800bb7c:	09db      	lsrs	r3, r3, #7
 800bb7e:	4413      	add	r3, r2
 800bb80:	4619      	mov	r1, r3
 800bb82:	68f8      	ldr	r0, [r7, #12]
 800bb84:	f7ff fde8 	bl	800b758 <move_window>
 800bb88:	4603      	mov	r3, r0
 800bb8a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bb8c:	7ffb      	ldrb	r3, [r7, #31]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d128      	bne.n	800bbe4 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bb9e:	68bb      	ldr	r3, [r7, #8]
 800bba0:	009b      	lsls	r3, r3, #2
 800bba2:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800bba6:	4413      	add	r3, r2
 800bba8:	4618      	mov	r0, r3
 800bbaa:	f7ff fb3d 	bl	800b228 <ld_dword>
 800bbae:	4603      	mov	r3, r0
 800bbb0:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800bbb4:	4323      	orrs	r3, r4
 800bbb6:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bbbe:	68bb      	ldr	r3, [r7, #8]
 800bbc0:	009b      	lsls	r3, r3, #2
 800bbc2:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800bbc6:	4413      	add	r3, r2
 800bbc8:	6879      	ldr	r1, [r7, #4]
 800bbca:	4618      	mov	r0, r3
 800bbcc:	f7ff fb6a 	bl	800b2a4 <st_dword>
			fs->wflag = 1;
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	2201      	movs	r2, #1
 800bbd4:	70da      	strb	r2, [r3, #3]
			break;
 800bbd6:	e006      	b.n	800bbe6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800bbd8:	bf00      	nop
 800bbda:	e004      	b.n	800bbe6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800bbdc:	bf00      	nop
 800bbde:	e002      	b.n	800bbe6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800bbe0:	bf00      	nop
 800bbe2:	e000      	b.n	800bbe6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800bbe4:	bf00      	nop
		}
	}
	return res;
 800bbe6:	7ffb      	ldrb	r3, [r7, #31]
}
 800bbe8:	4618      	mov	r0, r3
 800bbea:	3724      	adds	r7, #36	@ 0x24
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd90      	pop	{r4, r7, pc}

0800bbf0 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b088      	sub	sp, #32
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	60f8      	str	r0, [r7, #12]
 800bbf8:	60b9      	str	r1, [r7, #8]
 800bbfa:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800bc06:	68bb      	ldr	r3, [r7, #8]
 800bc08:	2b01      	cmp	r3, #1
 800bc0a:	d904      	bls.n	800bc16 <remove_chain+0x26>
 800bc0c:	69bb      	ldr	r3, [r7, #24]
 800bc0e:	695b      	ldr	r3, [r3, #20]
 800bc10:	68ba      	ldr	r2, [r7, #8]
 800bc12:	429a      	cmp	r2, r3
 800bc14:	d301      	bcc.n	800bc1a <remove_chain+0x2a>
 800bc16:	2302      	movs	r3, #2
 800bc18:	e04b      	b.n	800bcb2 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d00c      	beq.n	800bc3a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800bc20:	f04f 32ff 	mov.w	r2, #4294967295
 800bc24:	6879      	ldr	r1, [r7, #4]
 800bc26:	69b8      	ldr	r0, [r7, #24]
 800bc28:	f7ff fef8 	bl	800ba1c <put_fat>
 800bc2c:	4603      	mov	r3, r0
 800bc2e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800bc30:	7ffb      	ldrb	r3, [r7, #31]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d001      	beq.n	800bc3a <remove_chain+0x4a>
 800bc36:	7ffb      	ldrb	r3, [r7, #31]
 800bc38:	e03b      	b.n	800bcb2 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800bc3a:	68b9      	ldr	r1, [r7, #8]
 800bc3c:	68f8      	ldr	r0, [r7, #12]
 800bc3e:	f7ff fe46 	bl	800b8ce <get_fat>
 800bc42:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800bc44:	697b      	ldr	r3, [r7, #20]
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d031      	beq.n	800bcae <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800bc4a:	697b      	ldr	r3, [r7, #20]
 800bc4c:	2b01      	cmp	r3, #1
 800bc4e:	d101      	bne.n	800bc54 <remove_chain+0x64>
 800bc50:	2302      	movs	r3, #2
 800bc52:	e02e      	b.n	800bcb2 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800bc54:	697b      	ldr	r3, [r7, #20]
 800bc56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc5a:	d101      	bne.n	800bc60 <remove_chain+0x70>
 800bc5c:	2301      	movs	r3, #1
 800bc5e:	e028      	b.n	800bcb2 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800bc60:	2200      	movs	r2, #0
 800bc62:	68b9      	ldr	r1, [r7, #8]
 800bc64:	69b8      	ldr	r0, [r7, #24]
 800bc66:	f7ff fed9 	bl	800ba1c <put_fat>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800bc6e:	7ffb      	ldrb	r3, [r7, #31]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d001      	beq.n	800bc78 <remove_chain+0x88>
 800bc74:	7ffb      	ldrb	r3, [r7, #31]
 800bc76:	e01c      	b.n	800bcb2 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800bc78:	69bb      	ldr	r3, [r7, #24]
 800bc7a:	691a      	ldr	r2, [r3, #16]
 800bc7c:	69bb      	ldr	r3, [r7, #24]
 800bc7e:	695b      	ldr	r3, [r3, #20]
 800bc80:	3b02      	subs	r3, #2
 800bc82:	429a      	cmp	r2, r3
 800bc84:	d20b      	bcs.n	800bc9e <remove_chain+0xae>
			fs->free_clst++;
 800bc86:	69bb      	ldr	r3, [r7, #24]
 800bc88:	691b      	ldr	r3, [r3, #16]
 800bc8a:	1c5a      	adds	r2, r3, #1
 800bc8c:	69bb      	ldr	r3, [r7, #24]
 800bc8e:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800bc90:	69bb      	ldr	r3, [r7, #24]
 800bc92:	791b      	ldrb	r3, [r3, #4]
 800bc94:	f043 0301 	orr.w	r3, r3, #1
 800bc98:	b2da      	uxtb	r2, r3
 800bc9a:	69bb      	ldr	r3, [r7, #24]
 800bc9c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800bc9e:	697b      	ldr	r3, [r7, #20]
 800bca0:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800bca2:	69bb      	ldr	r3, [r7, #24]
 800bca4:	695b      	ldr	r3, [r3, #20]
 800bca6:	68ba      	ldr	r2, [r7, #8]
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d3c6      	bcc.n	800bc3a <remove_chain+0x4a>
 800bcac:	e000      	b.n	800bcb0 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800bcae:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800bcb0:	2300      	movs	r3, #0
}
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	3720      	adds	r7, #32
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	bd80      	pop	{r7, pc}

0800bcba <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800bcba:	b580      	push	{r7, lr}
 800bcbc:	b088      	sub	sp, #32
 800bcbe:	af00      	add	r7, sp, #0
 800bcc0:	6078      	str	r0, [r7, #4]
 800bcc2:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800bcca:	683b      	ldr	r3, [r7, #0]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d10d      	bne.n	800bcec <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800bcd0:	693b      	ldr	r3, [r7, #16]
 800bcd2:	68db      	ldr	r3, [r3, #12]
 800bcd4:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800bcd6:	69bb      	ldr	r3, [r7, #24]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d004      	beq.n	800bce6 <create_chain+0x2c>
 800bcdc:	693b      	ldr	r3, [r7, #16]
 800bcde:	695b      	ldr	r3, [r3, #20]
 800bce0:	69ba      	ldr	r2, [r7, #24]
 800bce2:	429a      	cmp	r2, r3
 800bce4:	d31b      	bcc.n	800bd1e <create_chain+0x64>
 800bce6:	2301      	movs	r3, #1
 800bce8:	61bb      	str	r3, [r7, #24]
 800bcea:	e018      	b.n	800bd1e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800bcec:	6839      	ldr	r1, [r7, #0]
 800bcee:	6878      	ldr	r0, [r7, #4]
 800bcf0:	f7ff fded 	bl	800b8ce <get_fat>
 800bcf4:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	2b01      	cmp	r3, #1
 800bcfa:	d801      	bhi.n	800bd00 <create_chain+0x46>
 800bcfc:	2301      	movs	r3, #1
 800bcfe:	e070      	b.n	800bde2 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd06:	d101      	bne.n	800bd0c <create_chain+0x52>
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	e06a      	b.n	800bde2 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800bd0c:	693b      	ldr	r3, [r7, #16]
 800bd0e:	695b      	ldr	r3, [r3, #20]
 800bd10:	68fa      	ldr	r2, [r7, #12]
 800bd12:	429a      	cmp	r2, r3
 800bd14:	d201      	bcs.n	800bd1a <create_chain+0x60>
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	e063      	b.n	800bde2 <create_chain+0x128>
		scl = clst;
 800bd1a:	683b      	ldr	r3, [r7, #0]
 800bd1c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800bd1e:	69bb      	ldr	r3, [r7, #24]
 800bd20:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800bd22:	69fb      	ldr	r3, [r7, #28]
 800bd24:	3301      	adds	r3, #1
 800bd26:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800bd28:	693b      	ldr	r3, [r7, #16]
 800bd2a:	695b      	ldr	r3, [r3, #20]
 800bd2c:	69fa      	ldr	r2, [r7, #28]
 800bd2e:	429a      	cmp	r2, r3
 800bd30:	d307      	bcc.n	800bd42 <create_chain+0x88>
				ncl = 2;
 800bd32:	2302      	movs	r3, #2
 800bd34:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800bd36:	69fa      	ldr	r2, [r7, #28]
 800bd38:	69bb      	ldr	r3, [r7, #24]
 800bd3a:	429a      	cmp	r2, r3
 800bd3c:	d901      	bls.n	800bd42 <create_chain+0x88>
 800bd3e:	2300      	movs	r3, #0
 800bd40:	e04f      	b.n	800bde2 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800bd42:	69f9      	ldr	r1, [r7, #28]
 800bd44:	6878      	ldr	r0, [r7, #4]
 800bd46:	f7ff fdc2 	bl	800b8ce <get_fat>
 800bd4a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d00e      	beq.n	800bd70 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	2b01      	cmp	r3, #1
 800bd56:	d003      	beq.n	800bd60 <create_chain+0xa6>
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd5e:	d101      	bne.n	800bd64 <create_chain+0xaa>
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	e03e      	b.n	800bde2 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800bd64:	69fa      	ldr	r2, [r7, #28]
 800bd66:	69bb      	ldr	r3, [r7, #24]
 800bd68:	429a      	cmp	r2, r3
 800bd6a:	d1da      	bne.n	800bd22 <create_chain+0x68>
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	e038      	b.n	800bde2 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800bd70:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800bd72:	f04f 32ff 	mov.w	r2, #4294967295
 800bd76:	69f9      	ldr	r1, [r7, #28]
 800bd78:	6938      	ldr	r0, [r7, #16]
 800bd7a:	f7ff fe4f 	bl	800ba1c <put_fat>
 800bd7e:	4603      	mov	r3, r0
 800bd80:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800bd82:	7dfb      	ldrb	r3, [r7, #23]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d109      	bne.n	800bd9c <create_chain+0xe2>
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d006      	beq.n	800bd9c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800bd8e:	69fa      	ldr	r2, [r7, #28]
 800bd90:	6839      	ldr	r1, [r7, #0]
 800bd92:	6938      	ldr	r0, [r7, #16]
 800bd94:	f7ff fe42 	bl	800ba1c <put_fat>
 800bd98:	4603      	mov	r3, r0
 800bd9a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800bd9c:	7dfb      	ldrb	r3, [r7, #23]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d116      	bne.n	800bdd0 <create_chain+0x116>
		fs->last_clst = ncl;
 800bda2:	693b      	ldr	r3, [r7, #16]
 800bda4:	69fa      	ldr	r2, [r7, #28]
 800bda6:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800bda8:	693b      	ldr	r3, [r7, #16]
 800bdaa:	691a      	ldr	r2, [r3, #16]
 800bdac:	693b      	ldr	r3, [r7, #16]
 800bdae:	695b      	ldr	r3, [r3, #20]
 800bdb0:	3b02      	subs	r3, #2
 800bdb2:	429a      	cmp	r2, r3
 800bdb4:	d804      	bhi.n	800bdc0 <create_chain+0x106>
 800bdb6:	693b      	ldr	r3, [r7, #16]
 800bdb8:	691b      	ldr	r3, [r3, #16]
 800bdba:	1e5a      	subs	r2, r3, #1
 800bdbc:	693b      	ldr	r3, [r7, #16]
 800bdbe:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800bdc0:	693b      	ldr	r3, [r7, #16]
 800bdc2:	791b      	ldrb	r3, [r3, #4]
 800bdc4:	f043 0301 	orr.w	r3, r3, #1
 800bdc8:	b2da      	uxtb	r2, r3
 800bdca:	693b      	ldr	r3, [r7, #16]
 800bdcc:	711a      	strb	r2, [r3, #4]
 800bdce:	e007      	b.n	800bde0 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800bdd0:	7dfb      	ldrb	r3, [r7, #23]
 800bdd2:	2b01      	cmp	r3, #1
 800bdd4:	d102      	bne.n	800bddc <create_chain+0x122>
 800bdd6:	f04f 33ff 	mov.w	r3, #4294967295
 800bdda:	e000      	b.n	800bdde <create_chain+0x124>
 800bddc:	2301      	movs	r3, #1
 800bdde:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800bde0:	69fb      	ldr	r3, [r7, #28]
}
 800bde2:	4618      	mov	r0, r3
 800bde4:	3720      	adds	r7, #32
 800bde6:	46bd      	mov	sp, r7
 800bde8:	bd80      	pop	{r7, pc}

0800bdea <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800bdea:	b480      	push	{r7}
 800bdec:	b087      	sub	sp, #28
 800bdee:	af00      	add	r7, sp, #0
 800bdf0:	6078      	str	r0, [r7, #4]
 800bdf2:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdfe:	3304      	adds	r3, #4
 800be00:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800be02:	683b      	ldr	r3, [r7, #0]
 800be04:	0a5b      	lsrs	r3, r3, #9
 800be06:	68fa      	ldr	r2, [r7, #12]
 800be08:	8952      	ldrh	r2, [r2, #10]
 800be0a:	fbb3 f3f2 	udiv	r3, r3, r2
 800be0e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800be10:	693b      	ldr	r3, [r7, #16]
 800be12:	1d1a      	adds	r2, r3, #4
 800be14:	613a      	str	r2, [r7, #16]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800be1a:	68bb      	ldr	r3, [r7, #8]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d101      	bne.n	800be24 <clmt_clust+0x3a>
 800be20:	2300      	movs	r3, #0
 800be22:	e010      	b.n	800be46 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800be24:	697a      	ldr	r2, [r7, #20]
 800be26:	68bb      	ldr	r3, [r7, #8]
 800be28:	429a      	cmp	r2, r3
 800be2a:	d307      	bcc.n	800be3c <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800be2c:	697a      	ldr	r2, [r7, #20]
 800be2e:	68bb      	ldr	r3, [r7, #8]
 800be30:	1ad3      	subs	r3, r2, r3
 800be32:	617b      	str	r3, [r7, #20]
 800be34:	693b      	ldr	r3, [r7, #16]
 800be36:	3304      	adds	r3, #4
 800be38:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800be3a:	e7e9      	b.n	800be10 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800be3c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800be3e:	693b      	ldr	r3, [r7, #16]
 800be40:	681a      	ldr	r2, [r3, #0]
 800be42:	697b      	ldr	r3, [r7, #20]
 800be44:	4413      	add	r3, r2
}
 800be46:	4618      	mov	r0, r3
 800be48:	371c      	adds	r7, #28
 800be4a:	46bd      	mov	sp, r7
 800be4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be50:	4770      	bx	lr

0800be52 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800be52:	b580      	push	{r7, lr}
 800be54:	b086      	sub	sp, #24
 800be56:	af00      	add	r7, sp, #0
 800be58:	6078      	str	r0, [r7, #4]
 800be5a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800be62:	683b      	ldr	r3, [r7, #0]
 800be64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800be68:	d204      	bcs.n	800be74 <dir_sdi+0x22>
 800be6a:	683b      	ldr	r3, [r7, #0]
 800be6c:	f003 031f 	and.w	r3, r3, #31
 800be70:	2b00      	cmp	r3, #0
 800be72:	d001      	beq.n	800be78 <dir_sdi+0x26>
		return FR_INT_ERR;
 800be74:	2302      	movs	r3, #2
 800be76:	e063      	b.n	800bf40 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	683a      	ldr	r2, [r7, #0]
 800be7c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	689b      	ldr	r3, [r3, #8]
 800be82:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800be84:	697b      	ldr	r3, [r7, #20]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d106      	bne.n	800be98 <dir_sdi+0x46>
 800be8a:	693b      	ldr	r3, [r7, #16]
 800be8c:	781b      	ldrb	r3, [r3, #0]
 800be8e:	2b02      	cmp	r3, #2
 800be90:	d902      	bls.n	800be98 <dir_sdi+0x46>
		clst = fs->dirbase;
 800be92:	693b      	ldr	r3, [r7, #16]
 800be94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be96:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800be98:	697b      	ldr	r3, [r7, #20]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d10c      	bne.n	800beb8 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800be9e:	683b      	ldr	r3, [r7, #0]
 800bea0:	095b      	lsrs	r3, r3, #5
 800bea2:	693a      	ldr	r2, [r7, #16]
 800bea4:	8912      	ldrh	r2, [r2, #8]
 800bea6:	4293      	cmp	r3, r2
 800bea8:	d301      	bcc.n	800beae <dir_sdi+0x5c>
 800beaa:	2302      	movs	r3, #2
 800beac:	e048      	b.n	800bf40 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800beae:	693b      	ldr	r3, [r7, #16]
 800beb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	61da      	str	r2, [r3, #28]
 800beb6:	e029      	b.n	800bf0c <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800beb8:	693b      	ldr	r3, [r7, #16]
 800beba:	895b      	ldrh	r3, [r3, #10]
 800bebc:	025b      	lsls	r3, r3, #9
 800bebe:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800bec0:	e019      	b.n	800bef6 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	6979      	ldr	r1, [r7, #20]
 800bec6:	4618      	mov	r0, r3
 800bec8:	f7ff fd01 	bl	800b8ce <get_fat>
 800becc:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bece:	697b      	ldr	r3, [r7, #20]
 800bed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bed4:	d101      	bne.n	800beda <dir_sdi+0x88>
 800bed6:	2301      	movs	r3, #1
 800bed8:	e032      	b.n	800bf40 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800beda:	697b      	ldr	r3, [r7, #20]
 800bedc:	2b01      	cmp	r3, #1
 800bede:	d904      	bls.n	800beea <dir_sdi+0x98>
 800bee0:	693b      	ldr	r3, [r7, #16]
 800bee2:	695b      	ldr	r3, [r3, #20]
 800bee4:	697a      	ldr	r2, [r7, #20]
 800bee6:	429a      	cmp	r2, r3
 800bee8:	d301      	bcc.n	800beee <dir_sdi+0x9c>
 800beea:	2302      	movs	r3, #2
 800beec:	e028      	b.n	800bf40 <dir_sdi+0xee>
			ofs -= csz;
 800beee:	683a      	ldr	r2, [r7, #0]
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	1ad3      	subs	r3, r2, r3
 800bef4:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800bef6:	683a      	ldr	r2, [r7, #0]
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	429a      	cmp	r2, r3
 800befc:	d2e1      	bcs.n	800bec2 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800befe:	6979      	ldr	r1, [r7, #20]
 800bf00:	6938      	ldr	r0, [r7, #16]
 800bf02:	f7ff fcc5 	bl	800b890 <clust2sect>
 800bf06:	4602      	mov	r2, r0
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	697a      	ldr	r2, [r7, #20]
 800bf10:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	69db      	ldr	r3, [r3, #28]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d101      	bne.n	800bf1e <dir_sdi+0xcc>
 800bf1a:	2302      	movs	r3, #2
 800bf1c:	e010      	b.n	800bf40 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	69da      	ldr	r2, [r3, #28]
 800bf22:	683b      	ldr	r3, [r7, #0]
 800bf24:	0a5b      	lsrs	r3, r3, #9
 800bf26:	441a      	add	r2, r3
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800bf2c:	693b      	ldr	r3, [r7, #16]
 800bf2e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bf32:	683b      	ldr	r3, [r7, #0]
 800bf34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf38:	441a      	add	r2, r3
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800bf3e:	2300      	movs	r3, #0
}
 800bf40:	4618      	mov	r0, r3
 800bf42:	3718      	adds	r7, #24
 800bf44:	46bd      	mov	sp, r7
 800bf46:	bd80      	pop	{r7, pc}

0800bf48 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b086      	sub	sp, #24
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
 800bf50:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	695b      	ldr	r3, [r3, #20]
 800bf5c:	3320      	adds	r3, #32
 800bf5e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	69db      	ldr	r3, [r3, #28]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d003      	beq.n	800bf70 <dir_next+0x28>
 800bf68:	68bb      	ldr	r3, [r7, #8]
 800bf6a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bf6e:	d301      	bcc.n	800bf74 <dir_next+0x2c>
 800bf70:	2304      	movs	r3, #4
 800bf72:	e0aa      	b.n	800c0ca <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800bf74:	68bb      	ldr	r3, [r7, #8]
 800bf76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	f040 8098 	bne.w	800c0b0 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	69db      	ldr	r3, [r3, #28]
 800bf84:	1c5a      	adds	r2, r3, #1
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	699b      	ldr	r3, [r3, #24]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d10b      	bne.n	800bfaa <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800bf92:	68bb      	ldr	r3, [r7, #8]
 800bf94:	095b      	lsrs	r3, r3, #5
 800bf96:	68fa      	ldr	r2, [r7, #12]
 800bf98:	8912      	ldrh	r2, [r2, #8]
 800bf9a:	4293      	cmp	r3, r2
 800bf9c:	f0c0 8088 	bcc.w	800c0b0 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	61da      	str	r2, [r3, #28]
 800bfa6:	2304      	movs	r3, #4
 800bfa8:	e08f      	b.n	800c0ca <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800bfaa:	68bb      	ldr	r3, [r7, #8]
 800bfac:	0a5b      	lsrs	r3, r3, #9
 800bfae:	68fa      	ldr	r2, [r7, #12]
 800bfb0:	8952      	ldrh	r2, [r2, #10]
 800bfb2:	3a01      	subs	r2, #1
 800bfb4:	4013      	ands	r3, r2
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d17a      	bne.n	800c0b0 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800bfba:	687a      	ldr	r2, [r7, #4]
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	699b      	ldr	r3, [r3, #24]
 800bfc0:	4619      	mov	r1, r3
 800bfc2:	4610      	mov	r0, r2
 800bfc4:	f7ff fc83 	bl	800b8ce <get_fat>
 800bfc8:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800bfca:	697b      	ldr	r3, [r7, #20]
 800bfcc:	2b01      	cmp	r3, #1
 800bfce:	d801      	bhi.n	800bfd4 <dir_next+0x8c>
 800bfd0:	2302      	movs	r3, #2
 800bfd2:	e07a      	b.n	800c0ca <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800bfd4:	697b      	ldr	r3, [r7, #20]
 800bfd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfda:	d101      	bne.n	800bfe0 <dir_next+0x98>
 800bfdc:	2301      	movs	r3, #1
 800bfde:	e074      	b.n	800c0ca <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	695b      	ldr	r3, [r3, #20]
 800bfe4:	697a      	ldr	r2, [r7, #20]
 800bfe6:	429a      	cmp	r2, r3
 800bfe8:	d358      	bcc.n	800c09c <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d104      	bne.n	800bffa <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2200      	movs	r2, #0
 800bff4:	61da      	str	r2, [r3, #28]
 800bff6:	2304      	movs	r3, #4
 800bff8:	e067      	b.n	800c0ca <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800bffa:	687a      	ldr	r2, [r7, #4]
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	699b      	ldr	r3, [r3, #24]
 800c000:	4619      	mov	r1, r3
 800c002:	4610      	mov	r0, r2
 800c004:	f7ff fe59 	bl	800bcba <create_chain>
 800c008:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c00a:	697b      	ldr	r3, [r7, #20]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d101      	bne.n	800c014 <dir_next+0xcc>
 800c010:	2307      	movs	r3, #7
 800c012:	e05a      	b.n	800c0ca <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c014:	697b      	ldr	r3, [r7, #20]
 800c016:	2b01      	cmp	r3, #1
 800c018:	d101      	bne.n	800c01e <dir_next+0xd6>
 800c01a:	2302      	movs	r3, #2
 800c01c:	e055      	b.n	800c0ca <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c01e:	697b      	ldr	r3, [r7, #20]
 800c020:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c024:	d101      	bne.n	800c02a <dir_next+0xe2>
 800c026:	2301      	movs	r3, #1
 800c028:	e04f      	b.n	800c0ca <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c02a:	68f8      	ldr	r0, [r7, #12]
 800c02c:	f7ff fb50 	bl	800b6d0 <sync_window>
 800c030:	4603      	mov	r3, r0
 800c032:	2b00      	cmp	r3, #0
 800c034:	d001      	beq.n	800c03a <dir_next+0xf2>
 800c036:	2301      	movs	r3, #1
 800c038:	e047      	b.n	800c0ca <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	3330      	adds	r3, #48	@ 0x30
 800c03e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c042:	2100      	movs	r1, #0
 800c044:	4618      	mov	r0, r3
 800c046:	f7ff f97a 	bl	800b33e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c04a:	2300      	movs	r3, #0
 800c04c:	613b      	str	r3, [r7, #16]
 800c04e:	6979      	ldr	r1, [r7, #20]
 800c050:	68f8      	ldr	r0, [r7, #12]
 800c052:	f7ff fc1d 	bl	800b890 <clust2sect>
 800c056:	4602      	mov	r2, r0
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c05c:	e012      	b.n	800c084 <dir_next+0x13c>
						fs->wflag = 1;
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	2201      	movs	r2, #1
 800c062:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800c064:	68f8      	ldr	r0, [r7, #12]
 800c066:	f7ff fb33 	bl	800b6d0 <sync_window>
 800c06a:	4603      	mov	r3, r0
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d001      	beq.n	800c074 <dir_next+0x12c>
 800c070:	2301      	movs	r3, #1
 800c072:	e02a      	b.n	800c0ca <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c074:	693b      	ldr	r3, [r7, #16]
 800c076:	3301      	adds	r3, #1
 800c078:	613b      	str	r3, [r7, #16]
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c07e:	1c5a      	adds	r2, r3, #1
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	895b      	ldrh	r3, [r3, #10]
 800c088:	461a      	mov	r2, r3
 800c08a:	693b      	ldr	r3, [r7, #16]
 800c08c:	4293      	cmp	r3, r2
 800c08e:	d3e6      	bcc.n	800c05e <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c094:	693b      	ldr	r3, [r7, #16]
 800c096:	1ad2      	subs	r2, r2, r3
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	697a      	ldr	r2, [r7, #20]
 800c0a0:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800c0a2:	6979      	ldr	r1, [r7, #20]
 800c0a4:	68f8      	ldr	r0, [r7, #12]
 800c0a6:	f7ff fbf3 	bl	800b890 <clust2sect>
 800c0aa:	4602      	mov	r2, r0
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	68ba      	ldr	r2, [r7, #8]
 800c0b4:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c0c2:	441a      	add	r2, r3
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c0c8:	2300      	movs	r3, #0
}
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	3718      	adds	r7, #24
 800c0ce:	46bd      	mov	sp, r7
 800c0d0:	bd80      	pop	{r7, pc}

0800c0d2 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800c0d2:	b580      	push	{r7, lr}
 800c0d4:	b086      	sub	sp, #24
 800c0d6:	af00      	add	r7, sp, #0
 800c0d8:	6078      	str	r0, [r7, #4]
 800c0da:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c0e2:	2100      	movs	r1, #0
 800c0e4:	6878      	ldr	r0, [r7, #4]
 800c0e6:	f7ff feb4 	bl	800be52 <dir_sdi>
 800c0ea:	4603      	mov	r3, r0
 800c0ec:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c0ee:	7dfb      	ldrb	r3, [r7, #23]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d12b      	bne.n	800c14c <dir_alloc+0x7a>
		n = 0;
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	69db      	ldr	r3, [r3, #28]
 800c0fc:	4619      	mov	r1, r3
 800c0fe:	68f8      	ldr	r0, [r7, #12]
 800c100:	f7ff fb2a 	bl	800b758 <move_window>
 800c104:	4603      	mov	r3, r0
 800c106:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c108:	7dfb      	ldrb	r3, [r7, #23]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d11d      	bne.n	800c14a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	6a1b      	ldr	r3, [r3, #32]
 800c112:	781b      	ldrb	r3, [r3, #0]
 800c114:	2be5      	cmp	r3, #229	@ 0xe5
 800c116:	d004      	beq.n	800c122 <dir_alloc+0x50>
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	6a1b      	ldr	r3, [r3, #32]
 800c11c:	781b      	ldrb	r3, [r3, #0]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d107      	bne.n	800c132 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800c122:	693b      	ldr	r3, [r7, #16]
 800c124:	3301      	adds	r3, #1
 800c126:	613b      	str	r3, [r7, #16]
 800c128:	693a      	ldr	r2, [r7, #16]
 800c12a:	683b      	ldr	r3, [r7, #0]
 800c12c:	429a      	cmp	r2, r3
 800c12e:	d102      	bne.n	800c136 <dir_alloc+0x64>
 800c130:	e00c      	b.n	800c14c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800c132:	2300      	movs	r3, #0
 800c134:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800c136:	2101      	movs	r1, #1
 800c138:	6878      	ldr	r0, [r7, #4]
 800c13a:	f7ff ff05 	bl	800bf48 <dir_next>
 800c13e:	4603      	mov	r3, r0
 800c140:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c142:	7dfb      	ldrb	r3, [r7, #23]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d0d7      	beq.n	800c0f8 <dir_alloc+0x26>
 800c148:	e000      	b.n	800c14c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c14a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c14c:	7dfb      	ldrb	r3, [r7, #23]
 800c14e:	2b04      	cmp	r3, #4
 800c150:	d101      	bne.n	800c156 <dir_alloc+0x84>
 800c152:	2307      	movs	r3, #7
 800c154:	75fb      	strb	r3, [r7, #23]
	return res;
 800c156:	7dfb      	ldrb	r3, [r7, #23]
}
 800c158:	4618      	mov	r0, r3
 800c15a:	3718      	adds	r7, #24
 800c15c:	46bd      	mov	sp, r7
 800c15e:	bd80      	pop	{r7, pc}

0800c160 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b084      	sub	sp, #16
 800c164:	af00      	add	r7, sp, #0
 800c166:	6078      	str	r0, [r7, #4]
 800c168:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c16a:	683b      	ldr	r3, [r7, #0]
 800c16c:	331a      	adds	r3, #26
 800c16e:	4618      	mov	r0, r3
 800c170:	f7ff f842 	bl	800b1f8 <ld_word>
 800c174:	4603      	mov	r3, r0
 800c176:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	781b      	ldrb	r3, [r3, #0]
 800c17c:	2b03      	cmp	r3, #3
 800c17e:	d109      	bne.n	800c194 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c180:	683b      	ldr	r3, [r7, #0]
 800c182:	3314      	adds	r3, #20
 800c184:	4618      	mov	r0, r3
 800c186:	f7ff f837 	bl	800b1f8 <ld_word>
 800c18a:	4603      	mov	r3, r0
 800c18c:	041b      	lsls	r3, r3, #16
 800c18e:	68fa      	ldr	r2, [r7, #12]
 800c190:	4313      	orrs	r3, r2
 800c192:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c194:	68fb      	ldr	r3, [r7, #12]
}
 800c196:	4618      	mov	r0, r3
 800c198:	3710      	adds	r7, #16
 800c19a:	46bd      	mov	sp, r7
 800c19c:	bd80      	pop	{r7, pc}

0800c19e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c19e:	b580      	push	{r7, lr}
 800c1a0:	b084      	sub	sp, #16
 800c1a2:	af00      	add	r7, sp, #0
 800c1a4:	60f8      	str	r0, [r7, #12]
 800c1a6:	60b9      	str	r1, [r7, #8]
 800c1a8:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c1aa:	68bb      	ldr	r3, [r7, #8]
 800c1ac:	331a      	adds	r3, #26
 800c1ae:	687a      	ldr	r2, [r7, #4]
 800c1b0:	b292      	uxth	r2, r2
 800c1b2:	4611      	mov	r1, r2
 800c1b4:	4618      	mov	r0, r3
 800c1b6:	f7ff f85a 	bl	800b26e <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	781b      	ldrb	r3, [r3, #0]
 800c1be:	2b03      	cmp	r3, #3
 800c1c0:	d109      	bne.n	800c1d6 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c1c2:	68bb      	ldr	r3, [r7, #8]
 800c1c4:	f103 0214 	add.w	r2, r3, #20
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	0c1b      	lsrs	r3, r3, #16
 800c1cc:	b29b      	uxth	r3, r3
 800c1ce:	4619      	mov	r1, r3
 800c1d0:	4610      	mov	r0, r2
 800c1d2:	f7ff f84c 	bl	800b26e <st_word>
	}
}
 800c1d6:	bf00      	nop
 800c1d8:	3710      	adds	r7, #16
 800c1da:	46bd      	mov	sp, r7
 800c1dc:	bd80      	pop	{r7, pc}

0800c1de <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800c1de:	b580      	push	{r7, lr}
 800c1e0:	b086      	sub	sp, #24
 800c1e2:	af00      	add	r7, sp, #0
 800c1e4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800c1ec:	2100      	movs	r1, #0
 800c1ee:	6878      	ldr	r0, [r7, #4]
 800c1f0:	f7ff fe2f 	bl	800be52 <dir_sdi>
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c1f8:	7dfb      	ldrb	r3, [r7, #23]
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d001      	beq.n	800c202 <dir_find+0x24>
 800c1fe:	7dfb      	ldrb	r3, [r7, #23]
 800c200:	e03e      	b.n	800c280 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	69db      	ldr	r3, [r3, #28]
 800c206:	4619      	mov	r1, r3
 800c208:	6938      	ldr	r0, [r7, #16]
 800c20a:	f7ff faa5 	bl	800b758 <move_window>
 800c20e:	4603      	mov	r3, r0
 800c210:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c212:	7dfb      	ldrb	r3, [r7, #23]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d12f      	bne.n	800c278 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	6a1b      	ldr	r3, [r3, #32]
 800c21c:	781b      	ldrb	r3, [r3, #0]
 800c21e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800c220:	7bfb      	ldrb	r3, [r7, #15]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d102      	bne.n	800c22c <dir_find+0x4e>
 800c226:	2304      	movs	r3, #4
 800c228:	75fb      	strb	r3, [r7, #23]
 800c22a:	e028      	b.n	800c27e <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	6a1b      	ldr	r3, [r3, #32]
 800c230:	330b      	adds	r3, #11
 800c232:	781b      	ldrb	r3, [r3, #0]
 800c234:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c238:	b2da      	uxtb	r2, r3
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	6a1b      	ldr	r3, [r3, #32]
 800c242:	330b      	adds	r3, #11
 800c244:	781b      	ldrb	r3, [r3, #0]
 800c246:	f003 0308 	and.w	r3, r3, #8
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d10a      	bne.n	800c264 <dir_find+0x86>
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	6a18      	ldr	r0, [r3, #32]
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	3324      	adds	r3, #36	@ 0x24
 800c256:	220b      	movs	r2, #11
 800c258:	4619      	mov	r1, r3
 800c25a:	f7ff f88b 	bl	800b374 <mem_cmp>
 800c25e:	4603      	mov	r3, r0
 800c260:	2b00      	cmp	r3, #0
 800c262:	d00b      	beq.n	800c27c <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800c264:	2100      	movs	r1, #0
 800c266:	6878      	ldr	r0, [r7, #4]
 800c268:	f7ff fe6e 	bl	800bf48 <dir_next>
 800c26c:	4603      	mov	r3, r0
 800c26e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800c270:	7dfb      	ldrb	r3, [r7, #23]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d0c5      	beq.n	800c202 <dir_find+0x24>
 800c276:	e002      	b.n	800c27e <dir_find+0xa0>
		if (res != FR_OK) break;
 800c278:	bf00      	nop
 800c27a:	e000      	b.n	800c27e <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c27c:	bf00      	nop

	return res;
 800c27e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c280:	4618      	mov	r0, r3
 800c282:	3718      	adds	r7, #24
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}

0800c288 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b084      	sub	sp, #16
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800c296:	2101      	movs	r1, #1
 800c298:	6878      	ldr	r0, [r7, #4]
 800c29a:	f7ff ff1a 	bl	800c0d2 <dir_alloc>
 800c29e:	4603      	mov	r3, r0
 800c2a0:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c2a2:	7bfb      	ldrb	r3, [r7, #15]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d11c      	bne.n	800c2e2 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	69db      	ldr	r3, [r3, #28]
 800c2ac:	4619      	mov	r1, r3
 800c2ae:	68b8      	ldr	r0, [r7, #8]
 800c2b0:	f7ff fa52 	bl	800b758 <move_window>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c2b8:	7bfb      	ldrb	r3, [r7, #15]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d111      	bne.n	800c2e2 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	6a1b      	ldr	r3, [r3, #32]
 800c2c2:	2220      	movs	r2, #32
 800c2c4:	2100      	movs	r1, #0
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	f7ff f839 	bl	800b33e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	6a18      	ldr	r0, [r3, #32]
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	3324      	adds	r3, #36	@ 0x24
 800c2d4:	220b      	movs	r2, #11
 800c2d6:	4619      	mov	r1, r3
 800c2d8:	f7ff f810 	bl	800b2fc <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800c2dc:	68bb      	ldr	r3, [r7, #8]
 800c2de:	2201      	movs	r2, #1
 800c2e0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c2e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	3710      	adds	r7, #16
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	bd80      	pop	{r7, pc}

0800c2ec <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	b088      	sub	sp, #32
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	6078      	str	r0, [r7, #4]
 800c2f4:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800c2f6:	683b      	ldr	r3, [r7, #0]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	60fb      	str	r3, [r7, #12]
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	3324      	adds	r3, #36	@ 0x24
 800c300:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800c302:	220b      	movs	r2, #11
 800c304:	2120      	movs	r1, #32
 800c306:	68b8      	ldr	r0, [r7, #8]
 800c308:	f7ff f819 	bl	800b33e <mem_set>
	si = i = 0; ni = 8;
 800c30c:	2300      	movs	r3, #0
 800c30e:	613b      	str	r3, [r7, #16]
 800c310:	693b      	ldr	r3, [r7, #16]
 800c312:	61fb      	str	r3, [r7, #28]
 800c314:	2308      	movs	r3, #8
 800c316:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800c318:	69fb      	ldr	r3, [r7, #28]
 800c31a:	1c5a      	adds	r2, r3, #1
 800c31c:	61fa      	str	r2, [r7, #28]
 800c31e:	68fa      	ldr	r2, [r7, #12]
 800c320:	4413      	add	r3, r2
 800c322:	781b      	ldrb	r3, [r3, #0]
 800c324:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c326:	7efb      	ldrb	r3, [r7, #27]
 800c328:	2b20      	cmp	r3, #32
 800c32a:	d94e      	bls.n	800c3ca <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800c32c:	7efb      	ldrb	r3, [r7, #27]
 800c32e:	2b2f      	cmp	r3, #47	@ 0x2f
 800c330:	d006      	beq.n	800c340 <create_name+0x54>
 800c332:	7efb      	ldrb	r3, [r7, #27]
 800c334:	2b5c      	cmp	r3, #92	@ 0x5c
 800c336:	d110      	bne.n	800c35a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c338:	e002      	b.n	800c340 <create_name+0x54>
 800c33a:	69fb      	ldr	r3, [r7, #28]
 800c33c:	3301      	adds	r3, #1
 800c33e:	61fb      	str	r3, [r7, #28]
 800c340:	68fa      	ldr	r2, [r7, #12]
 800c342:	69fb      	ldr	r3, [r7, #28]
 800c344:	4413      	add	r3, r2
 800c346:	781b      	ldrb	r3, [r3, #0]
 800c348:	2b2f      	cmp	r3, #47	@ 0x2f
 800c34a:	d0f6      	beq.n	800c33a <create_name+0x4e>
 800c34c:	68fa      	ldr	r2, [r7, #12]
 800c34e:	69fb      	ldr	r3, [r7, #28]
 800c350:	4413      	add	r3, r2
 800c352:	781b      	ldrb	r3, [r3, #0]
 800c354:	2b5c      	cmp	r3, #92	@ 0x5c
 800c356:	d0f0      	beq.n	800c33a <create_name+0x4e>
			break;
 800c358:	e038      	b.n	800c3cc <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800c35a:	7efb      	ldrb	r3, [r7, #27]
 800c35c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c35e:	d003      	beq.n	800c368 <create_name+0x7c>
 800c360:	693a      	ldr	r2, [r7, #16]
 800c362:	697b      	ldr	r3, [r7, #20]
 800c364:	429a      	cmp	r2, r3
 800c366:	d30c      	bcc.n	800c382 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800c368:	697b      	ldr	r3, [r7, #20]
 800c36a:	2b0b      	cmp	r3, #11
 800c36c:	d002      	beq.n	800c374 <create_name+0x88>
 800c36e:	7efb      	ldrb	r3, [r7, #27]
 800c370:	2b2e      	cmp	r3, #46	@ 0x2e
 800c372:	d001      	beq.n	800c378 <create_name+0x8c>
 800c374:	2306      	movs	r3, #6
 800c376:	e044      	b.n	800c402 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800c378:	2308      	movs	r3, #8
 800c37a:	613b      	str	r3, [r7, #16]
 800c37c:	230b      	movs	r3, #11
 800c37e:	617b      	str	r3, [r7, #20]
			continue;
 800c380:	e022      	b.n	800c3c8 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800c382:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c386:	2b00      	cmp	r3, #0
 800c388:	da04      	bge.n	800c394 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800c38a:	7efb      	ldrb	r3, [r7, #27]
 800c38c:	3b80      	subs	r3, #128	@ 0x80
 800c38e:	4a1f      	ldr	r2, [pc, #124]	@ (800c40c <create_name+0x120>)
 800c390:	5cd3      	ldrb	r3, [r2, r3]
 800c392:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800c394:	7efb      	ldrb	r3, [r7, #27]
 800c396:	4619      	mov	r1, r3
 800c398:	481d      	ldr	r0, [pc, #116]	@ (800c410 <create_name+0x124>)
 800c39a:	f7ff f812 	bl	800b3c2 <chk_chr>
 800c39e:	4603      	mov	r3, r0
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d001      	beq.n	800c3a8 <create_name+0xbc>
 800c3a4:	2306      	movs	r3, #6
 800c3a6:	e02c      	b.n	800c402 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800c3a8:	7efb      	ldrb	r3, [r7, #27]
 800c3aa:	2b60      	cmp	r3, #96	@ 0x60
 800c3ac:	d905      	bls.n	800c3ba <create_name+0xce>
 800c3ae:	7efb      	ldrb	r3, [r7, #27]
 800c3b0:	2b7a      	cmp	r3, #122	@ 0x7a
 800c3b2:	d802      	bhi.n	800c3ba <create_name+0xce>
 800c3b4:	7efb      	ldrb	r3, [r7, #27]
 800c3b6:	3b20      	subs	r3, #32
 800c3b8:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800c3ba:	693b      	ldr	r3, [r7, #16]
 800c3bc:	1c5a      	adds	r2, r3, #1
 800c3be:	613a      	str	r2, [r7, #16]
 800c3c0:	68ba      	ldr	r2, [r7, #8]
 800c3c2:	4413      	add	r3, r2
 800c3c4:	7efa      	ldrb	r2, [r7, #27]
 800c3c6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800c3c8:	e7a6      	b.n	800c318 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c3ca:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800c3cc:	68fa      	ldr	r2, [r7, #12]
 800c3ce:	69fb      	ldr	r3, [r7, #28]
 800c3d0:	441a      	add	r2, r3
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800c3d6:	693b      	ldr	r3, [r7, #16]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d101      	bne.n	800c3e0 <create_name+0xf4>
 800c3dc:	2306      	movs	r3, #6
 800c3de:	e010      	b.n	800c402 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c3e0:	68bb      	ldr	r3, [r7, #8]
 800c3e2:	781b      	ldrb	r3, [r3, #0]
 800c3e4:	2be5      	cmp	r3, #229	@ 0xe5
 800c3e6:	d102      	bne.n	800c3ee <create_name+0x102>
 800c3e8:	68bb      	ldr	r3, [r7, #8]
 800c3ea:	2205      	movs	r2, #5
 800c3ec:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c3ee:	7efb      	ldrb	r3, [r7, #27]
 800c3f0:	2b20      	cmp	r3, #32
 800c3f2:	d801      	bhi.n	800c3f8 <create_name+0x10c>
 800c3f4:	2204      	movs	r2, #4
 800c3f6:	e000      	b.n	800c3fa <create_name+0x10e>
 800c3f8:	2200      	movs	r2, #0
 800c3fa:	68bb      	ldr	r3, [r7, #8]
 800c3fc:	330b      	adds	r3, #11
 800c3fe:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800c400:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800c402:	4618      	mov	r0, r3
 800c404:	3720      	adds	r7, #32
 800c406:	46bd      	mov	sp, r7
 800c408:	bd80      	pop	{r7, pc}
 800c40a:	bf00      	nop
 800c40c:	080147f8 	.word	0x080147f8
 800c410:	08014750 	.word	0x08014750

0800c414 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b086      	sub	sp, #24
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
 800c41c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c422:	693b      	ldr	r3, [r7, #16]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c428:	e002      	b.n	800c430 <follow_path+0x1c>
 800c42a:	683b      	ldr	r3, [r7, #0]
 800c42c:	3301      	adds	r3, #1
 800c42e:	603b      	str	r3, [r7, #0]
 800c430:	683b      	ldr	r3, [r7, #0]
 800c432:	781b      	ldrb	r3, [r3, #0]
 800c434:	2b2f      	cmp	r3, #47	@ 0x2f
 800c436:	d0f8      	beq.n	800c42a <follow_path+0x16>
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	781b      	ldrb	r3, [r3, #0]
 800c43c:	2b5c      	cmp	r3, #92	@ 0x5c
 800c43e:	d0f4      	beq.n	800c42a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c440:	693b      	ldr	r3, [r7, #16]
 800c442:	2200      	movs	r2, #0
 800c444:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c446:	683b      	ldr	r3, [r7, #0]
 800c448:	781b      	ldrb	r3, [r3, #0]
 800c44a:	2b1f      	cmp	r3, #31
 800c44c:	d80a      	bhi.n	800c464 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	2280      	movs	r2, #128	@ 0x80
 800c452:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800c456:	2100      	movs	r1, #0
 800c458:	6878      	ldr	r0, [r7, #4]
 800c45a:	f7ff fcfa 	bl	800be52 <dir_sdi>
 800c45e:	4603      	mov	r3, r0
 800c460:	75fb      	strb	r3, [r7, #23]
 800c462:	e043      	b.n	800c4ec <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c464:	463b      	mov	r3, r7
 800c466:	4619      	mov	r1, r3
 800c468:	6878      	ldr	r0, [r7, #4]
 800c46a:	f7ff ff3f 	bl	800c2ec <create_name>
 800c46e:	4603      	mov	r3, r0
 800c470:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c472:	7dfb      	ldrb	r3, [r7, #23]
 800c474:	2b00      	cmp	r3, #0
 800c476:	d134      	bne.n	800c4e2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f7ff feb0 	bl	800c1de <dir_find>
 800c47e:	4603      	mov	r3, r0
 800c480:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c488:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c48a:	7dfb      	ldrb	r3, [r7, #23]
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d00a      	beq.n	800c4a6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c490:	7dfb      	ldrb	r3, [r7, #23]
 800c492:	2b04      	cmp	r3, #4
 800c494:	d127      	bne.n	800c4e6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c496:	7afb      	ldrb	r3, [r7, #11]
 800c498:	f003 0304 	and.w	r3, r3, #4
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d122      	bne.n	800c4e6 <follow_path+0xd2>
 800c4a0:	2305      	movs	r3, #5
 800c4a2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c4a4:	e01f      	b.n	800c4e6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c4a6:	7afb      	ldrb	r3, [r7, #11]
 800c4a8:	f003 0304 	and.w	r3, r3, #4
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d11c      	bne.n	800c4ea <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c4b0:	693b      	ldr	r3, [r7, #16]
 800c4b2:	799b      	ldrb	r3, [r3, #6]
 800c4b4:	f003 0310 	and.w	r3, r3, #16
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d102      	bne.n	800c4c2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c4bc:	2305      	movs	r3, #5
 800c4be:	75fb      	strb	r3, [r7, #23]
 800c4c0:	e014      	b.n	800c4ec <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	695b      	ldr	r3, [r3, #20]
 800c4cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4d0:	4413      	add	r3, r2
 800c4d2:	4619      	mov	r1, r3
 800c4d4:	68f8      	ldr	r0, [r7, #12]
 800c4d6:	f7ff fe43 	bl	800c160 <ld_clust>
 800c4da:	4602      	mov	r2, r0
 800c4dc:	693b      	ldr	r3, [r7, #16]
 800c4de:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c4e0:	e7c0      	b.n	800c464 <follow_path+0x50>
			if (res != FR_OK) break;
 800c4e2:	bf00      	nop
 800c4e4:	e002      	b.n	800c4ec <follow_path+0xd8>
				break;
 800c4e6:	bf00      	nop
 800c4e8:	e000      	b.n	800c4ec <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c4ea:	bf00      	nop
			}
		}
	}

	return res;
 800c4ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	3718      	adds	r7, #24
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	bd80      	pop	{r7, pc}

0800c4f6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c4f6:	b480      	push	{r7}
 800c4f8:	b087      	sub	sp, #28
 800c4fa:	af00      	add	r7, sp, #0
 800c4fc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c4fe:	f04f 33ff 	mov.w	r3, #4294967295
 800c502:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d031      	beq.n	800c570 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	617b      	str	r3, [r7, #20]
 800c512:	e002      	b.n	800c51a <get_ldnumber+0x24>
 800c514:	697b      	ldr	r3, [r7, #20]
 800c516:	3301      	adds	r3, #1
 800c518:	617b      	str	r3, [r7, #20]
 800c51a:	697b      	ldr	r3, [r7, #20]
 800c51c:	781b      	ldrb	r3, [r3, #0]
 800c51e:	2b20      	cmp	r3, #32
 800c520:	d903      	bls.n	800c52a <get_ldnumber+0x34>
 800c522:	697b      	ldr	r3, [r7, #20]
 800c524:	781b      	ldrb	r3, [r3, #0]
 800c526:	2b3a      	cmp	r3, #58	@ 0x3a
 800c528:	d1f4      	bne.n	800c514 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c52a:	697b      	ldr	r3, [r7, #20]
 800c52c:	781b      	ldrb	r3, [r3, #0]
 800c52e:	2b3a      	cmp	r3, #58	@ 0x3a
 800c530:	d11c      	bne.n	800c56c <get_ldnumber+0x76>
			tp = *path;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	1c5a      	adds	r2, r3, #1
 800c53c:	60fa      	str	r2, [r7, #12]
 800c53e:	781b      	ldrb	r3, [r3, #0]
 800c540:	3b30      	subs	r3, #48	@ 0x30
 800c542:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c544:	68bb      	ldr	r3, [r7, #8]
 800c546:	2b09      	cmp	r3, #9
 800c548:	d80e      	bhi.n	800c568 <get_ldnumber+0x72>
 800c54a:	68fa      	ldr	r2, [r7, #12]
 800c54c:	697b      	ldr	r3, [r7, #20]
 800c54e:	429a      	cmp	r2, r3
 800c550:	d10a      	bne.n	800c568 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c552:	68bb      	ldr	r3, [r7, #8]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d107      	bne.n	800c568 <get_ldnumber+0x72>
					vol = (int)i;
 800c558:	68bb      	ldr	r3, [r7, #8]
 800c55a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c55c:	697b      	ldr	r3, [r7, #20]
 800c55e:	3301      	adds	r3, #1
 800c560:	617b      	str	r3, [r7, #20]
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	697a      	ldr	r2, [r7, #20]
 800c566:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800c568:	693b      	ldr	r3, [r7, #16]
 800c56a:	e002      	b.n	800c572 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800c56c:	2300      	movs	r3, #0
 800c56e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800c570:	693b      	ldr	r3, [r7, #16]
}
 800c572:	4618      	mov	r0, r3
 800c574:	371c      	adds	r7, #28
 800c576:	46bd      	mov	sp, r7
 800c578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c57c:	4770      	bx	lr
	...

0800c580 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c580:	b580      	push	{r7, lr}
 800c582:	b082      	sub	sp, #8
 800c584:	af00      	add	r7, sp, #0
 800c586:	6078      	str	r0, [r7, #4]
 800c588:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	2200      	movs	r2, #0
 800c58e:	70da      	strb	r2, [r3, #3]
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	f04f 32ff 	mov.w	r2, #4294967295
 800c596:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c598:	6839      	ldr	r1, [r7, #0]
 800c59a:	6878      	ldr	r0, [r7, #4]
 800c59c:	f7ff f8dc 	bl	800b758 <move_window>
 800c5a0:	4603      	mov	r3, r0
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d001      	beq.n	800c5aa <check_fs+0x2a>
 800c5a6:	2304      	movs	r3, #4
 800c5a8:	e038      	b.n	800c61c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	3330      	adds	r3, #48	@ 0x30
 800c5ae:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c5b2:	4618      	mov	r0, r3
 800c5b4:	f7fe fe20 	bl	800b1f8 <ld_word>
 800c5b8:	4603      	mov	r3, r0
 800c5ba:	461a      	mov	r2, r3
 800c5bc:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c5c0:	429a      	cmp	r2, r3
 800c5c2:	d001      	beq.n	800c5c8 <check_fs+0x48>
 800c5c4:	2303      	movs	r3, #3
 800c5c6:	e029      	b.n	800c61c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c5ce:	2be9      	cmp	r3, #233	@ 0xe9
 800c5d0:	d009      	beq.n	800c5e6 <check_fs+0x66>
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c5d8:	2beb      	cmp	r3, #235	@ 0xeb
 800c5da:	d11e      	bne.n	800c61a <check_fs+0x9a>
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800c5e2:	2b90      	cmp	r3, #144	@ 0x90
 800c5e4:	d119      	bne.n	800c61a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	3330      	adds	r3, #48	@ 0x30
 800c5ea:	3336      	adds	r3, #54	@ 0x36
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	f7fe fe1b 	bl	800b228 <ld_dword>
 800c5f2:	4603      	mov	r3, r0
 800c5f4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c5f8:	4a0a      	ldr	r2, [pc, #40]	@ (800c624 <check_fs+0xa4>)
 800c5fa:	4293      	cmp	r3, r2
 800c5fc:	d101      	bne.n	800c602 <check_fs+0x82>
 800c5fe:	2300      	movs	r3, #0
 800c600:	e00c      	b.n	800c61c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	3330      	adds	r3, #48	@ 0x30
 800c606:	3352      	adds	r3, #82	@ 0x52
 800c608:	4618      	mov	r0, r3
 800c60a:	f7fe fe0d 	bl	800b228 <ld_dword>
 800c60e:	4603      	mov	r3, r0
 800c610:	4a05      	ldr	r2, [pc, #20]	@ (800c628 <check_fs+0xa8>)
 800c612:	4293      	cmp	r3, r2
 800c614:	d101      	bne.n	800c61a <check_fs+0x9a>
 800c616:	2300      	movs	r3, #0
 800c618:	e000      	b.n	800c61c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c61a:	2302      	movs	r3, #2
}
 800c61c:	4618      	mov	r0, r3
 800c61e:	3708      	adds	r7, #8
 800c620:	46bd      	mov	sp, r7
 800c622:	bd80      	pop	{r7, pc}
 800c624:	00544146 	.word	0x00544146
 800c628:	33544146 	.word	0x33544146

0800c62c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c62c:	b580      	push	{r7, lr}
 800c62e:	b096      	sub	sp, #88	@ 0x58
 800c630:	af00      	add	r7, sp, #0
 800c632:	60f8      	str	r0, [r7, #12]
 800c634:	60b9      	str	r1, [r7, #8]
 800c636:	4613      	mov	r3, r2
 800c638:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c63a:	68bb      	ldr	r3, [r7, #8]
 800c63c:	2200      	movs	r2, #0
 800c63e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c640:	68f8      	ldr	r0, [r7, #12]
 800c642:	f7ff ff58 	bl	800c4f6 <get_ldnumber>
 800c646:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c648:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	da01      	bge.n	800c652 <find_volume+0x26>
 800c64e:	230b      	movs	r3, #11
 800c650:	e22d      	b.n	800caae <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c652:	4aa1      	ldr	r2, [pc, #644]	@ (800c8d8 <find_volume+0x2ac>)
 800c654:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c65a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c65c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d101      	bne.n	800c666 <find_volume+0x3a>
 800c662:	230c      	movs	r3, #12
 800c664:	e223      	b.n	800caae <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800c666:	68bb      	ldr	r3, [r7, #8]
 800c668:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c66a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c66c:	79fb      	ldrb	r3, [r7, #7]
 800c66e:	f023 0301 	bic.w	r3, r3, #1
 800c672:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c676:	781b      	ldrb	r3, [r3, #0]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d01a      	beq.n	800c6b2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800c67c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c67e:	785b      	ldrb	r3, [r3, #1]
 800c680:	4618      	mov	r0, r3
 800c682:	f7fe fd1b 	bl	800b0bc <disk_status>
 800c686:	4603      	mov	r3, r0
 800c688:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c68c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c690:	f003 0301 	and.w	r3, r3, #1
 800c694:	2b00      	cmp	r3, #0
 800c696:	d10c      	bne.n	800c6b2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c698:	79fb      	ldrb	r3, [r7, #7]
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d007      	beq.n	800c6ae <find_volume+0x82>
 800c69e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c6a2:	f003 0304 	and.w	r3, r3, #4
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d001      	beq.n	800c6ae <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800c6aa:	230a      	movs	r3, #10
 800c6ac:	e1ff      	b.n	800caae <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800c6ae:	2300      	movs	r3, #0
 800c6b0:	e1fd      	b.n	800caae <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c6b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c6b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6ba:	b2da      	uxtb	r2, r3
 800c6bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6be:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c6c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6c2:	785b      	ldrb	r3, [r3, #1]
 800c6c4:	4618      	mov	r0, r3
 800c6c6:	f7fe fd13 	bl	800b0f0 <disk_initialize>
 800c6ca:	4603      	mov	r3, r0
 800c6cc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c6d0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c6d4:	f003 0301 	and.w	r3, r3, #1
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d001      	beq.n	800c6e0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c6dc:	2303      	movs	r3, #3
 800c6de:	e1e6      	b.n	800caae <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c6e0:	79fb      	ldrb	r3, [r7, #7]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d007      	beq.n	800c6f6 <find_volume+0xca>
 800c6e6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c6ea:	f003 0304 	and.w	r3, r3, #4
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d001      	beq.n	800c6f6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800c6f2:	230a      	movs	r3, #10
 800c6f4:	e1db      	b.n	800caae <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c6fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c6fc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c6fe:	f7ff ff3f 	bl	800c580 <check_fs>
 800c702:	4603      	mov	r3, r0
 800c704:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c708:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c70c:	2b02      	cmp	r3, #2
 800c70e:	d149      	bne.n	800c7a4 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c710:	2300      	movs	r3, #0
 800c712:	643b      	str	r3, [r7, #64]	@ 0x40
 800c714:	e01e      	b.n	800c754 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c718:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c71c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c71e:	011b      	lsls	r3, r3, #4
 800c720:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800c724:	4413      	add	r3, r2
 800c726:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c72a:	3304      	adds	r3, #4
 800c72c:	781b      	ldrb	r3, [r3, #0]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d006      	beq.n	800c740 <find_volume+0x114>
 800c732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c734:	3308      	adds	r3, #8
 800c736:	4618      	mov	r0, r3
 800c738:	f7fe fd76 	bl	800b228 <ld_dword>
 800c73c:	4602      	mov	r2, r0
 800c73e:	e000      	b.n	800c742 <find_volume+0x116>
 800c740:	2200      	movs	r2, #0
 800c742:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c744:	009b      	lsls	r3, r3, #2
 800c746:	3358      	adds	r3, #88	@ 0x58
 800c748:	443b      	add	r3, r7
 800c74a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c74e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c750:	3301      	adds	r3, #1
 800c752:	643b      	str	r3, [r7, #64]	@ 0x40
 800c754:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c756:	2b03      	cmp	r3, #3
 800c758:	d9dd      	bls.n	800c716 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c75a:	2300      	movs	r3, #0
 800c75c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800c75e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c760:	2b00      	cmp	r3, #0
 800c762:	d002      	beq.n	800c76a <find_volume+0x13e>
 800c764:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c766:	3b01      	subs	r3, #1
 800c768:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c76a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c76c:	009b      	lsls	r3, r3, #2
 800c76e:	3358      	adds	r3, #88	@ 0x58
 800c770:	443b      	add	r3, r7
 800c772:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c776:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c778:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d005      	beq.n	800c78a <find_volume+0x15e>
 800c77e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c780:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c782:	f7ff fefd 	bl	800c580 <check_fs>
 800c786:	4603      	mov	r3, r0
 800c788:	e000      	b.n	800c78c <find_volume+0x160>
 800c78a:	2303      	movs	r3, #3
 800c78c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c790:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c794:	2b01      	cmp	r3, #1
 800c796:	d905      	bls.n	800c7a4 <find_volume+0x178>
 800c798:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c79a:	3301      	adds	r3, #1
 800c79c:	643b      	str	r3, [r7, #64]	@ 0x40
 800c79e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7a0:	2b03      	cmp	r3, #3
 800c7a2:	d9e2      	bls.n	800c76a <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c7a4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c7a8:	2b04      	cmp	r3, #4
 800c7aa:	d101      	bne.n	800c7b0 <find_volume+0x184>
 800c7ac:	2301      	movs	r3, #1
 800c7ae:	e17e      	b.n	800caae <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c7b0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c7b4:	2b01      	cmp	r3, #1
 800c7b6:	d901      	bls.n	800c7bc <find_volume+0x190>
 800c7b8:	230d      	movs	r3, #13
 800c7ba:	e178      	b.n	800caae <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c7bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7be:	3330      	adds	r3, #48	@ 0x30
 800c7c0:	330b      	adds	r3, #11
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	f7fe fd18 	bl	800b1f8 <ld_word>
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c7ce:	d001      	beq.n	800c7d4 <find_volume+0x1a8>
 800c7d0:	230d      	movs	r3, #13
 800c7d2:	e16c      	b.n	800caae <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c7d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7d6:	3330      	adds	r3, #48	@ 0x30
 800c7d8:	3316      	adds	r3, #22
 800c7da:	4618      	mov	r0, r3
 800c7dc:	f7fe fd0c 	bl	800b1f8 <ld_word>
 800c7e0:	4603      	mov	r3, r0
 800c7e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c7e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d106      	bne.n	800c7f8 <find_volume+0x1cc>
 800c7ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7ec:	3330      	adds	r3, #48	@ 0x30
 800c7ee:	3324      	adds	r3, #36	@ 0x24
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	f7fe fd19 	bl	800b228 <ld_dword>
 800c7f6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800c7f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c7fc:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c7fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c800:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800c804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c806:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c80a:	789b      	ldrb	r3, [r3, #2]
 800c80c:	2b01      	cmp	r3, #1
 800c80e:	d005      	beq.n	800c81c <find_volume+0x1f0>
 800c810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c812:	789b      	ldrb	r3, [r3, #2]
 800c814:	2b02      	cmp	r3, #2
 800c816:	d001      	beq.n	800c81c <find_volume+0x1f0>
 800c818:	230d      	movs	r3, #13
 800c81a:	e148      	b.n	800caae <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c81c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c81e:	789b      	ldrb	r3, [r3, #2]
 800c820:	461a      	mov	r2, r3
 800c822:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c824:	fb02 f303 	mul.w	r3, r2, r3
 800c828:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c82a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c82c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c830:	461a      	mov	r2, r3
 800c832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c834:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c838:	895b      	ldrh	r3, [r3, #10]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d008      	beq.n	800c850 <find_volume+0x224>
 800c83e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c840:	895b      	ldrh	r3, [r3, #10]
 800c842:	461a      	mov	r2, r3
 800c844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c846:	895b      	ldrh	r3, [r3, #10]
 800c848:	3b01      	subs	r3, #1
 800c84a:	4013      	ands	r3, r2
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d001      	beq.n	800c854 <find_volume+0x228>
 800c850:	230d      	movs	r3, #13
 800c852:	e12c      	b.n	800caae <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c856:	3330      	adds	r3, #48	@ 0x30
 800c858:	3311      	adds	r3, #17
 800c85a:	4618      	mov	r0, r3
 800c85c:	f7fe fccc 	bl	800b1f8 <ld_word>
 800c860:	4603      	mov	r3, r0
 800c862:	461a      	mov	r2, r3
 800c864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c866:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c86a:	891b      	ldrh	r3, [r3, #8]
 800c86c:	f003 030f 	and.w	r3, r3, #15
 800c870:	b29b      	uxth	r3, r3
 800c872:	2b00      	cmp	r3, #0
 800c874:	d001      	beq.n	800c87a <find_volume+0x24e>
 800c876:	230d      	movs	r3, #13
 800c878:	e119      	b.n	800caae <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c87a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c87c:	3330      	adds	r3, #48	@ 0x30
 800c87e:	3313      	adds	r3, #19
 800c880:	4618      	mov	r0, r3
 800c882:	f7fe fcb9 	bl	800b1f8 <ld_word>
 800c886:	4603      	mov	r3, r0
 800c888:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c88a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d106      	bne.n	800c89e <find_volume+0x272>
 800c890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c892:	3330      	adds	r3, #48	@ 0x30
 800c894:	3320      	adds	r3, #32
 800c896:	4618      	mov	r0, r3
 800c898:	f7fe fcc6 	bl	800b228 <ld_dword>
 800c89c:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c89e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8a0:	3330      	adds	r3, #48	@ 0x30
 800c8a2:	330e      	adds	r3, #14
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	f7fe fca7 	bl	800b1f8 <ld_word>
 800c8aa:	4603      	mov	r3, r0
 800c8ac:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c8ae:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d101      	bne.n	800c8b8 <find_volume+0x28c>
 800c8b4:	230d      	movs	r3, #13
 800c8b6:	e0fa      	b.n	800caae <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c8b8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c8ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c8bc:	4413      	add	r3, r2
 800c8be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c8c0:	8912      	ldrh	r2, [r2, #8]
 800c8c2:	0912      	lsrs	r2, r2, #4
 800c8c4:	b292      	uxth	r2, r2
 800c8c6:	4413      	add	r3, r2
 800c8c8:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c8ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c8cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8ce:	429a      	cmp	r2, r3
 800c8d0:	d204      	bcs.n	800c8dc <find_volume+0x2b0>
 800c8d2:	230d      	movs	r3, #13
 800c8d4:	e0eb      	b.n	800caae <find_volume+0x482>
 800c8d6:	bf00      	nop
 800c8d8:	20005db4 	.word	0x20005db4
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c8dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c8de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8e0:	1ad3      	subs	r3, r2, r3
 800c8e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c8e4:	8952      	ldrh	r2, [r2, #10]
 800c8e6:	fbb3 f3f2 	udiv	r3, r3, r2
 800c8ea:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c8ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d101      	bne.n	800c8f6 <find_volume+0x2ca>
 800c8f2:	230d      	movs	r3, #13
 800c8f4:	e0db      	b.n	800caae <find_volume+0x482>
		fmt = FS_FAT32;
 800c8f6:	2303      	movs	r3, #3
 800c8f8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c8fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8fe:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800c902:	4293      	cmp	r3, r2
 800c904:	d802      	bhi.n	800c90c <find_volume+0x2e0>
 800c906:	2302      	movs	r3, #2
 800c908:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c90c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c90e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800c912:	4293      	cmp	r3, r2
 800c914:	d802      	bhi.n	800c91c <find_volume+0x2f0>
 800c916:	2301      	movs	r3, #1
 800c918:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c91c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c91e:	1c9a      	adds	r2, r3, #2
 800c920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c922:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800c924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c926:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c928:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c92a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c92c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c92e:	441a      	add	r2, r3
 800c930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c932:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800c934:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c938:	441a      	add	r2, r3
 800c93a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c93c:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800c93e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c942:	2b03      	cmp	r3, #3
 800c944:	d11e      	bne.n	800c984 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c948:	3330      	adds	r3, #48	@ 0x30
 800c94a:	332a      	adds	r3, #42	@ 0x2a
 800c94c:	4618      	mov	r0, r3
 800c94e:	f7fe fc53 	bl	800b1f8 <ld_word>
 800c952:	4603      	mov	r3, r0
 800c954:	2b00      	cmp	r3, #0
 800c956:	d001      	beq.n	800c95c <find_volume+0x330>
 800c958:	230d      	movs	r3, #13
 800c95a:	e0a8      	b.n	800caae <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c95c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c95e:	891b      	ldrh	r3, [r3, #8]
 800c960:	2b00      	cmp	r3, #0
 800c962:	d001      	beq.n	800c968 <find_volume+0x33c>
 800c964:	230d      	movs	r3, #13
 800c966:	e0a2      	b.n	800caae <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c96a:	3330      	adds	r3, #48	@ 0x30
 800c96c:	332c      	adds	r3, #44	@ 0x2c
 800c96e:	4618      	mov	r0, r3
 800c970:	f7fe fc5a 	bl	800b228 <ld_dword>
 800c974:	4602      	mov	r2, r0
 800c976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c978:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c97a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c97c:	695b      	ldr	r3, [r3, #20]
 800c97e:	009b      	lsls	r3, r3, #2
 800c980:	647b      	str	r3, [r7, #68]	@ 0x44
 800c982:	e01f      	b.n	800c9c4 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c986:	891b      	ldrh	r3, [r3, #8]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d101      	bne.n	800c990 <find_volume+0x364>
 800c98c:	230d      	movs	r3, #13
 800c98e:	e08e      	b.n	800caae <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c992:	6a1a      	ldr	r2, [r3, #32]
 800c994:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c996:	441a      	add	r2, r3
 800c998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c99a:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c99c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c9a0:	2b02      	cmp	r3, #2
 800c9a2:	d103      	bne.n	800c9ac <find_volume+0x380>
 800c9a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9a6:	695b      	ldr	r3, [r3, #20]
 800c9a8:	005b      	lsls	r3, r3, #1
 800c9aa:	e00a      	b.n	800c9c2 <find_volume+0x396>
 800c9ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9ae:	695a      	ldr	r2, [r3, #20]
 800c9b0:	4613      	mov	r3, r2
 800c9b2:	005b      	lsls	r3, r3, #1
 800c9b4:	4413      	add	r3, r2
 800c9b6:	085a      	lsrs	r2, r3, #1
 800c9b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9ba:	695b      	ldr	r3, [r3, #20]
 800c9bc:	f003 0301 	and.w	r3, r3, #1
 800c9c0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c9c2:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c9c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9c6:	699a      	ldr	r2, [r3, #24]
 800c9c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9ca:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800c9ce:	0a5b      	lsrs	r3, r3, #9
 800c9d0:	429a      	cmp	r2, r3
 800c9d2:	d201      	bcs.n	800c9d8 <find_volume+0x3ac>
 800c9d4:	230d      	movs	r3, #13
 800c9d6:	e06a      	b.n	800caae <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c9d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9da:	f04f 32ff 	mov.w	r2, #4294967295
 800c9de:	611a      	str	r2, [r3, #16]
 800c9e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9e2:	691a      	ldr	r2, [r3, #16]
 800c9e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9e6:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800c9e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9ea:	2280      	movs	r2, #128	@ 0x80
 800c9ec:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c9ee:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c9f2:	2b03      	cmp	r3, #3
 800c9f4:	d149      	bne.n	800ca8a <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c9f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9f8:	3330      	adds	r3, #48	@ 0x30
 800c9fa:	3330      	adds	r3, #48	@ 0x30
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	f7fe fbfb 	bl	800b1f8 <ld_word>
 800ca02:	4603      	mov	r3, r0
 800ca04:	2b01      	cmp	r3, #1
 800ca06:	d140      	bne.n	800ca8a <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800ca08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca0a:	3301      	adds	r3, #1
 800ca0c:	4619      	mov	r1, r3
 800ca0e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ca10:	f7fe fea2 	bl	800b758 <move_window>
 800ca14:	4603      	mov	r3, r0
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d137      	bne.n	800ca8a <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800ca1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca1c:	2200      	movs	r2, #0
 800ca1e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800ca20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca22:	3330      	adds	r3, #48	@ 0x30
 800ca24:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ca28:	4618      	mov	r0, r3
 800ca2a:	f7fe fbe5 	bl	800b1f8 <ld_word>
 800ca2e:	4603      	mov	r3, r0
 800ca30:	461a      	mov	r2, r3
 800ca32:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800ca36:	429a      	cmp	r2, r3
 800ca38:	d127      	bne.n	800ca8a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800ca3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca3c:	3330      	adds	r3, #48	@ 0x30
 800ca3e:	4618      	mov	r0, r3
 800ca40:	f7fe fbf2 	bl	800b228 <ld_dword>
 800ca44:	4603      	mov	r3, r0
 800ca46:	4a1c      	ldr	r2, [pc, #112]	@ (800cab8 <find_volume+0x48c>)
 800ca48:	4293      	cmp	r3, r2
 800ca4a:	d11e      	bne.n	800ca8a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800ca4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca4e:	3330      	adds	r3, #48	@ 0x30
 800ca50:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800ca54:	4618      	mov	r0, r3
 800ca56:	f7fe fbe7 	bl	800b228 <ld_dword>
 800ca5a:	4603      	mov	r3, r0
 800ca5c:	4a17      	ldr	r2, [pc, #92]	@ (800cabc <find_volume+0x490>)
 800ca5e:	4293      	cmp	r3, r2
 800ca60:	d113      	bne.n	800ca8a <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800ca62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca64:	3330      	adds	r3, #48	@ 0x30
 800ca66:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	f7fe fbdc 	bl	800b228 <ld_dword>
 800ca70:	4602      	mov	r2, r0
 800ca72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca74:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ca76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca78:	3330      	adds	r3, #48	@ 0x30
 800ca7a:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800ca7e:	4618      	mov	r0, r3
 800ca80:	f7fe fbd2 	bl	800b228 <ld_dword>
 800ca84:	4602      	mov	r2, r0
 800ca86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca88:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800ca8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca8c:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800ca90:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800ca92:	4b0b      	ldr	r3, [pc, #44]	@ (800cac0 <find_volume+0x494>)
 800ca94:	881b      	ldrh	r3, [r3, #0]
 800ca96:	3301      	adds	r3, #1
 800ca98:	b29a      	uxth	r2, r3
 800ca9a:	4b09      	ldr	r3, [pc, #36]	@ (800cac0 <find_volume+0x494>)
 800ca9c:	801a      	strh	r2, [r3, #0]
 800ca9e:	4b08      	ldr	r3, [pc, #32]	@ (800cac0 <find_volume+0x494>)
 800caa0:	881a      	ldrh	r2, [r3, #0]
 800caa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caa4:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800caa6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800caa8:	f7fe fdee 	bl	800b688 <clear_lock>
#endif
	return FR_OK;
 800caac:	2300      	movs	r3, #0
}
 800caae:	4618      	mov	r0, r3
 800cab0:	3758      	adds	r7, #88	@ 0x58
 800cab2:	46bd      	mov	sp, r7
 800cab4:	bd80      	pop	{r7, pc}
 800cab6:	bf00      	nop
 800cab8:	41615252 	.word	0x41615252
 800cabc:	61417272 	.word	0x61417272
 800cac0:	20005db8 	.word	0x20005db8

0800cac4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800cac4:	b580      	push	{r7, lr}
 800cac6:	b084      	sub	sp, #16
 800cac8:	af00      	add	r7, sp, #0
 800caca:	6078      	str	r0, [r7, #4]
 800cacc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800cace:	2309      	movs	r3, #9
 800cad0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d01c      	beq.n	800cb12 <validate+0x4e>
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d018      	beq.n	800cb12 <validate+0x4e>
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	781b      	ldrb	r3, [r3, #0]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d013      	beq.n	800cb12 <validate+0x4e>
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	889a      	ldrh	r2, [r3, #4]
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	88db      	ldrh	r3, [r3, #6]
 800caf4:	429a      	cmp	r2, r3
 800caf6:	d10c      	bne.n	800cb12 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	785b      	ldrb	r3, [r3, #1]
 800cafe:	4618      	mov	r0, r3
 800cb00:	f7fe fadc 	bl	800b0bc <disk_status>
 800cb04:	4603      	mov	r3, r0
 800cb06:	f003 0301 	and.w	r3, r3, #1
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d101      	bne.n	800cb12 <validate+0x4e>
			res = FR_OK;
 800cb0e:	2300      	movs	r3, #0
 800cb10:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800cb12:	7bfb      	ldrb	r3, [r7, #15]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d102      	bne.n	800cb1e <validate+0x5a>
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	e000      	b.n	800cb20 <validate+0x5c>
 800cb1e:	2300      	movs	r3, #0
 800cb20:	683a      	ldr	r2, [r7, #0]
 800cb22:	6013      	str	r3, [r2, #0]
	return res;
 800cb24:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb26:	4618      	mov	r0, r3
 800cb28:	3710      	adds	r7, #16
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	bd80      	pop	{r7, pc}
	...

0800cb30 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b088      	sub	sp, #32
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	60f8      	str	r0, [r7, #12]
 800cb38:	60b9      	str	r1, [r7, #8]
 800cb3a:	4613      	mov	r3, r2
 800cb3c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800cb3e:	68bb      	ldr	r3, [r7, #8]
 800cb40:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800cb42:	f107 0310 	add.w	r3, r7, #16
 800cb46:	4618      	mov	r0, r3
 800cb48:	f7ff fcd5 	bl	800c4f6 <get_ldnumber>
 800cb4c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800cb4e:	69fb      	ldr	r3, [r7, #28]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	da01      	bge.n	800cb58 <f_mount+0x28>
 800cb54:	230b      	movs	r3, #11
 800cb56:	e02b      	b.n	800cbb0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800cb58:	4a17      	ldr	r2, [pc, #92]	@ (800cbb8 <f_mount+0x88>)
 800cb5a:	69fb      	ldr	r3, [r7, #28]
 800cb5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cb60:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800cb62:	69bb      	ldr	r3, [r7, #24]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d005      	beq.n	800cb74 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800cb68:	69b8      	ldr	r0, [r7, #24]
 800cb6a:	f7fe fd8d 	bl	800b688 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800cb6e:	69bb      	ldr	r3, [r7, #24]
 800cb70:	2200      	movs	r2, #0
 800cb72:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d002      	beq.n	800cb80 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800cb80:	68fa      	ldr	r2, [r7, #12]
 800cb82:	490d      	ldr	r1, [pc, #52]	@ (800cbb8 <f_mount+0x88>)
 800cb84:	69fb      	ldr	r3, [r7, #28]
 800cb86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d002      	beq.n	800cb96 <f_mount+0x66>
 800cb90:	79fb      	ldrb	r3, [r7, #7]
 800cb92:	2b01      	cmp	r3, #1
 800cb94:	d001      	beq.n	800cb9a <f_mount+0x6a>
 800cb96:	2300      	movs	r3, #0
 800cb98:	e00a      	b.n	800cbb0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800cb9a:	f107 010c 	add.w	r1, r7, #12
 800cb9e:	f107 0308 	add.w	r3, r7, #8
 800cba2:	2200      	movs	r2, #0
 800cba4:	4618      	mov	r0, r3
 800cba6:	f7ff fd41 	bl	800c62c <find_volume>
 800cbaa:	4603      	mov	r3, r0
 800cbac:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800cbae:	7dfb      	ldrb	r3, [r7, #23]
}
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	3720      	adds	r7, #32
 800cbb4:	46bd      	mov	sp, r7
 800cbb6:	bd80      	pop	{r7, pc}
 800cbb8:	20005db4 	.word	0x20005db4

0800cbbc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800cbbc:	b580      	push	{r7, lr}
 800cbbe:	b098      	sub	sp, #96	@ 0x60
 800cbc0:	af00      	add	r7, sp, #0
 800cbc2:	60f8      	str	r0, [r7, #12]
 800cbc4:	60b9      	str	r1, [r7, #8]
 800cbc6:	4613      	mov	r3, r2
 800cbc8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d101      	bne.n	800cbd4 <f_open+0x18>
 800cbd0:	2309      	movs	r3, #9
 800cbd2:	e1a9      	b.n	800cf28 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800cbd4:	79fb      	ldrb	r3, [r7, #7]
 800cbd6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cbda:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800cbdc:	79fa      	ldrb	r2, [r7, #7]
 800cbde:	f107 0110 	add.w	r1, r7, #16
 800cbe2:	f107 0308 	add.w	r3, r7, #8
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	f7ff fd20 	bl	800c62c <find_volume>
 800cbec:	4603      	mov	r3, r0
 800cbee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800cbf2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	f040 818d 	bne.w	800cf16 <f_open+0x35a>
		dj.obj.fs = fs;
 800cbfc:	693b      	ldr	r3, [r7, #16]
 800cbfe:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800cc00:	68ba      	ldr	r2, [r7, #8]
 800cc02:	f107 0314 	add.w	r3, r7, #20
 800cc06:	4611      	mov	r1, r2
 800cc08:	4618      	mov	r0, r3
 800cc0a:	f7ff fc03 	bl	800c414 <follow_path>
 800cc0e:	4603      	mov	r3, r0
 800cc10:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800cc14:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d118      	bne.n	800cc4e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800cc1c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800cc20:	b25b      	sxtb	r3, r3
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	da03      	bge.n	800cc2e <f_open+0x72>
				res = FR_INVALID_NAME;
 800cc26:	2306      	movs	r3, #6
 800cc28:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800cc2c:	e00f      	b.n	800cc4e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800cc2e:	79fb      	ldrb	r3, [r7, #7]
 800cc30:	2b01      	cmp	r3, #1
 800cc32:	bf8c      	ite	hi
 800cc34:	2301      	movhi	r3, #1
 800cc36:	2300      	movls	r3, #0
 800cc38:	b2db      	uxtb	r3, r3
 800cc3a:	461a      	mov	r2, r3
 800cc3c:	f107 0314 	add.w	r3, r7, #20
 800cc40:	4611      	mov	r1, r2
 800cc42:	4618      	mov	r0, r3
 800cc44:	f7fe fbd8 	bl	800b3f8 <chk_lock>
 800cc48:	4603      	mov	r3, r0
 800cc4a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800cc4e:	79fb      	ldrb	r3, [r7, #7]
 800cc50:	f003 031c 	and.w	r3, r3, #28
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d07f      	beq.n	800cd58 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800cc58:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d017      	beq.n	800cc90 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800cc60:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc64:	2b04      	cmp	r3, #4
 800cc66:	d10e      	bne.n	800cc86 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800cc68:	f7fe fc22 	bl	800b4b0 <enq_lock>
 800cc6c:	4603      	mov	r3, r0
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d006      	beq.n	800cc80 <f_open+0xc4>
 800cc72:	f107 0314 	add.w	r3, r7, #20
 800cc76:	4618      	mov	r0, r3
 800cc78:	f7ff fb06 	bl	800c288 <dir_register>
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	e000      	b.n	800cc82 <f_open+0xc6>
 800cc80:	2312      	movs	r3, #18
 800cc82:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800cc86:	79fb      	ldrb	r3, [r7, #7]
 800cc88:	f043 0308 	orr.w	r3, r3, #8
 800cc8c:	71fb      	strb	r3, [r7, #7]
 800cc8e:	e010      	b.n	800ccb2 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800cc90:	7ebb      	ldrb	r3, [r7, #26]
 800cc92:	f003 0311 	and.w	r3, r3, #17
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d003      	beq.n	800cca2 <f_open+0xe6>
					res = FR_DENIED;
 800cc9a:	2307      	movs	r3, #7
 800cc9c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800cca0:	e007      	b.n	800ccb2 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800cca2:	79fb      	ldrb	r3, [r7, #7]
 800cca4:	f003 0304 	and.w	r3, r3, #4
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d002      	beq.n	800ccb2 <f_open+0xf6>
 800ccac:	2308      	movs	r3, #8
 800ccae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ccb2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d168      	bne.n	800cd8c <f_open+0x1d0>
 800ccba:	79fb      	ldrb	r3, [r7, #7]
 800ccbc:	f003 0308 	and.w	r3, r3, #8
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d063      	beq.n	800cd8c <f_open+0x1d0>
				dw = GET_FATTIME();
 800ccc4:	f7fd ffb8 	bl	800ac38 <get_fattime>
 800ccc8:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800ccca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cccc:	330e      	adds	r3, #14
 800ccce:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	f7fe fae7 	bl	800b2a4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800ccd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccd8:	3316      	adds	r3, #22
 800ccda:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ccdc:	4618      	mov	r0, r3
 800ccde:	f7fe fae1 	bl	800b2a4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800cce2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cce4:	330b      	adds	r3, #11
 800cce6:	2220      	movs	r2, #32
 800cce8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800ccea:	693b      	ldr	r3, [r7, #16]
 800ccec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ccee:	4611      	mov	r1, r2
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	f7ff fa35 	bl	800c160 <ld_clust>
 800ccf6:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800ccf8:	693b      	ldr	r3, [r7, #16]
 800ccfa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ccfc:	2200      	movs	r2, #0
 800ccfe:	4618      	mov	r0, r3
 800cd00:	f7ff fa4d 	bl	800c19e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800cd04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd06:	331c      	adds	r3, #28
 800cd08:	2100      	movs	r1, #0
 800cd0a:	4618      	mov	r0, r3
 800cd0c:	f7fe faca 	bl	800b2a4 <st_dword>
					fs->wflag = 1;
 800cd10:	693b      	ldr	r3, [r7, #16]
 800cd12:	2201      	movs	r2, #1
 800cd14:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800cd16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d037      	beq.n	800cd8c <f_open+0x1d0>
						dw = fs->winsect;
 800cd1c:	693b      	ldr	r3, [r7, #16]
 800cd1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd20:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800cd22:	f107 0314 	add.w	r3, r7, #20
 800cd26:	2200      	movs	r2, #0
 800cd28:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	f7fe ff60 	bl	800bbf0 <remove_chain>
 800cd30:	4603      	mov	r3, r0
 800cd32:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800cd36:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d126      	bne.n	800cd8c <f_open+0x1d0>
							res = move_window(fs, dw);
 800cd3e:	693b      	ldr	r3, [r7, #16]
 800cd40:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cd42:	4618      	mov	r0, r3
 800cd44:	f7fe fd08 	bl	800b758 <move_window>
 800cd48:	4603      	mov	r3, r0
 800cd4a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800cd4e:	693b      	ldr	r3, [r7, #16]
 800cd50:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cd52:	3a01      	subs	r2, #1
 800cd54:	60da      	str	r2, [r3, #12]
 800cd56:	e019      	b.n	800cd8c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800cd58:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d115      	bne.n	800cd8c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800cd60:	7ebb      	ldrb	r3, [r7, #26]
 800cd62:	f003 0310 	and.w	r3, r3, #16
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d003      	beq.n	800cd72 <f_open+0x1b6>
					res = FR_NO_FILE;
 800cd6a:	2304      	movs	r3, #4
 800cd6c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800cd70:	e00c      	b.n	800cd8c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800cd72:	79fb      	ldrb	r3, [r7, #7]
 800cd74:	f003 0302 	and.w	r3, r3, #2
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d007      	beq.n	800cd8c <f_open+0x1d0>
 800cd7c:	7ebb      	ldrb	r3, [r7, #26]
 800cd7e:	f003 0301 	and.w	r3, r3, #1
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d002      	beq.n	800cd8c <f_open+0x1d0>
						res = FR_DENIED;
 800cd86:	2307      	movs	r3, #7
 800cd88:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800cd8c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d126      	bne.n	800cde2 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800cd94:	79fb      	ldrb	r3, [r7, #7]
 800cd96:	f003 0308 	and.w	r3, r3, #8
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d003      	beq.n	800cda6 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800cd9e:	79fb      	ldrb	r3, [r7, #7]
 800cda0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cda4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800cda6:	693b      	ldr	r3, [r7, #16]
 800cda8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800cdae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800cdb4:	79fb      	ldrb	r3, [r7, #7]
 800cdb6:	2b01      	cmp	r3, #1
 800cdb8:	bf8c      	ite	hi
 800cdba:	2301      	movhi	r3, #1
 800cdbc:	2300      	movls	r3, #0
 800cdbe:	b2db      	uxtb	r3, r3
 800cdc0:	461a      	mov	r2, r3
 800cdc2:	f107 0314 	add.w	r3, r7, #20
 800cdc6:	4611      	mov	r1, r2
 800cdc8:	4618      	mov	r0, r3
 800cdca:	f7fe fb93 	bl	800b4f4 <inc_lock>
 800cdce:	4602      	mov	r2, r0
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	691b      	ldr	r3, [r3, #16]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d102      	bne.n	800cde2 <f_open+0x226>
 800cddc:	2302      	movs	r3, #2
 800cdde:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800cde2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	f040 8095 	bne.w	800cf16 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800cdec:	693b      	ldr	r3, [r7, #16]
 800cdee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cdf0:	4611      	mov	r1, r2
 800cdf2:	4618      	mov	r0, r3
 800cdf4:	f7ff f9b4 	bl	800c160 <ld_clust>
 800cdf8:	4602      	mov	r2, r0
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800cdfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce00:	331c      	adds	r3, #28
 800ce02:	4618      	mov	r0, r3
 800ce04:	f7fe fa10 	bl	800b228 <ld_dword>
 800ce08:	4602      	mov	r2, r0
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	2200      	movs	r2, #0
 800ce12:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800ce14:	693a      	ldr	r2, [r7, #16]
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800ce1a:	693b      	ldr	r3, [r7, #16]
 800ce1c:	88da      	ldrh	r2, [r3, #6]
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	79fa      	ldrb	r2, [r7, #7]
 800ce26:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	2200      	movs	r2, #0
 800ce2c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	2200      	movs	r2, #0
 800ce32:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	2200      	movs	r2, #0
 800ce38:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	3330      	adds	r3, #48	@ 0x30
 800ce3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ce42:	2100      	movs	r1, #0
 800ce44:	4618      	mov	r0, r3
 800ce46:	f7fe fa7a 	bl	800b33e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ce4a:	79fb      	ldrb	r3, [r7, #7]
 800ce4c:	f003 0320 	and.w	r3, r3, #32
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d060      	beq.n	800cf16 <f_open+0x35a>
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	68db      	ldr	r3, [r3, #12]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d05c      	beq.n	800cf16 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	68da      	ldr	r2, [r3, #12]
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ce64:	693b      	ldr	r3, [r7, #16]
 800ce66:	895b      	ldrh	r3, [r3, #10]
 800ce68:	025b      	lsls	r3, r3, #9
 800ce6a:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	689b      	ldr	r3, [r3, #8]
 800ce70:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	68db      	ldr	r3, [r3, #12]
 800ce76:	657b      	str	r3, [r7, #84]	@ 0x54
 800ce78:	e016      	b.n	800cea8 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ce7e:	4618      	mov	r0, r3
 800ce80:	f7fe fd25 	bl	800b8ce <get_fat>
 800ce84:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800ce86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce88:	2b01      	cmp	r3, #1
 800ce8a:	d802      	bhi.n	800ce92 <f_open+0x2d6>
 800ce8c:	2302      	movs	r3, #2
 800ce8e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ce92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce98:	d102      	bne.n	800cea0 <f_open+0x2e4>
 800ce9a:	2301      	movs	r3, #1
 800ce9c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800cea0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cea2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cea4:	1ad3      	subs	r3, r2, r3
 800cea6:	657b      	str	r3, [r7, #84]	@ 0x54
 800cea8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d103      	bne.n	800ceb8 <f_open+0x2fc>
 800ceb0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ceb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ceb4:	429a      	cmp	r2, r3
 800ceb6:	d8e0      	bhi.n	800ce7a <f_open+0x2be>
				}
				fp->clust = clst;
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cebc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800cebe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d127      	bne.n	800cf16 <f_open+0x35a>
 800cec6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cec8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d022      	beq.n	800cf16 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ced0:	693b      	ldr	r3, [r7, #16]
 800ced2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ced4:	4618      	mov	r0, r3
 800ced6:	f7fe fcdb 	bl	800b890 <clust2sect>
 800ceda:	6478      	str	r0, [r7, #68]	@ 0x44
 800cedc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d103      	bne.n	800ceea <f_open+0x32e>
						res = FR_INT_ERR;
 800cee2:	2302      	movs	r3, #2
 800cee4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800cee8:	e015      	b.n	800cf16 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ceea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ceec:	0a5a      	lsrs	r2, r3, #9
 800ceee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cef0:	441a      	add	r2, r3
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800cef6:	693b      	ldr	r3, [r7, #16]
 800cef8:	7858      	ldrb	r0, [r3, #1]
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	6a1a      	ldr	r2, [r3, #32]
 800cf04:	2301      	movs	r3, #1
 800cf06:	f7fe f919 	bl	800b13c <disk_read>
 800cf0a:	4603      	mov	r3, r0
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d002      	beq.n	800cf16 <f_open+0x35a>
 800cf10:	2301      	movs	r3, #1
 800cf12:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800cf16:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d002      	beq.n	800cf24 <f_open+0x368>
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	2200      	movs	r2, #0
 800cf22:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800cf24:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800cf28:	4618      	mov	r0, r3
 800cf2a:	3760      	adds	r7, #96	@ 0x60
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	bd80      	pop	{r7, pc}

0800cf30 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800cf30:	b580      	push	{r7, lr}
 800cf32:	b08e      	sub	sp, #56	@ 0x38
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	60f8      	str	r0, [r7, #12]
 800cf38:	60b9      	str	r1, [r7, #8]
 800cf3a:	607a      	str	r2, [r7, #4]
 800cf3c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800cf3e:	68bb      	ldr	r3, [r7, #8]
 800cf40:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800cf42:	683b      	ldr	r3, [r7, #0]
 800cf44:	2200      	movs	r2, #0
 800cf46:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	f107 0214 	add.w	r2, r7, #20
 800cf4e:	4611      	mov	r1, r2
 800cf50:	4618      	mov	r0, r3
 800cf52:	f7ff fdb7 	bl	800cac4 <validate>
 800cf56:	4603      	mov	r3, r0
 800cf58:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800cf5c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d107      	bne.n	800cf74 <f_read+0x44>
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	7d5b      	ldrb	r3, [r3, #21]
 800cf68:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800cf6c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d002      	beq.n	800cf7a <f_read+0x4a>
 800cf74:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cf78:	e115      	b.n	800d1a6 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	7d1b      	ldrb	r3, [r3, #20]
 800cf7e:	f003 0301 	and.w	r3, r3, #1
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d101      	bne.n	800cf8a <f_read+0x5a>
 800cf86:	2307      	movs	r3, #7
 800cf88:	e10d      	b.n	800d1a6 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	68da      	ldr	r2, [r3, #12]
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	699b      	ldr	r3, [r3, #24]
 800cf92:	1ad3      	subs	r3, r2, r3
 800cf94:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800cf96:	687a      	ldr	r2, [r7, #4]
 800cf98:	6a3b      	ldr	r3, [r7, #32]
 800cf9a:	429a      	cmp	r2, r3
 800cf9c:	f240 80fe 	bls.w	800d19c <f_read+0x26c>
 800cfa0:	6a3b      	ldr	r3, [r7, #32]
 800cfa2:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800cfa4:	e0fa      	b.n	800d19c <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	699b      	ldr	r3, [r3, #24]
 800cfaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	f040 80c6 	bne.w	800d140 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	699b      	ldr	r3, [r3, #24]
 800cfb8:	0a5b      	lsrs	r3, r3, #9
 800cfba:	697a      	ldr	r2, [r7, #20]
 800cfbc:	8952      	ldrh	r2, [r2, #10]
 800cfbe:	3a01      	subs	r2, #1
 800cfc0:	4013      	ands	r3, r2
 800cfc2:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800cfc4:	69fb      	ldr	r3, [r7, #28]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d12f      	bne.n	800d02a <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	699b      	ldr	r3, [r3, #24]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d103      	bne.n	800cfda <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	689b      	ldr	r3, [r3, #8]
 800cfd6:	633b      	str	r3, [r7, #48]	@ 0x30
 800cfd8:	e013      	b.n	800d002 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d007      	beq.n	800cff2 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	699b      	ldr	r3, [r3, #24]
 800cfe6:	4619      	mov	r1, r3
 800cfe8:	68f8      	ldr	r0, [r7, #12]
 800cfea:	f7fe fefe 	bl	800bdea <clmt_clust>
 800cfee:	6338      	str	r0, [r7, #48]	@ 0x30
 800cff0:	e007      	b.n	800d002 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800cff2:	68fa      	ldr	r2, [r7, #12]
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	69db      	ldr	r3, [r3, #28]
 800cff8:	4619      	mov	r1, r3
 800cffa:	4610      	mov	r0, r2
 800cffc:	f7fe fc67 	bl	800b8ce <get_fat>
 800d000:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800d002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d004:	2b01      	cmp	r3, #1
 800d006:	d804      	bhi.n	800d012 <f_read+0xe2>
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	2202      	movs	r2, #2
 800d00c:	755a      	strb	r2, [r3, #21]
 800d00e:	2302      	movs	r3, #2
 800d010:	e0c9      	b.n	800d1a6 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d014:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d018:	d104      	bne.n	800d024 <f_read+0xf4>
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	2201      	movs	r2, #1
 800d01e:	755a      	strb	r2, [r3, #21]
 800d020:	2301      	movs	r3, #1
 800d022:	e0c0      	b.n	800d1a6 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d028:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d02a:	697a      	ldr	r2, [r7, #20]
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	69db      	ldr	r3, [r3, #28]
 800d030:	4619      	mov	r1, r3
 800d032:	4610      	mov	r0, r2
 800d034:	f7fe fc2c 	bl	800b890 <clust2sect>
 800d038:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d03a:	69bb      	ldr	r3, [r7, #24]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d104      	bne.n	800d04a <f_read+0x11a>
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	2202      	movs	r2, #2
 800d044:	755a      	strb	r2, [r3, #21]
 800d046:	2302      	movs	r3, #2
 800d048:	e0ad      	b.n	800d1a6 <f_read+0x276>
			sect += csect;
 800d04a:	69ba      	ldr	r2, [r7, #24]
 800d04c:	69fb      	ldr	r3, [r7, #28]
 800d04e:	4413      	add	r3, r2
 800d050:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	0a5b      	lsrs	r3, r3, #9
 800d056:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800d058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d039      	beq.n	800d0d2 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d05e:	69fa      	ldr	r2, [r7, #28]
 800d060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d062:	4413      	add	r3, r2
 800d064:	697a      	ldr	r2, [r7, #20]
 800d066:	8952      	ldrh	r2, [r2, #10]
 800d068:	4293      	cmp	r3, r2
 800d06a:	d905      	bls.n	800d078 <f_read+0x148>
					cc = fs->csize - csect;
 800d06c:	697b      	ldr	r3, [r7, #20]
 800d06e:	895b      	ldrh	r3, [r3, #10]
 800d070:	461a      	mov	r2, r3
 800d072:	69fb      	ldr	r3, [r7, #28]
 800d074:	1ad3      	subs	r3, r2, r3
 800d076:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d078:	697b      	ldr	r3, [r7, #20]
 800d07a:	7858      	ldrb	r0, [r3, #1]
 800d07c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d07e:	69ba      	ldr	r2, [r7, #24]
 800d080:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d082:	f7fe f85b 	bl	800b13c <disk_read>
 800d086:	4603      	mov	r3, r0
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d004      	beq.n	800d096 <f_read+0x166>
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	2201      	movs	r2, #1
 800d090:	755a      	strb	r2, [r3, #21]
 800d092:	2301      	movs	r3, #1
 800d094:	e087      	b.n	800d1a6 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	7d1b      	ldrb	r3, [r3, #20]
 800d09a:	b25b      	sxtb	r3, r3
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	da14      	bge.n	800d0ca <f_read+0x19a>
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	6a1a      	ldr	r2, [r3, #32]
 800d0a4:	69bb      	ldr	r3, [r7, #24]
 800d0a6:	1ad3      	subs	r3, r2, r3
 800d0a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d0aa:	429a      	cmp	r2, r3
 800d0ac:	d90d      	bls.n	800d0ca <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	6a1a      	ldr	r2, [r3, #32]
 800d0b2:	69bb      	ldr	r3, [r7, #24]
 800d0b4:	1ad3      	subs	r3, r2, r3
 800d0b6:	025b      	lsls	r3, r3, #9
 800d0b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d0ba:	18d0      	adds	r0, r2, r3
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	3330      	adds	r3, #48	@ 0x30
 800d0c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d0c4:	4619      	mov	r1, r3
 800d0c6:	f7fe f919 	bl	800b2fc <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800d0ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0cc:	025b      	lsls	r3, r3, #9
 800d0ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800d0d0:	e050      	b.n	800d174 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	6a1b      	ldr	r3, [r3, #32]
 800d0d6:	69ba      	ldr	r2, [r7, #24]
 800d0d8:	429a      	cmp	r2, r3
 800d0da:	d02e      	beq.n	800d13a <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	7d1b      	ldrb	r3, [r3, #20]
 800d0e0:	b25b      	sxtb	r3, r3
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	da18      	bge.n	800d118 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d0e6:	697b      	ldr	r3, [r7, #20]
 800d0e8:	7858      	ldrb	r0, [r3, #1]
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	6a1a      	ldr	r2, [r3, #32]
 800d0f4:	2301      	movs	r3, #1
 800d0f6:	f7fe f841 	bl	800b17c <disk_write>
 800d0fa:	4603      	mov	r3, r0
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d004      	beq.n	800d10a <f_read+0x1da>
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	2201      	movs	r2, #1
 800d104:	755a      	strb	r2, [r3, #21]
 800d106:	2301      	movs	r3, #1
 800d108:	e04d      	b.n	800d1a6 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	7d1b      	ldrb	r3, [r3, #20]
 800d10e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d112:	b2da      	uxtb	r2, r3
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800d118:	697b      	ldr	r3, [r7, #20]
 800d11a:	7858      	ldrb	r0, [r3, #1]
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d122:	2301      	movs	r3, #1
 800d124:	69ba      	ldr	r2, [r7, #24]
 800d126:	f7fe f809 	bl	800b13c <disk_read>
 800d12a:	4603      	mov	r3, r0
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d004      	beq.n	800d13a <f_read+0x20a>
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	2201      	movs	r2, #1
 800d134:	755a      	strb	r2, [r3, #21]
 800d136:	2301      	movs	r3, #1
 800d138:	e035      	b.n	800d1a6 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	69ba      	ldr	r2, [r7, #24]
 800d13e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	699b      	ldr	r3, [r3, #24]
 800d144:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d148:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800d14c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800d14e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	429a      	cmp	r2, r3
 800d154:	d901      	bls.n	800d15a <f_read+0x22a>
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	699b      	ldr	r3, [r3, #24]
 800d164:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d168:	4413      	add	r3, r2
 800d16a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d16c:	4619      	mov	r1, r3
 800d16e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d170:	f7fe f8c4 	bl	800b2fc <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800d174:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d178:	4413      	add	r3, r2
 800d17a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	699a      	ldr	r2, [r3, #24]
 800d180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d182:	441a      	add	r2, r3
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	619a      	str	r2, [r3, #24]
 800d188:	683b      	ldr	r3, [r7, #0]
 800d18a:	681a      	ldr	r2, [r3, #0]
 800d18c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d18e:	441a      	add	r2, r3
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	601a      	str	r2, [r3, #0]
 800d194:	687a      	ldr	r2, [r7, #4]
 800d196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d198:	1ad3      	subs	r3, r2, r3
 800d19a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	f47f af01 	bne.w	800cfa6 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800d1a4:	2300      	movs	r3, #0
}
 800d1a6:	4618      	mov	r0, r3
 800d1a8:	3738      	adds	r7, #56	@ 0x38
 800d1aa:	46bd      	mov	sp, r7
 800d1ac:	bd80      	pop	{r7, pc}

0800d1ae <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800d1ae:	b580      	push	{r7, lr}
 800d1b0:	b08c      	sub	sp, #48	@ 0x30
 800d1b2:	af00      	add	r7, sp, #0
 800d1b4:	60f8      	str	r0, [r7, #12]
 800d1b6:	60b9      	str	r1, [r7, #8]
 800d1b8:	607a      	str	r2, [r7, #4]
 800d1ba:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800d1bc:	68bb      	ldr	r3, [r7, #8]
 800d1be:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800d1c0:	683b      	ldr	r3, [r7, #0]
 800d1c2:	2200      	movs	r2, #0
 800d1c4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	f107 0210 	add.w	r2, r7, #16
 800d1cc:	4611      	mov	r1, r2
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	f7ff fc78 	bl	800cac4 <validate>
 800d1d4:	4603      	mov	r3, r0
 800d1d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d1da:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d107      	bne.n	800d1f2 <f_write+0x44>
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	7d5b      	ldrb	r3, [r3, #21]
 800d1e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800d1ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d002      	beq.n	800d1f8 <f_write+0x4a>
 800d1f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d1f6:	e14b      	b.n	800d490 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	7d1b      	ldrb	r3, [r3, #20]
 800d1fc:	f003 0302 	and.w	r3, r3, #2
 800d200:	2b00      	cmp	r3, #0
 800d202:	d101      	bne.n	800d208 <f_write+0x5a>
 800d204:	2307      	movs	r3, #7
 800d206:	e143      	b.n	800d490 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	699a      	ldr	r2, [r3, #24]
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	441a      	add	r2, r3
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	699b      	ldr	r3, [r3, #24]
 800d214:	429a      	cmp	r2, r3
 800d216:	f080 812d 	bcs.w	800d474 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	699b      	ldr	r3, [r3, #24]
 800d21e:	43db      	mvns	r3, r3
 800d220:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800d222:	e127      	b.n	800d474 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	699b      	ldr	r3, [r3, #24]
 800d228:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	f040 80e3 	bne.w	800d3f8 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	699b      	ldr	r3, [r3, #24]
 800d236:	0a5b      	lsrs	r3, r3, #9
 800d238:	693a      	ldr	r2, [r7, #16]
 800d23a:	8952      	ldrh	r2, [r2, #10]
 800d23c:	3a01      	subs	r2, #1
 800d23e:	4013      	ands	r3, r2
 800d240:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800d242:	69bb      	ldr	r3, [r7, #24]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d143      	bne.n	800d2d0 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	699b      	ldr	r3, [r3, #24]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d10c      	bne.n	800d26a <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	689b      	ldr	r3, [r3, #8]
 800d254:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800d256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d11a      	bne.n	800d292 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	2100      	movs	r1, #0
 800d260:	4618      	mov	r0, r3
 800d262:	f7fe fd2a 	bl	800bcba <create_chain>
 800d266:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d268:	e013      	b.n	800d292 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d007      	beq.n	800d282 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	699b      	ldr	r3, [r3, #24]
 800d276:	4619      	mov	r1, r3
 800d278:	68f8      	ldr	r0, [r7, #12]
 800d27a:	f7fe fdb6 	bl	800bdea <clmt_clust>
 800d27e:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d280:	e007      	b.n	800d292 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800d282:	68fa      	ldr	r2, [r7, #12]
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	69db      	ldr	r3, [r3, #28]
 800d288:	4619      	mov	r1, r3
 800d28a:	4610      	mov	r0, r2
 800d28c:	f7fe fd15 	bl	800bcba <create_chain>
 800d290:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d294:	2b00      	cmp	r3, #0
 800d296:	f000 80f2 	beq.w	800d47e <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d29a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d29c:	2b01      	cmp	r3, #1
 800d29e:	d104      	bne.n	800d2aa <f_write+0xfc>
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	2202      	movs	r2, #2
 800d2a4:	755a      	strb	r2, [r3, #21]
 800d2a6:	2302      	movs	r3, #2
 800d2a8:	e0f2      	b.n	800d490 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d2aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2b0:	d104      	bne.n	800d2bc <f_write+0x10e>
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	2201      	movs	r2, #1
 800d2b6:	755a      	strb	r2, [r3, #21]
 800d2b8:	2301      	movs	r3, #1
 800d2ba:	e0e9      	b.n	800d490 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d2c0:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	689b      	ldr	r3, [r3, #8]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d102      	bne.n	800d2d0 <f_write+0x122>
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d2ce:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	7d1b      	ldrb	r3, [r3, #20]
 800d2d4:	b25b      	sxtb	r3, r3
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	da18      	bge.n	800d30c <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d2da:	693b      	ldr	r3, [r7, #16]
 800d2dc:	7858      	ldrb	r0, [r3, #1]
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	6a1a      	ldr	r2, [r3, #32]
 800d2e8:	2301      	movs	r3, #1
 800d2ea:	f7fd ff47 	bl	800b17c <disk_write>
 800d2ee:	4603      	mov	r3, r0
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d004      	beq.n	800d2fe <f_write+0x150>
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	2201      	movs	r2, #1
 800d2f8:	755a      	strb	r2, [r3, #21]
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	e0c8      	b.n	800d490 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	7d1b      	ldrb	r3, [r3, #20]
 800d302:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d306:	b2da      	uxtb	r2, r3
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d30c:	693a      	ldr	r2, [r7, #16]
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	69db      	ldr	r3, [r3, #28]
 800d312:	4619      	mov	r1, r3
 800d314:	4610      	mov	r0, r2
 800d316:	f7fe fabb 	bl	800b890 <clust2sect>
 800d31a:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d31c:	697b      	ldr	r3, [r7, #20]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d104      	bne.n	800d32c <f_write+0x17e>
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	2202      	movs	r2, #2
 800d326:	755a      	strb	r2, [r3, #21]
 800d328:	2302      	movs	r3, #2
 800d32a:	e0b1      	b.n	800d490 <f_write+0x2e2>
			sect += csect;
 800d32c:	697a      	ldr	r2, [r7, #20]
 800d32e:	69bb      	ldr	r3, [r7, #24]
 800d330:	4413      	add	r3, r2
 800d332:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	0a5b      	lsrs	r3, r3, #9
 800d338:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800d33a:	6a3b      	ldr	r3, [r7, #32]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d03c      	beq.n	800d3ba <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d340:	69ba      	ldr	r2, [r7, #24]
 800d342:	6a3b      	ldr	r3, [r7, #32]
 800d344:	4413      	add	r3, r2
 800d346:	693a      	ldr	r2, [r7, #16]
 800d348:	8952      	ldrh	r2, [r2, #10]
 800d34a:	4293      	cmp	r3, r2
 800d34c:	d905      	bls.n	800d35a <f_write+0x1ac>
					cc = fs->csize - csect;
 800d34e:	693b      	ldr	r3, [r7, #16]
 800d350:	895b      	ldrh	r3, [r3, #10]
 800d352:	461a      	mov	r2, r3
 800d354:	69bb      	ldr	r3, [r7, #24]
 800d356:	1ad3      	subs	r3, r2, r3
 800d358:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d35a:	693b      	ldr	r3, [r7, #16]
 800d35c:	7858      	ldrb	r0, [r3, #1]
 800d35e:	6a3b      	ldr	r3, [r7, #32]
 800d360:	697a      	ldr	r2, [r7, #20]
 800d362:	69f9      	ldr	r1, [r7, #28]
 800d364:	f7fd ff0a 	bl	800b17c <disk_write>
 800d368:	4603      	mov	r3, r0
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d004      	beq.n	800d378 <f_write+0x1ca>
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	2201      	movs	r2, #1
 800d372:	755a      	strb	r2, [r3, #21]
 800d374:	2301      	movs	r3, #1
 800d376:	e08b      	b.n	800d490 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	6a1a      	ldr	r2, [r3, #32]
 800d37c:	697b      	ldr	r3, [r7, #20]
 800d37e:	1ad3      	subs	r3, r2, r3
 800d380:	6a3a      	ldr	r2, [r7, #32]
 800d382:	429a      	cmp	r2, r3
 800d384:	d915      	bls.n	800d3b2 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	6a1a      	ldr	r2, [r3, #32]
 800d390:	697b      	ldr	r3, [r7, #20]
 800d392:	1ad3      	subs	r3, r2, r3
 800d394:	025b      	lsls	r3, r3, #9
 800d396:	69fa      	ldr	r2, [r7, #28]
 800d398:	4413      	add	r3, r2
 800d39a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d39e:	4619      	mov	r1, r3
 800d3a0:	f7fd ffac 	bl	800b2fc <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	7d1b      	ldrb	r3, [r3, #20]
 800d3a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d3ac:	b2da      	uxtb	r2, r3
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800d3b2:	6a3b      	ldr	r3, [r7, #32]
 800d3b4:	025b      	lsls	r3, r3, #9
 800d3b6:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800d3b8:	e03f      	b.n	800d43a <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	6a1b      	ldr	r3, [r3, #32]
 800d3be:	697a      	ldr	r2, [r7, #20]
 800d3c0:	429a      	cmp	r2, r3
 800d3c2:	d016      	beq.n	800d3f2 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	699a      	ldr	r2, [r3, #24]
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d3cc:	429a      	cmp	r2, r3
 800d3ce:	d210      	bcs.n	800d3f2 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800d3d0:	693b      	ldr	r3, [r7, #16]
 800d3d2:	7858      	ldrb	r0, [r3, #1]
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d3da:	2301      	movs	r3, #1
 800d3dc:	697a      	ldr	r2, [r7, #20]
 800d3de:	f7fd fead 	bl	800b13c <disk_read>
 800d3e2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d004      	beq.n	800d3f2 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	2201      	movs	r2, #1
 800d3ec:	755a      	strb	r2, [r3, #21]
 800d3ee:	2301      	movs	r3, #1
 800d3f0:	e04e      	b.n	800d490 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	697a      	ldr	r2, [r7, #20]
 800d3f6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	699b      	ldr	r3, [r3, #24]
 800d3fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d400:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800d404:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800d406:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	429a      	cmp	r2, r3
 800d40c:	d901      	bls.n	800d412 <f_write+0x264>
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	699b      	ldr	r3, [r3, #24]
 800d41c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d420:	4413      	add	r3, r2
 800d422:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d424:	69f9      	ldr	r1, [r7, #28]
 800d426:	4618      	mov	r0, r3
 800d428:	f7fd ff68 	bl	800b2fc <mem_cpy>
		fp->flag |= FA_DIRTY;
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	7d1b      	ldrb	r3, [r3, #20]
 800d430:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d434:	b2da      	uxtb	r2, r3
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800d43a:	69fa      	ldr	r2, [r7, #28]
 800d43c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d43e:	4413      	add	r3, r2
 800d440:	61fb      	str	r3, [r7, #28]
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	699a      	ldr	r2, [r3, #24]
 800d446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d448:	441a      	add	r2, r3
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	619a      	str	r2, [r3, #24]
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	68da      	ldr	r2, [r3, #12]
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	699b      	ldr	r3, [r3, #24]
 800d456:	429a      	cmp	r2, r3
 800d458:	bf38      	it	cc
 800d45a:	461a      	movcc	r2, r3
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	60da      	str	r2, [r3, #12]
 800d460:	683b      	ldr	r3, [r7, #0]
 800d462:	681a      	ldr	r2, [r3, #0]
 800d464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d466:	441a      	add	r2, r3
 800d468:	683b      	ldr	r3, [r7, #0]
 800d46a:	601a      	str	r2, [r3, #0]
 800d46c:	687a      	ldr	r2, [r7, #4]
 800d46e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d470:	1ad3      	subs	r3, r2, r3
 800d472:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	2b00      	cmp	r3, #0
 800d478:	f47f aed4 	bne.w	800d224 <f_write+0x76>
 800d47c:	e000      	b.n	800d480 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d47e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	7d1b      	ldrb	r3, [r3, #20]
 800d484:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d488:	b2da      	uxtb	r2, r3
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800d48e:	2300      	movs	r3, #0
}
 800d490:	4618      	mov	r0, r3
 800d492:	3730      	adds	r7, #48	@ 0x30
 800d494:	46bd      	mov	sp, r7
 800d496:	bd80      	pop	{r7, pc}

0800d498 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	b086      	sub	sp, #24
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	f107 0208 	add.w	r2, r7, #8
 800d4a6:	4611      	mov	r1, r2
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	f7ff fb0b 	bl	800cac4 <validate>
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d4b2:	7dfb      	ldrb	r3, [r7, #23]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d168      	bne.n	800d58a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	7d1b      	ldrb	r3, [r3, #20]
 800d4bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d062      	beq.n	800d58a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	7d1b      	ldrb	r3, [r3, #20]
 800d4c8:	b25b      	sxtb	r3, r3
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	da15      	bge.n	800d4fa <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d4ce:	68bb      	ldr	r3, [r7, #8]
 800d4d0:	7858      	ldrb	r0, [r3, #1]
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	6a1a      	ldr	r2, [r3, #32]
 800d4dc:	2301      	movs	r3, #1
 800d4de:	f7fd fe4d 	bl	800b17c <disk_write>
 800d4e2:	4603      	mov	r3, r0
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d001      	beq.n	800d4ec <f_sync+0x54>
 800d4e8:	2301      	movs	r3, #1
 800d4ea:	e04f      	b.n	800d58c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	7d1b      	ldrb	r3, [r3, #20]
 800d4f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d4f4:	b2da      	uxtb	r2, r3
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d4fa:	f7fd fb9d 	bl	800ac38 <get_fattime>
 800d4fe:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d500:	68ba      	ldr	r2, [r7, #8]
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d506:	4619      	mov	r1, r3
 800d508:	4610      	mov	r0, r2
 800d50a:	f7fe f925 	bl	800b758 <move_window>
 800d50e:	4603      	mov	r3, r0
 800d510:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800d512:	7dfb      	ldrb	r3, [r7, #23]
 800d514:	2b00      	cmp	r3, #0
 800d516:	d138      	bne.n	800d58a <f_sync+0xf2>
					dir = fp->dir_ptr;
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d51c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	330b      	adds	r3, #11
 800d522:	781a      	ldrb	r2, [r3, #0]
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	330b      	adds	r3, #11
 800d528:	f042 0220 	orr.w	r2, r2, #32
 800d52c:	b2d2      	uxtb	r2, r2
 800d52e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	6818      	ldr	r0, [r3, #0]
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	689b      	ldr	r3, [r3, #8]
 800d538:	461a      	mov	r2, r3
 800d53a:	68f9      	ldr	r1, [r7, #12]
 800d53c:	f7fe fe2f 	bl	800c19e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	f103 021c 	add.w	r2, r3, #28
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	68db      	ldr	r3, [r3, #12]
 800d54a:	4619      	mov	r1, r3
 800d54c:	4610      	mov	r0, r2
 800d54e:	f7fd fea9 	bl	800b2a4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	3316      	adds	r3, #22
 800d556:	6939      	ldr	r1, [r7, #16]
 800d558:	4618      	mov	r0, r3
 800d55a:	f7fd fea3 	bl	800b2a4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	3312      	adds	r3, #18
 800d562:	2100      	movs	r1, #0
 800d564:	4618      	mov	r0, r3
 800d566:	f7fd fe82 	bl	800b26e <st_word>
					fs->wflag = 1;
 800d56a:	68bb      	ldr	r3, [r7, #8]
 800d56c:	2201      	movs	r2, #1
 800d56e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d570:	68bb      	ldr	r3, [r7, #8]
 800d572:	4618      	mov	r0, r3
 800d574:	f7fe f91e 	bl	800b7b4 <sync_fs>
 800d578:	4603      	mov	r3, r0
 800d57a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	7d1b      	ldrb	r3, [r3, #20]
 800d580:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d584:	b2da      	uxtb	r2, r3
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d58a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d58c:	4618      	mov	r0, r3
 800d58e:	3718      	adds	r7, #24
 800d590:	46bd      	mov	sp, r7
 800d592:	bd80      	pop	{r7, pc}

0800d594 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d594:	b580      	push	{r7, lr}
 800d596:	b084      	sub	sp, #16
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d59c:	6878      	ldr	r0, [r7, #4]
 800d59e:	f7ff ff7b 	bl	800d498 <f_sync>
 800d5a2:	4603      	mov	r3, r0
 800d5a4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d5a6:	7bfb      	ldrb	r3, [r7, #15]
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d118      	bne.n	800d5de <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	f107 0208 	add.w	r2, r7, #8
 800d5b2:	4611      	mov	r1, r2
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	f7ff fa85 	bl	800cac4 <validate>
 800d5ba:	4603      	mov	r3, r0
 800d5bc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d5be:	7bfb      	ldrb	r3, [r7, #15]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d10c      	bne.n	800d5de <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	691b      	ldr	r3, [r3, #16]
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	f7fe f821 	bl	800b610 <dec_lock>
 800d5ce:	4603      	mov	r3, r0
 800d5d0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d5d2:	7bfb      	ldrb	r3, [r7, #15]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d102      	bne.n	800d5de <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	2200      	movs	r2, #0
 800d5dc:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d5de:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	3710      	adds	r7, #16
 800d5e4:	46bd      	mov	sp, r7
 800d5e6:	bd80      	pop	{r7, pc}

0800d5e8 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	b090      	sub	sp, #64	@ 0x40
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	6078      	str	r0, [r7, #4]
 800d5f0:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	f107 0208 	add.w	r2, r7, #8
 800d5f8:	4611      	mov	r1, r2
 800d5fa:	4618      	mov	r0, r3
 800d5fc:	f7ff fa62 	bl	800cac4 <validate>
 800d600:	4603      	mov	r3, r0
 800d602:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800d606:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d103      	bne.n	800d616 <f_lseek+0x2e>
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	7d5b      	ldrb	r3, [r3, #21]
 800d612:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800d616:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d002      	beq.n	800d624 <f_lseek+0x3c>
 800d61e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d622:	e1e6      	b.n	800d9f2 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d628:	2b00      	cmp	r3, #0
 800d62a:	f000 80d1 	beq.w	800d7d0 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800d62e:	683b      	ldr	r3, [r7, #0]
 800d630:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d634:	d15a      	bne.n	800d6ec <f_lseek+0x104>
			tbl = fp->cltbl;
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d63a:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800d63c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d63e:	1d1a      	adds	r2, r3, #4
 800d640:	627a      	str	r2, [r7, #36]	@ 0x24
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	617b      	str	r3, [r7, #20]
 800d646:	2302      	movs	r3, #2
 800d648:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	689b      	ldr	r3, [r3, #8]
 800d64e:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800d650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d652:	2b00      	cmp	r3, #0
 800d654:	d03a      	beq.n	800d6cc <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800d656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d658:	613b      	str	r3, [r7, #16]
 800d65a:	2300      	movs	r3, #0
 800d65c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d65e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d660:	3302      	adds	r3, #2
 800d662:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800d664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d666:	60fb      	str	r3, [r7, #12]
 800d668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d66a:	3301      	adds	r3, #1
 800d66c:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d672:	4618      	mov	r0, r3
 800d674:	f7fe f92b 	bl	800b8ce <get_fat>
 800d678:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800d67a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d67c:	2b01      	cmp	r3, #1
 800d67e:	d804      	bhi.n	800d68a <f_lseek+0xa2>
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	2202      	movs	r2, #2
 800d684:	755a      	strb	r2, [r3, #21]
 800d686:	2302      	movs	r3, #2
 800d688:	e1b3      	b.n	800d9f2 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d68a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d68c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d690:	d104      	bne.n	800d69c <f_lseek+0xb4>
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	2201      	movs	r2, #1
 800d696:	755a      	strb	r2, [r3, #21]
 800d698:	2301      	movs	r3, #1
 800d69a:	e1aa      	b.n	800d9f2 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	3301      	adds	r3, #1
 800d6a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d6a2:	429a      	cmp	r2, r3
 800d6a4:	d0de      	beq.n	800d664 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800d6a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d6a8:	697b      	ldr	r3, [r7, #20]
 800d6aa:	429a      	cmp	r2, r3
 800d6ac:	d809      	bhi.n	800d6c2 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800d6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6b0:	1d1a      	adds	r2, r3, #4
 800d6b2:	627a      	str	r2, [r7, #36]	@ 0x24
 800d6b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d6b6:	601a      	str	r2, [r3, #0]
 800d6b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ba:	1d1a      	adds	r2, r3, #4
 800d6bc:	627a      	str	r2, [r7, #36]	@ 0x24
 800d6be:	693a      	ldr	r2, [r7, #16]
 800d6c0:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800d6c2:	68bb      	ldr	r3, [r7, #8]
 800d6c4:	695b      	ldr	r3, [r3, #20]
 800d6c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d6c8:	429a      	cmp	r2, r3
 800d6ca:	d3c4      	bcc.n	800d656 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d6d2:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800d6d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d6d6:	697b      	ldr	r3, [r7, #20]
 800d6d8:	429a      	cmp	r2, r3
 800d6da:	d803      	bhi.n	800d6e4 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800d6dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6de:	2200      	movs	r2, #0
 800d6e0:	601a      	str	r2, [r3, #0]
 800d6e2:	e184      	b.n	800d9ee <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800d6e4:	2311      	movs	r3, #17
 800d6e6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800d6ea:	e180      	b.n	800d9ee <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	68db      	ldr	r3, [r3, #12]
 800d6f0:	683a      	ldr	r2, [r7, #0]
 800d6f2:	429a      	cmp	r2, r3
 800d6f4:	d902      	bls.n	800d6fc <f_lseek+0x114>
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	68db      	ldr	r3, [r3, #12]
 800d6fa:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	683a      	ldr	r2, [r7, #0]
 800d700:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800d702:	683b      	ldr	r3, [r7, #0]
 800d704:	2b00      	cmp	r3, #0
 800d706:	f000 8172 	beq.w	800d9ee <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	3b01      	subs	r3, #1
 800d70e:	4619      	mov	r1, r3
 800d710:	6878      	ldr	r0, [r7, #4]
 800d712:	f7fe fb6a 	bl	800bdea <clmt_clust>
 800d716:	4602      	mov	r2, r0
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800d71c:	68ba      	ldr	r2, [r7, #8]
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	69db      	ldr	r3, [r3, #28]
 800d722:	4619      	mov	r1, r3
 800d724:	4610      	mov	r0, r2
 800d726:	f7fe f8b3 	bl	800b890 <clust2sect>
 800d72a:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800d72c:	69bb      	ldr	r3, [r7, #24]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d104      	bne.n	800d73c <f_lseek+0x154>
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	2202      	movs	r2, #2
 800d736:	755a      	strb	r2, [r3, #21]
 800d738:	2302      	movs	r3, #2
 800d73a:	e15a      	b.n	800d9f2 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800d73c:	683b      	ldr	r3, [r7, #0]
 800d73e:	3b01      	subs	r3, #1
 800d740:	0a5b      	lsrs	r3, r3, #9
 800d742:	68ba      	ldr	r2, [r7, #8]
 800d744:	8952      	ldrh	r2, [r2, #10]
 800d746:	3a01      	subs	r2, #1
 800d748:	4013      	ands	r3, r2
 800d74a:	69ba      	ldr	r2, [r7, #24]
 800d74c:	4413      	add	r3, r2
 800d74e:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	699b      	ldr	r3, [r3, #24]
 800d754:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d758:	2b00      	cmp	r3, #0
 800d75a:	f000 8148 	beq.w	800d9ee <f_lseek+0x406>
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	6a1b      	ldr	r3, [r3, #32]
 800d762:	69ba      	ldr	r2, [r7, #24]
 800d764:	429a      	cmp	r2, r3
 800d766:	f000 8142 	beq.w	800d9ee <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	7d1b      	ldrb	r3, [r3, #20]
 800d76e:	b25b      	sxtb	r3, r3
 800d770:	2b00      	cmp	r3, #0
 800d772:	da18      	bge.n	800d7a6 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d774:	68bb      	ldr	r3, [r7, #8]
 800d776:	7858      	ldrb	r0, [r3, #1]
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	6a1a      	ldr	r2, [r3, #32]
 800d782:	2301      	movs	r3, #1
 800d784:	f7fd fcfa 	bl	800b17c <disk_write>
 800d788:	4603      	mov	r3, r0
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d004      	beq.n	800d798 <f_lseek+0x1b0>
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	2201      	movs	r2, #1
 800d792:	755a      	strb	r2, [r3, #21]
 800d794:	2301      	movs	r3, #1
 800d796:	e12c      	b.n	800d9f2 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	7d1b      	ldrb	r3, [r3, #20]
 800d79c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d7a0:	b2da      	uxtb	r2, r3
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800d7a6:	68bb      	ldr	r3, [r7, #8]
 800d7a8:	7858      	ldrb	r0, [r3, #1]
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	69ba      	ldr	r2, [r7, #24]
 800d7b4:	f7fd fcc2 	bl	800b13c <disk_read>
 800d7b8:	4603      	mov	r3, r0
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d004      	beq.n	800d7c8 <f_lseek+0x1e0>
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	2201      	movs	r2, #1
 800d7c2:	755a      	strb	r2, [r3, #21]
 800d7c4:	2301      	movs	r3, #1
 800d7c6:	e114      	b.n	800d9f2 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	69ba      	ldr	r2, [r7, #24]
 800d7cc:	621a      	str	r2, [r3, #32]
 800d7ce:	e10e      	b.n	800d9ee <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	68db      	ldr	r3, [r3, #12]
 800d7d4:	683a      	ldr	r2, [r7, #0]
 800d7d6:	429a      	cmp	r2, r3
 800d7d8:	d908      	bls.n	800d7ec <f_lseek+0x204>
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	7d1b      	ldrb	r3, [r3, #20]
 800d7de:	f003 0302 	and.w	r3, r3, #2
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d102      	bne.n	800d7ec <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	68db      	ldr	r3, [r3, #12]
 800d7ea:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	699b      	ldr	r3, [r3, #24]
 800d7f0:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	637b      	str	r3, [r7, #52]	@ 0x34
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d7fa:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800d7fc:	683b      	ldr	r3, [r7, #0]
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	f000 80a7 	beq.w	800d952 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800d804:	68bb      	ldr	r3, [r7, #8]
 800d806:	895b      	ldrh	r3, [r3, #10]
 800d808:	025b      	lsls	r3, r3, #9
 800d80a:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800d80c:	6a3b      	ldr	r3, [r7, #32]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d01b      	beq.n	800d84a <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	1e5a      	subs	r2, r3, #1
 800d816:	69fb      	ldr	r3, [r7, #28]
 800d818:	fbb2 f2f3 	udiv	r2, r2, r3
 800d81c:	6a3b      	ldr	r3, [r7, #32]
 800d81e:	1e59      	subs	r1, r3, #1
 800d820:	69fb      	ldr	r3, [r7, #28]
 800d822:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800d826:	429a      	cmp	r2, r3
 800d828:	d30f      	bcc.n	800d84a <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800d82a:	6a3b      	ldr	r3, [r7, #32]
 800d82c:	1e5a      	subs	r2, r3, #1
 800d82e:	69fb      	ldr	r3, [r7, #28]
 800d830:	425b      	negs	r3, r3
 800d832:	401a      	ands	r2, r3
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	699b      	ldr	r3, [r3, #24]
 800d83c:	683a      	ldr	r2, [r7, #0]
 800d83e:	1ad3      	subs	r3, r2, r3
 800d840:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	69db      	ldr	r3, [r3, #28]
 800d846:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d848:	e022      	b.n	800d890 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	689b      	ldr	r3, [r3, #8]
 800d84e:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800d850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d852:	2b00      	cmp	r3, #0
 800d854:	d119      	bne.n	800d88a <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	2100      	movs	r1, #0
 800d85a:	4618      	mov	r0, r3
 800d85c:	f7fe fa2d 	bl	800bcba <create_chain>
 800d860:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d864:	2b01      	cmp	r3, #1
 800d866:	d104      	bne.n	800d872 <f_lseek+0x28a>
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	2202      	movs	r2, #2
 800d86c:	755a      	strb	r2, [r3, #21]
 800d86e:	2302      	movs	r3, #2
 800d870:	e0bf      	b.n	800d9f2 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d874:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d878:	d104      	bne.n	800d884 <f_lseek+0x29c>
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	2201      	movs	r2, #1
 800d87e:	755a      	strb	r2, [r3, #21]
 800d880:	2301      	movs	r3, #1
 800d882:	e0b6      	b.n	800d9f2 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d888:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d88e:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800d890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d892:	2b00      	cmp	r3, #0
 800d894:	d05d      	beq.n	800d952 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800d896:	e03a      	b.n	800d90e <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800d898:	683a      	ldr	r2, [r7, #0]
 800d89a:	69fb      	ldr	r3, [r7, #28]
 800d89c:	1ad3      	subs	r3, r2, r3
 800d89e:	603b      	str	r3, [r7, #0]
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	699a      	ldr	r2, [r3, #24]
 800d8a4:	69fb      	ldr	r3, [r7, #28]
 800d8a6:	441a      	add	r2, r3
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	7d1b      	ldrb	r3, [r3, #20]
 800d8b0:	f003 0302 	and.w	r3, r3, #2
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d00b      	beq.n	800d8d0 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d8bc:	4618      	mov	r0, r3
 800d8be:	f7fe f9fc 	bl	800bcba <create_chain>
 800d8c2:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800d8c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d108      	bne.n	800d8dc <f_lseek+0x2f4>
							ofs = 0; break;
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	603b      	str	r3, [r7, #0]
 800d8ce:	e022      	b.n	800d916 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d8d4:	4618      	mov	r0, r3
 800d8d6:	f7fd fffa 	bl	800b8ce <get_fat>
 800d8da:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d8dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8e2:	d104      	bne.n	800d8ee <f_lseek+0x306>
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	2201      	movs	r2, #1
 800d8e8:	755a      	strb	r2, [r3, #21]
 800d8ea:	2301      	movs	r3, #1
 800d8ec:	e081      	b.n	800d9f2 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800d8ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8f0:	2b01      	cmp	r3, #1
 800d8f2:	d904      	bls.n	800d8fe <f_lseek+0x316>
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	695b      	ldr	r3, [r3, #20]
 800d8f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d8fa:	429a      	cmp	r2, r3
 800d8fc:	d304      	bcc.n	800d908 <f_lseek+0x320>
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	2202      	movs	r2, #2
 800d902:	755a      	strb	r2, [r3, #21]
 800d904:	2302      	movs	r3, #2
 800d906:	e074      	b.n	800d9f2 <f_lseek+0x40a>
					fp->clust = clst;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d90c:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800d90e:	683a      	ldr	r2, [r7, #0]
 800d910:	69fb      	ldr	r3, [r7, #28]
 800d912:	429a      	cmp	r2, r3
 800d914:	d8c0      	bhi.n	800d898 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	699a      	ldr	r2, [r3, #24]
 800d91a:	683b      	ldr	r3, [r7, #0]
 800d91c:	441a      	add	r2, r3
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d012      	beq.n	800d952 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800d92c:	68bb      	ldr	r3, [r7, #8]
 800d92e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d930:	4618      	mov	r0, r3
 800d932:	f7fd ffad 	bl	800b890 <clust2sect>
 800d936:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800d938:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d104      	bne.n	800d948 <f_lseek+0x360>
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	2202      	movs	r2, #2
 800d942:	755a      	strb	r2, [r3, #21]
 800d944:	2302      	movs	r3, #2
 800d946:	e054      	b.n	800d9f2 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800d948:	683b      	ldr	r3, [r7, #0]
 800d94a:	0a5b      	lsrs	r3, r3, #9
 800d94c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d94e:	4413      	add	r3, r2
 800d950:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	699a      	ldr	r2, [r3, #24]
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	68db      	ldr	r3, [r3, #12]
 800d95a:	429a      	cmp	r2, r3
 800d95c:	d90a      	bls.n	800d974 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	699a      	ldr	r2, [r3, #24]
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	7d1b      	ldrb	r3, [r3, #20]
 800d96a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d96e:	b2da      	uxtb	r2, r3
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	699b      	ldr	r3, [r3, #24]
 800d978:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d036      	beq.n	800d9ee <f_lseek+0x406>
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	6a1b      	ldr	r3, [r3, #32]
 800d984:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d986:	429a      	cmp	r2, r3
 800d988:	d031      	beq.n	800d9ee <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	7d1b      	ldrb	r3, [r3, #20]
 800d98e:	b25b      	sxtb	r3, r3
 800d990:	2b00      	cmp	r3, #0
 800d992:	da18      	bge.n	800d9c6 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d994:	68bb      	ldr	r3, [r7, #8]
 800d996:	7858      	ldrb	r0, [r3, #1]
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	6a1a      	ldr	r2, [r3, #32]
 800d9a2:	2301      	movs	r3, #1
 800d9a4:	f7fd fbea 	bl	800b17c <disk_write>
 800d9a8:	4603      	mov	r3, r0
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d004      	beq.n	800d9b8 <f_lseek+0x3d0>
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	2201      	movs	r2, #1
 800d9b2:	755a      	strb	r2, [r3, #21]
 800d9b4:	2301      	movs	r3, #1
 800d9b6:	e01c      	b.n	800d9f2 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	7d1b      	ldrb	r3, [r3, #20]
 800d9bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d9c0:	b2da      	uxtb	r2, r3
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800d9c6:	68bb      	ldr	r3, [r7, #8]
 800d9c8:	7858      	ldrb	r0, [r3, #1]
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d9d0:	2301      	movs	r3, #1
 800d9d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d9d4:	f7fd fbb2 	bl	800b13c <disk_read>
 800d9d8:	4603      	mov	r3, r0
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d004      	beq.n	800d9e8 <f_lseek+0x400>
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	2201      	movs	r2, #1
 800d9e2:	755a      	strb	r2, [r3, #21]
 800d9e4:	2301      	movs	r3, #1
 800d9e6:	e004      	b.n	800d9f2 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d9ec:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800d9ee:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800d9f2:	4618      	mov	r0, r3
 800d9f4:	3740      	adds	r7, #64	@ 0x40
 800d9f6:	46bd      	mov	sp, r7
 800d9f8:	bd80      	pop	{r7, pc}
	...

0800d9fc <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 800d9fc:	b590      	push	{r4, r7, lr}
 800d9fe:	b09d      	sub	sp, #116	@ 0x74
 800da00:	af00      	add	r7, sp, #0
 800da02:	60f8      	str	r0, [r7, #12]
 800da04:	607a      	str	r2, [r7, #4]
 800da06:	603b      	str	r3, [r7, #0]
 800da08:	460b      	mov	r3, r1
 800da0a:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 800da0c:	2301      	movs	r3, #1
 800da0e:	647b      	str	r3, [r7, #68]	@ 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 800da10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800da14:	643b      	str	r3, [r7, #64]	@ 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 800da16:	f107 030c 	add.w	r3, r7, #12
 800da1a:	4618      	mov	r0, r3
 800da1c:	f7fe fd6b 	bl	800c4f6 <get_ldnumber>
 800da20:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800da22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da24:	2b00      	cmp	r3, #0
 800da26:	da02      	bge.n	800da2e <f_mkfs+0x32>
 800da28:	230b      	movs	r3, #11
 800da2a:	f000 bc0d 	b.w	800e248 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 800da2e:	4a94      	ldr	r2, [pc, #592]	@ (800dc80 <f_mkfs+0x284>)
 800da30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800da36:	2b00      	cmp	r3, #0
 800da38:	d005      	beq.n	800da46 <f_mkfs+0x4a>
 800da3a:	4a91      	ldr	r2, [pc, #580]	@ (800dc80 <f_mkfs+0x284>)
 800da3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800da42:	2200      	movs	r2, #0
 800da44:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 800da46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da48:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 800da4c:	2300      	movs	r3, #0
 800da4e:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 800da52:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800da56:	4618      	mov	r0, r3
 800da58:	f7fd fb4a 	bl	800b0f0 <disk_initialize>
 800da5c:	4603      	mov	r3, r0
 800da5e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 800da62:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800da66:	f003 0301 	and.w	r3, r3, #1
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d001      	beq.n	800da72 <f_mkfs+0x76>
 800da6e:	2303      	movs	r3, #3
 800da70:	e3ea      	b.n	800e248 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 800da72:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800da76:	f003 0304 	and.w	r3, r3, #4
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d001      	beq.n	800da82 <f_mkfs+0x86>
 800da7e:	230a      	movs	r3, #10
 800da80:	e3e2      	b.n	800e248 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 800da82:	f107 0214 	add.w	r2, r7, #20
 800da86:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800da8a:	2103      	movs	r1, #3
 800da8c:	4618      	mov	r0, r3
 800da8e:	f7fd fb95 	bl	800b1bc <disk_ioctl>
 800da92:	4603      	mov	r3, r0
 800da94:	2b00      	cmp	r3, #0
 800da96:	d10c      	bne.n	800dab2 <f_mkfs+0xb6>
 800da98:	697b      	ldr	r3, [r7, #20]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d009      	beq.n	800dab2 <f_mkfs+0xb6>
 800da9e:	697b      	ldr	r3, [r7, #20]
 800daa0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800daa4:	d805      	bhi.n	800dab2 <f_mkfs+0xb6>
 800daa6:	697b      	ldr	r3, [r7, #20]
 800daa8:	1e5a      	subs	r2, r3, #1
 800daaa:	697b      	ldr	r3, [r7, #20]
 800daac:	4013      	ands	r3, r2
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d001      	beq.n	800dab6 <f_mkfs+0xba>
 800dab2:	2301      	movs	r3, #1
 800dab4:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 800dab6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800daba:	86fb      	strh	r3, [r7, #54]	@ 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d003      	beq.n	800daca <f_mkfs+0xce>
 800dac2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dac4:	687a      	ldr	r2, [r7, #4]
 800dac6:	429a      	cmp	r2, r3
 800dac8:	d309      	bcc.n	800dade <f_mkfs+0xe2>
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dad0:	d805      	bhi.n	800dade <f_mkfs+0xe2>
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	1e5a      	subs	r2, r3, #1
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	4013      	ands	r3, r2
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d001      	beq.n	800dae2 <f_mkfs+0xe6>
 800dade:	2313      	movs	r3, #19
 800dae0:	e3b2      	b.n	800e248 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 800dae2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dae4:	687a      	ldr	r2, [r7, #4]
 800dae6:	fbb2 f3f3 	udiv	r3, r2, r3
 800daea:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 800daec:	683b      	ldr	r3, [r7, #0]
 800daee:	633b      	str	r3, [r7, #48]	@ 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 800daf0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800daf2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800daf6:	fbb2 f3f3 	udiv	r3, r2, r3
 800dafa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 800dafc:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800dafe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db00:	fb02 f303 	mul.w	r3, r2, r3
 800db04:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 800db06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d101      	bne.n	800db10 <f_mkfs+0x114>
 800db0c:	230e      	movs	r3, #14
 800db0e:	e39b      	b.n	800e248 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 800db10:	f107 0210 	add.w	r2, r7, #16
 800db14:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800db18:	2101      	movs	r1, #1
 800db1a:	4618      	mov	r0, r3
 800db1c:	f7fd fb4e 	bl	800b1bc <disk_ioctl>
 800db20:	4603      	mov	r3, r0
 800db22:	2b00      	cmp	r3, #0
 800db24:	d001      	beq.n	800db2a <f_mkfs+0x12e>
 800db26:	2301      	movs	r3, #1
 800db28:	e38e      	b.n	800e248 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 800db2a:	7afb      	ldrb	r3, [r7, #11]
 800db2c:	f003 0308 	and.w	r3, r3, #8
 800db30:	2b00      	cmp	r3, #0
 800db32:	d001      	beq.n	800db38 <f_mkfs+0x13c>
 800db34:	2300      	movs	r3, #0
 800db36:	e000      	b.n	800db3a <f_mkfs+0x13e>
 800db38:	233f      	movs	r3, #63	@ 0x3f
 800db3a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 800db3c:	693b      	ldr	r3, [r7, #16]
 800db3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800db40:	429a      	cmp	r2, r3
 800db42:	d901      	bls.n	800db48 <f_mkfs+0x14c>
 800db44:	230e      	movs	r3, #14
 800db46:	e37f      	b.n	800e248 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 800db48:	693a      	ldr	r2, [r7, #16]
 800db4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db4c:	1ad3      	subs	r3, r2, r3
 800db4e:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 800db50:	693b      	ldr	r3, [r7, #16]
 800db52:	2b7f      	cmp	r3, #127	@ 0x7f
 800db54:	d801      	bhi.n	800db5a <f_mkfs+0x15e>
 800db56:	230e      	movs	r3, #14
 800db58:	e376      	b.n	800e248 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	2b80      	cmp	r3, #128	@ 0x80
 800db5e:	d901      	bls.n	800db64 <f_mkfs+0x168>
 800db60:	2313      	movs	r3, #19
 800db62:	e371      	b.n	800e248 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 800db64:	7afb      	ldrb	r3, [r7, #11]
 800db66:	f003 0302 	and.w	r3, r3, #2
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d00d      	beq.n	800db8a <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 800db6e:	7afb      	ldrb	r3, [r7, #11]
 800db70:	f003 0307 	and.w	r3, r3, #7
 800db74:	2b02      	cmp	r3, #2
 800db76:	d004      	beq.n	800db82 <f_mkfs+0x186>
 800db78:	7afb      	ldrb	r3, [r7, #11]
 800db7a:	f003 0301 	and.w	r3, r3, #1
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d103      	bne.n	800db8a <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 800db82:	2303      	movs	r3, #3
 800db84:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800db88:	e009      	b.n	800db9e <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 800db8a:	7afb      	ldrb	r3, [r7, #11]
 800db8c:	f003 0301 	and.w	r3, r3, #1
 800db90:	2b00      	cmp	r3, #0
 800db92:	d101      	bne.n	800db98 <f_mkfs+0x19c>
 800db94:	2313      	movs	r3, #19
 800db96:	e357      	b.n	800e248 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 800db98:	2302      	movs	r3, #2
 800db9a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	653b      	str	r3, [r7, #80]	@ 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 800dba2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800dba6:	2b03      	cmp	r3, #3
 800dba8:	d13c      	bne.n	800dc24 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 800dbaa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d11b      	bne.n	800dbe8 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800dbb0:	693b      	ldr	r3, [r7, #16]
 800dbb2:	0c5b      	lsrs	r3, r3, #17
 800dbb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800dbb6:	2300      	movs	r3, #0
 800dbb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dbba:	2301      	movs	r3, #1
 800dbbc:	653b      	str	r3, [r7, #80]	@ 0x50
 800dbbe:	e005      	b.n	800dbcc <f_mkfs+0x1d0>
 800dbc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dbc2:	3301      	adds	r3, #1
 800dbc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dbc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dbc8:	005b      	lsls	r3, r3, #1
 800dbca:	653b      	str	r3, [r7, #80]	@ 0x50
 800dbcc:	4a2d      	ldr	r2, [pc, #180]	@ (800dc84 <f_mkfs+0x288>)
 800dbce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dbd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d007      	beq.n	800dbe8 <f_mkfs+0x1ec>
 800dbd8:	4a2a      	ldr	r2, [pc, #168]	@ (800dc84 <f_mkfs+0x288>)
 800dbda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dbdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dbe0:	461a      	mov	r2, r3
 800dbe2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dbe4:	4293      	cmp	r3, r2
 800dbe6:	d2eb      	bcs.n	800dbc0 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 800dbe8:	693a      	ldr	r2, [r7, #16]
 800dbea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dbec:	fbb2 f3f3 	udiv	r3, r2, r3
 800dbf0:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 800dbf2:	6a3b      	ldr	r3, [r7, #32]
 800dbf4:	3302      	adds	r3, #2
 800dbf6:	009a      	lsls	r2, r3, #2
 800dbf8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dbfa:	4413      	add	r3, r2
 800dbfc:	1e5a      	subs	r2, r3, #1
 800dbfe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dc00:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc04:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 800dc06:	2320      	movs	r3, #32
 800dc08:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = 0;		/* No static directory */
 800dc0a:	2300      	movs	r3, #0
 800dc0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 800dc0e:	6a3b      	ldr	r3, [r7, #32]
 800dc10:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800dc14:	4293      	cmp	r3, r2
 800dc16:	d903      	bls.n	800dc20 <f_mkfs+0x224>
 800dc18:	6a3b      	ldr	r3, [r7, #32]
 800dc1a:	4a1b      	ldr	r2, [pc, #108]	@ (800dc88 <f_mkfs+0x28c>)
 800dc1c:	4293      	cmp	r3, r2
 800dc1e:	d952      	bls.n	800dcc6 <f_mkfs+0x2ca>
 800dc20:	230e      	movs	r3, #14
 800dc22:	e311      	b.n	800e248 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 800dc24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d11b      	bne.n	800dc62 <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 800dc2a:	693b      	ldr	r3, [r7, #16]
 800dc2c:	0b1b      	lsrs	r3, r3, #12
 800dc2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800dc30:	2300      	movs	r3, #0
 800dc32:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc34:	2301      	movs	r3, #1
 800dc36:	653b      	str	r3, [r7, #80]	@ 0x50
 800dc38:	e005      	b.n	800dc46 <f_mkfs+0x24a>
 800dc3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc3c:	3301      	adds	r3, #1
 800dc3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dc42:	005b      	lsls	r3, r3, #1
 800dc44:	653b      	str	r3, [r7, #80]	@ 0x50
 800dc46:	4a11      	ldr	r2, [pc, #68]	@ (800dc8c <f_mkfs+0x290>)
 800dc48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d007      	beq.n	800dc62 <f_mkfs+0x266>
 800dc52:	4a0e      	ldr	r2, [pc, #56]	@ (800dc8c <f_mkfs+0x290>)
 800dc54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dc5a:	461a      	mov	r2, r3
 800dc5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dc5e:	4293      	cmp	r3, r2
 800dc60:	d2eb      	bcs.n	800dc3a <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 800dc62:	693a      	ldr	r2, [r7, #16]
 800dc64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dc66:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc6a:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 800dc6c:	6a3b      	ldr	r3, [r7, #32]
 800dc6e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800dc72:	4293      	cmp	r3, r2
 800dc74:	d90c      	bls.n	800dc90 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 800dc76:	6a3b      	ldr	r3, [r7, #32]
 800dc78:	3302      	adds	r3, #2
 800dc7a:	005b      	lsls	r3, r3, #1
 800dc7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dc7e:	e012      	b.n	800dca6 <f_mkfs+0x2aa>
 800dc80:	20005db4 	.word	0x20005db4
 800dc84:	08014878 	.word	0x08014878
 800dc88:	0ffffff5 	.word	0x0ffffff5
 800dc8c:	08014888 	.word	0x08014888
				} else {
					fmt = FS_FAT12;
 800dc90:	2301      	movs	r3, #1
 800dc92:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 800dc96:	6a3a      	ldr	r2, [r7, #32]
 800dc98:	4613      	mov	r3, r2
 800dc9a:	005b      	lsls	r3, r3, #1
 800dc9c:	4413      	add	r3, r2
 800dc9e:	3301      	adds	r3, #1
 800dca0:	085b      	lsrs	r3, r3, #1
 800dca2:	3303      	adds	r3, #3
 800dca4:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 800dca6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800dca8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dcaa:	4413      	add	r3, r2
 800dcac:	1e5a      	subs	r2, r3, #1
 800dcae:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dcb0:	fbb2 f3f3 	udiv	r3, r2, r3
 800dcb4:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 800dcb6:	2301      	movs	r3, #1
 800dcb8:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 800dcba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dcbc:	015a      	lsls	r2, r3, #5
 800dcbe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dcc0:	fbb2 f3f3 	udiv	r3, r2, r3
 800dcc4:	66fb      	str	r3, [r7, #108]	@ 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 800dcc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dcc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dcca:	4413      	add	r3, r2
 800dccc:	65bb      	str	r3, [r7, #88]	@ 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 800dcce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dcd0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dcd2:	fb03 f202 	mul.w	r2, r3, r2
 800dcd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dcd8:	4413      	add	r3, r2
 800dcda:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800dcdc:	4413      	add	r3, r2
 800dcde:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 800dce0:	697a      	ldr	r2, [r7, #20]
 800dce2:	69fb      	ldr	r3, [r7, #28]
 800dce4:	4413      	add	r3, r2
 800dce6:	1e5a      	subs	r2, r3, #1
 800dce8:	697b      	ldr	r3, [r7, #20]
 800dcea:	425b      	negs	r3, r3
 800dcec:	401a      	ands	r2, r3
 800dcee:	69fb      	ldr	r3, [r7, #28]
 800dcf0:	1ad3      	subs	r3, r2, r3
 800dcf2:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 800dcf4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800dcf8:	2b03      	cmp	r3, #3
 800dcfa:	d108      	bne.n	800dd0e <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 800dcfc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800dcfe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd00:	4413      	add	r3, r2
 800dd02:	657b      	str	r3, [r7, #84]	@ 0x54
 800dd04:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dd06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd08:	4413      	add	r3, r2
 800dd0a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dd0c:	e006      	b.n	800dd1c <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 800dd0e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800dd10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd12:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd16:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800dd18:	4413      	add	r3, r2
 800dd1a:	66bb      	str	r3, [r7, #104]	@ 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 800dd1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd1e:	011a      	lsls	r2, r3, #4
 800dd20:	69fb      	ldr	r3, [r7, #28]
 800dd22:	441a      	add	r2, r3
 800dd24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd26:	1ad2      	subs	r2, r2, r3
 800dd28:	693b      	ldr	r3, [r7, #16]
 800dd2a:	429a      	cmp	r2, r3
 800dd2c:	d901      	bls.n	800dd32 <f_mkfs+0x336>
 800dd2e:	230e      	movs	r3, #14
 800dd30:	e28a      	b.n	800e248 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 800dd32:	693a      	ldr	r2, [r7, #16]
 800dd34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dd36:	1ad2      	subs	r2, r2, r3
 800dd38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dd3a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800dd3c:	fb01 f303 	mul.w	r3, r1, r3
 800dd40:	1ad2      	subs	r2, r2, r3
 800dd42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd44:	1ad2      	subs	r2, r2, r3
 800dd46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd48:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd4c:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 800dd4e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800dd52:	2b03      	cmp	r3, #3
 800dd54:	d10f      	bne.n	800dd76 <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 800dd56:	6a3b      	ldr	r3, [r7, #32]
 800dd58:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800dd5c:	4293      	cmp	r3, r2
 800dd5e:	d80a      	bhi.n	800dd76 <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d105      	bne.n	800dd72 <f_mkfs+0x376>
 800dd66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd68:	085b      	lsrs	r3, r3, #1
 800dd6a:	607b      	str	r3, [r7, #4]
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d144      	bne.n	800ddfc <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 800dd72:	230e      	movs	r3, #14
 800dd74:	e268      	b.n	800e248 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 800dd76:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800dd7a:	2b02      	cmp	r3, #2
 800dd7c:	d133      	bne.n	800dde6 <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 800dd7e:	6a3b      	ldr	r3, [r7, #32]
 800dd80:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800dd84:	4293      	cmp	r3, r2
 800dd86:	d91e      	bls.n	800ddc6 <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d107      	bne.n	800dd9e <f_mkfs+0x3a2>
 800dd8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd90:	005b      	lsls	r3, r3, #1
 800dd92:	2b40      	cmp	r3, #64	@ 0x40
 800dd94:	d803      	bhi.n	800dd9e <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 800dd96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd98:	005b      	lsls	r3, r3, #1
 800dd9a:	607b      	str	r3, [r7, #4]
 800dd9c:	e033      	b.n	800de06 <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 800dd9e:	7afb      	ldrb	r3, [r7, #11]
 800dda0:	f003 0302 	and.w	r3, r3, #2
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d003      	beq.n	800ddb0 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 800dda8:	2303      	movs	r3, #3
 800ddaa:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800ddae:	e02a      	b.n	800de06 <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d105      	bne.n	800ddc2 <f_mkfs+0x3c6>
 800ddb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ddb8:	005b      	lsls	r3, r3, #1
 800ddba:	607b      	str	r3, [r7, #4]
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	2b80      	cmp	r3, #128	@ 0x80
 800ddc0:	d91e      	bls.n	800de00 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 800ddc2:	230e      	movs	r3, #14
 800ddc4:	e240      	b.n	800e248 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 800ddc6:	6a3b      	ldr	r3, [r7, #32]
 800ddc8:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800ddcc:	4293      	cmp	r3, r2
 800ddce:	d80a      	bhi.n	800dde6 <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d105      	bne.n	800dde2 <f_mkfs+0x3e6>
 800ddd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ddd8:	005b      	lsls	r3, r3, #1
 800ddda:	607b      	str	r3, [r7, #4]
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	2b80      	cmp	r3, #128	@ 0x80
 800dde0:	d910      	bls.n	800de04 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 800dde2:	230e      	movs	r3, #14
 800dde4:	e230      	b.n	800e248 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 800dde6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800ddea:	2b01      	cmp	r3, #1
 800ddec:	d10c      	bne.n	800de08 <f_mkfs+0x40c>
 800ddee:	6a3b      	ldr	r3, [r7, #32]
 800ddf0:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800ddf4:	4293      	cmp	r3, r2
 800ddf6:	d907      	bls.n	800de08 <f_mkfs+0x40c>
 800ddf8:	230e      	movs	r3, #14
 800ddfa:	e225      	b.n	800e248 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800ddfc:	bf00      	nop
 800ddfe:	e6ce      	b.n	800db9e <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800de00:	bf00      	nop
 800de02:	e6cc      	b.n	800db9e <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800de04:	bf00      	nop
			pau = au;
 800de06:	e6ca      	b.n	800db9e <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 800de08:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 800de0a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800de0c:	461a      	mov	r2, r3
 800de0e:	2100      	movs	r1, #0
 800de10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800de12:	f7fd fa94 	bl	800b33e <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 800de16:	220b      	movs	r2, #11
 800de18:	49b2      	ldr	r1, [pc, #712]	@ (800e0e4 <f_mkfs+0x6e8>)
 800de1a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800de1c:	f7fd fa6e 	bl	800b2fc <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 800de20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de22:	330b      	adds	r3, #11
 800de24:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800de26:	4611      	mov	r1, r2
 800de28:	4618      	mov	r0, r3
 800de2a:	f7fd fa20 	bl	800b26e <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 800de2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de30:	330d      	adds	r3, #13
 800de32:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800de34:	b2d2      	uxtb	r2, r2
 800de36:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 800de38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de3a:	330e      	adds	r3, #14
 800de3c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800de3e:	b292      	uxth	r2, r2
 800de40:	4611      	mov	r1, r2
 800de42:	4618      	mov	r0, r3
 800de44:	f7fd fa13 	bl	800b26e <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 800de48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de4a:	3310      	adds	r3, #16
 800de4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800de4e:	b2d2      	uxtb	r2, r2
 800de50:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 800de52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de54:	f103 0211 	add.w	r2, r3, #17
 800de58:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800de5c:	2b03      	cmp	r3, #3
 800de5e:	d002      	beq.n	800de66 <f_mkfs+0x46a>
 800de60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800de62:	b29b      	uxth	r3, r3
 800de64:	e000      	b.n	800de68 <f_mkfs+0x46c>
 800de66:	2300      	movs	r3, #0
 800de68:	4619      	mov	r1, r3
 800de6a:	4610      	mov	r0, r2
 800de6c:	f7fd f9ff 	bl	800b26e <st_word>
		if (sz_vol < 0x10000) {
 800de70:	693b      	ldr	r3, [r7, #16]
 800de72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800de76:	d208      	bcs.n	800de8a <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 800de78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de7a:	3313      	adds	r3, #19
 800de7c:	693a      	ldr	r2, [r7, #16]
 800de7e:	b292      	uxth	r2, r2
 800de80:	4611      	mov	r1, r2
 800de82:	4618      	mov	r0, r3
 800de84:	f7fd f9f3 	bl	800b26e <st_word>
 800de88:	e006      	b.n	800de98 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 800de8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de8c:	3320      	adds	r3, #32
 800de8e:	693a      	ldr	r2, [r7, #16]
 800de90:	4611      	mov	r1, r2
 800de92:	4618      	mov	r0, r3
 800de94:	f7fd fa06 	bl	800b2a4 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 800de98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de9a:	3315      	adds	r3, #21
 800de9c:	22f8      	movs	r2, #248	@ 0xf8
 800de9e:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 800dea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dea2:	3318      	adds	r3, #24
 800dea4:	213f      	movs	r1, #63	@ 0x3f
 800dea6:	4618      	mov	r0, r3
 800dea8:	f7fd f9e1 	bl	800b26e <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 800deac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800deae:	331a      	adds	r3, #26
 800deb0:	21ff      	movs	r1, #255	@ 0xff
 800deb2:	4618      	mov	r0, r3
 800deb4:	f7fd f9db 	bl	800b26e <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 800deb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800deba:	331c      	adds	r3, #28
 800debc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800debe:	4618      	mov	r0, r3
 800dec0:	f7fd f9f0 	bl	800b2a4 <st_dword>
		if (fmt == FS_FAT32) {
 800dec4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800dec8:	2b03      	cmp	r3, #3
 800deca:	d131      	bne.n	800df30 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 800decc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dece:	f103 0443 	add.w	r4, r3, #67	@ 0x43
 800ded2:	f7fc feb1 	bl	800ac38 <get_fattime>
 800ded6:	4603      	mov	r3, r0
 800ded8:	4619      	mov	r1, r3
 800deda:	4620      	mov	r0, r4
 800dedc:	f7fd f9e2 	bl	800b2a4 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 800dee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dee2:	3324      	adds	r3, #36	@ 0x24
 800dee4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800dee6:	4618      	mov	r0, r3
 800dee8:	f7fd f9dc 	bl	800b2a4 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 800deec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800deee:	332c      	adds	r3, #44	@ 0x2c
 800def0:	2102      	movs	r1, #2
 800def2:	4618      	mov	r0, r3
 800def4:	f7fd f9d6 	bl	800b2a4 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 800def8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800defa:	3330      	adds	r3, #48	@ 0x30
 800defc:	2101      	movs	r1, #1
 800defe:	4618      	mov	r0, r3
 800df00:	f7fd f9b5 	bl	800b26e <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 800df04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df06:	3332      	adds	r3, #50	@ 0x32
 800df08:	2106      	movs	r1, #6
 800df0a:	4618      	mov	r0, r3
 800df0c:	f7fd f9af 	bl	800b26e <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 800df10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df12:	3340      	adds	r3, #64	@ 0x40
 800df14:	2280      	movs	r2, #128	@ 0x80
 800df16:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 800df18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df1a:	3342      	adds	r3, #66	@ 0x42
 800df1c:	2229      	movs	r2, #41	@ 0x29
 800df1e:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800df20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df22:	3347      	adds	r3, #71	@ 0x47
 800df24:	2213      	movs	r2, #19
 800df26:	4970      	ldr	r1, [pc, #448]	@ (800e0e8 <f_mkfs+0x6ec>)
 800df28:	4618      	mov	r0, r3
 800df2a:	f7fd f9e7 	bl	800b2fc <mem_cpy>
 800df2e:	e020      	b.n	800df72 <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 800df30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df32:	f103 0427 	add.w	r4, r3, #39	@ 0x27
 800df36:	f7fc fe7f 	bl	800ac38 <get_fattime>
 800df3a:	4603      	mov	r3, r0
 800df3c:	4619      	mov	r1, r3
 800df3e:	4620      	mov	r0, r4
 800df40:	f7fd f9b0 	bl	800b2a4 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 800df44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df46:	3316      	adds	r3, #22
 800df48:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800df4a:	b292      	uxth	r2, r2
 800df4c:	4611      	mov	r1, r2
 800df4e:	4618      	mov	r0, r3
 800df50:	f7fd f98d 	bl	800b26e <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 800df54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df56:	3324      	adds	r3, #36	@ 0x24
 800df58:	2280      	movs	r2, #128	@ 0x80
 800df5a:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 800df5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df5e:	3326      	adds	r3, #38	@ 0x26
 800df60:	2229      	movs	r2, #41	@ 0x29
 800df62:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800df64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df66:	332b      	adds	r3, #43	@ 0x2b
 800df68:	2213      	movs	r2, #19
 800df6a:	4960      	ldr	r1, [pc, #384]	@ (800e0ec <f_mkfs+0x6f0>)
 800df6c:	4618      	mov	r0, r3
 800df6e:	f7fd f9c5 	bl	800b2fc <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 800df72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df74:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800df78:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800df7c:	4618      	mov	r0, r3
 800df7e:	f7fd f976 	bl	800b26e <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 800df82:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800df86:	2301      	movs	r3, #1
 800df88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800df8a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800df8c:	f7fd f8f6 	bl	800b17c <disk_write>
 800df90:	4603      	mov	r3, r0
 800df92:	2b00      	cmp	r3, #0
 800df94:	d001      	beq.n	800df9a <f_mkfs+0x59e>
 800df96:	2301      	movs	r3, #1
 800df98:	e156      	b.n	800e248 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 800df9a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800df9e:	2b03      	cmp	r3, #3
 800dfa0:	d140      	bne.n	800e024 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 800dfa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfa4:	1d9a      	adds	r2, r3, #6
 800dfa6:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800dfaa:	2301      	movs	r3, #1
 800dfac:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800dfae:	f7fd f8e5 	bl	800b17c <disk_write>
			mem_set(buf, 0, ss);
 800dfb2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dfb4:	461a      	mov	r2, r3
 800dfb6:	2100      	movs	r1, #0
 800dfb8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dfba:	f7fd f9c0 	bl	800b33e <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 800dfbe:	494c      	ldr	r1, [pc, #304]	@ (800e0f0 <f_mkfs+0x6f4>)
 800dfc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dfc2:	f7fd f96f 	bl	800b2a4 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 800dfc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfc8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800dfcc:	4949      	ldr	r1, [pc, #292]	@ (800e0f4 <f_mkfs+0x6f8>)
 800dfce:	4618      	mov	r0, r3
 800dfd0:	f7fd f968 	bl	800b2a4 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800dfd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfd6:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800dfda:	6a3b      	ldr	r3, [r7, #32]
 800dfdc:	3b01      	subs	r3, #1
 800dfde:	4619      	mov	r1, r3
 800dfe0:	4610      	mov	r0, r2
 800dfe2:	f7fd f95f 	bl	800b2a4 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 800dfe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfe8:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800dfec:	2102      	movs	r1, #2
 800dfee:	4618      	mov	r0, r3
 800dff0:	f7fd f958 	bl	800b2a4 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 800dff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dff6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800dffa:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800dffe:	4618      	mov	r0, r3
 800e000:	f7fd f935 	bl	800b26e <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 800e004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e006:	1dda      	adds	r2, r3, #7
 800e008:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800e00c:	2301      	movs	r3, #1
 800e00e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e010:	f7fd f8b4 	bl	800b17c <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 800e014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e016:	1c5a      	adds	r2, r3, #1
 800e018:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800e01c:	2301      	movs	r3, #1
 800e01e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e020:	f7fd f8ac 	bl	800b17c <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 800e024:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e026:	2100      	movs	r1, #0
 800e028:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e02a:	f7fd f988 	bl	800b33e <mem_set>
		sect = b_fat;		/* FAT start sector */
 800e02e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e030:	667b      	str	r3, [r7, #100]	@ 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800e032:	2300      	movs	r3, #0
 800e034:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e036:	e04b      	b.n	800e0d0 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 800e038:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e03c:	2b03      	cmp	r3, #3
 800e03e:	d113      	bne.n	800e068 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 800e040:	f06f 0107 	mvn.w	r1, #7
 800e044:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e046:	f7fd f92d 	bl	800b2a4 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 800e04a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e04c:	3304      	adds	r3, #4
 800e04e:	f04f 31ff 	mov.w	r1, #4294967295
 800e052:	4618      	mov	r0, r3
 800e054:	f7fd f926 	bl	800b2a4 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 800e058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e05a:	3308      	adds	r3, #8
 800e05c:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800e060:	4618      	mov	r0, r3
 800e062:	f7fd f91f 	bl	800b2a4 <st_dword>
 800e066:	e00b      	b.n	800e080 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 800e068:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e06c:	2b01      	cmp	r3, #1
 800e06e:	d101      	bne.n	800e074 <f_mkfs+0x678>
 800e070:	4b21      	ldr	r3, [pc, #132]	@ (800e0f8 <f_mkfs+0x6fc>)
 800e072:	e001      	b.n	800e078 <f_mkfs+0x67c>
 800e074:	f06f 0307 	mvn.w	r3, #7
 800e078:	4619      	mov	r1, r3
 800e07a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e07c:	f7fd f912 	bl	800b2a4 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 800e080:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e082:	663b      	str	r3, [r7, #96]	@ 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 800e084:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e088:	4293      	cmp	r3, r2
 800e08a:	bf28      	it	cs
 800e08c:	4613      	movcs	r3, r2
 800e08e:	65fb      	str	r3, [r7, #92]	@ 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800e090:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800e094:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e096:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e098:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e09a:	f7fd f86f 	bl	800b17c <disk_write>
 800e09e:	4603      	mov	r3, r0
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d001      	beq.n	800e0a8 <f_mkfs+0x6ac>
 800e0a4:	2301      	movs	r3, #1
 800e0a6:	e0cf      	b.n	800e248 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 800e0a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e0aa:	461a      	mov	r2, r3
 800e0ac:	2100      	movs	r1, #0
 800e0ae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e0b0:	f7fd f945 	bl	800b33e <mem_set>
				sect += n; nsect -= n;
 800e0b4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e0b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e0b8:	4413      	add	r3, r2
 800e0ba:	667b      	str	r3, [r7, #100]	@ 0x64
 800e0bc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e0be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e0c0:	1ad3      	subs	r3, r2, r3
 800e0c2:	663b      	str	r3, [r7, #96]	@ 0x60
			} while (nsect);
 800e0c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d1dc      	bne.n	800e084 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800e0ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e0cc:	3301      	adds	r3, #1
 800e0ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e0d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e0d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e0d4:	429a      	cmp	r2, r3
 800e0d6:	d3af      	bcc.n	800e038 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 800e0d8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e0dc:	2b03      	cmp	r3, #3
 800e0de:	d10d      	bne.n	800e0fc <f_mkfs+0x700>
 800e0e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e0e2:	e00c      	b.n	800e0fe <f_mkfs+0x702>
 800e0e4:	08014760 	.word	0x08014760
 800e0e8:	0801476c 	.word	0x0801476c
 800e0ec:	08014780 	.word	0x08014780
 800e0f0:	41615252 	.word	0x41615252
 800e0f4:	61417272 	.word	0x61417272
 800e0f8:	00fffff8 	.word	0x00fffff8
 800e0fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e0fe:	663b      	str	r3, [r7, #96]	@ 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 800e100:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e104:	4293      	cmp	r3, r2
 800e106:	bf28      	it	cs
 800e108:	4613      	movcs	r3, r2
 800e10a:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800e10c:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800e110:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e112:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e114:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e116:	f7fd f831 	bl	800b17c <disk_write>
 800e11a:	4603      	mov	r3, r0
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d001      	beq.n	800e124 <f_mkfs+0x728>
 800e120:	2301      	movs	r3, #1
 800e122:	e091      	b.n	800e248 <f_mkfs+0x84c>
			sect += n; nsect -= n;
 800e124:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e126:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e128:	4413      	add	r3, r2
 800e12a:	667b      	str	r3, [r7, #100]	@ 0x64
 800e12c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e12e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e130:	1ad3      	subs	r3, r2, r3
 800e132:	663b      	str	r3, [r7, #96]	@ 0x60
		} while (nsect);
 800e134:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e136:	2b00      	cmp	r3, #0
 800e138:	d1e2      	bne.n	800e100 <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 800e13a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e13e:	2b03      	cmp	r3, #3
 800e140:	d103      	bne.n	800e14a <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 800e142:	230c      	movs	r3, #12
 800e144:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800e148:	e010      	b.n	800e16c <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 800e14a:	693b      	ldr	r3, [r7, #16]
 800e14c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e150:	d303      	bcc.n	800e15a <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 800e152:	2306      	movs	r3, #6
 800e154:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800e158:	e008      	b.n	800e16c <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 800e15a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e15e:	2b02      	cmp	r3, #2
 800e160:	d101      	bne.n	800e166 <f_mkfs+0x76a>
 800e162:	2304      	movs	r3, #4
 800e164:	e000      	b.n	800e168 <f_mkfs+0x76c>
 800e166:	2301      	movs	r3, #1
 800e168:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 800e16c:	7afb      	ldrb	r3, [r7, #11]
 800e16e:	f003 0308 	and.w	r3, r3, #8
 800e172:	2b00      	cmp	r3, #0
 800e174:	d15b      	bne.n	800e22e <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 800e176:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e178:	461a      	mov	r2, r3
 800e17a:	2100      	movs	r1, #0
 800e17c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e17e:	f7fd f8de 	bl	800b33e <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 800e182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e184:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e188:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800e18c:	4618      	mov	r0, r3
 800e18e:	f7fd f86e 	bl	800b26e <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 800e192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e194:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800e198:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 800e19a:	69bb      	ldr	r3, [r7, #24]
 800e19c:	2200      	movs	r2, #0
 800e19e:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 800e1a0:	69bb      	ldr	r3, [r7, #24]
 800e1a2:	3301      	adds	r3, #1
 800e1a4:	2201      	movs	r2, #1
 800e1a6:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 800e1a8:	69bb      	ldr	r3, [r7, #24]
 800e1aa:	3302      	adds	r3, #2
 800e1ac:	2201      	movs	r2, #1
 800e1ae:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 800e1b0:	69bb      	ldr	r3, [r7, #24]
 800e1b2:	3303      	adds	r3, #3
 800e1b4:	2200      	movs	r2, #0
 800e1b6:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 800e1b8:	69bb      	ldr	r3, [r7, #24]
 800e1ba:	3304      	adds	r3, #4
 800e1bc:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 800e1c0:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 800e1c2:	693a      	ldr	r2, [r7, #16]
 800e1c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1c6:	441a      	add	r2, r3
 800e1c8:	4b21      	ldr	r3, [pc, #132]	@ (800e250 <f_mkfs+0x854>)
 800e1ca:	fba3 1302 	umull	r1, r3, r3, r2
 800e1ce:	1ad2      	subs	r2, r2, r3
 800e1d0:	0852      	lsrs	r2, r2, #1
 800e1d2:	4413      	add	r3, r2
 800e1d4:	0b5b      	lsrs	r3, r3, #13
 800e1d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 800e1d8:	69bb      	ldr	r3, [r7, #24]
 800e1da:	3305      	adds	r3, #5
 800e1dc:	22fe      	movs	r2, #254	@ 0xfe
 800e1de:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 800e1e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e1e2:	089b      	lsrs	r3, r3, #2
 800e1e4:	b2da      	uxtb	r2, r3
 800e1e6:	69bb      	ldr	r3, [r7, #24]
 800e1e8:	3306      	adds	r3, #6
 800e1ea:	f042 023f 	orr.w	r2, r2, #63	@ 0x3f
 800e1ee:	b2d2      	uxtb	r2, r2
 800e1f0:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 800e1f2:	69bb      	ldr	r3, [r7, #24]
 800e1f4:	3307      	adds	r3, #7
 800e1f6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e1f8:	b2d2      	uxtb	r2, r2
 800e1fa:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 800e1fc:	69bb      	ldr	r3, [r7, #24]
 800e1fe:	3308      	adds	r3, #8
 800e200:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e202:	4618      	mov	r0, r3
 800e204:	f7fd f84e 	bl	800b2a4 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 800e208:	69bb      	ldr	r3, [r7, #24]
 800e20a:	330c      	adds	r3, #12
 800e20c:	693a      	ldr	r2, [r7, #16]
 800e20e:	4611      	mov	r1, r2
 800e210:	4618      	mov	r0, r3
 800e212:	f7fd f847 	bl	800b2a4 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 800e216:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800e21a:	2301      	movs	r3, #1
 800e21c:	2200      	movs	r2, #0
 800e21e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e220:	f7fc ffac 	bl	800b17c <disk_write>
 800e224:	4603      	mov	r3, r0
 800e226:	2b00      	cmp	r3, #0
 800e228:	d001      	beq.n	800e22e <f_mkfs+0x832>
 800e22a:	2301      	movs	r3, #1
 800e22c:	e00c      	b.n	800e248 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 800e22e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800e232:	2200      	movs	r2, #0
 800e234:	2100      	movs	r1, #0
 800e236:	4618      	mov	r0, r3
 800e238:	f7fc ffc0 	bl	800b1bc <disk_ioctl>
 800e23c:	4603      	mov	r3, r0
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d001      	beq.n	800e246 <f_mkfs+0x84a>
 800e242:	2301      	movs	r3, #1
 800e244:	e000      	b.n	800e248 <f_mkfs+0x84c>

	return FR_OK;
 800e246:	2300      	movs	r3, #0
}
 800e248:	4618      	mov	r0, r3
 800e24a:	3774      	adds	r7, #116	@ 0x74
 800e24c:	46bd      	mov	sp, r7
 800e24e:	bd90      	pop	{r4, r7, pc}
 800e250:	0515565b 	.word	0x0515565b

0800e254 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e254:	b480      	push	{r7}
 800e256:	b087      	sub	sp, #28
 800e258:	af00      	add	r7, sp, #0
 800e25a:	60f8      	str	r0, [r7, #12]
 800e25c:	60b9      	str	r1, [r7, #8]
 800e25e:	4613      	mov	r3, r2
 800e260:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e262:	2301      	movs	r3, #1
 800e264:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e266:	2300      	movs	r3, #0
 800e268:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e26a:	4b1f      	ldr	r3, [pc, #124]	@ (800e2e8 <FATFS_LinkDriverEx+0x94>)
 800e26c:	7a5b      	ldrb	r3, [r3, #9]
 800e26e:	b2db      	uxtb	r3, r3
 800e270:	2b00      	cmp	r3, #0
 800e272:	d131      	bne.n	800e2d8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e274:	4b1c      	ldr	r3, [pc, #112]	@ (800e2e8 <FATFS_LinkDriverEx+0x94>)
 800e276:	7a5b      	ldrb	r3, [r3, #9]
 800e278:	b2db      	uxtb	r3, r3
 800e27a:	461a      	mov	r2, r3
 800e27c:	4b1a      	ldr	r3, [pc, #104]	@ (800e2e8 <FATFS_LinkDriverEx+0x94>)
 800e27e:	2100      	movs	r1, #0
 800e280:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e282:	4b19      	ldr	r3, [pc, #100]	@ (800e2e8 <FATFS_LinkDriverEx+0x94>)
 800e284:	7a5b      	ldrb	r3, [r3, #9]
 800e286:	b2db      	uxtb	r3, r3
 800e288:	4a17      	ldr	r2, [pc, #92]	@ (800e2e8 <FATFS_LinkDriverEx+0x94>)
 800e28a:	009b      	lsls	r3, r3, #2
 800e28c:	4413      	add	r3, r2
 800e28e:	68fa      	ldr	r2, [r7, #12]
 800e290:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e292:	4b15      	ldr	r3, [pc, #84]	@ (800e2e8 <FATFS_LinkDriverEx+0x94>)
 800e294:	7a5b      	ldrb	r3, [r3, #9]
 800e296:	b2db      	uxtb	r3, r3
 800e298:	461a      	mov	r2, r3
 800e29a:	4b13      	ldr	r3, [pc, #76]	@ (800e2e8 <FATFS_LinkDriverEx+0x94>)
 800e29c:	4413      	add	r3, r2
 800e29e:	79fa      	ldrb	r2, [r7, #7]
 800e2a0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e2a2:	4b11      	ldr	r3, [pc, #68]	@ (800e2e8 <FATFS_LinkDriverEx+0x94>)
 800e2a4:	7a5b      	ldrb	r3, [r3, #9]
 800e2a6:	b2db      	uxtb	r3, r3
 800e2a8:	1c5a      	adds	r2, r3, #1
 800e2aa:	b2d1      	uxtb	r1, r2
 800e2ac:	4a0e      	ldr	r2, [pc, #56]	@ (800e2e8 <FATFS_LinkDriverEx+0x94>)
 800e2ae:	7251      	strb	r1, [r2, #9]
 800e2b0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e2b2:	7dbb      	ldrb	r3, [r7, #22]
 800e2b4:	3330      	adds	r3, #48	@ 0x30
 800e2b6:	b2da      	uxtb	r2, r3
 800e2b8:	68bb      	ldr	r3, [r7, #8]
 800e2ba:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e2bc:	68bb      	ldr	r3, [r7, #8]
 800e2be:	3301      	adds	r3, #1
 800e2c0:	223a      	movs	r2, #58	@ 0x3a
 800e2c2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e2c4:	68bb      	ldr	r3, [r7, #8]
 800e2c6:	3302      	adds	r3, #2
 800e2c8:	222f      	movs	r2, #47	@ 0x2f
 800e2ca:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e2cc:	68bb      	ldr	r3, [r7, #8]
 800e2ce:	3303      	adds	r3, #3
 800e2d0:	2200      	movs	r2, #0
 800e2d2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e2d4:	2300      	movs	r3, #0
 800e2d6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e2d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2da:	4618      	mov	r0, r3
 800e2dc:	371c      	adds	r7, #28
 800e2de:	46bd      	mov	sp, r7
 800e2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e4:	4770      	bx	lr
 800e2e6:	bf00      	nop
 800e2e8:	20005ddc 	.word	0x20005ddc

0800e2ec <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e2ec:	b580      	push	{r7, lr}
 800e2ee:	b082      	sub	sp, #8
 800e2f0:	af00      	add	r7, sp, #0
 800e2f2:	6078      	str	r0, [r7, #4]
 800e2f4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e2f6:	2200      	movs	r2, #0
 800e2f8:	6839      	ldr	r1, [r7, #0]
 800e2fa:	6878      	ldr	r0, [r7, #4]
 800e2fc:	f7ff ffaa 	bl	800e254 <FATFS_LinkDriverEx>
 800e300:	4603      	mov	r3, r0
}
 800e302:	4618      	mov	r0, r3
 800e304:	3708      	adds	r7, #8
 800e306:	46bd      	mov	sp, r7
 800e308:	bd80      	pop	{r7, pc}
	...

0800e30c <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b082      	sub	sp, #8
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
 800e314:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 800e316:	683a      	ldr	r2, [r7, #0]
 800e318:	2101      	movs	r1, #1
 800e31a:	4831      	ldr	r0, [pc, #196]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e31c:	f000 faa6 	bl	800e86c <ai_platform_get_activations_map>
 800e320:	4603      	mov	r3, r0
 800e322:	2b00      	cmp	r3, #0
 800e324:	d051      	beq.n	800e3ca <network_configure_activations+0xbe>
    /* Updating activations (byte) offsets */
    
    serving_default_keras_tensor0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800e326:	4b2e      	ldr	r3, [pc, #184]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	4a2e      	ldr	r2, [pc, #184]	@ (800e3e4 <network_configure_activations+0xd8>)
 800e32c:	6093      	str	r3, [r2, #8]
    serving_default_keras_tensor0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800e32e:	4b2c      	ldr	r3, [pc, #176]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	4a2c      	ldr	r2, [pc, #176]	@ (800e3e4 <network_configure_activations+0xd8>)
 800e334:	60d3      	str	r3, [r2, #12]
    upsample_0_output_array.data = AI_PTR(g_network_activations_map[0] + 63984);
 800e336:	4b2a      	ldr	r3, [pc, #168]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e338:	681a      	ldr	r2, [r3, #0]
 800e33a:	f64f 13f0 	movw	r3, #63984	@ 0xf9f0
 800e33e:	4413      	add	r3, r2
 800e340:	4a29      	ldr	r2, [pc, #164]	@ (800e3e8 <network_configure_activations+0xdc>)
 800e342:	6093      	str	r3, [r2, #8]
    upsample_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 63984);
 800e344:	4b26      	ldr	r3, [pc, #152]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e346:	681a      	ldr	r2, [r3, #0]
 800e348:	f64f 13f0 	movw	r3, #63984	@ 0xf9f0
 800e34c:	4413      	add	r3, r2
 800e34e:	4a26      	ldr	r2, [pc, #152]	@ (800e3e8 <network_configure_activations+0xdc>)
 800e350:	60d3      	str	r3, [r2, #12]
    conv2d_1_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800e352:	4b23      	ldr	r3, [pc, #140]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	4a25      	ldr	r2, [pc, #148]	@ (800e3ec <network_configure_activations+0xe0>)
 800e358:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800e35a:	4b21      	ldr	r3, [pc, #132]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	4a23      	ldr	r2, [pc, #140]	@ (800e3ec <network_configure_activations+0xe0>)
 800e360:	60d3      	str	r3, [r2, #12]
    conv2d_1_scratch1_array.data = AI_PTR(g_network_activations_map[0] + 36);
 800e362:	4b1f      	ldr	r3, [pc, #124]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	3324      	adds	r3, #36	@ 0x24
 800e368:	4a21      	ldr	r2, [pc, #132]	@ (800e3f0 <network_configure_activations+0xe4>)
 800e36a:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch1_array.data_start = AI_PTR(g_network_activations_map[0] + 36);
 800e36c:	4b1c      	ldr	r3, [pc, #112]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	3324      	adds	r3, #36	@ 0x24
 800e372:	4a1f      	ldr	r2, [pc, #124]	@ (800e3f0 <network_configure_activations+0xe4>)
 800e374:	60d3      	str	r3, [r2, #12]
    conv2d_1_output_array.data = AI_PTR(g_network_activations_map[0] + 3364);
 800e376:	4b1a      	ldr	r3, [pc, #104]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	f603 5324 	addw	r3, r3, #3364	@ 0xd24
 800e37e:	4a1d      	ldr	r2, [pc, #116]	@ (800e3f4 <network_configure_activations+0xe8>)
 800e380:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 3364);
 800e382:	4b17      	ldr	r3, [pc, #92]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	f603 5324 	addw	r3, r3, #3364	@ 0xd24
 800e38a:	4a1a      	ldr	r2, [pc, #104]	@ (800e3f4 <network_configure_activations+0xe8>)
 800e38c:	60d3      	str	r3, [r2, #12]
    gemm_4_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800e38e:	4b14      	ldr	r3, [pc, #80]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	4a19      	ldr	r2, [pc, #100]	@ (800e3f8 <network_configure_activations+0xec>)
 800e394:	6093      	str	r3, [r2, #8]
    gemm_4_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800e396:	4b12      	ldr	r3, [pc, #72]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	4a17      	ldr	r2, [pc, #92]	@ (800e3f8 <network_configure_activations+0xec>)
 800e39c:	60d3      	str	r3, [r2, #12]
    nl_4_nl_output_array.data = AI_PTR(g_network_activations_map[0] + 256);
 800e39e:	4b10      	ldr	r3, [pc, #64]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800e3a6:	4a15      	ldr	r2, [pc, #84]	@ (800e3fc <network_configure_activations+0xf0>)
 800e3a8:	6093      	str	r3, [r2, #8]
    nl_4_nl_output_array.data_start = AI_PTR(g_network_activations_map[0] + 256);
 800e3aa:	4b0d      	ldr	r3, [pc, #52]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800e3b2:	4a12      	ldr	r2, [pc, #72]	@ (800e3fc <network_configure_activations+0xf0>)
 800e3b4:	60d3      	str	r3, [r2, #12]
    gemm_5_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800e3b6:	4b0a      	ldr	r3, [pc, #40]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	4a11      	ldr	r2, [pc, #68]	@ (800e400 <network_configure_activations+0xf4>)
 800e3bc:	6093      	str	r3, [r2, #8]
    gemm_5_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800e3be:	4b08      	ldr	r3, [pc, #32]	@ (800e3e0 <network_configure_activations+0xd4>)
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	4a0f      	ldr	r2, [pc, #60]	@ (800e400 <network_configure_activations+0xf4>)
 800e3c4:	60d3      	str	r3, [r2, #12]
    return true;
 800e3c6:	2301      	movs	r3, #1
 800e3c8:	e005      	b.n	800e3d6 <network_configure_activations+0xca>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 800e3ca:	2213      	movs	r2, #19
 800e3cc:	2130      	movs	r1, #48	@ 0x30
 800e3ce:	6878      	ldr	r0, [r7, #4]
 800e3d0:	f000 fab0 	bl	800e934 <ai_platform_network_set_error>
  return false;
 800e3d4:	2300      	movs	r3, #0
}
 800e3d6:	4618      	mov	r0, r3
 800e3d8:	3708      	adds	r7, #8
 800e3da:	46bd      	mov	sp, r7
 800e3dc:	bd80      	pop	{r7, pc}
 800e3de:	bf00      	nop
 800e3e0:	20005de8 	.word	0x20005de8
 800e3e4:	2000004c 	.word	0x2000004c
 800e3e8:	2000005c 	.word	0x2000005c
 800e3ec:	2000010c 	.word	0x2000010c
 800e3f0:	2000011c 	.word	0x2000011c
 800e3f4:	2000006c 	.word	0x2000006c
 800e3f8:	2000007c 	.word	0x2000007c
 800e3fc:	2000008c 	.word	0x2000008c
 800e400:	2000009c 	.word	0x2000009c

0800e404 <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 800e404:	b580      	push	{r7, lr}
 800e406:	b082      	sub	sp, #8
 800e408:	af00      	add	r7, sp, #0
 800e40a:	6078      	str	r0, [r7, #4]
 800e40c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 800e40e:	683a      	ldr	r2, [r7, #0]
 800e410:	2101      	movs	r1, #1
 800e412:	483d      	ldr	r0, [pc, #244]	@ (800e508 <network_configure_weights+0x104>)
 800e414:	f000 f9d2 	bl	800e7bc <ai_platform_get_weights_map>
 800e418:	4603      	mov	r3, r0
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d069      	beq.n	800e4f2 <network_configure_weights+0xee>
    /* Updating weights (byte) offsets */
    
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 800e41e:	4b3b      	ldr	r3, [pc, #236]	@ (800e50c <network_configure_weights+0x108>)
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e426:	4a39      	ldr	r2, [pc, #228]	@ (800e50c <network_configure_weights+0x108>)
 800e428:	6013      	str	r3, [r2, #0]
    conv2d_1_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 800e42a:	4b37      	ldr	r3, [pc, #220]	@ (800e508 <network_configure_weights+0x104>)
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	4a37      	ldr	r2, [pc, #220]	@ (800e50c <network_configure_weights+0x108>)
 800e430:	6093      	str	r3, [r2, #8]
    conv2d_1_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 800e432:	4b35      	ldr	r3, [pc, #212]	@ (800e508 <network_configure_weights+0x104>)
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	4a35      	ldr	r2, [pc, #212]	@ (800e50c <network_configure_weights+0x108>)
 800e438:	60d3      	str	r3, [r2, #12]
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 800e43a:	4b35      	ldr	r3, [pc, #212]	@ (800e510 <network_configure_weights+0x10c>)
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e442:	4a33      	ldr	r2, [pc, #204]	@ (800e510 <network_configure_weights+0x10c>)
 800e444:	6013      	str	r3, [r2, #0]
    conv2d_1_bias_array.data = AI_PTR(g_network_weights_map[0] + 576);
 800e446:	4b30      	ldr	r3, [pc, #192]	@ (800e508 <network_configure_weights+0x104>)
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 800e44e:	4a30      	ldr	r2, [pc, #192]	@ (800e510 <network_configure_weights+0x10c>)
 800e450:	6093      	str	r3, [r2, #8]
    conv2d_1_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 576);
 800e452:	4b2d      	ldr	r3, [pc, #180]	@ (800e508 <network_configure_weights+0x104>)
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 800e45a:	4a2d      	ldr	r2, [pc, #180]	@ (800e510 <network_configure_weights+0x10c>)
 800e45c:	60d3      	str	r3, [r2, #12]
    gemm_4_weights_array.format |= AI_FMT_FLAG_CONST;
 800e45e:	4b2d      	ldr	r3, [pc, #180]	@ (800e514 <network_configure_weights+0x110>)
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e466:	4a2b      	ldr	r2, [pc, #172]	@ (800e514 <network_configure_weights+0x110>)
 800e468:	6013      	str	r3, [r2, #0]
    gemm_4_weights_array.data = AI_PTR(g_network_weights_map[0] + 640);
 800e46a:	4b27      	ldr	r3, [pc, #156]	@ (800e508 <network_configure_weights+0x104>)
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800e472:	4a28      	ldr	r2, [pc, #160]	@ (800e514 <network_configure_weights+0x110>)
 800e474:	6093      	str	r3, [r2, #8]
    gemm_4_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 640);
 800e476:	4b24      	ldr	r3, [pc, #144]	@ (800e508 <network_configure_weights+0x104>)
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800e47e:	4a25      	ldr	r2, [pc, #148]	@ (800e514 <network_configure_weights+0x110>)
 800e480:	60d3      	str	r3, [r2, #12]
    gemm_4_bias_array.format |= AI_FMT_FLAG_CONST;
 800e482:	4b25      	ldr	r3, [pc, #148]	@ (800e518 <network_configure_weights+0x114>)
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e48a:	4a23      	ldr	r2, [pc, #140]	@ (800e518 <network_configure_weights+0x114>)
 800e48c:	6013      	str	r3, [r2, #0]
    gemm_4_bias_array.data = AI_PTR(g_network_weights_map[0] + 692864);
 800e48e:	4b1e      	ldr	r3, [pc, #120]	@ (800e508 <network_configure_weights+0x104>)
 800e490:	681a      	ldr	r2, [r3, #0]
 800e492:	4b22      	ldr	r3, [pc, #136]	@ (800e51c <network_configure_weights+0x118>)
 800e494:	4413      	add	r3, r2
 800e496:	4a20      	ldr	r2, [pc, #128]	@ (800e518 <network_configure_weights+0x114>)
 800e498:	6093      	str	r3, [r2, #8]
    gemm_4_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 692864);
 800e49a:	4b1b      	ldr	r3, [pc, #108]	@ (800e508 <network_configure_weights+0x104>)
 800e49c:	681a      	ldr	r2, [r3, #0]
 800e49e:	4b1f      	ldr	r3, [pc, #124]	@ (800e51c <network_configure_weights+0x118>)
 800e4a0:	4413      	add	r3, r2
 800e4a2:	4a1d      	ldr	r2, [pc, #116]	@ (800e518 <network_configure_weights+0x114>)
 800e4a4:	60d3      	str	r3, [r2, #12]
    gemm_5_weights_array.format |= AI_FMT_FLAG_CONST;
 800e4a6:	4b1e      	ldr	r3, [pc, #120]	@ (800e520 <network_configure_weights+0x11c>)
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e4ae:	4a1c      	ldr	r2, [pc, #112]	@ (800e520 <network_configure_weights+0x11c>)
 800e4b0:	6013      	str	r3, [r2, #0]
    gemm_5_weights_array.data = AI_PTR(g_network_weights_map[0] + 693120);
 800e4b2:	4b15      	ldr	r3, [pc, #84]	@ (800e508 <network_configure_weights+0x104>)
 800e4b4:	681a      	ldr	r2, [r3, #0]
 800e4b6:	4b1b      	ldr	r3, [pc, #108]	@ (800e524 <network_configure_weights+0x120>)
 800e4b8:	4413      	add	r3, r2
 800e4ba:	4a19      	ldr	r2, [pc, #100]	@ (800e520 <network_configure_weights+0x11c>)
 800e4bc:	6093      	str	r3, [r2, #8]
    gemm_5_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 693120);
 800e4be:	4b12      	ldr	r3, [pc, #72]	@ (800e508 <network_configure_weights+0x104>)
 800e4c0:	681a      	ldr	r2, [r3, #0]
 800e4c2:	4b18      	ldr	r3, [pc, #96]	@ (800e524 <network_configure_weights+0x120>)
 800e4c4:	4413      	add	r3, r2
 800e4c6:	4a16      	ldr	r2, [pc, #88]	@ (800e520 <network_configure_weights+0x11c>)
 800e4c8:	60d3      	str	r3, [r2, #12]
    gemm_5_bias_array.format |= AI_FMT_FLAG_CONST;
 800e4ca:	4b17      	ldr	r3, [pc, #92]	@ (800e528 <network_configure_weights+0x124>)
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e4d2:	4a15      	ldr	r2, [pc, #84]	@ (800e528 <network_configure_weights+0x124>)
 800e4d4:	6013      	str	r3, [r2, #0]
    gemm_5_bias_array.data = AI_PTR(g_network_weights_map[0] + 694656);
 800e4d6:	4b0c      	ldr	r3, [pc, #48]	@ (800e508 <network_configure_weights+0x104>)
 800e4d8:	681a      	ldr	r2, [r3, #0]
 800e4da:	4b14      	ldr	r3, [pc, #80]	@ (800e52c <network_configure_weights+0x128>)
 800e4dc:	4413      	add	r3, r2
 800e4de:	4a12      	ldr	r2, [pc, #72]	@ (800e528 <network_configure_weights+0x124>)
 800e4e0:	6093      	str	r3, [r2, #8]
    gemm_5_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 694656);
 800e4e2:	4b09      	ldr	r3, [pc, #36]	@ (800e508 <network_configure_weights+0x104>)
 800e4e4:	681a      	ldr	r2, [r3, #0]
 800e4e6:	4b11      	ldr	r3, [pc, #68]	@ (800e52c <network_configure_weights+0x128>)
 800e4e8:	4413      	add	r3, r2
 800e4ea:	4a0f      	ldr	r2, [pc, #60]	@ (800e528 <network_configure_weights+0x124>)
 800e4ec:	60d3      	str	r3, [r2, #12]
    return true;
 800e4ee:	2301      	movs	r3, #1
 800e4f0:	e005      	b.n	800e4fe <network_configure_weights+0xfa>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 800e4f2:	2212      	movs	r2, #18
 800e4f4:	2130      	movs	r1, #48	@ 0x30
 800e4f6:	6878      	ldr	r0, [r7, #4]
 800e4f8:	f000 fa1c 	bl	800e934 <ai_platform_network_set_error>
  return false;
 800e4fc:	2300      	movs	r3, #0
}
 800e4fe:	4618      	mov	r0, r3
 800e500:	3708      	adds	r7, #8
 800e502:	46bd      	mov	sp, r7
 800e504:	bd80      	pop	{r7, pc}
 800e506:	bf00      	nop
 800e508:	20005dec 	.word	0x20005dec
 800e50c:	200000ac 	.word	0x200000ac
 800e510:	200000bc 	.word	0x200000bc
 800e514:	200000cc 	.word	0x200000cc
 800e518:	200000dc 	.word	0x200000dc
 800e51c:	000a9280 	.word	0x000a9280
 800e520:	200000ec 	.word	0x200000ec
 800e524:	000a9380 	.word	0x000a9380
 800e528:	200000fc 	.word	0x200000fc
 800e52c:	000a9980 	.word	0x000a9980

0800e530 <ai_network_get_error>:
}


AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 800e530:	b580      	push	{r7, lr}
 800e532:	b082      	sub	sp, #8
 800e534:	af00      	add	r7, sp, #0
 800e536:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 800e538:	6878      	ldr	r0, [r7, #4]
 800e53a:	f000 f9ef 	bl	800e91c <ai_platform_network_get_error>
 800e53e:	4603      	mov	r3, r0
}
 800e540:	4618      	mov	r0, r3
 800e542:	3708      	adds	r7, #8
 800e544:	46bd      	mov	sp, r7
 800e546:	bd80      	pop	{r7, pc}

0800e548 <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 800e548:	b580      	push	{r7, lr}
 800e54a:	b084      	sub	sp, #16
 800e54c:	af02      	add	r7, sp, #8
 800e54e:	6078      	str	r0, [r7, #4]
 800e550:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 800e552:	2300      	movs	r3, #0
 800e554:	9301      	str	r3, [sp, #4]
 800e556:	2305      	movs	r3, #5
 800e558:	9300      	str	r3, [sp, #0]
 800e55a:	2301      	movs	r3, #1
 800e55c:	4a04      	ldr	r2, [pc, #16]	@ (800e570 <ai_network_create+0x28>)
 800e55e:	6839      	ldr	r1, [r7, #0]
 800e560:	6878      	ldr	r0, [r7, #4]
 800e562:	f000 fadb 	bl	800eb1c <ai_platform_network_create>
 800e566:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 800e568:	4618      	mov	r0, r3
 800e56a:	3708      	adds	r7, #8
 800e56c:	46bd      	mov	sp, r7
 800e56e:	bd80      	pop	{r7, pc}
 800e570:	2000075c 	.word	0x2000075c

0800e574 <ai_network_inputs_get>:
}


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800e574:	b580      	push	{r7, lr}
 800e576:	b082      	sub	sp, #8
 800e578:	af00      	add	r7, sp, #0
 800e57a:	6078      	str	r0, [r7, #4]
 800e57c:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d104      	bne.n	800e58e <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800e584:	4b06      	ldr	r3, [pc, #24]	@ (800e5a0 <ai_network_inputs_get+0x2c>)
 800e586:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	4a06      	ldr	r2, [pc, #24]	@ (800e5a4 <ai_network_inputs_get+0x30>)
 800e58c:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 800e58e:	6839      	ldr	r1, [r7, #0]
 800e590:	6878      	ldr	r0, [r7, #4]
 800e592:	f000 f9d5 	bl	800e940 <ai_platform_inputs_get>
 800e596:	4603      	mov	r3, r0
}
 800e598:	4618      	mov	r0, r3
 800e59a:	3708      	adds	r7, #8
 800e59c:	46bd      	mov	sp, r7
 800e59e:	bd80      	pop	{r7, pc}
 800e5a0:	2000075c 	.word	0x2000075c
 800e5a4:	a1c00100 	.word	0xa1c00100

0800e5a8 <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800e5a8:	b580      	push	{r7, lr}
 800e5aa:	b082      	sub	sp, #8
 800e5ac:	af00      	add	r7, sp, #0
 800e5ae:	6078      	str	r0, [r7, #4]
 800e5b0:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d104      	bne.n	800e5c2 <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800e5b8:	4b06      	ldr	r3, [pc, #24]	@ (800e5d4 <ai_network_outputs_get+0x2c>)
 800e5ba:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	4a06      	ldr	r2, [pc, #24]	@ (800e5d8 <ai_network_outputs_get+0x30>)
 800e5c0:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800e5c2:	6839      	ldr	r1, [r7, #0]
 800e5c4:	6878      	ldr	r0, [r7, #4]
 800e5c6:	f000 fa33 	bl	800ea30 <ai_platform_outputs_get>
 800e5ca:	4603      	mov	r3, r0
}
 800e5cc:	4618      	mov	r0, r3
 800e5ce:	3708      	adds	r7, #8
 800e5d0:	46bd      	mov	sp, r7
 800e5d2:	bd80      	pop	{r7, pc}
 800e5d4:	2000075c 	.word	0x2000075c
 800e5d8:	a1c00100 	.word	0xa1c00100

0800e5dc <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 800e5dc:	b580      	push	{r7, lr}
 800e5de:	b084      	sub	sp, #16
 800e5e0:	af00      	add	r7, sp, #0
 800e5e2:	6078      	str	r0, [r7, #4]
 800e5e4:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 800e5e6:	6839      	ldr	r1, [r7, #0]
 800e5e8:	6878      	ldr	r0, [r7, #4]
 800e5ea:	f000 fad9 	bl	800eba0 <ai_platform_network_init>
 800e5ee:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 800e5f0:	2301      	movs	r3, #1
 800e5f2:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d101      	bne.n	800e5fe <ai_network_init+0x22>
 800e5fa:	2300      	movs	r3, #0
 800e5fc:	e026      	b.n	800e64c <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 800e5fe:	6839      	ldr	r1, [r7, #0]
 800e600:	68f8      	ldr	r0, [r7, #12]
 800e602:	f7ff feff 	bl	800e404 <network_configure_weights>
 800e606:	4603      	mov	r3, r0
 800e608:	461a      	mov	r2, r3
 800e60a:	7afb      	ldrb	r3, [r7, #11]
 800e60c:	4013      	ands	r3, r2
 800e60e:	2b00      	cmp	r3, #0
 800e610:	bf14      	ite	ne
 800e612:	2301      	movne	r3, #1
 800e614:	2300      	moveq	r3, #0
 800e616:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 800e618:	6839      	ldr	r1, [r7, #0]
 800e61a:	68f8      	ldr	r0, [r7, #12]
 800e61c:	f7ff fe76 	bl	800e30c <network_configure_activations>
 800e620:	4603      	mov	r3, r0
 800e622:	461a      	mov	r2, r3
 800e624:	7afb      	ldrb	r3, [r7, #11]
 800e626:	4013      	ands	r3, r2
 800e628:	2b00      	cmp	r3, #0
 800e62a:	bf14      	ite	ne
 800e62c:	2301      	movne	r3, #1
 800e62e:	2300      	moveq	r3, #0
 800e630:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 800e632:	6878      	ldr	r0, [r7, #4]
 800e634:	f000 fb74 	bl	800ed20 <ai_platform_network_post_init>
 800e638:	4603      	mov	r3, r0
 800e63a:	461a      	mov	r2, r3
 800e63c:	7afb      	ldrb	r3, [r7, #11]
 800e63e:	4013      	ands	r3, r2
 800e640:	2b00      	cmp	r3, #0
 800e642:	bf14      	ite	ne
 800e644:	2301      	movne	r3, #1
 800e646:	2300      	moveq	r3, #0
 800e648:	72fb      	strb	r3, [r7, #11]

  return ok;
 800e64a:	7afb      	ldrb	r3, [r7, #11]
}
 800e64c:	4618      	mov	r0, r3
 800e64e:	3710      	adds	r7, #16
 800e650:	46bd      	mov	sp, r7
 800e652:	bd80      	pop	{r7, pc}

0800e654 <ai_network_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_activations_buffer_get(const ai_handle ptr)
{
 800e654:	b4b0      	push	{r4, r5, r7}
 800e656:	b08f      	sub	sp, #60	@ 0x3c
 800e658:	af00      	add	r7, sp, #0
 800e65a:	6078      	str	r0, [r7, #4]
 800e65c:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 800e65e:	4b15      	ldr	r3, [pc, #84]	@ (800e6b4 <ai_network_data_activations_buffer_get+0x60>)
 800e660:	61fb      	str	r3, [r7, #28]
 800e662:	683b      	ldr	r3, [r7, #0]
 800e664:	623b      	str	r3, [r7, #32]
 800e666:	2300      	movs	r3, #0
 800e668:	627b      	str	r3, [r7, #36]	@ 0x24
 800e66a:	2300      	movs	r3, #0
 800e66c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e66e:	4b12      	ldr	r3, [pc, #72]	@ (800e6b8 <ai_network_data_activations_buffer_get+0x64>)
 800e670:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e672:	2301      	movs	r3, #1
 800e674:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800e678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e67a:	2204      	movs	r2, #4
 800e67c:	f362 231f 	bfi	r3, r2, #8, #24
 800e680:	633b      	str	r3, [r7, #48]	@ 0x30
 800e682:	4b0e      	ldr	r3, [pc, #56]	@ (800e6bc <ai_network_data_activations_buffer_get+0x68>)
 800e684:	f107 040c 	add.w	r4, r7, #12
 800e688:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e68a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800e68e:	f107 030c 	add.w	r3, r7, #12
 800e692:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_ACTIVATIONS_SIZE, 1, AI_NETWORK_DATA_ACTIVATIONS_COUNT),
    AI_NETWORK_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	461d      	mov	r5, r3
 800e698:	f107 041c 	add.w	r4, r7, #28
 800e69c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e69e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e6a0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800e6a4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800e6a8:	6878      	ldr	r0, [r7, #4]
 800e6aa:	373c      	adds	r7, #60	@ 0x3c
 800e6ac:	46bd      	mov	sp, r7
 800e6ae:	bcb0      	pop	{r4, r5, r7}
 800e6b0:	4770      	bx	lr
 800e6b2:	bf00      	nop
 800e6b4:	00040440 	.word	0x00040440
 800e6b8:	00010630 	.word	0x00010630
 800e6bc:	08014794 	.word	0x08014794

0800e6c0 <ai_network_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_weights_buffer_get(const ai_handle ptr)
{
 800e6c0:	b4b0      	push	{r4, r5, r7}
 800e6c2:	b08f      	sub	sp, #60	@ 0x3c
 800e6c4:	af00      	add	r7, sp, #0
 800e6c6:	6078      	str	r0, [r7, #4]
 800e6c8:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 800e6ca:	4b15      	ldr	r3, [pc, #84]	@ (800e720 <ai_network_data_weights_buffer_get+0x60>)
 800e6cc:	61fb      	str	r3, [r7, #28]
 800e6ce:	683b      	ldr	r3, [r7, #0]
 800e6d0:	623b      	str	r3, [r7, #32]
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	627b      	str	r3, [r7, #36]	@ 0x24
 800e6d6:	2300      	movs	r3, #0
 800e6d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e6da:	4b12      	ldr	r3, [pc, #72]	@ (800e724 <ai_network_data_weights_buffer_get+0x64>)
 800e6dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e6de:	2301      	movs	r3, #1
 800e6e0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800e6e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6e6:	2204      	movs	r2, #4
 800e6e8:	f362 231f 	bfi	r3, r2, #8, #24
 800e6ec:	633b      	str	r3, [r7, #48]	@ 0x30
 800e6ee:	4b0e      	ldr	r3, [pc, #56]	@ (800e728 <ai_network_data_weights_buffer_get+0x68>)
 800e6f0:	f107 040c 	add.w	r4, r7, #12
 800e6f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e6f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800e6fa:	f107 030c 	add.w	r3, r7, #12
 800e6fe:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_WEIGHTS_SIZE, 1, AI_NETWORK_DATA_WEIGHTS_COUNT),
    AI_NETWORK_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	461d      	mov	r5, r3
 800e704:	f107 041c 	add.w	r4, r7, #28
 800e708:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e70a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e70c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800e710:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800e714:	6878      	ldr	r0, [r7, #4]
 800e716:	373c      	adds	r7, #60	@ 0x3c
 800e718:	46bd      	mov	sp, r7
 800e71a:	bcb0      	pop	{r4, r5, r7}
 800e71c:	4770      	bx	lr
 800e71e:	bf00      	nop
 800e720:	40040440 	.word	0x40040440
 800e724:	000a9998 	.word	0x000a9998
 800e728:	080147a4 	.word	0x080147a4

0800e72c <ai_network_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_network_data_weights_get(void)
{
 800e72c:	b480      	push	{r7}
 800e72e:	af00      	add	r7, sp, #0
  return AI_HANDLE_PTR(g_network_weights_table);
 800e730:	4b02      	ldr	r3, [pc, #8]	@ (800e73c <ai_network_data_weights_get+0x10>)

}
 800e732:	4618      	mov	r0, r3
 800e734:	46bd      	mov	sp, r7
 800e736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e73a:	4770      	bx	lr
 800e73c:	20000800 	.word	0x20000800

0800e740 <ai_buffer_get_size>:
 800e740:	b368      	cbz	r0, 800e79e <ai_buffer_get_size+0x5e>
 800e742:	4b17      	ldr	r3, [pc, #92]	@ (800e7a0 <ai_buffer_get_size+0x60>)
 800e744:	4a17      	ldr	r2, [pc, #92]	@ (800e7a4 <ai_buffer_get_size+0x64>)
 800e746:	b410      	push	{r4}
 800e748:	6804      	ldr	r4, [r0, #0]
 800e74a:	4023      	ands	r3, r4
 800e74c:	4293      	cmp	r3, r2
 800e74e:	d123      	bne.n	800e798 <ai_buffer_get_size+0x58>
 800e750:	b311      	cbz	r1, 800e798 <ai_buffer_get_size+0x58>
 800e752:	6984      	ldr	r4, [r0, #24]
 800e754:	6862      	ldr	r2, [r4, #4]
 800e756:	321f      	adds	r2, #31
 800e758:	f022 021f 	bic.w	r2, r2, #31
 800e75c:	7d03      	ldrb	r3, [r0, #20]
 800e75e:	6941      	ldr	r1, [r0, #20]
 800e760:	f1a3 0301 	sub.w	r3, r3, #1
 800e764:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800e768:	fab3 f383 	clz	r3, r3
 800e76c:	095b      	lsrs	r3, r3, #5
 800e76e:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800e772:	da0c      	bge.n	800e78e <ai_buffer_get_size+0x4e>
 800e774:	2b01      	cmp	r3, #1
 800e776:	d103      	bne.n	800e780 <ai_buffer_get_size+0x40>
 800e778:	2802      	cmp	r0, #2
 800e77a:	f04f 0302 	mov.w	r3, #2
 800e77e:	d006      	beq.n	800e78e <ai_buffer_get_size+0x4e>
 800e780:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800e784:	3301      	adds	r3, #1
 800e786:	4298      	cmp	r0, r3
 800e788:	fb01 f202 	mul.w	r2, r1, r2
 800e78c:	d1f2      	bne.n	800e774 <ai_buffer_get_size+0x34>
 800e78e:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 800e792:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e796:	4770      	bx	lr
 800e798:	6984      	ldr	r4, [r0, #24]
 800e79a:	6862      	ldr	r2, [r4, #4]
 800e79c:	e7de      	b.n	800e75c <ai_buffer_get_size+0x1c>
 800e79e:	4770      	bx	lr
 800e7a0:	017fffff 	.word	0x017fffff
 800e7a4:	000400c0 	.word	0x000400c0

0800e7a8 <ai_buffer_array_sane>:
 800e7a8:	b138      	cbz	r0, 800e7ba <ai_buffer_array_sane+0x12>
 800e7aa:	6843      	ldr	r3, [r0, #4]
 800e7ac:	b123      	cbz	r3, 800e7b8 <ai_buffer_array_sane+0x10>
 800e7ae:	8840      	ldrh	r0, [r0, #2]
 800e7b0:	3800      	subs	r0, #0
 800e7b2:	bf18      	it	ne
 800e7b4:	2001      	movne	r0, #1
 800e7b6:	4770      	bx	lr
 800e7b8:	4618      	mov	r0, r3
 800e7ba:	4770      	bx	lr

0800e7bc <ai_platform_get_weights_map>:
 800e7bc:	2900      	cmp	r1, #0
 800e7be:	bf18      	it	ne
 800e7c0:	2800      	cmpne	r0, #0
 800e7c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7c4:	bf0c      	ite	eq
 800e7c6:	2401      	moveq	r4, #1
 800e7c8:	2400      	movne	r4, #0
 800e7ca:	2a00      	cmp	r2, #0
 800e7cc:	bf08      	it	eq
 800e7ce:	f044 0401 	orreq.w	r4, r4, #1
 800e7d2:	b114      	cbz	r4, 800e7da <ai_platform_get_weights_map+0x1e>
 800e7d4:	2400      	movs	r4, #0
 800e7d6:	4620      	mov	r0, r4
 800e7d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e7da:	4616      	mov	r6, r2
 800e7dc:	4b22      	ldr	r3, [pc, #136]	@ (800e868 <ai_platform_get_weights_map+0xac>)
 800e7de:	6812      	ldr	r2, [r2, #0]
 800e7e0:	4605      	mov	r5, r0
 800e7e2:	460f      	mov	r7, r1
 800e7e4:	429a      	cmp	r2, r3
 800e7e6:	d022      	beq.n	800e82e <ai_platform_get_weights_map+0x72>
 800e7e8:	6870      	ldr	r0, [r6, #4]
 800e7ea:	2800      	cmp	r0, #0
 800e7ec:	d0f2      	beq.n	800e7d4 <ai_platform_get_weights_map+0x18>
 800e7ee:	6806      	ldr	r6, [r0, #0]
 800e7f0:	429e      	cmp	r6, r3
 800e7f2:	d006      	beq.n	800e802 <ai_platform_get_weights_map+0x46>
 800e7f4:	f1a1 0401 	sub.w	r4, r1, #1
 800e7f8:	6028      	str	r0, [r5, #0]
 800e7fa:	fab4 f484 	clz	r4, r4
 800e7fe:	0964      	lsrs	r4, r4, #5
 800e800:	e7e9      	b.n	800e7d6 <ai_platform_get_weights_map+0x1a>
 800e802:	3d04      	subs	r5, #4
 800e804:	4602      	mov	r2, r0
 800e806:	4621      	mov	r1, r4
 800e808:	e000      	b.n	800e80c <ai_platform_get_weights_map+0x50>
 800e80a:	4619      	mov	r1, r3
 800e80c:	f852 3f04 	ldr.w	r3, [r2, #4]!
 800e810:	42b3      	cmp	r3, r6
 800e812:	d025      	beq.n	800e860 <ai_platform_get_weights_map+0xa4>
 800e814:	f845 3f04 	str.w	r3, [r5, #4]!
 800e818:	1c4b      	adds	r3, r1, #1
 800e81a:	429f      	cmp	r7, r3
 800e81c:	d8f5      	bhi.n	800e80a <ai_platform_get_weights_map+0x4e>
 800e81e:	d1da      	bne.n	800e7d6 <ai_platform_get_weights_map+0x1a>
 800e820:	3102      	adds	r1, #2
 800e822:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 800e826:	42b3      	cmp	r3, r6
 800e828:	d1d5      	bne.n	800e7d6 <ai_platform_get_weights_map+0x1a>
 800e82a:	2401      	movs	r4, #1
 800e82c:	e7d3      	b.n	800e7d6 <ai_platform_get_weights_map+0x1a>
 800e82e:	1d30      	adds	r0, r6, #4
 800e830:	f7ff ffba 	bl	800e7a8 <ai_buffer_array_sane>
 800e834:	2800      	cmp	r0, #0
 800e836:	d0cd      	beq.n	800e7d4 <ai_platform_get_weights_map+0x18>
 800e838:	88f3      	ldrh	r3, [r6, #6]
 800e83a:	429f      	cmp	r7, r3
 800e83c:	d1ca      	bne.n	800e7d4 <ai_platform_get_weights_map+0x18>
 800e83e:	3d04      	subs	r5, #4
 800e840:	4622      	mov	r2, r4
 800e842:	68b3      	ldr	r3, [r6, #8]
 800e844:	4423      	add	r3, r4
 800e846:	341c      	adds	r4, #28
 800e848:	685b      	ldr	r3, [r3, #4]
 800e84a:	b123      	cbz	r3, 800e856 <ai_platform_get_weights_map+0x9a>
 800e84c:	3201      	adds	r2, #1
 800e84e:	f845 3f04 	str.w	r3, [r5, #4]!
 800e852:	4297      	cmp	r7, r2
 800e854:	d8f5      	bhi.n	800e842 <ai_platform_get_weights_map+0x86>
 800e856:	1abc      	subs	r4, r7, r2
 800e858:	fab4 f484 	clz	r4, r4
 800e85c:	0964      	lsrs	r4, r4, #5
 800e85e:	e7ba      	b.n	800e7d6 <ai_platform_get_weights_map+0x1a>
 800e860:	428f      	cmp	r7, r1
 800e862:	d1b8      	bne.n	800e7d6 <ai_platform_get_weights_map+0x1a>
 800e864:	e7e1      	b.n	800e82a <ai_platform_get_weights_map+0x6e>
 800e866:	bf00      	nop
 800e868:	a1facade 	.word	0xa1facade

0800e86c <ai_platform_get_activations_map>:
 800e86c:	2900      	cmp	r1, #0
 800e86e:	bf18      	it	ne
 800e870:	2800      	cmpne	r0, #0
 800e872:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e874:	bf0c      	ite	eq
 800e876:	2401      	moveq	r4, #1
 800e878:	2400      	movne	r4, #0
 800e87a:	2a00      	cmp	r2, #0
 800e87c:	bf08      	it	eq
 800e87e:	f044 0401 	orreq.w	r4, r4, #1
 800e882:	b114      	cbz	r4, 800e88a <ai_platform_get_activations_map+0x1e>
 800e884:	2400      	movs	r4, #0
 800e886:	4620      	mov	r0, r4
 800e888:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e88a:	4616      	mov	r6, r2
 800e88c:	4b22      	ldr	r3, [pc, #136]	@ (800e918 <ai_platform_get_activations_map+0xac>)
 800e88e:	6812      	ldr	r2, [r2, #0]
 800e890:	4605      	mov	r5, r0
 800e892:	460f      	mov	r7, r1
 800e894:	429a      	cmp	r2, r3
 800e896:	d022      	beq.n	800e8de <ai_platform_get_activations_map+0x72>
 800e898:	6a30      	ldr	r0, [r6, #32]
 800e89a:	2800      	cmp	r0, #0
 800e89c:	d0f2      	beq.n	800e884 <ai_platform_get_activations_map+0x18>
 800e89e:	6806      	ldr	r6, [r0, #0]
 800e8a0:	429e      	cmp	r6, r3
 800e8a2:	d006      	beq.n	800e8b2 <ai_platform_get_activations_map+0x46>
 800e8a4:	f1a1 0401 	sub.w	r4, r1, #1
 800e8a8:	6028      	str	r0, [r5, #0]
 800e8aa:	fab4 f484 	clz	r4, r4
 800e8ae:	0964      	lsrs	r4, r4, #5
 800e8b0:	e7e9      	b.n	800e886 <ai_platform_get_activations_map+0x1a>
 800e8b2:	3d04      	subs	r5, #4
 800e8b4:	4602      	mov	r2, r0
 800e8b6:	4621      	mov	r1, r4
 800e8b8:	e000      	b.n	800e8bc <ai_platform_get_activations_map+0x50>
 800e8ba:	4619      	mov	r1, r3
 800e8bc:	f852 3f04 	ldr.w	r3, [r2, #4]!
 800e8c0:	42b3      	cmp	r3, r6
 800e8c2:	d026      	beq.n	800e912 <ai_platform_get_activations_map+0xa6>
 800e8c4:	f845 3f04 	str.w	r3, [r5, #4]!
 800e8c8:	1c4b      	adds	r3, r1, #1
 800e8ca:	429f      	cmp	r7, r3
 800e8cc:	d8f5      	bhi.n	800e8ba <ai_platform_get_activations_map+0x4e>
 800e8ce:	d1da      	bne.n	800e886 <ai_platform_get_activations_map+0x1a>
 800e8d0:	3102      	adds	r1, #2
 800e8d2:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 800e8d6:	42b3      	cmp	r3, r6
 800e8d8:	d1d5      	bne.n	800e886 <ai_platform_get_activations_map+0x1a>
 800e8da:	2401      	movs	r4, #1
 800e8dc:	e7d3      	b.n	800e886 <ai_platform_get_activations_map+0x1a>
 800e8de:	f106 000c 	add.w	r0, r6, #12
 800e8e2:	f7ff ff61 	bl	800e7a8 <ai_buffer_array_sane>
 800e8e6:	2800      	cmp	r0, #0
 800e8e8:	d0cc      	beq.n	800e884 <ai_platform_get_activations_map+0x18>
 800e8ea:	89f3      	ldrh	r3, [r6, #14]
 800e8ec:	429f      	cmp	r7, r3
 800e8ee:	d1c9      	bne.n	800e884 <ai_platform_get_activations_map+0x18>
 800e8f0:	3d04      	subs	r5, #4
 800e8f2:	4622      	mov	r2, r4
 800e8f4:	6933      	ldr	r3, [r6, #16]
 800e8f6:	4423      	add	r3, r4
 800e8f8:	341c      	adds	r4, #28
 800e8fa:	685b      	ldr	r3, [r3, #4]
 800e8fc:	b123      	cbz	r3, 800e908 <ai_platform_get_activations_map+0x9c>
 800e8fe:	3201      	adds	r2, #1
 800e900:	f845 3f04 	str.w	r3, [r5, #4]!
 800e904:	4297      	cmp	r7, r2
 800e906:	d8f5      	bhi.n	800e8f4 <ai_platform_get_activations_map+0x88>
 800e908:	1abc      	subs	r4, r7, r2
 800e90a:	fab4 f484 	clz	r4, r4
 800e90e:	0964      	lsrs	r4, r4, #5
 800e910:	e7b9      	b.n	800e886 <ai_platform_get_activations_map+0x1a>
 800e912:	428f      	cmp	r7, r1
 800e914:	d1b7      	bne.n	800e886 <ai_platform_get_activations_map+0x1a>
 800e916:	e7e0      	b.n	800e8da <ai_platform_get_activations_map+0x6e>
 800e918:	a1facade 	.word	0xa1facade

0800e91c <ai_platform_network_get_error>:
 800e91c:	4b04      	ldr	r3, [pc, #16]	@ (800e930 <ai_platform_network_get_error+0x14>)
 800e91e:	6802      	ldr	r2, [r0, #0]
 800e920:	4393      	bics	r3, r2
 800e922:	d102      	bne.n	800e92a <ai_platform_network_get_error+0xe>
 800e924:	300c      	adds	r0, #12
 800e926:	f000 ba2d 	b.w	800ed84 <core_get_error>
 800e92a:	f241 0010 	movw	r0, #4112	@ 0x1010
 800e92e:	4770      	bx	lr
 800e930:	a1c00100 	.word	0xa1c00100

0800e934 <ai_platform_network_set_error>:
 800e934:	b110      	cbz	r0, 800e93c <ai_platform_network_set_error+0x8>
 800e936:	300c      	adds	r0, #12
 800e938:	f000 ba2a 	b.w	800ed90 <core_set_error>
 800e93c:	4770      	bx	lr
 800e93e:	bf00      	nop

0800e940 <ai_platform_inputs_get>:
 800e940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e944:	4b39      	ldr	r3, [pc, #228]	@ (800ea2c <ai_platform_inputs_get+0xec>)
 800e946:	b085      	sub	sp, #20
 800e948:	6802      	ldr	r2, [r0, #0]
 800e94a:	4393      	bics	r3, r2
 800e94c:	e9cd 1002 	strd	r1, r0, [sp, #8]
 800e950:	d162      	bne.n	800ea18 <ai_platform_inputs_get+0xd8>
 800e952:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800e954:	2b00      	cmp	r3, #0
 800e956:	d051      	beq.n	800e9fc <ai_platform_inputs_get+0xbc>
 800e958:	f8d0 a034 	ldr.w	sl, [r0, #52]	@ 0x34
 800e95c:	f1ba 0f00 	cmp.w	sl, #0
 800e960:	d04c      	beq.n	800e9fc <ai_platform_inputs_get+0xbc>
 800e962:	f04f 0900 	mov.w	r9, #0
 800e966:	464d      	mov	r5, r9
 800e968:	e016      	b.n	800e998 <ai_platform_inputs_get+0x58>
 800e96a:	9901      	ldr	r1, [sp, #4]
 800e96c:	2301      	movs	r3, #1
 800e96e:	f848 3001 	str.w	r3, [r8, r1]
 800e972:	69b1      	ldr	r1, [r6, #24]
 800e974:	f04f 0301 	mov.w	r3, #1
 800e978:	684e      	ldr	r6, [r1, #4]
 800e97a:	3501      	adds	r5, #1
 800e97c:	f109 091c 	add.w	r9, r9, #28
 800e980:	7523      	strb	r3, [r4, #20]
 800e982:	2300      	movs	r3, #0
 800e984:	6961      	ldr	r1, [r4, #20]
 800e986:	6020      	str	r0, [r4, #0]
 800e988:	f36b 211f 	bfi	r1, fp, #8, #24
 800e98c:	e9c4 c701 	strd	ip, r7, [r4, #4]
 800e990:	e9c4 3603 	strd	r3, r6, [r4, #12]
 800e994:	e9c4 1205 	strd	r1, r2, [r4, #20]
 800e998:	f8ba 3000 	ldrh.w	r3, [sl]
 800e99c:	b2ac      	uxth	r4, r5
 800e99e:	42ab      	cmp	r3, r5
 800e9a0:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 800e9a4:	9301      	str	r3, [sp, #4]
 800e9a6:	d93b      	bls.n	800ea20 <ai_platform_inputs_get+0xe0>
 800e9a8:	f8da 3004 	ldr.w	r3, [sl, #4]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d037      	beq.n	800ea20 <ai_platform_inputs_get+0xe0>
 800e9b0:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 800e9b4:	2e00      	cmp	r6, #0
 800e9b6:	d033      	beq.n	800ea20 <ai_platform_inputs_get+0xe0>
 800e9b8:	f8da 3008 	ldr.w	r3, [sl, #8]
 800e9bc:	69b2      	ldr	r2, [r6, #24]
 800e9be:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 800e9c2:	6810      	ldr	r0, [r2, #0]
 800e9c4:	68b3      	ldr	r3, [r6, #8]
 800e9c6:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 800e9ca:	68f2      	ldr	r2, [r6, #12]
 800e9cc:	444c      	add	r4, r9
 800e9ce:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 800e9d2:	9200      	str	r2, [sp, #0]
 800e9d4:	f002 fd6c 	bl	80114b0 <ai_array_to_buffer_fmt>
 800e9d8:	69b1      	ldr	r1, [r6, #24]
 800e9da:	9a00      	ldr	r2, [sp, #0]
 800e9dc:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800e9e0:	2f00      	cmp	r7, #0
 800e9e2:	d0c7      	beq.n	800e974 <ai_platform_inputs_get+0x34>
 800e9e4:	2100      	movs	r1, #0
 800e9e6:	f848 1035 	str.w	r1, [r8, r5, lsl #3]
 800e9ea:	6831      	ldr	r1, [r6, #0]
 800e9ec:	6079      	str	r1, [r7, #4]
 800e9ee:	b111      	cbz	r1, 800e9f6 <ai_platform_inputs_get+0xb6>
 800e9f0:	8849      	ldrh	r1, [r1, #2]
 800e9f2:	2900      	cmp	r1, #0
 800e9f4:	d1b9      	bne.n	800e96a <ai_platform_inputs_get+0x2a>
 800e9f6:	69b1      	ldr	r1, [r6, #24]
 800e9f8:	2700      	movs	r7, #0
 800e9fa:	e7bb      	b.n	800e974 <ai_platform_inputs_get+0x34>
 800e9fc:	9803      	ldr	r0, [sp, #12]
 800e9fe:	2400      	movs	r4, #0
 800ea00:	2218      	movs	r2, #24
 800ea02:	2111      	movs	r1, #17
 800ea04:	300c      	adds	r0, #12
 800ea06:	f000 f9c3 	bl	800ed90 <core_set_error>
 800ea0a:	4620      	mov	r0, r4
 800ea0c:	9b02      	ldr	r3, [sp, #8]
 800ea0e:	b103      	cbz	r3, 800ea12 <ai_platform_inputs_get+0xd2>
 800ea10:	801c      	strh	r4, [r3, #0]
 800ea12:	b005      	add	sp, #20
 800ea14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea18:	2000      	movs	r0, #0
 800ea1a:	b005      	add	sp, #20
 800ea1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea20:	2c00      	cmp	r4, #0
 800ea22:	d0eb      	beq.n	800e9fc <ai_platform_inputs_get+0xbc>
 800ea24:	f8da 3008 	ldr.w	r3, [sl, #8]
 800ea28:	6858      	ldr	r0, [r3, #4]
 800ea2a:	e7ef      	b.n	800ea0c <ai_platform_inputs_get+0xcc>
 800ea2c:	a1c00100 	.word	0xa1c00100

0800ea30 <ai_platform_outputs_get>:
 800ea30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea34:	4b38      	ldr	r3, [pc, #224]	@ (800eb18 <ai_platform_outputs_get+0xe8>)
 800ea36:	b085      	sub	sp, #20
 800ea38:	6802      	ldr	r2, [r0, #0]
 800ea3a:	4393      	bics	r3, r2
 800ea3c:	e9cd 1002 	strd	r1, r0, [sp, #8]
 800ea40:	d15f      	bne.n	800eb02 <ai_platform_outputs_get+0xd2>
 800ea42:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800ea44:	2b01      	cmp	r3, #1
 800ea46:	d94e      	bls.n	800eae6 <ai_platform_outputs_get+0xb6>
 800ea48:	f04f 0900 	mov.w	r9, #0
 800ea4c:	f8d0 a034 	ldr.w	sl, [r0, #52]	@ 0x34
 800ea50:	464d      	mov	r5, r9
 800ea52:	e016      	b.n	800ea82 <ai_platform_outputs_get+0x52>
 800ea54:	9901      	ldr	r1, [sp, #4]
 800ea56:	2301      	movs	r3, #1
 800ea58:	f848 3001 	str.w	r3, [r8, r1]
 800ea5c:	69b1      	ldr	r1, [r6, #24]
 800ea5e:	f04f 0301 	mov.w	r3, #1
 800ea62:	684e      	ldr	r6, [r1, #4]
 800ea64:	3501      	adds	r5, #1
 800ea66:	f109 091c 	add.w	r9, r9, #28
 800ea6a:	7523      	strb	r3, [r4, #20]
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	6961      	ldr	r1, [r4, #20]
 800ea70:	6020      	str	r0, [r4, #0]
 800ea72:	f36b 211f 	bfi	r1, fp, #8, #24
 800ea76:	e9c4 c701 	strd	ip, r7, [r4, #4]
 800ea7a:	e9c4 3603 	strd	r3, r6, [r4, #12]
 800ea7e:	e9c4 1205 	strd	r1, r2, [r4, #20]
 800ea82:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800ea86:	b2ac      	uxth	r4, r5
 800ea88:	42ab      	cmp	r3, r5
 800ea8a:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 800ea8e:	9301      	str	r3, [sp, #4]
 800ea90:	d93b      	bls.n	800eb0a <ai_platform_outputs_get+0xda>
 800ea92:	f8da 3010 	ldr.w	r3, [sl, #16]
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	d037      	beq.n	800eb0a <ai_platform_outputs_get+0xda>
 800ea9a:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 800ea9e:	2e00      	cmp	r6, #0
 800eaa0:	d033      	beq.n	800eb0a <ai_platform_outputs_get+0xda>
 800eaa2:	f8da 3014 	ldr.w	r3, [sl, #20]
 800eaa6:	69b2      	ldr	r2, [r6, #24]
 800eaa8:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 800eaac:	6810      	ldr	r0, [r2, #0]
 800eaae:	68b3      	ldr	r3, [r6, #8]
 800eab0:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 800eab4:	68f2      	ldr	r2, [r6, #12]
 800eab6:	444c      	add	r4, r9
 800eab8:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 800eabc:	9200      	str	r2, [sp, #0]
 800eabe:	f002 fcf7 	bl	80114b0 <ai_array_to_buffer_fmt>
 800eac2:	69b1      	ldr	r1, [r6, #24]
 800eac4:	9a00      	ldr	r2, [sp, #0]
 800eac6:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800eaca:	2f00      	cmp	r7, #0
 800eacc:	d0c7      	beq.n	800ea5e <ai_platform_outputs_get+0x2e>
 800eace:	2100      	movs	r1, #0
 800ead0:	f848 1035 	str.w	r1, [r8, r5, lsl #3]
 800ead4:	6831      	ldr	r1, [r6, #0]
 800ead6:	6079      	str	r1, [r7, #4]
 800ead8:	b111      	cbz	r1, 800eae0 <ai_platform_outputs_get+0xb0>
 800eada:	8849      	ldrh	r1, [r1, #2]
 800eadc:	2900      	cmp	r1, #0
 800eade:	d1b9      	bne.n	800ea54 <ai_platform_outputs_get+0x24>
 800eae0:	69b1      	ldr	r1, [r6, #24]
 800eae2:	2700      	movs	r7, #0
 800eae4:	e7bb      	b.n	800ea5e <ai_platform_outputs_get+0x2e>
 800eae6:	9803      	ldr	r0, [sp, #12]
 800eae8:	2400      	movs	r4, #0
 800eaea:	2218      	movs	r2, #24
 800eaec:	2111      	movs	r1, #17
 800eaee:	300c      	adds	r0, #12
 800eaf0:	f000 f94e 	bl	800ed90 <core_set_error>
 800eaf4:	4620      	mov	r0, r4
 800eaf6:	9b02      	ldr	r3, [sp, #8]
 800eaf8:	b103      	cbz	r3, 800eafc <ai_platform_outputs_get+0xcc>
 800eafa:	801c      	strh	r4, [r3, #0]
 800eafc:	b005      	add	sp, #20
 800eafe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb02:	2000      	movs	r0, #0
 800eb04:	b005      	add	sp, #20
 800eb06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb0a:	2c00      	cmp	r4, #0
 800eb0c:	d0eb      	beq.n	800eae6 <ai_platform_outputs_get+0xb6>
 800eb0e:	f8da 3014 	ldr.w	r3, [sl, #20]
 800eb12:	6858      	ldr	r0, [r3, #4]
 800eb14:	e7ef      	b.n	800eaf6 <ai_platform_outputs_get+0xc6>
 800eb16:	bf00      	nop
 800eb18:	a1c00100 	.word	0xa1c00100

0800eb1c <ai_platform_network_create>:
 800eb1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eb20:	b083      	sub	sp, #12
 800eb22:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 800eb26:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 800eb2a:	b320      	cbz	r0, 800eb76 <ai_platform_network_create+0x5a>
 800eb2c:	6002      	str	r2, [r0, #0]
 800eb2e:	4616      	mov	r6, r2
 800eb30:	461f      	mov	r7, r3
 800eb32:	4604      	mov	r4, r0
 800eb34:	f000 f924 	bl	800ed80 <core_init>
 800eb38:	b970      	cbnz	r0, 800eb58 <ai_platform_network_create+0x3c>
 800eb3a:	2530      	movs	r5, #48	@ 0x30
 800eb3c:	2300      	movs	r3, #0
 800eb3e:	6023      	str	r3, [r4, #0]
 800eb40:	2410      	movs	r4, #16
 800eb42:	464a      	mov	r2, r9
 800eb44:	4641      	mov	r1, r8
 800eb46:	4638      	mov	r0, r7
 800eb48:	f002 fd4a 	bl	80115e0 <ai_version_get>
 800eb4c:	60b0      	str	r0, [r6, #8]
 800eb4e:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800eb52:	b003      	add	sp, #12
 800eb54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb58:	2200      	movs	r2, #0
 800eb5a:	4641      	mov	r1, r8
 800eb5c:	4638      	mov	r0, r7
 800eb5e:	f002 fd3f 	bl	80115e0 <ai_version_get>
 800eb62:	4605      	mov	r5, r0
 800eb64:	2200      	movs	r2, #0
 800eb66:	2105      	movs	r1, #5
 800eb68:	2001      	movs	r0, #1
 800eb6a:	f002 fd39 	bl	80115e0 <ai_version_get>
 800eb6e:	4285      	cmp	r5, r0
 800eb70:	d008      	beq.n	800eb84 <ai_platform_network_create+0x68>
 800eb72:	2501      	movs	r5, #1
 800eb74:	e7e2      	b.n	800eb3c <ai_platform_network_create+0x20>
 800eb76:	2510      	movs	r5, #16
 800eb78:	462c      	mov	r4, r5
 800eb7a:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800eb7e:	b003      	add	sp, #12
 800eb80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb84:	4b05      	ldr	r3, [pc, #20]	@ (800eb9c <ai_platform_network_create+0x80>)
 800eb86:	a801      	add	r0, sp, #4
 800eb88:	9301      	str	r3, [sp, #4]
 800eb8a:	f000 f90d 	bl	800eda8 <ai_check_custom_types>
 800eb8e:	b110      	cbz	r0, 800eb96 <ai_platform_network_create+0x7a>
 800eb90:	2400      	movs	r4, #0
 800eb92:	4625      	mov	r5, r4
 800eb94:	e7d5      	b.n	800eb42 <ai_platform_network_create+0x26>
 800eb96:	2502      	movs	r5, #2
 800eb98:	e7d0      	b.n	800eb3c <ai_platform_network_create+0x20>
 800eb9a:	bf00      	nop
 800eb9c:	84048403 	.word	0x84048403

0800eba0 <ai_platform_network_init>:
 800eba0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eba4:	4a5c      	ldr	r2, [pc, #368]	@ (800ed18 <ai_platform_network_init+0x178>)
 800eba6:	460c      	mov	r4, r1
 800eba8:	6801      	ldr	r1, [r0, #0]
 800ebaa:	438a      	bics	r2, r1
 800ebac:	d133      	bne.n	800ec16 <ai_platform_network_init+0x76>
 800ebae:	4605      	mov	r5, r0
 800ebb0:	2c00      	cmp	r4, #0
 800ebb2:	f000 8093 	beq.w	800ecdc <ai_platform_network_init+0x13c>
 800ebb6:	f8d4 b000 	ldr.w	fp, [r4]
 800ebba:	4a58      	ldr	r2, [pc, #352]	@ (800ed1c <ai_platform_network_init+0x17c>)
 800ebbc:	4593      	cmp	fp, r2
 800ebbe:	d10f      	bne.n	800ebe0 <ai_platform_network_init+0x40>
 800ebc0:	e9d4 e803 	ldrd	lr, r8, [r4, #12]
 800ebc4:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800ebc8:	4b53      	ldr	r3, [pc, #332]	@ (800ed18 <ai_platform_network_init+0x178>)
 800ebca:	ea4f 4a1e 	mov.w	sl, lr, lsr #16
 800ebce:	0c32      	lsrs	r2, r6, #16
 800ebd0:	4299      	cmp	r1, r3
 800ebd2:	d02c      	beq.n	800ec2e <ai_platform_network_init+0x8e>
 800ebd4:	2303      	movs	r3, #3
 800ebd6:	462c      	mov	r4, r5
 800ebd8:	612b      	str	r3, [r5, #16]
 800ebda:	4620      	mov	r0, r4
 800ebdc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebe0:	4627      	mov	r7, r4
 800ebe2:	2101      	movs	r1, #1
 800ebe4:	6864      	ldr	r4, [r4, #4]
 800ebe6:	4638      	mov	r0, r7
 800ebe8:	f107 081c 	add.w	r8, r7, #28
 800ebec:	f7ff fda8 	bl	800e740 <ai_buffer_get_size>
 800ebf0:	4606      	mov	r6, r0
 800ebf2:	2101      	movs	r1, #1
 800ebf4:	4640      	mov	r0, r8
 800ebf6:	f8d7 9020 	ldr.w	r9, [r7, #32]
 800ebfa:	f7ff fda1 	bl	800e740 <ai_buffer_get_size>
 800ebfe:	b976      	cbnz	r6, 800ec1e <ai_platform_network_init+0x7e>
 800ec00:	2800      	cmp	r0, #0
 800ec02:	d150      	bne.n	800eca6 <ai_platform_network_init+0x106>
 800ec04:	4680      	mov	r8, r0
 800ec06:	4686      	mov	lr, r0
 800ec08:	4606      	mov	r6, r0
 800ec0a:	4607      	mov	r7, r0
 800ec0c:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
 800ec10:	6829      	ldr	r1, [r5, #0]
 800ec12:	0436      	lsls	r6, r6, #16
 800ec14:	e7d8      	b.n	800ebc8 <ai_platform_network_init+0x28>
 800ec16:	2400      	movs	r4, #0
 800ec18:	4620      	mov	r0, r4
 800ec1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec1e:	2800      	cmp	r0, #0
 800ec20:	d13b      	bne.n	800ec9a <ai_platform_network_init+0xfa>
 800ec22:	4680      	mov	r8, r0
 800ec24:	4686      	mov	lr, r0
 800ec26:	2c00      	cmp	r4, #0
 800ec28:	d05e      	beq.n	800ece8 <ai_platform_network_init+0x148>
 800ec2a:	2601      	movs	r6, #1
 800ec2c:	e7ee      	b.n	800ec0c <ai_platform_network_init+0x6c>
 800ec2e:	8c6b      	ldrh	r3, [r5, #34]	@ 0x22
 800ec30:	4293      	cmp	r3, r2
 800ec32:	4b3a      	ldr	r3, [pc, #232]	@ (800ed1c <ai_platform_network_init+0x17c>)
 800ec34:	d33e      	bcc.n	800ecb4 <ai_platform_network_init+0x114>
 800ec36:	459b      	cmp	fp, r3
 800ec38:	d03e      	beq.n	800ecb8 <ai_platform_network_init+0x118>
 800ec3a:	b1a2      	cbz	r2, 800ec66 <ai_platform_network_init+0xc6>
 800ec3c:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 800ec40:	f04f 0c00 	mov.w	ip, #0
 800ec44:	ea4f 0982 	mov.w	r9, r2, lsl #2
 800ec48:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
 800ec4a:	eb07 0b0c 	add.w	fp, r7, ip
 800ec4e:	4464      	add	r4, ip
 800ec50:	f10c 0c1c 	add.w	ip, ip, #28
 800ec54:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 800ec58:	45cc      	cmp	ip, r9
 800ec5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ec5c:	e89b 0007 	ldmia.w	fp, {r0, r1, r2}
 800ec60:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ec64:	d1f0      	bne.n	800ec48 <ai_platform_network_init+0xa8>
 800ec66:	8d6b      	ldrh	r3, [r5, #42]	@ 0x2a
 800ec68:	622e      	str	r6, [r5, #32]
 800ec6a:	4553      	cmp	r3, sl
 800ec6c:	d34b      	bcc.n	800ed06 <ai_platform_network_init+0x166>
 800ec6e:	f1ba 0f00 	cmp.w	sl, #0
 800ec72:	d025      	beq.n	800ecc0 <ai_platform_network_init+0x120>
 800ec74:	ebca 0aca 	rsb	sl, sl, sl, lsl #3
 800ec78:	2700      	movs	r7, #0
 800ec7a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800ec7e:	6aec      	ldr	r4, [r5, #44]	@ 0x2c
 800ec80:	eb08 0607 	add.w	r6, r8, r7
 800ec84:	443c      	add	r4, r7
 800ec86:	371c      	adds	r7, #28
 800ec88:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800ec8a:	4557      	cmp	r7, sl
 800ec8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ec8e:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800ec92:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ec96:	d1f2      	bne.n	800ec7e <ai_platform_network_init+0xde>
 800ec98:	e012      	b.n	800ecc0 <ai_platform_network_init+0x120>
 800ec9a:	f1b9 0f00 	cmp.w	r9, #0
 800ec9e:	d015      	beq.n	800eccc <ai_platform_network_init+0x12c>
 800eca0:	f04f 0e01 	mov.w	lr, #1
 800eca4:	e7bf      	b.n	800ec26 <ai_platform_network_init+0x86>
 800eca6:	f1b9 0f00 	cmp.w	r9, #0
 800ecaa:	d00f      	beq.n	800eccc <ai_platform_network_init+0x12c>
 800ecac:	f04f 0e01 	mov.w	lr, #1
 800ecb0:	4637      	mov	r7, r6
 800ecb2:	e7ab      	b.n	800ec0c <ai_platform_network_init+0x6c>
 800ecb4:	459b      	cmp	fp, r3
 800ecb6:	d11e      	bne.n	800ecf6 <ai_platform_network_init+0x156>
 800ecb8:	f8c5 802c 	str.w	r8, [r5, #44]	@ 0x2c
 800ecbc:	e9c5 6708 	strd	r6, r7, [r5, #32]
 800ecc0:	4628      	mov	r0, r5
 800ecc2:	f8c5 e028 	str.w	lr, [r5, #40]	@ 0x28
 800ecc6:	f000 f897 	bl	800edf8 <ai_layers_init_all>
 800ecca:	e783      	b.n	800ebd4 <ai_platform_network_init+0x34>
 800eccc:	2213      	movs	r2, #19
 800ecce:	2110      	movs	r1, #16
 800ecd0:	f105 000c 	add.w	r0, r5, #12
 800ecd4:	2400      	movs	r4, #0
 800ecd6:	f000 f85b 	bl	800ed90 <core_set_error>
 800ecda:	e77e      	b.n	800ebda <ai_platform_network_init+0x3a>
 800ecdc:	2211      	movs	r2, #17
 800ecde:	2110      	movs	r1, #16
 800ece0:	300c      	adds	r0, #12
 800ece2:	f000 f855 	bl	800ed90 <core_set_error>
 800ece6:	e778      	b.n	800ebda <ai_platform_network_init+0x3a>
 800ece8:	2212      	movs	r2, #18
 800ecea:	2110      	movs	r1, #16
 800ecec:	f105 000c 	add.w	r0, r5, #12
 800ecf0:	f000 f84e 	bl	800ed90 <core_set_error>
 800ecf4:	e771      	b.n	800ebda <ai_platform_network_init+0x3a>
 800ecf6:	2212      	movs	r2, #18
 800ecf8:	2116      	movs	r1, #22
 800ecfa:	f105 000c 	add.w	r0, r5, #12
 800ecfe:	2400      	movs	r4, #0
 800ed00:	f000 f846 	bl	800ed90 <core_set_error>
 800ed04:	e769      	b.n	800ebda <ai_platform_network_init+0x3a>
 800ed06:	2213      	movs	r2, #19
 800ed08:	2116      	movs	r1, #22
 800ed0a:	f105 000c 	add.w	r0, r5, #12
 800ed0e:	2400      	movs	r4, #0
 800ed10:	f000 f83e 	bl	800ed90 <core_set_error>
 800ed14:	e761      	b.n	800ebda <ai_platform_network_init+0x3a>
 800ed16:	bf00      	nop
 800ed18:	a1c00100 	.word	0xa1c00100
 800ed1c:	a1facade 	.word	0xa1facade

0800ed20 <ai_platform_network_post_init>:
 800ed20:	b538      	push	{r3, r4, r5, lr}
 800ed22:	4b16      	ldr	r3, [pc, #88]	@ (800ed7c <ai_platform_network_post_init+0x5c>)
 800ed24:	6802      	ldr	r2, [r0, #0]
 800ed26:	ea02 0103 	and.w	r1, r2, r3
 800ed2a:	4393      	bics	r3, r2
 800ed2c:	d108      	bne.n	800ed40 <ai_platform_network_post_init+0x20>
 800ed2e:	6903      	ldr	r3, [r0, #16]
 800ed30:	4604      	mov	r4, r0
 800ed32:	f013 0502 	ands.w	r5, r3, #2
 800ed36:	d005      	beq.n	800ed44 <ai_platform_network_post_init+0x24>
 800ed38:	428a      	cmp	r2, r1
 800ed3a:	d00a      	beq.n	800ed52 <ai_platform_network_post_init+0x32>
 800ed3c:	2001      	movs	r0, #1
 800ed3e:	bd38      	pop	{r3, r4, r5, pc}
 800ed40:	2000      	movs	r0, #0
 800ed42:	bd38      	pop	{r3, r4, r5, pc}
 800ed44:	2210      	movs	r2, #16
 800ed46:	2111      	movs	r1, #17
 800ed48:	300c      	adds	r0, #12
 800ed4a:	f000 f821 	bl	800ed90 <core_set_error>
 800ed4e:	4628      	mov	r0, r5
 800ed50:	bd38      	pop	{r3, r4, r5, pc}
 800ed52:	f000 f85f 	bl	800ee14 <ai_layers_post_init_all>
 800ed56:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d0ef      	beq.n	800ed3c <ai_platform_network_post_init+0x1c>
 800ed5c:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 800ed5e:	e008      	b.n	800ed72 <ai_platform_network_post_init+0x52>
 800ed60:	e9d4 3210 	ldrd	r3, r2, [r4, #64]	@ 0x40
 800ed64:	4798      	blx	r3
 800ed66:	692b      	ldr	r3, [r5, #16]
 800ed68:	42ab      	cmp	r3, r5
 800ed6a:	461d      	mov	r5, r3
 800ed6c:	d0e6      	beq.n	800ed3c <ai_platform_network_post_init+0x1c>
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d0e4      	beq.n	800ed3c <ai_platform_network_post_init+0x1c>
 800ed72:	4629      	mov	r1, r5
 800ed74:	2000      	movs	r0, #0
 800ed76:	2d00      	cmp	r5, #0
 800ed78:	d1f2      	bne.n	800ed60 <ai_platform_network_post_init+0x40>
 800ed7a:	e7df      	b.n	800ed3c <ai_platform_network_post_init+0x1c>
 800ed7c:	a1c00100 	.word	0xa1c00100

0800ed80 <core_init>:
 800ed80:	2001      	movs	r0, #1
 800ed82:	4770      	bx	lr

0800ed84 <core_get_error>:
 800ed84:	4603      	mov	r3, r0
 800ed86:	2200      	movs	r2, #0
 800ed88:	6800      	ldr	r0, [r0, #0]
 800ed8a:	601a      	str	r2, [r3, #0]
 800ed8c:	4770      	bx	lr
 800ed8e:	bf00      	nop

0800ed90 <core_set_error>:
 800ed90:	4603      	mov	r3, r0
 800ed92:	7800      	ldrb	r0, [r0, #0]
 800ed94:	b108      	cbz	r0, 800ed9a <core_set_error+0xa>
 800ed96:	2000      	movs	r0, #0
 800ed98:	4770      	bx	lr
 800ed9a:	7019      	strb	r1, [r3, #0]
 800ed9c:	2001      	movs	r0, #1
 800ed9e:	6819      	ldr	r1, [r3, #0]
 800eda0:	f362 211f 	bfi	r1, r2, #8, #24
 800eda4:	6019      	str	r1, [r3, #0]
 800eda6:	4770      	bx	lr

0800eda8 <ai_check_custom_types>:
 800eda8:	b082      	sub	sp, #8
 800edaa:	4b12      	ldr	r3, [pc, #72]	@ (800edf4 <ai_check_custom_types+0x4c>)
 800edac:	9301      	str	r3, [sp, #4]
 800edae:	b118      	cbz	r0, 800edb8 <ai_check_custom_types+0x10>
 800edb0:	7803      	ldrb	r3, [r0, #0]
 800edb2:	2b03      	cmp	r3, #3
 800edb4:	d002      	beq.n	800edbc <ai_check_custom_types+0x14>
 800edb6:	2000      	movs	r0, #0
 800edb8:	b002      	add	sp, #8
 800edba:	4770      	bx	lr
 800edbc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800edc0:	4293      	cmp	r3, r2
 800edc2:	d004      	beq.n	800edce <ai_check_custom_types+0x26>
 800edc4:	2001      	movs	r0, #1
 800edc6:	f080 0001 	eor.w	r0, r0, #1
 800edca:	b002      	add	sp, #8
 800edcc:	4770      	bx	lr
 800edce:	7842      	ldrb	r2, [r0, #1]
 800edd0:	3001      	adds	r0, #1
 800edd2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800edd6:	429a      	cmp	r2, r3
 800edd8:	d1f4      	bne.n	800edc4 <ai_check_custom_types+0x1c>
 800edda:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800edde:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800ede2:	429a      	cmp	r2, r3
 800ede4:	d1ee      	bne.n	800edc4 <ai_check_custom_types+0x1c>
 800ede6:	7842      	ldrb	r2, [r0, #1]
 800ede8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800edec:	429a      	cmp	r2, r3
 800edee:	d1e9      	bne.n	800edc4 <ai_check_custom_types+0x1c>
 800edf0:	2000      	movs	r0, #0
 800edf2:	e7e8      	b.n	800edc6 <ai_check_custom_types+0x1e>
 800edf4:	84048403 	.word	0x84048403

0800edf8 <ai_layers_init_all>:
 800edf8:	2100      	movs	r1, #0
 800edfa:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800edfc:	b13b      	cbz	r3, 800ee0e <ai_layers_init_all+0x16>
 800edfe:	691a      	ldr	r2, [r3, #16]
 800ee00:	3101      	adds	r1, #1
 800ee02:	60d8      	str	r0, [r3, #12]
 800ee04:	429a      	cmp	r2, r3
 800ee06:	4613      	mov	r3, r2
 800ee08:	d001      	beq.n	800ee0e <ai_layers_init_all+0x16>
 800ee0a:	2a00      	cmp	r2, #0
 800ee0c:	d1f6      	bne.n	800edfc <ai_layers_init_all+0x4>
 800ee0e:	4608      	mov	r0, r1
 800ee10:	4770      	bx	lr
 800ee12:	bf00      	nop

0800ee14 <ai_layers_post_init_all>:
 800ee14:	b538      	push	{r3, r4, r5, lr}
 800ee16:	2500      	movs	r5, #0
 800ee18:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800ee1a:	b16c      	cbz	r4, 800ee38 <ai_layers_post_init_all+0x24>
 800ee1c:	6863      	ldr	r3, [r4, #4]
 800ee1e:	07db      	lsls	r3, r3, #31
 800ee20:	d504      	bpl.n	800ee2c <ai_layers_post_init_all+0x18>
 800ee22:	6a23      	ldr	r3, [r4, #32]
 800ee24:	4620      	mov	r0, r4
 800ee26:	b10b      	cbz	r3, 800ee2c <ai_layers_post_init_all+0x18>
 800ee28:	3501      	adds	r5, #1
 800ee2a:	4798      	blx	r3
 800ee2c:	6923      	ldr	r3, [r4, #16]
 800ee2e:	42a3      	cmp	r3, r4
 800ee30:	461c      	mov	r4, r3
 800ee32:	d001      	beq.n	800ee38 <ai_layers_post_init_all+0x24>
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d1f0      	bne.n	800ee1a <ai_layers_post_init_all+0x6>
 800ee38:	4628      	mov	r0, r5
 800ee3a:	bd38      	pop	{r3, r4, r5, pc}

0800ee3c <forward_conv2d_if32of32wf32_nl_pool>:
 800ee3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee40:	f8d0 c018 	ldr.w	ip, [r0, #24]
 800ee44:	b0c3      	sub	sp, #268	@ 0x10c
 800ee46:	f8bc 3000 	ldrh.w	r3, [ip]
 800ee4a:	9321      	str	r3, [sp, #132]	@ 0x84
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	f000 813c 	beq.w	800f0ca <forward_conv2d_if32of32wf32_nl_pool+0x28e>
 800ee52:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800ee56:	4604      	mov	r4, r0
 800ee58:	f8d3 b004 	ldr.w	fp, [r3, #4]
 800ee5c:	f1bb 0f00 	cmp.w	fp, #0
 800ee60:	d001      	beq.n	800ee66 <forward_conv2d_if32of32wf32_nl_pool+0x2a>
 800ee62:	f8db b000 	ldr.w	fp, [fp]
 800ee66:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ee68:	2a01      	cmp	r2, #1
 800ee6a:	f000 812d 	beq.w	800f0c8 <forward_conv2d_if32of32wf32_nl_pool+0x28c>
 800ee6e:	f8d3 a010 	ldr.w	sl, [r3, #16]
 800ee72:	f1ba 0f00 	cmp.w	sl, #0
 800ee76:	d001      	beq.n	800ee7c <forward_conv2d_if32of32wf32_nl_pool+0x40>
 800ee78:	f8da a000 	ldr.w	sl, [sl]
 800ee7c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ee7e:	2a02      	cmp	r2, #2
 800ee80:	f000 8122 	beq.w	800f0c8 <forward_conv2d_if32of32wf32_nl_pool+0x28c>
 800ee84:	f8d3 801c 	ldr.w	r8, [r3, #28]
 800ee88:	8b1b      	ldrh	r3, [r3, #24]
 800ee8a:	f1b8 0f00 	cmp.w	r8, #0
 800ee8e:	f000 812f 	beq.w	800f0f0 <forward_conv2d_if32of32wf32_nl_pool+0x2b4>
 800ee92:	2b01      	cmp	r3, #1
 800ee94:	f8d8 2000 	ldr.w	r2, [r8]
 800ee98:	f240 8130 	bls.w	800f0fc <forward_conv2d_if32of32wf32_nl_pool+0x2c0>
 800ee9c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800eea0:	9340      	str	r3, [sp, #256]	@ 0x100
 800eea2:	f8d8 8008 	ldr.w	r8, [r8, #8]
 800eea6:	f8db 100c 	ldr.w	r1, [fp, #12]
 800eeaa:	f8da 000c 	ldr.w	r0, [sl, #12]
 800eeae:	9122      	str	r1, [sp, #136]	@ 0x88
 800eeb0:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 800eeb4:	f8d2 e00c 	ldr.w	lr, [r2, #12]
 800eeb8:	9130      	str	r1, [sp, #192]	@ 0xc0
 800eeba:	f9b0 1004 	ldrsh.w	r1, [r0, #4]
 800eebe:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800eec0:	9131      	str	r1, [sp, #196]	@ 0xc4
 800eec2:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
 800eec6:	f8de 7004 	ldr.w	r7, [lr, #4]
 800eeca:	9132      	str	r1, [sp, #200]	@ 0xc8
 800eecc:	f9b0 1008 	ldrsh.w	r1, [r0, #8]
 800eed0:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800eed2:	9133      	str	r1, [sp, #204]	@ 0xcc
 800eed4:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
 800eed8:	681e      	ldr	r6, [r3, #0]
 800eeda:	9123      	str	r1, [sp, #140]	@ 0x8c
 800eedc:	f9b0 1008 	ldrsh.w	r1, [r0, #8]
 800eee0:	972a      	str	r7, [sp, #168]	@ 0xa8
 800eee2:	9124      	str	r1, [sp, #144]	@ 0x90
 800eee4:	f8de 7008 	ldr.w	r7, [lr, #8]
 800eee8:	9628      	str	r6, [sp, #160]	@ 0xa0
 800eeea:	972f      	str	r7, [sp, #188]	@ 0xbc
 800eeec:	e9d4 950a 	ldrd	r9, r5, [r4, #40]	@ 0x28
 800eef0:	fa1f f189 	uxth.w	r1, r9
 800eef4:	9527      	str	r5, [sp, #156]	@ 0x9c
 800eef6:	685d      	ldr	r5, [r3, #4]
 800eef8:	9134      	str	r1, [sp, #208]	@ 0xd0
 800eefa:	9529      	str	r5, [sp, #164]	@ 0xa4
 800eefc:	e9d4 560c 	ldrd	r5, r6, [r4, #48]	@ 0x30
 800ef00:	f8bd 109c 	ldrh.w	r1, [sp, #156]	@ 0x9c
 800ef04:	9135      	str	r1, [sp, #212]	@ 0xd4
 800ef06:	f8bd 10a0 	ldrh.w	r1, [sp, #160]	@ 0xa0
 800ef0a:	9136      	str	r1, [sp, #216]	@ 0xd8
 800ef0c:	f8bd 10a4 	ldrh.w	r1, [sp, #164]	@ 0xa4
 800ef10:	9137      	str	r1, [sp, #220]	@ 0xdc
 800ef12:	6899      	ldr	r1, [r3, #8]
 800ef14:	68db      	ldr	r3, [r3, #12]
 800ef16:	912d      	str	r1, [sp, #180]	@ 0xb4
 800ef18:	932e      	str	r3, [sp, #184]	@ 0xb8
 800ef1a:	f9b4 301c 	ldrsh.w	r3, [r4, #28]
 800ef1e:	9338      	str	r3, [sp, #224]	@ 0xe0
 800ef20:	b2ab      	uxth	r3, r5
 800ef22:	9339      	str	r3, [sp, #228]	@ 0xe4
 800ef24:	b2b3      	uxth	r3, r6
 800ef26:	933a      	str	r3, [sp, #232]	@ 0xe8
 800ef28:	f9bd 30a8 	ldrsh.w	r3, [sp, #168]	@ 0xa8
 800ef2c:	9325      	str	r3, [sp, #148]	@ 0x94
 800ef2e:	b23b      	sxth	r3, r7
 800ef30:	9326      	str	r3, [sp, #152]	@ 0x98
 800ef32:	f9b4 3044 	ldrsh.w	r3, [r4, #68]	@ 0x44
 800ef36:	933b      	str	r3, [sp, #236]	@ 0xec
 800ef38:	f9b4 304c 	ldrsh.w	r3, [r4, #76]	@ 0x4c
 800ef3c:	933c      	str	r3, [sp, #240]	@ 0xf0
 800ef3e:	f9b4 3050 	ldrsh.w	r3, [r4, #80]	@ 0x50
 800ef42:	933d      	str	r3, [sp, #244]	@ 0xf4
 800ef44:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ef46:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ef4a:	933e      	str	r3, [sp, #248]	@ 0xf8
 800ef4c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ef4e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800ef52:	933f      	str	r3, [sp, #252]	@ 0xfc
 800ef54:	6a23      	ldr	r3, [r4, #32]
 800ef56:	9322      	str	r3, [sp, #136]	@ 0x88
 800ef58:	f1b8 0f00 	cmp.w	r8, #0
 800ef5c:	f000 80b7 	beq.w	800f0ce <forward_conv2d_if32of32wf32_nl_pool+0x292>
 800ef60:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	f000 80ba 	beq.w	800f0de <forward_conv2d_if32of32wf32_nl_pool+0x2a2>
 800ef6a:	9221      	str	r2, [sp, #132]	@ 0x84
 800ef6c:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ef70:	689b      	ldr	r3, [r3, #8]
 800ef72:	9322      	str	r3, [sp, #136]	@ 0x88
 800ef74:	f002 fb0c 	bl	8011590 <ai_array_get_byte_size>
 800ef78:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800ef7c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ef7e:	902c      	str	r0, [sp, #176]	@ 0xb0
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	f000 80be 	beq.w	800f102 <forward_conv2d_if32of32wf32_nl_pool+0x2c6>
 800ef86:	9241      	str	r2, [sp, #260]	@ 0x104
 800ef88:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ef8c:	f002 fb00 	bl	8011590 <ai_array_get_byte_size>
 800ef90:	f8d4 c018 	ldr.w	ip, [r4, #24]
 800ef94:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ef96:	f8bc 3000 	ldrh.w	r3, [ip]
 800ef9a:	902b      	str	r0, [sp, #172]	@ 0xac
 800ef9c:	9321      	str	r3, [sp, #132]	@ 0x84
 800ef9e:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800efa0:	b2ad      	uxth	r5, r5
 800efa2:	b2b6      	uxth	r6, r6
 800efa4:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 800efa6:	f107 38ff 	add.w	r8, r7, #4294967295
 800efaa:	3d01      	subs	r5, #1
 800efac:	9f2a      	ldr	r7, [sp, #168]	@ 0xa8
 800efae:	3e01      	subs	r6, #1
 800efb0:	fa1f f989 	uxth.w	r9, r9
 800efb4:	f8bd e09c 	ldrh.w	lr, [sp, #156]	@ 0x9c
 800efb8:	fb15 7508 	smlabb	r5, r5, r8, r7
 800efbc:	9f2f      	ldr	r7, [sp, #188]	@ 0xbc
 800efbe:	699b      	ldr	r3, [r3, #24]
 800efc0:	fa0f f885 	sxth.w	r8, r5
 800efc4:	9d26      	ldr	r5, [sp, #152]	@ 0x98
 800efc6:	f8db 0018 	ldr.w	r0, [fp, #24]
 800efca:	3d01      	subs	r5, #1
 800efcc:	f8d3 b008 	ldr.w	fp, [r3, #8]
 800efd0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800efd2:	fb16 7605 	smlabb	r6, r6, r5, r7
 800efd6:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 800efd8:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 800efda:	2b03      	cmp	r3, #3
 800efdc:	eba5 0508 	sub.w	r5, r5, r8
 800efe0:	b236      	sxth	r6, r6
 800efe2:	f8da 1018 	ldr.w	r1, [sl, #24]
 800efe6:	fa15 f587 	uxtah	r5, r5, r7
 800efea:	9f2e      	ldr	r7, [sp, #184]	@ 0xb8
 800efec:	6992      	ldr	r2, [r2, #24]
 800efee:	fa15 f587 	uxtah	r5, r5, r7
 800eff2:	9f23      	ldr	r7, [sp, #140]	@ 0x8c
 800eff4:	f8d4 a05c 	ldr.w	sl, [r4, #92]	@ 0x5c
 800eff8:	6880      	ldr	r0, [r0, #8]
 800effa:	6889      	ldr	r1, [r1, #8]
 800effc:	6892      	ldr	r2, [r2, #8]
 800effe:	fb95 f5f9 	sdiv	r5, r5, r9
 800f002:	eba7 0906 	sub.w	r9, r7, r6
 800f006:	9f28      	ldr	r7, [sp, #160]	@ 0xa0
 800f008:	f105 0501 	add.w	r5, r5, #1
 800f00c:	fa19 f987 	uxtah	r9, r9, r7
 800f010:	9f2d      	ldr	r7, [sp, #180]	@ 0xb4
 800f012:	b22d      	sxth	r5, r5
 800f014:	fa19 f987 	uxtah	r9, r9, r7
 800f018:	fb99 f9fe 	sdiv	r9, r9, lr
 800f01c:	f109 0e01 	add.w	lr, r9, #1
 800f020:	f8d4 9024 	ldr.w	r9, [r4, #36]	@ 0x24
 800f024:	f9b4 4048 	ldrsh.w	r4, [r4, #72]	@ 0x48
 800f028:	d94e      	bls.n	800f0c8 <forward_conv2d_if32of32wf32_nl_pool+0x28c>
 800f02a:	f8dc 7004 	ldr.w	r7, [ip, #4]
 800f02e:	f8d7 c028 	ldr.w	ip, [r7, #40]	@ 0x28
 800f032:	f1bc 0f00 	cmp.w	ip, #0
 800f036:	d06f      	beq.n	800f118 <forward_conv2d_if32of32wf32_nl_pool+0x2dc>
 800f038:	f8dc 7000 	ldr.w	r7, [ip]
 800f03c:	b10f      	cbz	r7, 800f042 <forward_conv2d_if32of32wf32_nl_pool+0x206>
 800f03e:	69bf      	ldr	r7, [r7, #24]
 800f040:	68bf      	ldr	r7, [r7, #8]
 800f042:	9b3e      	ldr	r3, [sp, #248]	@ 0xf8
 800f044:	9513      	str	r5, [sp, #76]	@ 0x4c
 800f046:	931f      	str	r3, [sp, #124]	@ 0x7c
 800f048:	9b3f      	ldr	r3, [sp, #252]	@ 0xfc
 800f04a:	960e      	str	r6, [sp, #56]	@ 0x38
 800f04c:	931e      	str	r3, [sp, #120]	@ 0x78
 800f04e:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 800f050:	931d      	str	r3, [sp, #116]	@ 0x74
 800f052:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 800f054:	e9cd 431b 	strd	r4, r3, [sp, #108]	@ 0x6c
 800f058:	9b3b      	ldr	r3, [sp, #236]	@ 0xec
 800f05a:	fa0f f48e 	sxth.w	r4, lr
 800f05e:	e9cd a319 	strd	sl, r3, [sp, #100]	@ 0x64
 800f062:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800f064:	9318      	str	r3, [sp, #96]	@ 0x60
 800f066:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800f068:	9317      	str	r3, [sp, #92]	@ 0x5c
 800f06a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800f06c:	e9cd 9315 	strd	r9, r3, [sp, #84]	@ 0x54
 800f070:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 800f072:	9312      	str	r3, [sp, #72]	@ 0x48
 800f074:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 800f076:	9311      	str	r3, [sp, #68]	@ 0x44
 800f078:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 800f07a:	e9cd 830f 	strd	r8, r3, [sp, #60]	@ 0x3c
 800f07e:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 800f080:	930d      	str	r3, [sp, #52]	@ 0x34
 800f082:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 800f084:	930c      	str	r3, [sp, #48]	@ 0x30
 800f086:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 800f088:	9414      	str	r4, [sp, #80]	@ 0x50
 800f08a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f08c:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 800f08e:	930a      	str	r3, [sp, #40]	@ 0x28
 800f090:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800f092:	9309      	str	r3, [sp, #36]	@ 0x24
 800f094:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800f096:	9308      	str	r3, [sp, #32]
 800f098:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 800f09a:	9307      	str	r3, [sp, #28]
 800f09c:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 800f09e:	9306      	str	r3, [sp, #24]
 800f0a0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f0a2:	9305      	str	r3, [sp, #20]
 800f0a4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800f0a6:	9304      	str	r3, [sp, #16]
 800f0a8:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800f0aa:	9303      	str	r3, [sp, #12]
 800f0ac:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 800f0ae:	e9cd 7301 	strd	r7, r3, [sp, #4]
 800f0b2:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800f0b6:	465b      	mov	r3, fp
 800f0b8:	69a4      	ldr	r4, [r4, #24]
 800f0ba:	68a4      	ldr	r4, [r4, #8]
 800f0bc:	9400      	str	r4, [sp, #0]
 800f0be:	f000 f9cf 	bl	800f460 <forward_lite_conv2d_if32of32wf32_pool>
 800f0c2:	b043      	add	sp, #268	@ 0x10c
 800f0c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0c8:	2300      	movs	r3, #0
 800f0ca:	685b      	ldr	r3, [r3, #4]
 800f0cc:	deff      	udf	#255	@ 0xff
 800f0ce:	b10b      	cbz	r3, 800f0d4 <forward_conv2d_if32of32wf32_nl_pool+0x298>
 800f0d0:	689b      	ldr	r3, [r3, #8]
 800f0d2:	9322      	str	r3, [sp, #136]	@ 0x88
 800f0d4:	2301      	movs	r3, #1
 800f0d6:	f8cd 80b0 	str.w	r8, [sp, #176]	@ 0xb0
 800f0da:	932b      	str	r3, [sp, #172]	@ 0xac
 800f0dc:	e75f      	b.n	800ef9e <forward_conv2d_if32of32wf32_nl_pool+0x162>
 800f0de:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800f0e0:	b10b      	cbz	r3, 800f0e6 <forward_conv2d_if32of32wf32_nl_pool+0x2aa>
 800f0e2:	689b      	ldr	r3, [r3, #8]
 800f0e4:	9322      	str	r3, [sp, #136]	@ 0x88
 800f0e6:	2301      	movs	r3, #1
 800f0e8:	2100      	movs	r1, #0
 800f0ea:	e9cd 312b 	strd	r3, r1, [sp, #172]	@ 0xac
 800f0ee:	e756      	b.n	800ef9e <forward_conv2d_if32of32wf32_nl_pool+0x162>
 800f0f0:	2b01      	cmp	r3, #1
 800f0f2:	d90e      	bls.n	800f112 <forward_conv2d_if32of32wf32_nl_pool+0x2d6>
 800f0f4:	4642      	mov	r2, r8
 800f0f6:	f8cd 8100 	str.w	r8, [sp, #256]	@ 0x100
 800f0fa:	e6d4      	b.n	800eea6 <forward_conv2d_if32of32wf32_nl_pool+0x6a>
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	9340      	str	r3, [sp, #256]	@ 0x100
 800f100:	e6cf      	b.n	800eea2 <forward_conv2d_if32of32wf32_nl_pool+0x66>
 800f102:	2301      	movs	r3, #1
 800f104:	f8d4 c018 	ldr.w	ip, [r4, #24]
 800f108:	932b      	str	r3, [sp, #172]	@ 0xac
 800f10a:	f8bc 3000 	ldrh.w	r3, [ip]
 800f10e:	9321      	str	r3, [sp, #132]	@ 0x84
 800f110:	e745      	b.n	800ef9e <forward_conv2d_if32of32wf32_nl_pool+0x162>
 800f112:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f116:	deff      	udf	#255	@ 0xff
 800f118:	f8dc 3018 	ldr.w	r3, [ip, #24]
 800f11c:	deff      	udf	#255	@ 0xff
 800f11e:	bf00      	nop

0800f120 <forward_dense>:
 800f120:	6982      	ldr	r2, [r0, #24]
 800f122:	8813      	ldrh	r3, [r2, #0]
 800f124:	2b00      	cmp	r3, #0
 800f126:	d043      	beq.n	800f1b0 <forward_dense+0x90>
 800f128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f12c:	6855      	ldr	r5, [r2, #4]
 800f12e:	b08e      	sub	sp, #56	@ 0x38
 800f130:	6869      	ldr	r1, [r5, #4]
 800f132:	b101      	cbz	r1, 800f136 <forward_dense+0x16>
 800f134:	6809      	ldr	r1, [r1, #0]
 800f136:	2b01      	cmp	r3, #1
 800f138:	d069      	beq.n	800f20e <forward_dense+0xee>
 800f13a:	692a      	ldr	r2, [r5, #16]
 800f13c:	b102      	cbz	r2, 800f140 <forward_dense+0x20>
 800f13e:	6812      	ldr	r2, [r2, #0]
 800f140:	2b02      	cmp	r3, #2
 800f142:	d061      	beq.n	800f208 <forward_dense+0xe8>
 800f144:	69ec      	ldr	r4, [r5, #28]
 800f146:	2c00      	cmp	r4, #0
 800f148:	d057      	beq.n	800f1fa <forward_dense+0xda>
 800f14a:	8b2e      	ldrh	r6, [r5, #24]
 800f14c:	6820      	ldr	r0, [r4, #0]
 800f14e:	2e01      	cmp	r6, #1
 800f150:	d955      	bls.n	800f1fe <forward_dense+0xde>
 800f152:	6864      	ldr	r4, [r4, #4]
 800f154:	f8d0 9018 	ldr.w	r9, [r0, #24]
 800f158:	2b03      	cmp	r3, #3
 800f15a:	68d0      	ldr	r0, [r2, #12]
 800f15c:	68cf      	ldr	r7, [r1, #12]
 800f15e:	f8d0 e004 	ldr.w	lr, [r0, #4]
 800f162:	f8d7 a004 	ldr.w	sl, [r7, #4]
 800f166:	e9d0 7602 	ldrd	r7, r6, [r0, #8]
 800f16a:	f8d9 0000 	ldr.w	r0, [r9]
 800f16e:	fb06 f807 	mul.w	r8, r6, r7
 800f172:	f020 4c7e 	bic.w	ip, r0, #4261412864	@ 0xfe000000
 800f176:	d044      	beq.n	800f202 <forward_dense+0xe2>
 800f178:	6aad      	ldr	r5, [r5, #40]	@ 0x28
 800f17a:	b11d      	cbz	r5, 800f184 <forward_dense+0x64>
 800f17c:	682d      	ldr	r5, [r5, #0]
 800f17e:	b10d      	cbz	r5, 800f184 <forward_dense+0x64>
 800f180:	69ab      	ldr	r3, [r5, #24]
 800f182:	689d      	ldr	r5, [r3, #8]
 800f184:	6992      	ldr	r2, [r2, #24]
 800f186:	698b      	ldr	r3, [r1, #24]
 800f188:	6890      	ldr	r0, [r2, #8]
 800f18a:	6899      	ldr	r1, [r3, #8]
 800f18c:	b10c      	cbz	r4, 800f192 <forward_dense+0x72>
 800f18e:	69a3      	ldr	r3, [r4, #24]
 800f190:	689c      	ldr	r4, [r3, #8]
 800f192:	4b20      	ldr	r3, [pc, #128]	@ (800f214 <forward_dense+0xf4>)
 800f194:	459c      	cmp	ip, r3
 800f196:	e9d9 2902 	ldrd	r2, r9, [r9, #8]
 800f19a:	d023      	beq.n	800f1e4 <forward_dense+0xc4>
 800f19c:	4e1e      	ldr	r6, [pc, #120]	@ (800f218 <forward_dense+0xf8>)
 800f19e:	45b4      	cmp	ip, r6
 800f1a0:	d015      	beq.n	800f1ce <forward_dense+0xae>
 800f1a2:	f5a3 039c 	sub.w	r3, r3, #5111808	@ 0x4e0000
 800f1a6:	459c      	cmp	ip, r3
 800f1a8:	d004      	beq.n	800f1b4 <forward_dense+0x94>
 800f1aa:	b00e      	add	sp, #56	@ 0x38
 800f1ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1b0:	685b      	ldr	r3, [r3, #4]
 800f1b2:	deff      	udf	#255	@ 0xff
 800f1b4:	e9cd 0107 	strd	r0, r1, [sp, #28]
 800f1b8:	a807      	add	r0, sp, #28
 800f1ba:	9209      	str	r2, [sp, #36]	@ 0x24
 800f1bc:	e9cd 4a0a 	strd	r4, sl, [sp, #40]	@ 0x28
 800f1c0:	e9cd e80c 	strd	lr, r8, [sp, #48]	@ 0x30
 800f1c4:	f001 fb98 	bl	80108f8 <forward_lite_dense_if32of32wf32>
 800f1c8:	b00e      	add	sp, #56	@ 0x38
 800f1ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1ce:	464b      	mov	r3, r9
 800f1d0:	9500      	str	r5, [sp, #0]
 800f1d2:	e9cd e803 	strd	lr, r8, [sp, #12]
 800f1d6:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 800f1da:	f001 fceb 	bl	8010bb4 <forward_lite_dense_if32of32wf32_lut4>
 800f1de:	b00e      	add	sp, #56	@ 0x38
 800f1e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1e4:	464b      	mov	r3, r9
 800f1e6:	9500      	str	r5, [sp, #0]
 800f1e8:	e9cd e803 	strd	lr, r8, [sp, #12]
 800f1ec:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 800f1f0:	f001 fe0a 	bl	8010e08 <forward_lite_dense_if32of32wf32_lut8>
 800f1f4:	b00e      	add	sp, #56	@ 0x38
 800f1f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1fa:	4620      	mov	r0, r4
 800f1fc:	e7aa      	b.n	800f154 <forward_dense+0x34>
 800f1fe:	2400      	movs	r4, #0
 800f200:	e7a8      	b.n	800f154 <forward_dense+0x34>
 800f202:	2300      	movs	r3, #0
 800f204:	685b      	ldr	r3, [r3, #4]
 800f206:	deff      	udf	#255	@ 0xff
 800f208:	2300      	movs	r3, #0
 800f20a:	685b      	ldr	r3, [r3, #4]
 800f20c:	deff      	udf	#255	@ 0xff
 800f20e:	2300      	movs	r3, #0
 800f210:	685b      	ldr	r3, [r3, #4]
 800f212:	deff      	udf	#255	@ 0xff
 800f214:	01d01040 	.word	0x01d01040
 800f218:	01e81040 	.word	0x01e81040

0800f21c <forward_relu>:
 800f21c:	6982      	ldr	r2, [r0, #24]
 800f21e:	8813      	ldrh	r3, [r2, #0]
 800f220:	b323      	cbz	r3, 800f26c <forward_relu+0x50>
 800f222:	6851      	ldr	r1, [r2, #4]
 800f224:	684a      	ldr	r2, [r1, #4]
 800f226:	b102      	cbz	r2, 800f22a <forward_relu+0xe>
 800f228:	6812      	ldr	r2, [r2, #0]
 800f22a:	2b01      	cmp	r3, #1
 800f22c:	f000 8086 	beq.w	800f33c <forward_relu+0x120>
 800f230:	b470      	push	{r4, r5, r6}
 800f232:	690b      	ldr	r3, [r1, #16]
 800f234:	b103      	cbz	r3, 800f238 <forward_relu+0x1c>
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	69c6      	ldr	r6, [r0, #28]
 800f23a:	b1ce      	cbz	r6, 800f270 <forward_relu+0x54>
 800f23c:	6871      	ldr	r1, [r6, #4]
 800f23e:	6998      	ldr	r0, [r3, #24]
 800f240:	2901      	cmp	r1, #1
 800f242:	d03f      	beq.n	800f2c4 <forward_relu+0xa8>
 800f244:	6893      	ldr	r3, [r2, #8]
 800f246:	6991      	ldr	r1, [r2, #24]
 800f248:	0a1b      	lsrs	r3, r3, #8
 800f24a:	6880      	ldr	r0, [r0, #8]
 800f24c:	6889      	ldr	r1, [r1, #8]
 800f24e:	d06c      	beq.n	800f32a <forward_relu+0x10e>
 800f250:	68d5      	ldr	r5, [r2, #12]
 800f252:	2201      	movs	r2, #1
 800f254:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800f258:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800f25c:	429d      	cmp	r5, r3
 800f25e:	fb04 f202 	mul.w	r2, r4, r2
 800f262:	d1f9      	bne.n	800f258 <forward_relu+0x3c>
 800f264:	68b3      	ldr	r3, [r6, #8]
 800f266:	bc70      	pop	{r4, r5, r6}
 800f268:	f000 bd04 	b.w	800fc74 <forward_lite_nl_relu_generic_if32of32_kernel>
 800f26c:	685b      	ldr	r3, [r3, #4]
 800f26e:	deff      	udf	#255	@ 0xff
 800f270:	6999      	ldr	r1, [r3, #24]
 800f272:	6893      	ldr	r3, [r2, #8]
 800f274:	6990      	ldr	r0, [r2, #24]
 800f276:	0a1b      	lsrs	r3, r3, #8
 800f278:	6889      	ldr	r1, [r1, #8]
 800f27a:	6884      	ldr	r4, [r0, #8]
 800f27c:	d057      	beq.n	800f32e <forward_relu+0x112>
 800f27e:	68d5      	ldr	r5, [r2, #12]
 800f280:	2201      	movs	r2, #1
 800f282:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800f286:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 800f28a:	429d      	cmp	r5, r3
 800f28c:	fb00 f202 	mul.w	r2, r0, r2
 800f290:	d1f9      	bne.n	800f286 <forward_relu+0x6a>
 800f292:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800f296:	4413      	add	r3, r2
 800f298:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800f29c:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800f2a0:	4294      	cmp	r4, r2
 800f2a2:	d80d      	bhi.n	800f2c0 <forward_relu+0xa4>
 800f2a4:	3204      	adds	r2, #4
 800f2a6:	3104      	adds	r1, #4
 800f2a8:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800f344 <forward_relu+0x128>
 800f2ac:	4613      	mov	r3, r2
 800f2ae:	ed72 7a01 	vldmdb	r2!, {s15}
 800f2b2:	3b08      	subs	r3, #8
 800f2b4:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 800f2b8:	ed61 7a01 	vstmdb	r1!, {s15}
 800f2bc:	429c      	cmp	r4, r3
 800f2be:	d9f5      	bls.n	800f2ac <forward_relu+0x90>
 800f2c0:	bc70      	pop	{r4, r5, r6}
 800f2c2:	4770      	bx	lr
 800f2c4:	6993      	ldr	r3, [r2, #24]
 800f2c6:	6880      	ldr	r0, [r0, #8]
 800f2c8:	689c      	ldr	r4, [r3, #8]
 800f2ca:	6893      	ldr	r3, [r2, #8]
 800f2cc:	0a1b      	lsrs	r3, r3, #8
 800f2ce:	d030      	beq.n	800f332 <forward_relu+0x116>
 800f2d0:	68d5      	ldr	r5, [r2, #12]
 800f2d2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800f2d6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800f2da:	429d      	cmp	r5, r3
 800f2dc:	fb02 f101 	mul.w	r1, r2, r1
 800f2e0:	d1f9      	bne.n	800f2d6 <forward_relu+0xba>
 800f2e2:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 800f2e6:	68b3      	ldr	r3, [r6, #8]
 800f2e8:	440a      	add	r2, r1
 800f2ea:	ed93 7a00 	vldr	s14, [r3]
 800f2ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f2f2:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800f2f6:	429c      	cmp	r4, r3
 800f2f8:	d8e2      	bhi.n	800f2c0 <forward_relu+0xa4>
 800f2fa:	1d02      	adds	r2, r0, #4
 800f2fc:	3304      	adds	r3, #4
 800f2fe:	2000      	movs	r0, #0
 800f300:	ed53 7a01 	vldr	s15, [r3, #-4]
 800f304:	1f19      	subs	r1, r3, #4
 800f306:	3b08      	subs	r3, #8
 800f308:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f30c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f310:	d405      	bmi.n	800f31e <forward_relu+0x102>
 800f312:	429c      	cmp	r4, r3
 800f314:	f842 0d04 	str.w	r0, [r2, #-4]!
 800f318:	d8d2      	bhi.n	800f2c0 <forward_relu+0xa4>
 800f31a:	460b      	mov	r3, r1
 800f31c:	e7f0      	b.n	800f300 <forward_relu+0xe4>
 800f31e:	429c      	cmp	r4, r3
 800f320:	ed62 7a01 	vstmdb	r2!, {s15}
 800f324:	d8cc      	bhi.n	800f2c0 <forward_relu+0xa4>
 800f326:	460b      	mov	r3, r1
 800f328:	e7ea      	b.n	800f300 <forward_relu+0xe4>
 800f32a:	2201      	movs	r2, #1
 800f32c:	e79a      	b.n	800f264 <forward_relu+0x48>
 800f32e:	4622      	mov	r2, r4
 800f330:	e7b8      	b.n	800f2a4 <forward_relu+0x88>
 800f332:	68b2      	ldr	r2, [r6, #8]
 800f334:	4623      	mov	r3, r4
 800f336:	ed92 7a00 	vldr	s14, [r2]
 800f33a:	e7de      	b.n	800f2fa <forward_relu+0xde>
 800f33c:	2300      	movs	r3, #0
 800f33e:	685b      	ldr	r3, [r3, #4]
 800f340:	deff      	udf	#255	@ 0xff
 800f342:	bf00      	nop
 800f344:	00000000 	.word	0x00000000

0800f348 <forward_upsample_bilinear>:
 800f348:	6983      	ldr	r3, [r0, #24]
 800f34a:	881a      	ldrh	r2, [r3, #0]
 800f34c:	2a00      	cmp	r2, #0
 800f34e:	d04e      	beq.n	800f3ee <forward_upsample_bilinear+0xa6>
 800f350:	6859      	ldr	r1, [r3, #4]
 800f352:	4684      	mov	ip, r0
 800f354:	684b      	ldr	r3, [r1, #4]
 800f356:	b103      	cbz	r3, 800f35a <forward_upsample_bilinear+0x12>
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	2a01      	cmp	r2, #1
 800f35c:	d073      	beq.n	800f446 <forward_upsample_bilinear+0xfe>
 800f35e:	690a      	ldr	r2, [r1, #16]
 800f360:	2a00      	cmp	r2, #0
 800f362:	d073      	beq.n	800f44c <forward_upsample_bilinear+0x104>
 800f364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f368:	699c      	ldr	r4, [r3, #24]
 800f36a:	b084      	sub	sp, #16
 800f36c:	68d8      	ldr	r0, [r3, #12]
 800f36e:	6821      	ldr	r1, [r4, #0]
 800f370:	6815      	ldr	r5, [r2, #0]
 800f372:	f8dc 3020 	ldr.w	r3, [ip, #32]
 800f376:	f021 417e 	bic.w	r1, r1, #4261412864	@ 0xfe000000
 800f37a:	f8df 80e0 	ldr.w	r8, [pc, #224]	@ 800f45c <forward_upsample_bilinear+0x114>
 800f37e:	689b      	ldr	r3, [r3, #8]
 800f380:	68ee      	ldr	r6, [r5, #12]
 800f382:	4541      	cmp	r1, r8
 800f384:	edd3 0a00 	vldr	s1, [r3]
 800f388:	ed93 0a01 	vldr	s0, [r3, #4]
 800f38c:	6882      	ldr	r2, [r0, #8]
 800f38e:	68c3      	ldr	r3, [r0, #12]
 800f390:	f8d0 e004 	ldr.w	lr, [r0, #4]
 800f394:	e9d6 6702 	ldrd	r6, r7, [r6, #8]
 800f398:	d047      	beq.n	800f42a <forward_upsample_bilinear+0xe2>
 800f39a:	dd13      	ble.n	800f3c4 <forward_upsample_bilinear+0x7c>
 800f39c:	482c      	ldr	r0, [pc, #176]	@ (800f450 <forward_upsample_bilinear+0x108>)
 800f39e:	4281      	cmp	r1, r0
 800f3a0:	d035      	beq.n	800f40e <forward_upsample_bilinear+0xc6>
 800f3a2:	482c      	ldr	r0, [pc, #176]	@ (800f454 <forward_upsample_bilinear+0x10c>)
 800f3a4:	4281      	cmp	r1, r0
 800f3a6:	d10a      	bne.n	800f3be <forward_upsample_bilinear+0x76>
 800f3a8:	69a9      	ldr	r1, [r5, #24]
 800f3aa:	68a0      	ldr	r0, [r4, #8]
 800f3ac:	f89c 401d 	ldrb.w	r4, [ip, #29]
 800f3b0:	6889      	ldr	r1, [r1, #8]
 800f3b2:	e9cd e402 	strd	lr, r4, [sp, #8]
 800f3b6:	e9cd 6700 	strd	r6, r7, [sp]
 800f3ba:	f000 fed9 	bl	8010170 <forward_lite_upsample_bilinear_if32of32>
 800f3be:	b004      	add	sp, #16
 800f3c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3c4:	4824      	ldr	r0, [pc, #144]	@ (800f458 <forward_upsample_bilinear+0x110>)
 800f3c6:	4281      	cmp	r1, r0
 800f3c8:	d013      	beq.n	800f3f2 <forward_upsample_bilinear+0xaa>
 800f3ca:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800f3ce:	4281      	cmp	r1, r0
 800f3d0:	d1f5      	bne.n	800f3be <forward_upsample_bilinear+0x76>
 800f3d2:	69a9      	ldr	r1, [r5, #24]
 800f3d4:	68a0      	ldr	r0, [r4, #8]
 800f3d6:	f89c 401d 	ldrb.w	r4, [ip, #29]
 800f3da:	6889      	ldr	r1, [r1, #8]
 800f3dc:	e9cd e402 	strd	lr, r4, [sp, #8]
 800f3e0:	e9cd 6700 	strd	r6, r7, [sp]
 800f3e4:	f001 f9c8 	bl	8010778 <forward_lite_upsample_bilinear_iu16ou16>
 800f3e8:	b004      	add	sp, #16
 800f3ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3ee:	6853      	ldr	r3, [r2, #4]
 800f3f0:	deff      	udf	#255	@ 0xff
 800f3f2:	69a9      	ldr	r1, [r5, #24]
 800f3f4:	68a0      	ldr	r0, [r4, #8]
 800f3f6:	f89c 401d 	ldrb.w	r4, [ip, #29]
 800f3fa:	6889      	ldr	r1, [r1, #8]
 800f3fc:	e9cd e402 	strd	lr, r4, [sp, #8]
 800f400:	e9cd 6700 	strd	r6, r7, [sp]
 800f404:	f001 f836 	bl	8010474 <forward_lite_upsample_bilinear_iu8ou8>
 800f408:	b004      	add	sp, #16
 800f40a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f40e:	69a9      	ldr	r1, [r5, #24]
 800f410:	68a0      	ldr	r0, [r4, #8]
 800f412:	f89c 401d 	ldrb.w	r4, [ip, #29]
 800f416:	6889      	ldr	r1, [r1, #8]
 800f418:	e9cd e402 	strd	lr, r4, [sp, #8]
 800f41c:	e9cd 6700 	strd	r6, r7, [sp]
 800f420:	f001 f8ea 	bl	80105f8 <forward_lite_upsample_bilinear_is16os16>
 800f424:	b004      	add	sp, #16
 800f426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f42a:	69a9      	ldr	r1, [r5, #24]
 800f42c:	68a0      	ldr	r0, [r4, #8]
 800f42e:	f89c 401d 	ldrb.w	r4, [ip, #29]
 800f432:	6889      	ldr	r1, [r1, #8]
 800f434:	e9cd e402 	strd	lr, r4, [sp, #8]
 800f438:	e9cd 6700 	strd	r6, r7, [sp]
 800f43c:	f000 ff58 	bl	80102f0 <forward_lite_upsample_bilinear_is8os8>
 800f440:	b004      	add	sp, #16
 800f442:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f446:	2300      	movs	r3, #0
 800f448:	685b      	ldr	r3, [r3, #4]
 800f44a:	deff      	udf	#255	@ 0xff
 800f44c:	68d3      	ldr	r3, [r2, #12]
 800f44e:	deff      	udf	#255	@ 0xff
 800f450:	00840840 	.word	0x00840840
 800f454:	01821040 	.word	0x01821040
 800f458:	00040440 	.word	0x00040440
 800f45c:	00840440 	.word	0x00840440

0800f460 <forward_lite_conv2d_if32of32wf32_pool>:
 800f460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f464:	ed2d 8b0e 	vpush	{d8-d14}
 800f468:	b0c9      	sub	sp, #292	@ 0x124
 800f46a:	4696      	mov	lr, r2
 800f46c:	4680      	mov	r8, r0
 800f46e:	f9bd 51cc 	ldrsh.w	r5, [sp, #460]	@ 0x1cc
 800f472:	9323      	str	r3, [sp, #140]	@ 0x8c
 800f474:	f9bd 31ec 	ldrsh.w	r3, [sp, #492]	@ 0x1ec
 800f478:	9138      	str	r1, [sp, #224]	@ 0xe0
 800f47a:	9239      	str	r2, [sp, #228]	@ 0xe4
 800f47c:	f9bd 118c 	ldrsh.w	r1, [sp, #396]	@ 0x18c
 800f480:	fb05 f203 	mul.w	r2, r5, r3
 800f484:	f9bd 419c 	ldrsh.w	r4, [sp, #412]	@ 0x19c
 800f488:	9129      	str	r1, [sp, #164]	@ 0xa4
 800f48a:	460e      	mov	r6, r1
 800f48c:	fb01 f202 	mul.w	r2, r1, r2
 800f490:	f9bd 1194 	ldrsh.w	r1, [sp, #404]	@ 0x194
 800f494:	f8bd c1b0 	ldrh.w	ip, [sp, #432]	@ 0x1b0
 800f498:	9142      	str	r1, [sp, #264]	@ 0x108
 800f49a:	f9bd 11a0 	ldrsh.w	r1, [sp, #416]	@ 0x1a0
 800f49e:	f9bd 7190 	ldrsh.w	r7, [sp, #400]	@ 0x190
 800f4a2:	932d      	str	r3, [sp, #180]	@ 0xb4
 800f4a4:	942a      	str	r4, [sp, #168]	@ 0xa8
 800f4a6:	f9bd 3198 	ldrsh.w	r3, [sp, #408]	@ 0x198
 800f4aa:	f9bd 4188 	ldrsh.w	r4, [sp, #392]	@ 0x188
 800f4ae:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f4b0:	f8cd c054 	str.w	ip, [sp, #84]	@ 0x54
 800f4b4:	f8bd 11a8 	ldrh.w	r1, [sp, #424]	@ 0x1a8
 800f4b8:	f8bd c1b4 	ldrh.w	ip, [sp, #436]	@ 0x1b4
 800f4bc:	9041      	str	r0, [sp, #260]	@ 0x104
 800f4be:	933a      	str	r3, [sp, #232]	@ 0xe8
 800f4c0:	f8bd 01ac 	ldrh.w	r0, [sp, #428]	@ 0x1ac
 800f4c4:	912b      	str	r1, [sp, #172]	@ 0xac
 800f4c6:	f9bd 91a4 	ldrsh.w	r9, [sp, #420]	@ 0x1a4
 800f4ca:	4243      	negs	r3, r0
 800f4cc:	950f      	str	r5, [sp, #60]	@ 0x3c
 800f4ce:	9418      	str	r4, [sp, #96]	@ 0x60
 800f4d0:	9714      	str	r7, [sp, #80]	@ 0x50
 800f4d2:	f8cd c0b0 	str.w	ip, [sp, #176]	@ 0xb0
 800f4d6:	f9bd c1b8 	ldrsh.w	ip, [sp, #440]	@ 0x1b8
 800f4da:	931e      	str	r3, [sp, #120]	@ 0x78
 800f4dc:	f8cd c10c 	str.w	ip, [sp, #268]	@ 0x10c
 800f4e0:	f9bd c1e8 	ldrsh.w	ip, [sp, #488]	@ 0x1e8
 800f4e4:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 800f4e6:	f8cd c110 	str.w	ip, [sp, #272]	@ 0x110
 800f4ea:	f9bd c1f0 	ldrsh.w	ip, [sp, #496]	@ 0x1f0
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	f9bd 11d0 	ldrsh.w	r1, [sp, #464]	@ 0x1d0
 800f4f4:	f8cd c114 	str.w	ip, [sp, #276]	@ 0x114
 800f4f8:	f9bd c1f4 	ldrsh.w	ip, [sp, #500]	@ 0x1f4
 800f4fc:	f8cd c0b8 	str.w	ip, [sp, #184]	@ 0xb8
 800f500:	f9bd c1f8 	ldrsh.w	ip, [sp, #504]	@ 0x1f8
 800f504:	f8cd c118 	str.w	ip, [sp, #280]	@ 0x118
 800f508:	f9bd c1fc 	ldrsh.w	ip, [sp, #508]	@ 0x1fc
 800f50c:	f8cd c074 	str.w	ip, [sp, #116]	@ 0x74
 800f510:	f340 80a9 	ble.w	800f666 <forward_lite_conv2d_if32of32wf32_pool+0x206>
 800f514:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f516:	3901      	subs	r1, #1
 800f518:	9020      	str	r0, [sp, #128]	@ 0x80
 800f51a:	fb03 f309 	mul.w	r3, r3, r9
 800f51e:	fa1f fc81 	uxth.w	ip, r1
 800f522:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 800f524:	fb04 f303 	mul.w	r3, r4, r3
 800f528:	ed9f 8a51 	vldr	s16, [pc, #324]	@ 800f670 <forward_lite_conv2d_if32of32wf32_pool+0x210>
 800f52c:	f8cd c084 	str.w	ip, [sp, #132]	@ 0x84
 800f530:	0099      	lsls	r1, r3, #2
 800f532:	9124      	str	r1, [sp, #144]	@ 0x90
 800f534:	4631      	mov	r1, r6
 800f536:	b2b6      	uxth	r6, r6
 800f538:	fb00 f301 	mul.w	r3, r0, r1
 800f53c:	9636      	str	r6, [sp, #216]	@ 0xd8
 800f53e:	00a6      	lsls	r6, r4, #2
 800f540:	fb05 f303 	mul.w	r3, r5, r3
 800f544:	fb05 f501 	mul.w	r5, r5, r1
 800f548:	0098      	lsls	r0, r3, #2
 800f54a:	9616      	str	r6, [sp, #88]	@ 0x58
 800f54c:	953d      	str	r5, [sp, #244]	@ 0xf4
 800f54e:	f10e 4578 	add.w	r5, lr, #4160749568	@ 0xf8000000
 800f552:	903e      	str	r0, [sp, #248]	@ 0xf8
 800f554:	9836      	ldr	r0, [sp, #216]	@ 0xd8
 800f556:	953b      	str	r5, [sp, #236]	@ 0xec
 800f558:	1e43      	subs	r3, r0, #1
 800f55a:	b29b      	uxth	r3, r3
 800f55c:	3301      	adds	r3, #1
 800f55e:	0098      	lsls	r0, r3, #2
 800f560:	9035      	str	r0, [sp, #212]	@ 0xd4
 800f562:	982c      	ldr	r0, [sp, #176]	@ 0xb0
 800f564:	fb00 f307 	mul.w	r3, r0, r7
 800f568:	fb04 f303 	mul.w	r3, r4, r3
 800f56c:	0098      	lsls	r0, r3, #2
 800f56e:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 800f570:	9034      	str	r0, [sp, #208]	@ 0xd0
 800f572:	0090      	lsls	r0, r2, #2
 800f574:	fb01 f303 	mul.w	r3, r1, r3
 800f578:	0089      	lsls	r1, r1, #2
 800f57a:	9032      	str	r0, [sp, #200]	@ 0xc8
 800f57c:	9860      	ldr	r0, [sp, #384]	@ 0x180
 800f57e:	9112      	str	r1, [sp, #72]	@ 0x48
 800f580:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800f584:	0098      	lsls	r0, r3, #2
 800f586:	fb07 f306 	mul.w	r3, r7, r6
 800f58a:	921f      	str	r2, [sp, #124]	@ 0x7c
 800f58c:	903c      	str	r0, [sp, #240]	@ 0xf0
 800f58e:	981e      	ldr	r0, [sp, #120]	@ 0x78
 800f590:	fb00 8703 	mla	r7, r0, r3, r8
 800f594:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800f596:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 800f598:	9722      	str	r7, [sp, #136]	@ 0x88
 800f59a:	425f      	negs	r7, r3
 800f59c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f59e:	4241      	negs	r1, r0
 800f5a0:	9731      	str	r7, [sp, #196]	@ 0xc4
 800f5a2:	fb03 f304 	mul.w	r3, r3, r4
 800f5a6:	9125      	str	r1, [sp, #148]	@ 0x94
 800f5a8:	009c      	lsls	r4, r3, #2
 800f5aa:	fb06 f107 	mul.w	r1, r6, r7
 800f5ae:	9417      	str	r4, [sp, #92]	@ 0x5c
 800f5b0:	2400      	movs	r4, #0
 800f5b2:	9137      	str	r1, [sp, #220]	@ 0xdc
 800f5b4:	9960      	ldr	r1, [sp, #384]	@ 0x180
 800f5b6:	9427      	str	r4, [sp, #156]	@ 0x9c
 800f5b8:	911b      	str	r1, [sp, #108]	@ 0x6c
 800f5ba:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f5bc:	9428      	str	r4, [sp, #160]	@ 0xa0
 800f5be:	9333      	str	r3, [sp, #204]	@ 0xcc
 800f5c0:	9b76      	ldr	r3, [sp, #472]	@ 0x1d8
 800f5c2:	932f      	str	r3, [sp, #188]	@ 0xbc
 800f5c4:	1e53      	subs	r3, r2, #1
 800f5c6:	9347      	str	r3, [sp, #284]	@ 0x11c
 800f5c8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f5ca:	3301      	adds	r3, #1
 800f5cc:	b21b      	sxth	r3, r3
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	dc68      	bgt.n	800f6a4 <forward_lite_conv2d_if32of32wf32_pool+0x244>
 800f5d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f5d4:	041b      	lsls	r3, r3, #16
 800f5d6:	f100 81d5 	bmi.w	800f984 <forward_lite_conv2d_if32of32wf32_pool+0x524>
 800f5da:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 800f5dc:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
 800f5de:	42b2      	cmp	r2, r6
 800f5e0:	dc48      	bgt.n	800f674 <forward_lite_conv2d_if32of32wf32_pool+0x214>
 800f5e2:	9c2c      	ldr	r4, [sp, #176]	@ 0xb0
 800f5e4:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800f5e6:	981e      	ldr	r0, [sp, #120]	@ 0x78
 800f5e8:	3301      	adds	r3, #1
 800f5ea:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 800f5ec:	4420      	add	r0, r4
 800f5ee:	9f2e      	ldr	r7, [sp, #184]	@ 0xb8
 800f5f0:	b21d      	sxth	r5, r3
 800f5f2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f5f4:	901e      	str	r0, [sp, #120]	@ 0x78
 800f5f6:	983c      	ldr	r0, [sp, #240]	@ 0xf0
 800f5f8:	1b1b      	subs	r3, r3, r4
 800f5fa:	9108      	str	r1, [sp, #32]
 800f5fc:	4401      	add	r1, r0
 800f5fe:	9320      	str	r3, [sp, #128]	@ 0x80
 800f600:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800f602:	9138      	str	r1, [sp, #224]	@ 0xe0
 800f604:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 800f606:	9528      	str	r5, [sp, #160]	@ 0xa0
 800f608:	440b      	add	r3, r1
 800f60a:	9322      	str	r3, [sp, #136]	@ 0x88
 800f60c:	b293      	uxth	r3, r2
 800f60e:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800f610:	9301      	str	r3, [sp, #4]
 800f612:	1a9b      	subs	r3, r3, r2
 800f614:	b29a      	uxth	r2, r3
 800f616:	b2bb      	uxth	r3, r7
 800f618:	1af1      	subs	r1, r6, r3
 800f61a:	9305      	str	r3, [sp, #20]
 800f61c:	9e33      	ldr	r6, [sp, #204]	@ 0xcc
 800f61e:	b20b      	sxth	r3, r1
 800f620:	f8bd 103c 	ldrh.w	r1, [sp, #60]	@ 0x3c
 800f624:	931d      	str	r3, [sp, #116]	@ 0x74
 800f626:	b2b3      	uxth	r3, r6
 800f628:	9303      	str	r3, [sp, #12]
 800f62a:	2301      	movs	r3, #1
 800f62c:	9307      	str	r3, [sp, #28]
 800f62e:	f8bd 30e8 	ldrh.w	r3, [sp, #232]	@ 0xe8
 800f632:	9306      	str	r3, [sp, #24]
 800f634:	f8bd 3114 	ldrh.w	r3, [sp, #276]	@ 0x114
 800f638:	9304      	str	r3, [sp, #16]
 800f63a:	f8bd 3118 	ldrh.w	r3, [sp, #280]	@ 0x118
 800f63e:	9302      	str	r3, [sp, #8]
 800f640:	f8bd 3110 	ldrh.w	r3, [sp, #272]	@ 0x110
 800f644:	9300      	str	r3, [sp, #0]
 800f646:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 800f648:	9860      	ldr	r0, [sp, #384]	@ 0x180
 800f64a:	9c79      	ldr	r4, [sp, #484]	@ 0x1e4
 800f64c:	47a0      	blx	r4
 800f64e:	1bf3      	subs	r3, r6, r7
 800f650:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f652:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f656:	3a01      	subs	r2, #1
 800f658:	b21b      	sxth	r3, r3
 800f65a:	b292      	uxth	r2, r2
 800f65c:	9333      	str	r3, [sp, #204]	@ 0xcc
 800f65e:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 800f660:	9221      	str	r2, [sp, #132]	@ 0x84
 800f662:	42ab      	cmp	r3, r5
 800f664:	dcb0      	bgt.n	800f5c8 <forward_lite_conv2d_if32of32wf32_pool+0x168>
 800f666:	b049      	add	sp, #292	@ 0x124
 800f668:	ecbd 8b0e 	vpop	{d8-d14}
 800f66c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f670:	00000000 	.word	0x00000000
 800f674:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 800f676:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800f678:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f67a:	440a      	add	r2, r1
 800f67c:	3b01      	subs	r3, #1
 800f67e:	921e      	str	r2, [sp, #120]	@ 0x78
 800f680:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f682:	b29b      	uxth	r3, r3
 800f684:	1a52      	subs	r2, r2, r1
 800f686:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 800f688:	9321      	str	r3, [sp, #132]	@ 0x84
 800f68a:	9220      	str	r2, [sp, #128]	@ 0x80
 800f68c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800f68e:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 800f690:	440a      	add	r2, r1
 800f692:	9222      	str	r2, [sp, #136]	@ 0x88
 800f694:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800f696:	4293      	cmp	r3, r2
 800f698:	dde5      	ble.n	800f666 <forward_lite_conv2d_if32of32wf32_pool+0x206>
 800f69a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f69c:	3301      	adds	r3, #1
 800f69e:	b21b      	sxth	r3, r3
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	dd96      	ble.n	800f5d2 <forward_lite_conv2d_if32of32wf32_pool+0x172>
 800f6a4:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	f2c0 82d1 	blt.w	800fc4e <forward_lite_conv2d_if32of32wf32_pool+0x7ee>
 800f6ac:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800f6ae:	931c      	str	r3, [sp, #112]	@ 0x70
 800f6b0:	2300      	movs	r3, #0
 800f6b2:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800f6b4:	9a42      	ldr	r2, [sp, #264]	@ 0x108
 800f6b6:	440a      	add	r2, r1
 800f6b8:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 800f6ba:	428a      	cmp	r2, r1
 800f6bc:	bfd4      	ite	le
 800f6be:	ebc3 0b02 	rsble	fp, r3, r2
 800f6c2:	ebc3 0b01 	rsbgt	fp, r3, r1
 800f6c6:	9a61      	ldr	r2, [sp, #388]	@ 0x184
 800f6c8:	2a00      	cmp	r2, #0
 800f6ca:	f000 819d 	beq.w	800fa08 <forward_lite_conv2d_if32of32wf32_pool+0x5a8>
 800f6ce:	9a3b      	ldr	r2, [sp, #236]	@ 0xec
 800f6d0:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800f6d4:	f0c0 8198 	bcc.w	800fa08 <forward_lite_conv2d_if32of32wf32_pool+0x5a8>
 800f6d8:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 800f6da:	2a00      	cmp	r2, #0
 800f6dc:	f340 8115 	ble.w	800f90a <forward_lite_conv2d_if32of32wf32_pool+0x4aa>
 800f6e0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800f6e2:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 800f6e4:	fb02 f303 	mul.w	r3, r2, r3
 800f6e8:	9a35      	ldr	r2, [sp, #212]	@ 0xd4
 800f6ea:	9319      	str	r3, [sp, #100]	@ 0x64
 800f6ec:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800f6ee:	189a      	adds	r2, r3, r2
 800f6f0:	9326      	str	r3, [sp, #152]	@ 0x98
 800f6f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f6f4:	923f      	str	r2, [sp, #252]	@ 0xfc
 800f6f6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f6f8:	9330      	str	r3, [sp, #192]	@ 0xc0
 800f6fa:	440a      	add	r2, r1
 800f6fc:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 800f6fe:	9240      	str	r2, [sp, #256]	@ 0x100
 800f700:	931a      	str	r3, [sp, #104]	@ 0x68
 800f702:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800f704:	9961      	ldr	r1, [sp, #388]	@ 0x184
 800f706:	981a      	ldr	r0, [sp, #104]	@ 0x68
 800f708:	f001 fe4a 	bl	80113a0 <st_int8_copy>
 800f70c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f70e:	2b00      	cmp	r3, #0
 800f710:	f000 8135 	beq.w	800f97e <forward_lite_conv2d_if32of32wf32_pool+0x51e>
 800f714:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 800f716:	ecf3 1a01 	vldmia	r3!, {s3}
 800f71a:	9330      	str	r3, [sp, #192]	@ 0xc0
 800f71c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f71e:	2b00      	cmp	r3, #0
 800f720:	f000 80e8 	beq.w	800f8f4 <forward_lite_conv2d_if32of32wf32_pool+0x494>
 800f724:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800f726:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800f728:	189a      	adds	r2, r3, r2
 800f72a:	920c      	str	r2, [sp, #48]	@ 0x30
 800f72c:	9a40      	ldr	r2, [sp, #256]	@ 0x100
 800f72e:	e9cd 230d 	strd	r2, r3, [sp, #52]	@ 0x34
 800f732:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800f734:	9310      	str	r3, [sp, #64]	@ 0x40
 800f736:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800f738:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f73a:	2300      	movs	r3, #0
 800f73c:	9311      	str	r3, [sp, #68]	@ 0x44
 800f73e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f740:	2b00      	cmp	r3, #0
 800f742:	f2c0 8113 	blt.w	800f96c <forward_lite_conv2d_if32of32wf32_pool+0x50c>
 800f746:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800f748:	2600      	movs	r6, #0
 800f74a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f74c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800f74e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f750:	9c61      	ldr	r4, [sp, #388]	@ 0x184
 800f752:	4298      	cmp	r0, r3
 800f754:	bf94      	ite	ls
 800f756:	ebc6 0600 	rsbls	r6, r6, r0
 800f75a:	ebc6 0603 	rsbhi	r6, r6, r3
 800f75e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f760:	f1bb 0f00 	cmp.w	fp, #0
 800f764:	eba0 0906 	sub.w	r9, r0, r6
 800f768:	fb02 4203 	mla	r2, r2, r3, r4
 800f76c:	9818      	ldr	r0, [sp, #96]	@ 0x60
 800f76e:	9c14      	ldr	r4, [sp, #80]	@ 0x50
 800f770:	eba4 0a06 	sub.w	sl, r4, r6
 800f774:	fb00 f606 	mul.w	r6, r0, r6
 800f778:	f340 80fe 	ble.w	800f978 <forward_lite_conv2d_if32of32wf32_pool+0x518>
 800f77c:	f026 070f 	bic.w	r7, r6, #15
 800f780:	eeb0 7a61 	vmov.f32	s14, s3
 800f784:	fb0a fa03 	mul.w	sl, sl, r3
 800f788:	f04f 0c00 	mov.w	ip, #0
 800f78c:	f107 38ff 	add.w	r8, r7, #4294967295
 800f790:	fb09 f903 	mul.w	r9, r9, r3
 800f794:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800f798:	f108 0801 	add.w	r8, r8, #1
 800f79c:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 800f7a0:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800f7a4:	2f00      	cmp	r7, #0
 800f7a6:	f340 80df 	ble.w	800f968 <forward_lite_conv2d_if32of32wf32_pool+0x508>
 800f7aa:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 800f7ae:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 800f7b2:	2400      	movs	r4, #0
 800f7b4:	ed53 6a0f 	vldr	s13, [r3, #-60]	@ 0xffffffc4
 800f7b8:	3410      	adds	r4, #16
 800f7ba:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 800f7be:	3340      	adds	r3, #64	@ 0x40
 800f7c0:	ed50 4a10 	vldr	s9, [r0, #-64]	@ 0xffffffc0
 800f7c4:	42bc      	cmp	r4, r7
 800f7c6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f7ca:	ed13 5a20 	vldr	s10, [r3, #-128]	@ 0xffffff80
 800f7ce:	ed50 5a0e 	vldr	s11, [r0, #-56]	@ 0xffffffc8
 800f7d2:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 800f7d6:	ed13 6a1e 	vldr	s12, [r3, #-120]	@ 0xffffff88
 800f7da:	eee4 7a85 	vfma.f32	s15, s9, s10
 800f7de:	ed53 6a1d 	vldr	s13, [r3, #-116]	@ 0xffffff8c
 800f7e2:	ed10 ea1d 	vldr	s28, [r0, #-116]	@ 0xffffff8c
 800f7e6:	ed50 da1c 	vldr	s27, [r0, #-112]	@ 0xffffff90
 800f7ea:	ed13 da1c 	vldr	s26, [r3, #-112]	@ 0xffffff90
 800f7ee:	ed50 ca1b 	vldr	s25, [r0, #-108]	@ 0xffffff94
 800f7f2:	ed13 ca1b 	vldr	s24, [r3, #-108]	@ 0xffffff94
 800f7f6:	eee5 7a86 	vfma.f32	s15, s11, s12
 800f7fa:	ed50 ba1a 	vldr	s23, [r0, #-104]	@ 0xffffff98
 800f7fe:	ed13 ba1a 	vldr	s22, [r3, #-104]	@ 0xffffff98
 800f802:	ed50 aa19 	vldr	s21, [r0, #-100]	@ 0xffffff9c
 800f806:	ed13 aa19 	vldr	s20, [r3, #-100]	@ 0xffffff9c
 800f80a:	ed50 9a18 	vldr	s19, [r0, #-96]	@ 0xffffffa0
 800f80e:	ed13 9a18 	vldr	s18, [r3, #-96]	@ 0xffffffa0
 800f812:	eeee 7a26 	vfma.f32	s15, s28, s13
 800f816:	ed50 8a17 	vldr	s17, [r0, #-92]	@ 0xffffffa4
 800f81a:	ed13 0a17 	vldr	s0, [r3, #-92]	@ 0xffffffa4
 800f81e:	ed50 0a16 	vldr	s1, [r0, #-88]	@ 0xffffffa8
 800f822:	ed13 1a16 	vldr	s2, [r3, #-88]	@ 0xffffffa8
 800f826:	ed10 2a15 	vldr	s4, [r0, #-84]	@ 0xffffffac
 800f82a:	ed53 2a15 	vldr	s5, [r3, #-84]	@ 0xffffffac
 800f82e:	eeed 7a8d 	vfma.f32	s15, s27, s26
 800f832:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 800f836:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 800f83a:	ed10 4a13 	vldr	s8, [r0, #-76]	@ 0xffffffb4
 800f83e:	ed53 4a13 	vldr	s9, [r3, #-76]	@ 0xffffffb4
 800f842:	ed10 5a12 	vldr	s10, [r0, #-72]	@ 0xffffffb8
 800f846:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 800f84a:	eeec 7a8c 	vfma.f32	s15, s25, s24
 800f84e:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 800f852:	ed53 6a11 	vldr	s13, [r3, #-68]	@ 0xffffffbc
 800f856:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 800f85a:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800f85e:	eee9 7a89 	vfma.f32	s15, s19, s18
 800f862:	eee8 7a80 	vfma.f32	s15, s17, s0
 800f866:	eee0 7a81 	vfma.f32	s15, s1, s2
 800f86a:	eee2 7a22 	vfma.f32	s15, s4, s5
 800f86e:	eee3 7a23 	vfma.f32	s15, s6, s7
 800f872:	eee4 7a24 	vfma.f32	s15, s8, s9
 800f876:	eee5 7a25 	vfma.f32	s15, s10, s11
 800f87a:	eee6 7a26 	vfma.f32	s15, s12, s13
 800f87e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f882:	db97      	blt.n	800f7b4 <forward_lite_conv2d_if32of32wf32_pool+0x354>
 800f884:	4471      	add	r1, lr
 800f886:	4472      	add	r2, lr
 800f888:	4645      	mov	r5, r8
 800f88a:	42ae      	cmp	r6, r5
 800f88c:	dd10      	ble.n	800f8b0 <forward_lite_conv2d_if32of32wf32_pool+0x450>
 800f88e:	462b      	mov	r3, r5
 800f890:	460c      	mov	r4, r1
 800f892:	4610      	mov	r0, r2
 800f894:	3301      	adds	r3, #1
 800f896:	ecf0 6a01 	vldmia	r0!, {s13}
 800f89a:	ecf4 7a01 	vldmia	r4!, {s15}
 800f89e:	429e      	cmp	r6, r3
 800f8a0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800f8a4:	d1f6      	bne.n	800f894 <forward_lite_conv2d_if32of32wf32_pool+0x434>
 800f8a6:	1b75      	subs	r5, r6, r5
 800f8a8:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 800f8ac:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800f8b0:	f10c 0c01 	add.w	ip, ip, #1
 800f8b4:	4451      	add	r1, sl
 800f8b6:	444a      	add	r2, r9
 800f8b8:	45e3      	cmp	fp, ip
 800f8ba:	f47f af73 	bne.w	800f7a4 <forward_lite_conv2d_if32of32wf32_pool+0x344>
 800f8be:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800f8c0:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f8c2:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800f8c4:	4410      	add	r0, r2
 800f8c6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f8c8:	ed81 7a00 	vstr	s14, [r1]
 800f8cc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f8ce:	3301      	adds	r3, #1
 800f8d0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800f8d2:	9311      	str	r3, [sp, #68]	@ 0x44
 800f8d4:	4401      	add	r1, r0
 800f8d6:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800f8d8:	9110      	str	r1, [sp, #64]	@ 0x40
 800f8da:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800f8dc:	1a89      	subs	r1, r1, r2
 800f8de:	910e      	str	r1, [sp, #56]	@ 0x38
 800f8e0:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800f8e2:	4401      	add	r1, r0
 800f8e4:	910d      	str	r1, [sp, #52]	@ 0x34
 800f8e6:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f8e8:	1a8a      	subs	r2, r1, r2
 800f8ea:	920c      	str	r2, [sp, #48]	@ 0x30
 800f8ec:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f8ee:	429a      	cmp	r2, r3
 800f8f0:	f47f af25 	bne.w	800f73e <forward_lite_conv2d_if32of32wf32_pool+0x2de>
 800f8f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f8f6:	9924      	ldr	r1, [sp, #144]	@ 0x90
 800f8f8:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800f8fa:	440a      	add	r2, r1
 800f8fc:	3304      	adds	r3, #4
 800f8fe:	921a      	str	r2, [sp, #104]	@ 0x68
 800f900:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 800f902:	9326      	str	r3, [sp, #152]	@ 0x98
 800f904:	4293      	cmp	r3, r2
 800f906:	f47f aefc 	bne.w	800f702 <forward_lite_conv2d_if32of32wf32_pool+0x2a2>
 800f90a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	dd26      	ble.n	800f95e <forward_lite_conv2d_if32of32wf32_pool+0x4fe>
 800f910:	9b75      	ldr	r3, [sp, #468]	@ 0x1d4
 800f912:	2b00      	cmp	r3, #0
 800f914:	f000 819f 	beq.w	800fc56 <forward_lite_conv2d_if32of32wf32_pool+0x7f6>
 800f918:	4699      	mov	r9, r3
 800f91a:	2400      	movs	r4, #0
 800f91c:	9d2f      	ldr	r5, [sp, #188]	@ 0xbc
 800f91e:	f8dd 806c 	ldr.w	r8, [sp, #108]	@ 0x6c
 800f922:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 800f924:	f8dd b1e0 	ldr.w	fp, [sp, #480]	@ 0x1e0
 800f928:	e9dd 6a76 	ldrd	r6, sl, [sp, #472]	@ 0x1d8
 800f92c:	462b      	mov	r3, r5
 800f92e:	4455      	add	r5, sl
 800f930:	463a      	mov	r2, r7
 800f932:	4641      	mov	r1, r8
 800f934:	4640      	mov	r0, r8
 800f936:	3401      	adds	r4, #1
 800f938:	47c8      	blx	r9
 800f93a:	1bab      	subs	r3, r5, r6
 800f93c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f93e:	b224      	sxth	r4, r4
 800f940:	455b      	cmp	r3, fp
 800f942:	bfa8      	it	ge
 800f944:	4635      	movge	r5, r6
 800f946:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800f948:	4490      	add	r8, r2
 800f94a:	4543      	cmp	r3, r8
 800f94c:	d801      	bhi.n	800f952 <forward_lite_conv2d_if32of32wf32_pool+0x4f2>
 800f94e:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800f950:	4498      	add	r8, r3
 800f952:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f954:	42a3      	cmp	r3, r4
 800f956:	d1e9      	bne.n	800f92c <forward_lite_conv2d_if32of32wf32_pool+0x4cc>
 800f958:	952f      	str	r5, [sp, #188]	@ 0xbc
 800f95a:	f8cd 806c 	str.w	r8, [sp, #108]	@ 0x6c
 800f95e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f960:	3301      	adds	r3, #1
 800f962:	b21b      	sxth	r3, r3
 800f964:	931d      	str	r3, [sp, #116]	@ 0x74
 800f966:	e638      	b.n	800f5da <forward_lite_conv2d_if32of32wf32_pool+0x17a>
 800f968:	2500      	movs	r5, #0
 800f96a:	e78e      	b.n	800f88a <forward_lite_conv2d_if32of32wf32_pool+0x42a>
 800f96c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f96e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f970:	4616      	mov	r6, r2
 800f972:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800f974:	189a      	adds	r2, r3, r2
 800f976:	e6e9      	b.n	800f74c <forward_lite_conv2d_if32of32wf32_pool+0x2ec>
 800f978:	eeb0 7a61 	vmov.f32	s14, s3
 800f97c:	e79f      	b.n	800f8be <forward_lite_conv2d_if32of32wf32_pool+0x45e>
 800f97e:	eef0 1a48 	vmov.f32	s3, s16
 800f982:	e6cb      	b.n	800f71c <forward_lite_conv2d_if32of32wf32_pool+0x2bc>
 800f984:	9a3d      	ldr	r2, [sp, #244]	@ 0xf4
 800f986:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f988:	fb02 f303 	mul.w	r3, r2, r3
 800f98c:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800f98e:	eba2 0383 	sub.w	r3, r2, r3, lsl #2
 800f992:	9a60      	ldr	r2, [sp, #384]	@ 0x180
 800f994:	429a      	cmp	r2, r3
 800f996:	d901      	bls.n	800f99c <forward_lite_conv2d_if32of32wf32_pool+0x53c>
 800f998:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 800f99a:	4413      	add	r3, r2
 800f99c:	9a60      	ldr	r2, [sp, #384]	@ 0x180
 800f99e:	429a      	cmp	r2, r3
 800f9a0:	d217      	bcs.n	800f9d2 <forward_lite_conv2d_if32of32wf32_pool+0x572>
 800f9a2:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 800f9a4:	991d      	ldr	r1, [sp, #116]	@ 0x74
 800f9a6:	428a      	cmp	r2, r1
 800f9a8:	d013      	beq.n	800f9d2 <forward_lite_conv2d_if32of32wf32_pool+0x572>
 800f9aa:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 800f9ac:	429a      	cmp	r2, r3
 800f9ae:	d910      	bls.n	800f9d2 <forward_lite_conv2d_if32of32wf32_pool+0x572>
 800f9b0:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800f9b2:	461a      	mov	r2, r3
 800f9b4:	f852 0b04 	ldr.w	r0, [r2], #4
 800f9b8:	f841 0b04 	str.w	r0, [r1], #4
 800f9bc:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 800f9be:	4290      	cmp	r0, r2
 800f9c0:	d8f8      	bhi.n	800f9b4 <forward_lite_conv2d_if32of32wf32_pool+0x554>
 800f9c2:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 800f9c4:	1ad3      	subs	r3, r2, r3
 800f9c6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800f9c8:	f023 0303 	bic.w	r3, r3, #3
 800f9cc:	3304      	adds	r3, #4
 800f9ce:	441a      	add	r2, r3
 800f9d0:	921b      	str	r2, [sp, #108]	@ 0x6c
 800f9d2:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800f9d4:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 800f9d6:	f8bd 3074 	ldrh.w	r3, [sp, #116]	@ 0x74
 800f9da:	440a      	add	r2, r1
 800f9dc:	983e      	ldr	r0, [sp, #248]	@ 0xf8
 800f9de:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800f9e0:	1ad2      	subs	r2, r2, r3
 800f9e2:	4401      	add	r1, r0
 800f9e4:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 800f9e6:	b212      	sxth	r2, r2
 800f9e8:	4403      	add	r3, r0
 800f9ea:	911b      	str	r1, [sp, #108]	@ 0x6c
 800f9ec:	9227      	str	r2, [sp, #156]	@ 0x9c
 800f9ee:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 800f9f0:	b21b      	sxth	r3, r3
 800f9f2:	428a      	cmp	r2, r1
 800f9f4:	931d      	str	r3, [sp, #116]	@ 0x74
 800f9f6:	460b      	mov	r3, r1
 800f9f8:	f63f adef 	bhi.w	800f5da <forward_lite_conv2d_if32of32wf32_pool+0x17a>
 800f9fc:	9925      	ldr	r1, [sp, #148]	@ 0x94
 800f9fe:	440b      	add	r3, r1
 800fa00:	429a      	cmp	r2, r3
 800fa02:	d9fc      	bls.n	800f9fe <forward_lite_conv2d_if32of32wf32_pool+0x59e>
 800fa04:	931b      	str	r3, [sp, #108]	@ 0x6c
 800fa06:	e5e8      	b.n	800f5da <forward_lite_conv2d_if32of32wf32_pool+0x17a>
 800fa08:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 800fa0a:	2a00      	cmp	r2, #0
 800fa0c:	f77f af7d 	ble.w	800f90a <forward_lite_conv2d_if32of32wf32_pool+0x4aa>
 800fa10:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800fa12:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 800fa14:	fb02 f303 	mul.w	r3, r2, r3
 800fa18:	9a35      	ldr	r2, [sp, #212]	@ 0xd4
 800fa1a:	931a      	str	r3, [sp, #104]	@ 0x68
 800fa1c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800fa1e:	189a      	adds	r2, r3, r2
 800fa20:	9326      	str	r3, [sp, #152]	@ 0x98
 800fa22:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800fa24:	923f      	str	r2, [sp, #252]	@ 0xfc
 800fa26:	9330      	str	r3, [sp, #192]	@ 0xc0
 800fa28:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800fa2a:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 800fa2c:	440a      	add	r2, r1
 800fa2e:	9319      	str	r3, [sp, #100]	@ 0x64
 800fa30:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800fa32:	9240      	str	r2, [sp, #256]	@ 0x100
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	f000 80fc 	beq.w	800fc32 <forward_lite_conv2d_if32of32wf32_pool+0x7d2>
 800fa3a:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 800fa3c:	ecf3 1a01 	vldmia	r3!, {s3}
 800fa40:	9330      	str	r3, [sp, #192]	@ 0xc0
 800fa42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	f000 80e5 	beq.w	800fc14 <forward_lite_conv2d_if32of32wf32_pool+0x7b4>
 800fa4a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800fa4c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800fa4e:	189a      	adds	r2, r3, r2
 800fa50:	920c      	str	r2, [sp, #48]	@ 0x30
 800fa52:	9a40      	ldr	r2, [sp, #256]	@ 0x100
 800fa54:	e9cd 230d 	strd	r2, r3, [sp, #52]	@ 0x34
 800fa58:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800fa5a:	9310      	str	r3, [sp, #64]	@ 0x40
 800fa5c:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800fa5e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fa60:	2300      	movs	r3, #0
 800fa62:	9311      	str	r3, [sp, #68]	@ 0x44
 800fa64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	f2c0 80e8 	blt.w	800fc3c <forward_lite_conv2d_if32of32wf32_pool+0x7dc>
 800fa6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fa6e:	2000      	movs	r0, #0
 800fa70:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800fa72:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800fa74:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800fa76:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800fa78:	428c      	cmp	r4, r1
 800fa7a:	bf94      	ite	ls
 800fa7c:	ebc0 0004 	rsbls	r0, r0, r4
 800fa80:	ebc0 0001 	rsbhi	r0, r0, r1
 800fa84:	9916      	ldr	r1, [sp, #88]	@ 0x58
 800fa86:	f1bb 0f00 	cmp.w	fp, #0
 800fa8a:	eba4 0900 	sub.w	r9, r4, r0
 800fa8e:	fb03 5301 	mla	r3, r3, r1, r5
 800fa92:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 800fa94:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800fa96:	eba5 0a00 	sub.w	sl, r5, r0
 800fa9a:	fb04 f000 	mul.w	r0, r4, r0
 800fa9e:	f340 80d3 	ble.w	800fc48 <forward_lite_conv2d_if32of32wf32_pool+0x7e8>
 800faa2:	f020 080f 	bic.w	r8, r0, #15
 800faa6:	eeb0 7a61 	vmov.f32	s14, s3
 800faaa:	fb0a fa01 	mul.w	sl, sl, r1
 800faae:	2400      	movs	r4, #0
 800fab0:	f108 37ff 	add.w	r7, r8, #4294967295
 800fab4:	fb09 f901 	mul.w	r9, r9, r1
 800fab8:	093f      	lsrs	r7, r7, #4
 800faba:	3701      	adds	r7, #1
 800fabc:	01be      	lsls	r6, r7, #6
 800fabe:	013f      	lsls	r7, r7, #4
 800fac0:	f1b8 0f00 	cmp.w	r8, #0
 800fac4:	f340 80b8 	ble.w	800fc38 <forward_lite_conv2d_if32of32wf32_pool+0x7d8>
 800fac8:	f102 0540 	add.w	r5, r2, #64	@ 0x40
 800facc:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800fad0:	f04f 0c00 	mov.w	ip, #0
 800fad4:	ed51 6a0f 	vldr	s13, [r1, #-60]	@ 0xffffffc4
 800fad8:	f10c 0c10 	add.w	ip, ip, #16
 800fadc:	ed55 7a0f 	vldr	s15, [r5, #-60]	@ 0xffffffc4
 800fae0:	3140      	adds	r1, #64	@ 0x40
 800fae2:	ed55 4a10 	vldr	s9, [r5, #-64]	@ 0xffffffc0
 800fae6:	45c4      	cmp	ip, r8
 800fae8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800faec:	ed11 5a20 	vldr	s10, [r1, #-128]	@ 0xffffff80
 800faf0:	ed55 5a0e 	vldr	s11, [r5, #-56]	@ 0xffffffc8
 800faf4:	f105 0540 	add.w	r5, r5, #64	@ 0x40
 800faf8:	ed11 6a1e 	vldr	s12, [r1, #-120]	@ 0xffffff88
 800fafc:	eee4 7a85 	vfma.f32	s15, s9, s10
 800fb00:	ed51 6a1d 	vldr	s13, [r1, #-116]	@ 0xffffff8c
 800fb04:	ed15 ea1d 	vldr	s28, [r5, #-116]	@ 0xffffff8c
 800fb08:	ed55 da1c 	vldr	s27, [r5, #-112]	@ 0xffffff90
 800fb0c:	ed11 da1c 	vldr	s26, [r1, #-112]	@ 0xffffff90
 800fb10:	ed55 ca1b 	vldr	s25, [r5, #-108]	@ 0xffffff94
 800fb14:	ed11 ca1b 	vldr	s24, [r1, #-108]	@ 0xffffff94
 800fb18:	eee5 7a86 	vfma.f32	s15, s11, s12
 800fb1c:	ed55 ba1a 	vldr	s23, [r5, #-104]	@ 0xffffff98
 800fb20:	ed11 ba1a 	vldr	s22, [r1, #-104]	@ 0xffffff98
 800fb24:	ed55 aa19 	vldr	s21, [r5, #-100]	@ 0xffffff9c
 800fb28:	ed11 aa19 	vldr	s20, [r1, #-100]	@ 0xffffff9c
 800fb2c:	ed55 9a18 	vldr	s19, [r5, #-96]	@ 0xffffffa0
 800fb30:	ed11 9a18 	vldr	s18, [r1, #-96]	@ 0xffffffa0
 800fb34:	eeee 7a26 	vfma.f32	s15, s28, s13
 800fb38:	ed55 8a17 	vldr	s17, [r5, #-92]	@ 0xffffffa4
 800fb3c:	ed11 0a17 	vldr	s0, [r1, #-92]	@ 0xffffffa4
 800fb40:	ed55 0a16 	vldr	s1, [r5, #-88]	@ 0xffffffa8
 800fb44:	ed11 1a16 	vldr	s2, [r1, #-88]	@ 0xffffffa8
 800fb48:	ed15 2a15 	vldr	s4, [r5, #-84]	@ 0xffffffac
 800fb4c:	ed51 2a15 	vldr	s5, [r1, #-84]	@ 0xffffffac
 800fb50:	eeed 7a8d 	vfma.f32	s15, s27, s26
 800fb54:	ed15 3a14 	vldr	s6, [r5, #-80]	@ 0xffffffb0
 800fb58:	ed51 3a14 	vldr	s7, [r1, #-80]	@ 0xffffffb0
 800fb5c:	ed15 4a13 	vldr	s8, [r5, #-76]	@ 0xffffffb4
 800fb60:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 800fb64:	ed15 5a12 	vldr	s10, [r5, #-72]	@ 0xffffffb8
 800fb68:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 800fb6c:	eeec 7a8c 	vfma.f32	s15, s25, s24
 800fb70:	ed15 6a11 	vldr	s12, [r5, #-68]	@ 0xffffffbc
 800fb74:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 800fb78:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 800fb7c:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800fb80:	eee9 7a89 	vfma.f32	s15, s19, s18
 800fb84:	eee8 7a80 	vfma.f32	s15, s17, s0
 800fb88:	eee0 7a81 	vfma.f32	s15, s1, s2
 800fb8c:	eee2 7a22 	vfma.f32	s15, s4, s5
 800fb90:	eee3 7a23 	vfma.f32	s15, s6, s7
 800fb94:	eee4 7a24 	vfma.f32	s15, s8, s9
 800fb98:	eee5 7a25 	vfma.f32	s15, s10, s11
 800fb9c:	eee6 7a26 	vfma.f32	s15, s12, s13
 800fba0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800fba4:	db96      	blt.n	800fad4 <forward_lite_conv2d_if32of32wf32_pool+0x674>
 800fba6:	4432      	add	r2, r6
 800fba8:	4433      	add	r3, r6
 800fbaa:	4639      	mov	r1, r7
 800fbac:	4288      	cmp	r0, r1
 800fbae:	dd10      	ble.n	800fbd2 <forward_lite_conv2d_if32of32wf32_pool+0x772>
 800fbb0:	460d      	mov	r5, r1
 800fbb2:	4696      	mov	lr, r2
 800fbb4:	469c      	mov	ip, r3
 800fbb6:	3501      	adds	r5, #1
 800fbb8:	ecfc 6a01 	vldmia	ip!, {s13}
 800fbbc:	ecfe 7a01 	vldmia	lr!, {s15}
 800fbc0:	42a8      	cmp	r0, r5
 800fbc2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800fbc6:	d1f6      	bne.n	800fbb6 <forward_lite_conv2d_if32of32wf32_pool+0x756>
 800fbc8:	1a41      	subs	r1, r0, r1
 800fbca:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800fbce:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800fbd2:	3401      	adds	r4, #1
 800fbd4:	4452      	add	r2, sl
 800fbd6:	444b      	add	r3, r9
 800fbd8:	45a3      	cmp	fp, r4
 800fbda:	f47f af71 	bne.w	800fac0 <forward_lite_conv2d_if32of32wf32_pool+0x660>
 800fbde:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800fbe0:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800fbe2:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800fbe4:	4410      	add	r0, r2
 800fbe6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fbe8:	ed81 7a00 	vstr	s14, [r1]
 800fbec:	900b      	str	r0, [sp, #44]	@ 0x2c
 800fbee:	3301      	adds	r3, #1
 800fbf0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800fbf2:	9311      	str	r3, [sp, #68]	@ 0x44
 800fbf4:	4401      	add	r1, r0
 800fbf6:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800fbf8:	9110      	str	r1, [sp, #64]	@ 0x40
 800fbfa:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800fbfc:	1a89      	subs	r1, r1, r2
 800fbfe:	910e      	str	r1, [sp, #56]	@ 0x38
 800fc00:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800fc02:	4401      	add	r1, r0
 800fc04:	910d      	str	r1, [sp, #52]	@ 0x34
 800fc06:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800fc08:	1a8a      	subs	r2, r1, r2
 800fc0a:	920c      	str	r2, [sp, #48]	@ 0x30
 800fc0c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800fc0e:	429a      	cmp	r2, r3
 800fc10:	f47f af28 	bne.w	800fa64 <forward_lite_conv2d_if32of32wf32_pool+0x604>
 800fc14:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fc16:	9924      	ldr	r1, [sp, #144]	@ 0x90
 800fc18:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800fc1a:	440a      	add	r2, r1
 800fc1c:	3304      	adds	r3, #4
 800fc1e:	9219      	str	r2, [sp, #100]	@ 0x64
 800fc20:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 800fc22:	9326      	str	r3, [sp, #152]	@ 0x98
 800fc24:	4293      	cmp	r3, r2
 800fc26:	f43f ae70 	beq.w	800f90a <forward_lite_conv2d_if32of32wf32_pool+0x4aa>
 800fc2a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	f47f af04 	bne.w	800fa3a <forward_lite_conv2d_if32of32wf32_pool+0x5da>
 800fc32:	eef0 1a48 	vmov.f32	s3, s16
 800fc36:	e704      	b.n	800fa42 <forward_lite_conv2d_if32of32wf32_pool+0x5e2>
 800fc38:	2100      	movs	r1, #0
 800fc3a:	e7b7      	b.n	800fbac <forward_lite_conv2d_if32of32wf32_pool+0x74c>
 800fc3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fc3e:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800fc40:	4610      	mov	r0, r2
 800fc42:	4413      	add	r3, r2
 800fc44:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800fc46:	e714      	b.n	800fa72 <forward_lite_conv2d_if32of32wf32_pool+0x612>
 800fc48:	eeb0 7a61 	vmov.f32	s14, s3
 800fc4c:	e7c7      	b.n	800fbde <forward_lite_conv2d_if32of32wf32_pool+0x77e>
 800fc4e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800fc50:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800fc52:	921c      	str	r2, [sp, #112]	@ 0x70
 800fc54:	e52d      	b.n	800f6b2 <forward_lite_conv2d_if32of32wf32_pool+0x252>
 800fc56:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800fc58:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800fc5a:	3301      	adds	r3, #1
 800fc5c:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 800fc5e:	440a      	add	r2, r1
 800fc60:	b219      	sxth	r1, r3
 800fc62:	4290      	cmp	r0, r2
 800fc64:	d801      	bhi.n	800fc6a <forward_lite_conv2d_if32of32wf32_pool+0x80a>
 800fc66:	9825      	ldr	r0, [sp, #148]	@ 0x94
 800fc68:	4402      	add	r2, r0
 800fc6a:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 800fc6c:	4281      	cmp	r1, r0
 800fc6e:	dbf3      	blt.n	800fc58 <forward_lite_conv2d_if32of32wf32_pool+0x7f8>
 800fc70:	921b      	str	r2, [sp, #108]	@ 0x6c
 800fc72:	e674      	b.n	800f95e <forward_lite_conv2d_if32of32wf32_pool+0x4fe>

0800fc74 <forward_lite_nl_relu_generic_if32of32_kernel>:
 800fc74:	edd3 6a02 	vldr	s13, [r3, #8]
 800fc78:	ed93 7a00 	vldr	s14, [r3]
 800fc7c:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800fc80:	ed93 6a01 	vldr	s12, [r3, #4]
 800fc84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc88:	d42b      	bmi.n	800fce2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800fc8a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800fc8e:	4413      	add	r3, r2
 800fc90:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 800fc94:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800fc98:	4291      	cmp	r1, r2
 800fc9a:	d821      	bhi.n	800fce0 <forward_lite_nl_relu_generic_if32of32_kernel+0x6c>
 800fc9c:	f10c 0104 	add.w	r1, ip, #4
 800fca0:	1d13      	adds	r3, r2, #4
 800fca2:	eba2 020c 	sub.w	r2, r2, ip
 800fca6:	4408      	add	r0, r1
 800fca8:	e00c      	b.n	800fcc4 <forward_lite_nl_relu_generic_if32of32_kernel+0x50>
 800fcaa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fcae:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800fcb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcb6:	db01      	blt.n	800fcbc <forward_lite_nl_relu_generic_if32of32_kernel+0x48>
 800fcb8:	ee65 7a86 	vmul.f32	s15, s11, s12
 800fcbc:	4293      	cmp	r3, r2
 800fcbe:	ed60 7a01 	vstmdb	r0!, {s15}
 800fcc2:	d00c      	beq.n	800fcde <forward_lite_nl_relu_generic_if32of32_kernel+0x6a>
 800fcc4:	ed73 7a01 	vldmdb	r3!, {s15}
 800fcc8:	eef4 6ae7 	vcmpe.f32	s13, s15
 800fccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcd0:	daeb      	bge.n	800fcaa <forward_lite_nl_relu_generic_if32of32_kernel+0x36>
 800fcd2:	eef0 7a66 	vmov.f32	s15, s13
 800fcd6:	4293      	cmp	r3, r2
 800fcd8:	ed60 7a01 	vstmdb	r0!, {s15}
 800fcdc:	d1f2      	bne.n	800fcc4 <forward_lite_nl_relu_generic_if32of32_kernel+0x50>
 800fcde:	4770      	bx	lr
 800fce0:	4770      	bx	lr
 800fce2:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800fce6:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800fcea:	4413      	add	r3, r2
 800fcec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcf0:	eb01 0c83 	add.w	ip, r1, r3, lsl #2
 800fcf4:	b500      	push	{lr}
 800fcf6:	ea4f 0e83 	mov.w	lr, r3, lsl #2
 800fcfa:	d019      	beq.n	800fd30 <forward_lite_nl_relu_generic_if32of32_kernel+0xbc>
 800fcfc:	4561      	cmp	r1, ip
 800fcfe:	d815      	bhi.n	800fd2c <forward_lite_nl_relu_generic_if32of32_kernel+0xb8>
 800fd00:	f10e 0204 	add.w	r2, lr, #4
 800fd04:	f10c 0304 	add.w	r3, ip, #4
 800fd08:	ebac 010e 	sub.w	r1, ip, lr
 800fd0c:	4402      	add	r2, r0
 800fd0e:	ed73 7a01 	vldmdb	r3!, {s15}
 800fd12:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fd16:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800fd1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd1e:	ee66 6a86 	vmul.f32	s13, s13, s12
 800fd22:	d827      	bhi.n	800fd74 <forward_lite_nl_relu_generic_if32of32_kernel+0x100>
 800fd24:	428b      	cmp	r3, r1
 800fd26:	ed62 6a01 	vstmdb	r2!, {s13}
 800fd2a:	d1f0      	bne.n	800fd0e <forward_lite_nl_relu_generic_if32of32_kernel+0x9a>
 800fd2c:	f85d fb04 	ldr.w	pc, [sp], #4
 800fd30:	4561      	cmp	r1, ip
 800fd32:	d8fb      	bhi.n	800fd2c <forward_lite_nl_relu_generic_if32of32_kernel+0xb8>
 800fd34:	f10e 0204 	add.w	r2, lr, #4
 800fd38:	f10c 0304 	add.w	r3, ip, #4
 800fd3c:	ebac 010e 	sub.w	r1, ip, lr
 800fd40:	f04f 0c00 	mov.w	ip, #0
 800fd44:	4402      	add	r2, r0
 800fd46:	ed73 7a01 	vldmdb	r3!, {s15}
 800fd4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fd4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd52:	d40a      	bmi.n	800fd6a <forward_lite_nl_relu_generic_if32of32_kernel+0xf6>
 800fd54:	428b      	cmp	r3, r1
 800fd56:	f842 cd04 	str.w	ip, [r2, #-4]!
 800fd5a:	d0e7      	beq.n	800fd2c <forward_lite_nl_relu_generic_if32of32_kernel+0xb8>
 800fd5c:	ed73 7a01 	vldmdb	r3!, {s15}
 800fd60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fd64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd68:	d5f4      	bpl.n	800fd54 <forward_lite_nl_relu_generic_if32of32_kernel+0xe0>
 800fd6a:	428b      	cmp	r3, r1
 800fd6c:	ed62 7a01 	vstmdb	r2!, {s15}
 800fd70:	d1e9      	bne.n	800fd46 <forward_lite_nl_relu_generic_if32of32_kernel+0xd2>
 800fd72:	e7db      	b.n	800fd2c <forward_lite_nl_relu_generic_if32of32_kernel+0xb8>
 800fd74:	428b      	cmp	r3, r1
 800fd76:	ed62 7a01 	vstmdb	r2!, {s15}
 800fd7a:	d1c8      	bne.n	800fd0e <forward_lite_nl_relu_generic_if32of32_kernel+0x9a>
 800fd7c:	e7d6      	b.n	800fd2c <forward_lite_nl_relu_generic_if32of32_kernel+0xb8>
 800fd7e:	bf00      	nop

0800fd80 <pool_func_mp_array_f32>:
 800fd80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd84:	b091      	sub	sp, #68	@ 0x44
 800fd86:	468b      	mov	fp, r1
 800fd88:	469c      	mov	ip, r3
 800fd8a:	4690      	mov	r8, r2
 800fd8c:	f8bd 106c 	ldrh.w	r1, [sp, #108]	@ 0x6c
 800fd90:	4681      	mov	r9, r0
 800fd92:	f8bd 3068 	ldrh.w	r3, [sp, #104]	@ 0x68
 800fd96:	9101      	str	r1, [sp, #4]
 800fd98:	f8bd 1078 	ldrh.w	r1, [sp, #120]	@ 0x78
 800fd9c:	f8bd 2074 	ldrh.w	r2, [sp, #116]	@ 0x74
 800fda0:	9105      	str	r1, [sp, #20]
 800fda2:	f8bd 107c 	ldrh.w	r1, [sp, #124]	@ 0x7c
 800fda6:	9304      	str	r3, [sp, #16]
 800fda8:	9106      	str	r1, [sp, #24]
 800fdaa:	f8bd 3070 	ldrh.w	r3, [sp, #112]	@ 0x70
 800fdae:	f8bd 1080 	ldrh.w	r1, [sp, #128]	@ 0x80
 800fdb2:	ea52 0403 	orrs.w	r4, r2, r3
 800fdb6:	9102      	str	r1, [sp, #8]
 800fdb8:	f8bd 1084 	ldrh.w	r1, [sp, #132]	@ 0x84
 800fdbc:	9103      	str	r1, [sp, #12]
 800fdbe:	d173      	bne.n	800fea8 <pool_func_mp_array_f32+0x128>
 800fdc0:	9904      	ldr	r1, [sp, #16]
 800fdc2:	9d02      	ldr	r5, [sp, #8]
 800fdc4:	eba1 000b 	sub.w	r0, r1, fp
 800fdc8:	9e05      	ldr	r6, [sp, #20]
 800fdca:	1e69      	subs	r1, r5, #1
 800fdcc:	3801      	subs	r0, #1
 800fdce:	fb11 0106 	smlabb	r1, r1, r6, r0
 800fdd2:	0409      	lsls	r1, r1, #16
 800fdd4:	d568      	bpl.n	800fea8 <pool_func_mp_array_f32+0x128>
 800fdd6:	9901      	ldr	r1, [sp, #4]
 800fdd8:	9e03      	ldr	r6, [sp, #12]
 800fdda:	eba1 0008 	sub.w	r0, r1, r8
 800fdde:	9f06      	ldr	r7, [sp, #24]
 800fde0:	1e71      	subs	r1, r6, #1
 800fde2:	3801      	subs	r0, #1
 800fde4:	fb11 0107 	smlabb	r1, r1, r7, r0
 800fde8:	040f      	lsls	r7, r1, #16
 800fdea:	d55d      	bpl.n	800fea8 <pool_func_mp_array_f32+0x128>
 800fdec:	2e00      	cmp	r6, #0
 800fdee:	d058      	beq.n	800fea2 <pool_func_mp_array_f32+0x122>
 800fdf0:	2d00      	cmp	r5, #0
 800fdf2:	d056      	beq.n	800fea2 <pool_func_mp_array_f32+0x122>
 800fdf4:	4663      	mov	r3, ip
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d053      	beq.n	800fea2 <pool_func_mp_array_f32+0x122>
 800fdfa:	2b01      	cmp	r3, #1
 800fdfc:	f040 814a 	bne.w	8010094 <pool_func_mp_array_f32+0x314>
 800fe00:	46a2      	mov	sl, r4
 800fe02:	4623      	mov	r3, r4
 800fe04:	9407      	str	r4, [sp, #28]
 800fe06:	9a02      	ldr	r2, [sp, #8]
 800fe08:	2700      	movs	r7, #0
 800fe0a:	f9bd 6004 	ldrsh.w	r6, [sp, #4]
 800fe0e:	fb02 f303 	mul.w	r3, r2, r3
 800fe12:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800fe16:	46be      	mov	lr, r7
 800fe18:	46bc      	mov	ip, r7
 800fe1a:	9308      	str	r3, [sp, #32]
 800fe1c:	fa0f f38a 	sxth.w	r3, sl
 800fe20:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe22:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800fe24:	b23d      	sxth	r5, r7
 800fe26:	9b08      	ldr	r3, [sp, #32]
 800fe28:	fa0f f088 	sxth.w	r0, r8
 800fe2c:	42b4      	cmp	r4, r6
 800fe2e:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8010090 <pool_func_mp_array_f32+0x310>
 800fe32:	449c      	add	ip, r3
 800fe34:	da12      	bge.n	800fe5c <pool_func_mp_array_f32+0xdc>
 800fe36:	4285      	cmp	r5, r0
 800fe38:	da0c      	bge.n	800fe54 <pool_func_mp_array_f32+0xd4>
 800fe3a:	fb04 520b 	mla	r2, r4, fp, r5
 800fe3e:	462b      	mov	r3, r5
 800fe40:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 800fe44:	3301      	adds	r3, #1
 800fe46:	ecb2 7a01 	vldmia	r2!, {s14}
 800fe4a:	b219      	sxth	r1, r3
 800fe4c:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 800fe50:	4281      	cmp	r1, r0
 800fe52:	dbf7      	blt.n	800fe44 <pool_func_mp_array_f32+0xc4>
 800fe54:	3401      	adds	r4, #1
 800fe56:	b224      	sxth	r4, r4
 800fe58:	42b4      	cmp	r4, r6
 800fe5a:	dbec      	blt.n	800fe36 <pool_func_mp_array_f32+0xb6>
 800fe5c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800fe5e:	f10e 0e01 	add.w	lr, lr, #1
 800fe62:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 800fe66:	9b05      	ldr	r3, [sp, #20]
 800fe68:	fa0f fe8e 	sxth.w	lr, lr
 800fe6c:	4498      	add	r8, r3
 800fe6e:	441f      	add	r7, r3
 800fe70:	9b02      	ldr	r3, [sp, #8]
 800fe72:	edcc 7a00 	vstr	s15, [ip]
 800fe76:	fa1f f888 	uxth.w	r8, r8
 800fe7a:	4573      	cmp	r3, lr
 800fe7c:	b2bf      	uxth	r7, r7
 800fe7e:	46f4      	mov	ip, lr
 800fe80:	dccf      	bgt.n	800fe22 <pool_func_mp_array_f32+0xa2>
 800fe82:	9a07      	ldr	r2, [sp, #28]
 800fe84:	9906      	ldr	r1, [sp, #24]
 800fe86:	9b01      	ldr	r3, [sp, #4]
 800fe88:	3201      	adds	r2, #1
 800fe8a:	448a      	add	sl, r1
 800fe8c:	b212      	sxth	r2, r2
 800fe8e:	440b      	add	r3, r1
 800fe90:	9903      	ldr	r1, [sp, #12]
 800fe92:	fa1f fa8a 	uxth.w	sl, sl
 800fe96:	b29b      	uxth	r3, r3
 800fe98:	9207      	str	r2, [sp, #28]
 800fe9a:	4291      	cmp	r1, r2
 800fe9c:	9301      	str	r3, [sp, #4]
 800fe9e:	4613      	mov	r3, r2
 800fea0:	dcb1      	bgt.n	800fe06 <pool_func_mp_array_f32+0x86>
 800fea2:	b011      	add	sp, #68	@ 0x44
 800fea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fea8:	9903      	ldr	r1, [sp, #12]
 800feaa:	2900      	cmp	r1, #0
 800feac:	d0f9      	beq.n	800fea2 <pool_func_mp_array_f32+0x122>
 800feae:	9902      	ldr	r1, [sp, #8]
 800feb0:	2900      	cmp	r1, #0
 800feb2:	d0f6      	beq.n	800fea2 <pool_func_mp_array_f32+0x122>
 800feb4:	4661      	mov	r1, ip
 800feb6:	2900      	cmp	r1, #0
 800feb8:	d0f3      	beq.n	800fea2 <pool_func_mp_array_f32+0x122>
 800feba:	2901      	cmp	r1, #1
 800febc:	9901      	ldr	r1, [sp, #4]
 800febe:	d163      	bne.n	800ff88 <pool_func_mp_array_f32+0x208>
 800fec0:	1a8a      	subs	r2, r1, r2
 800fec2:	9904      	ldr	r1, [sp, #16]
 800fec4:	1ac9      	subs	r1, r1, r3
 800fec6:	425b      	negs	r3, r3
 800fec8:	b292      	uxth	r2, r2
 800feca:	b29b      	uxth	r3, r3
 800fecc:	9204      	str	r2, [sp, #16]
 800fece:	b28a      	uxth	r2, r1
 800fed0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fed2:	2300      	movs	r3, #0
 800fed4:	920a      	str	r2, [sp, #40]	@ 0x28
 800fed6:	9307      	str	r3, [sp, #28]
 800fed8:	9a02      	ldr	r2, [sp, #8]
 800feda:	2700      	movs	r7, #0
 800fedc:	fb02 f303 	mul.w	r3, r2, r3
 800fee0:	9a04      	ldr	r2, [sp, #16]
 800fee2:	46bc      	mov	ip, r7
 800fee4:	9308      	str	r3, [sp, #32]
 800fee6:	b216      	sxth	r6, r2
 800fee8:	9b01      	ldr	r3, [sp, #4]
 800feea:	1ad3      	subs	r3, r2, r3
 800feec:	e9dd ae0a 	ldrd	sl, lr, [sp, #40]	@ 0x28
 800fef0:	b21b      	sxth	r3, r3
 800fef2:	9309      	str	r3, [sp, #36]	@ 0x24
 800fef4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fef6:	fa0f f58e 	sxth.w	r5, lr
 800fefa:	9b08      	ldr	r3, [sp, #32]
 800fefc:	fa0f f48a 	sxth.w	r4, sl
 800ff00:	428e      	cmp	r6, r1
 800ff02:	eddf 7a63 	vldr	s15, [pc, #396]	@ 8010090 <pool_func_mp_array_f32+0x310>
 800ff06:	449c      	add	ip, r3
 800ff08:	dd1c      	ble.n	800ff44 <pool_func_mp_array_f32+0x1c4>
 800ff0a:	42a5      	cmp	r5, r4
 800ff0c:	da16      	bge.n	800ff3c <pool_func_mp_array_f32+0x1bc>
 800ff0e:	4588      	cmp	r8, r1
 800ff10:	fb01 f20b 	mul.w	r2, r1, fp
 800ff14:	dd12      	ble.n	800ff3c <pool_func_mp_array_f32+0x1bc>
 800ff16:	442a      	add	r2, r5
 800ff18:	462b      	mov	r3, r5
 800ff1a:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 800ff1e:	ea41 0003 	orr.w	r0, r1, r3
 800ff22:	0400      	lsls	r0, r0, #16
 800ff24:	d405      	bmi.n	800ff32 <pool_func_mp_array_f32+0x1b2>
 800ff26:	459b      	cmp	fp, r3
 800ff28:	dd03      	ble.n	800ff32 <pool_func_mp_array_f32+0x1b2>
 800ff2a:	ed92 7a00 	vldr	s14, [r2]
 800ff2e:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 800ff32:	3301      	adds	r3, #1
 800ff34:	3204      	adds	r2, #4
 800ff36:	b218      	sxth	r0, r3
 800ff38:	42a0      	cmp	r0, r4
 800ff3a:	dbf0      	blt.n	800ff1e <pool_func_mp_array_f32+0x19e>
 800ff3c:	3101      	adds	r1, #1
 800ff3e:	b209      	sxth	r1, r1
 800ff40:	42b1      	cmp	r1, r6
 800ff42:	dbe2      	blt.n	800ff0a <pool_func_mp_array_f32+0x18a>
 800ff44:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ff46:	3701      	adds	r7, #1
 800ff48:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 800ff4c:	9b05      	ldr	r3, [sp, #20]
 800ff4e:	b23f      	sxth	r7, r7
 800ff50:	449a      	add	sl, r3
 800ff52:	449e      	add	lr, r3
 800ff54:	9b02      	ldr	r3, [sp, #8]
 800ff56:	edcc 7a00 	vstr	s15, [ip]
 800ff5a:	fa1f fa8a 	uxth.w	sl, sl
 800ff5e:	42bb      	cmp	r3, r7
 800ff60:	fa1f fe8e 	uxth.w	lr, lr
 800ff64:	46bc      	mov	ip, r7
 800ff66:	dcc5      	bgt.n	800fef4 <pool_func_mp_array_f32+0x174>
 800ff68:	9a07      	ldr	r2, [sp, #28]
 800ff6a:	9b04      	ldr	r3, [sp, #16]
 800ff6c:	9906      	ldr	r1, [sp, #24]
 800ff6e:	3201      	adds	r2, #1
 800ff70:	440b      	add	r3, r1
 800ff72:	b212      	sxth	r2, r2
 800ff74:	9903      	ldr	r1, [sp, #12]
 800ff76:	b29b      	uxth	r3, r3
 800ff78:	9207      	str	r2, [sp, #28]
 800ff7a:	4291      	cmp	r1, r2
 800ff7c:	9304      	str	r3, [sp, #16]
 800ff7e:	4613      	mov	r3, r2
 800ff80:	dcaa      	bgt.n	800fed8 <pool_func_mp_array_f32+0x158>
 800ff82:	b011      	add	sp, #68	@ 0x44
 800ff84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff88:	1a88      	subs	r0, r1, r2
 800ff8a:	9904      	ldr	r1, [sp, #16]
 800ff8c:	4252      	negs	r2, r2
 800ff8e:	ea4f 0a8c 	mov.w	sl, ip, lsl #2
 800ff92:	1ac9      	subs	r1, r1, r3
 800ff94:	425b      	negs	r3, r3
 800ff96:	b292      	uxth	r2, r2
 800ff98:	46e6      	mov	lr, ip
 800ff9a:	b29b      	uxth	r3, r3
 800ff9c:	b280      	uxth	r0, r0
 800ff9e:	9208      	str	r2, [sp, #32]
 800ffa0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ffa2:	b28a      	uxth	r2, r1
 800ffa4:	2300      	movs	r3, #0
 800ffa6:	9007      	str	r0, [sp, #28]
 800ffa8:	920e      	str	r2, [sp, #56]	@ 0x38
 800ffaa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ffac:	9a02      	ldr	r2, [sp, #8]
 800ffae:	f9bd 601c 	ldrsh.w	r6, [sp, #28]
 800ffb2:	fb02 f303 	mul.w	r3, r2, r3
 800ffb6:	f9bd 2020 	ldrsh.w	r2, [sp, #32]
 800ffba:	920a      	str	r2, [sp, #40]	@ 0x28
 800ffbc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ffbe:	930d      	str	r3, [sp, #52]	@ 0x34
 800ffc0:	2300      	movs	r3, #0
 800ffc2:	9201      	str	r2, [sp, #4]
 800ffc4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ffc6:	930c      	str	r3, [sp, #48]	@ 0x30
 800ffc8:	9204      	str	r2, [sp, #16]
 800ffca:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ffcc:	f04f 0c00 	mov.w	ip, #0
 800ffd0:	f9bd 5010 	ldrsh.w	r5, [sp, #16]
 800ffd4:	4413      	add	r3, r2
 800ffd6:	f9bd 4004 	ldrsh.w	r4, [sp, #4]
 800ffda:	4667      	mov	r7, ip
 800ffdc:	fb0e f303 	mul.w	r3, lr, r3
 800ffe0:	9309      	str	r3, [sp, #36]	@ 0x24
 800ffe2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ffe4:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 8010090 <pool_func_mp_array_f32+0x310>
 800ffe8:	42b1      	cmp	r1, r6
 800ffea:	da1e      	bge.n	801002a <pool_func_mp_array_f32+0x2aa>
 800ffec:	42a5      	cmp	r5, r4
 800ffee:	da18      	bge.n	8010022 <pool_func_mp_array_f32+0x2a2>
 800fff0:	4541      	cmp	r1, r8
 800fff2:	fb01 f30b 	mul.w	r3, r1, fp
 800fff6:	da14      	bge.n	8010022 <pool_func_mp_array_f32+0x2a2>
 800fff8:	195a      	adds	r2, r3, r5
 800fffa:	462b      	mov	r3, r5
 800fffc:	fb0e 7202 	mla	r2, lr, r2, r7
 8010000:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8010004:	ea41 0003 	orr.w	r0, r1, r3
 8010008:	0400      	lsls	r0, r0, #16
 801000a:	d405      	bmi.n	8010018 <pool_func_mp_array_f32+0x298>
 801000c:	459b      	cmp	fp, r3
 801000e:	dd03      	ble.n	8010018 <pool_func_mp_array_f32+0x298>
 8010010:	ed92 7a00 	vldr	s14, [r2]
 8010014:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8010018:	3301      	adds	r3, #1
 801001a:	4452      	add	r2, sl
 801001c:	b218      	sxth	r0, r3
 801001e:	42a0      	cmp	r0, r4
 8010020:	dbf0      	blt.n	8010004 <pool_func_mp_array_f32+0x284>
 8010022:	3101      	adds	r1, #1
 8010024:	b209      	sxth	r1, r1
 8010026:	42b1      	cmp	r1, r6
 8010028:	dbe0      	blt.n	800ffec <pool_func_mp_array_f32+0x26c>
 801002a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801002c:	f10c 0c01 	add.w	ip, ip, #1
 8010030:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8010032:	443b      	add	r3, r7
 8010034:	fa0f fc8c 	sxth.w	ip, ip
 8010038:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801003c:	45f4      	cmp	ip, lr
 801003e:	4667      	mov	r7, ip
 8010040:	edc3 7a00 	vstr	s15, [r3]
 8010044:	dbcd      	blt.n	800ffe2 <pool_func_mp_array_f32+0x262>
 8010046:	9a01      	ldr	r2, [sp, #4]
 8010048:	9805      	ldr	r0, [sp, #20]
 801004a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801004c:	4402      	add	r2, r0
 801004e:	9b04      	ldr	r3, [sp, #16]
 8010050:	3101      	adds	r1, #1
 8010052:	b292      	uxth	r2, r2
 8010054:	4403      	add	r3, r0
 8010056:	b209      	sxth	r1, r1
 8010058:	9201      	str	r2, [sp, #4]
 801005a:	b29b      	uxth	r3, r3
 801005c:	9a02      	ldr	r2, [sp, #8]
 801005e:	9304      	str	r3, [sp, #16]
 8010060:	460b      	mov	r3, r1
 8010062:	428a      	cmp	r2, r1
 8010064:	910c      	str	r1, [sp, #48]	@ 0x30
 8010066:	dcb0      	bgt.n	800ffca <pool_func_mp_array_f32+0x24a>
 8010068:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801006a:	9b08      	ldr	r3, [sp, #32]
 801006c:	3101      	adds	r1, #1
 801006e:	e9dd 0206 	ldrd	r0, r2, [sp, #24]
 8010072:	b209      	sxth	r1, r1
 8010074:	4402      	add	r2, r0
 8010076:	4403      	add	r3, r0
 8010078:	910b      	str	r1, [sp, #44]	@ 0x2c
 801007a:	b292      	uxth	r2, r2
 801007c:	b29b      	uxth	r3, r3
 801007e:	9207      	str	r2, [sp, #28]
 8010080:	9a03      	ldr	r2, [sp, #12]
 8010082:	9308      	str	r3, [sp, #32]
 8010084:	460b      	mov	r3, r1
 8010086:	428a      	cmp	r2, r1
 8010088:	dc90      	bgt.n	800ffac <pool_func_mp_array_f32+0x22c>
 801008a:	b011      	add	sp, #68	@ 0x44
 801008c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010090:	cf000000 	.word	0xcf000000
 8010094:	4623      	mov	r3, r4
 8010096:	ea4f 0a8c 	mov.w	sl, ip, lsl #2
 801009a:	46e0      	mov	r8, ip
 801009c:	9408      	str	r4, [sp, #32]
 801009e:	9409      	str	r4, [sp, #36]	@ 0x24
 80100a0:	9a02      	ldr	r2, [sp, #8]
 80100a2:	f04f 0c00 	mov.w	ip, #0
 80100a6:	f9bd 7004 	ldrsh.w	r7, [sp, #4]
 80100aa:	fb02 f303 	mul.w	r3, r2, r3
 80100ae:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 80100b2:	930c      	str	r3, [sp, #48]	@ 0x30
 80100b4:	f9bd 3020 	ldrsh.w	r3, [sp, #32]
 80100b8:	930d      	str	r3, [sp, #52]	@ 0x34
 80100ba:	9b04      	ldr	r3, [sp, #16]
 80100bc:	9307      	str	r3, [sp, #28]
 80100be:	4663      	mov	r3, ip
 80100c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80100c2:	f04f 0e00 	mov.w	lr, #0
 80100c6:	fa0f f58c 	sxth.w	r5, ip
 80100ca:	f9bd 001c 	ldrsh.w	r0, [sp, #28]
 80100ce:	4413      	add	r3, r2
 80100d0:	4676      	mov	r6, lr
 80100d2:	fb08 f303 	mul.w	r3, r8, r3
 80100d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80100d8:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 80100da:	ed5f 7a13 	vldr	s15, [pc, #-76]	@ 8010090 <pool_func_mp_array_f32+0x310>
 80100de:	42bc      	cmp	r4, r7
 80100e0:	da15      	bge.n	801010e <pool_func_mp_array_f32+0x38e>
 80100e2:	4285      	cmp	r5, r0
 80100e4:	da0f      	bge.n	8010106 <pool_func_mp_array_f32+0x386>
 80100e6:	fb0b 5304 	mla	r3, fp, r4, r5
 80100ea:	462a      	mov	r2, r5
 80100ec:	fb08 6303 	mla	r3, r8, r3, r6
 80100f0:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 80100f4:	3201      	adds	r2, #1
 80100f6:	ed93 7a00 	vldr	s14, [r3]
 80100fa:	4453      	add	r3, sl
 80100fc:	b211      	sxth	r1, r2
 80100fe:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8010102:	4281      	cmp	r1, r0
 8010104:	dbf6      	blt.n	80100f4 <pool_func_mp_array_f32+0x374>
 8010106:	3401      	adds	r4, #1
 8010108:	b224      	sxth	r4, r4
 801010a:	42bc      	cmp	r4, r7
 801010c:	dbe9      	blt.n	80100e2 <pool_func_mp_array_f32+0x362>
 801010e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010110:	f10e 0e01 	add.w	lr, lr, #1
 8010114:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8010116:	4433      	add	r3, r6
 8010118:	fa0f fe8e 	sxth.w	lr, lr
 801011c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010120:	45c6      	cmp	lr, r8
 8010122:	4676      	mov	r6, lr
 8010124:	edc3 7a00 	vstr	s15, [r3]
 8010128:	dbd6      	blt.n	80100d8 <pool_func_mp_array_f32+0x358>
 801012a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801012c:	9905      	ldr	r1, [sp, #20]
 801012e:	9b07      	ldr	r3, [sp, #28]
 8010130:	3201      	adds	r2, #1
 8010132:	448c      	add	ip, r1
 8010134:	b212      	sxth	r2, r2
 8010136:	440b      	add	r3, r1
 8010138:	9902      	ldr	r1, [sp, #8]
 801013a:	fa1f fc8c 	uxth.w	ip, ip
 801013e:	b29b      	uxth	r3, r3
 8010140:	920a      	str	r2, [sp, #40]	@ 0x28
 8010142:	4291      	cmp	r1, r2
 8010144:	9307      	str	r3, [sp, #28]
 8010146:	4613      	mov	r3, r2
 8010148:	dcba      	bgt.n	80100c0 <pool_func_mp_array_f32+0x340>
 801014a:	9a01      	ldr	r2, [sp, #4]
 801014c:	9806      	ldr	r0, [sp, #24]
 801014e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010150:	4402      	add	r2, r0
 8010152:	9b08      	ldr	r3, [sp, #32]
 8010154:	3101      	adds	r1, #1
 8010156:	b292      	uxth	r2, r2
 8010158:	4403      	add	r3, r0
 801015a:	b209      	sxth	r1, r1
 801015c:	9201      	str	r2, [sp, #4]
 801015e:	b29b      	uxth	r3, r3
 8010160:	9a03      	ldr	r2, [sp, #12]
 8010162:	9308      	str	r3, [sp, #32]
 8010164:	460b      	mov	r3, r1
 8010166:	428a      	cmp	r2, r1
 8010168:	9109      	str	r1, [sp, #36]	@ 0x24
 801016a:	dc99      	bgt.n	80100a0 <pool_func_mp_array_f32+0x320>
 801016c:	e699      	b.n	800fea2 <pool_func_mp_array_f32+0x122>
 801016e:	bf00      	nop

08010170 <forward_lite_upsample_bilinear_if32of32>:
 8010170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010174:	ed2d 8b0a 	vpush	{d8-d12}
 8010178:	b08f      	sub	sp, #60	@ 0x3c
 801017a:	4683      	mov	fp, r0
 801017c:	9104      	str	r1, [sp, #16]
 801017e:	f89d 1094 	ldrb.w	r1, [sp, #148]	@ 0x94
 8010182:	f8dd 8088 	ldr.w	r8, [sp, #136]	@ 0x88
 8010186:	f8dd a090 	ldr.w	sl, [sp, #144]	@ 0x90
 801018a:	9206      	str	r2, [sp, #24]
 801018c:	2900      	cmp	r1, #0
 801018e:	f000 80a7 	beq.w	80102e0 <forward_lite_upsample_bilinear_if32of32+0x170>
 8010192:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010196:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 801019a:	ee70 aae7 	vsub.f32	s21, s1, s15
 801019e:	ee70 7a67 	vsub.f32	s15, s0, s15
 80101a2:	ee6a aa87 	vmul.f32	s21, s21, s14
 80101a6:	ee27 9a87 	vmul.f32	s18, s15, s14
 80101aa:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80101ae:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80101b0:	ee87 baa0 	vdiv.f32	s22, s15, s1
 80101b4:	eec7 9a80 	vdiv.f32	s19, s15, s0
 80101b8:	2a00      	cmp	r2, #0
 80101ba:	f000 808c 	beq.w	80102d6 <forward_lite_upsample_bilinear_if32of32+0x166>
 80101be:	3b01      	subs	r3, #1
 80101c0:	ea4f 068a 	mov.w	r6, sl, lsl #2
 80101c4:	eddf 8a49 	vldr	s17, [pc, #292]	@ 80102ec <forward_lite_upsample_bilinear_if32of32+0x17c>
 80101c8:	ee07 3a90 	vmov	s15, r3
 80101cc:	9b06      	ldr	r3, [sp, #24]
 80101ce:	1e5a      	subs	r2, r3, #1
 80101d0:	fb0a f303 	mul.w	r3, sl, r3
 80101d4:	eeb8 aa67 	vcvt.f32.u32	s20, s15
 80101d8:	ee0c 2a90 	vmov	s25, r2
 80101dc:	9305      	str	r3, [sp, #20]
 80101de:	2300      	movs	r3, #0
 80101e0:	eef8 ca6c 	vcvt.f32.u32	s25, s25
 80101e4:	9303      	str	r3, [sp, #12]
 80101e6:	fb06 f308 	mul.w	r3, r6, r8
 80101ea:	9307      	str	r3, [sp, #28]
 80101ec:	eddd 7a03 	vldr	s15, [sp, #12]
 80101f0:	9b05      	ldr	r3, [sp, #20]
 80101f2:	eef8 ba67 	vcvt.f32.u32	s23, s15
 80101f6:	ee7b baea 	vsub.f32	s23, s23, s21
 80101fa:	ee6b ba8b 	vmul.f32	s23, s23, s22
 80101fe:	fecb baa8 	vmaxnm.f32	s23, s23, s17
 8010202:	fecb baca 	vminnm.f32	s23, s23, s20
 8010206:	eef4 ba4a 	vcmp.f32	s23, s20
 801020a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801020e:	bf14      	ite	ne
 8010210:	4699      	movne	r9, r3
 8010212:	f04f 0900 	moveq.w	r9, #0
 8010216:	f1b8 0f00 	cmp.w	r8, #0
 801021a:	d056      	beq.n	80102ca <forward_lite_upsample_bilinear_if32of32+0x15a>
 801021c:	eebc 7aeb 	vcvt.u32.f32	s14, s23
 8010220:	9b06      	ldr	r3, [sp, #24]
 8010222:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 8010226:	9d04      	ldr	r5, [sp, #16]
 8010228:	2400      	movs	r4, #0
 801022a:	eef8 7a47 	vcvt.f32.u32	s15, s14
 801022e:	ee17 7a10 	vmov	r7, s14
 8010232:	ee38 ca6b 	vsub.f32	s24, s16, s23
 8010236:	fb03 f707 	mul.w	r7, r3, r7
 801023a:	ee7b bae7 	vsub.f32	s23, s23, s15
 801023e:	ee3c ca27 	vadd.f32	s24, s24, s15
 8010242:	ee07 4a90 	vmov	s15, r4
 8010246:	ab0a      	add	r3, sp, #40	@ 0x28
 8010248:	3401      	adds	r4, #1
 801024a:	4629      	mov	r1, r5
 801024c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010250:	9300      	str	r3, [sp, #0]
 8010252:	4652      	mov	r2, sl
 8010254:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 8010258:	4435      	add	r5, r6
 801025a:	ee77 7ac9 	vsub.f32	s15, s15, s18
 801025e:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8010262:	fec7 7aa8 	vmaxnm.f32	s15, s15, s17
 8010266:	fec7 7aec 	vminnm.f32	s15, s15, s25
 801026a:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 801026e:	eef4 7a6c 	vcmp.f32	s15, s25
 8010272:	ee38 7a67 	vsub.f32	s14, s16, s15
 8010276:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 801027a:	ee16 0a90 	vmov	r0, s13
 801027e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010282:	4438      	add	r0, r7
 8010284:	ee37 7a06 	vadd.f32	s14, s14, s12
 8010288:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801028c:	bf14      	ite	ne
 801028e:	4653      	movne	r3, sl
 8010290:	2300      	moveq	r3, #0
 8010292:	fb06 b000 	mla	r0, r6, r0, fp
 8010296:	ee67 5a0c 	vmul.f32	s11, s14, s24
 801029a:	ee27 6a8c 	vmul.f32	s12, s15, s24
 801029e:	9308      	str	r3, [sp, #32]
 80102a0:	ee27 7a2b 	vmul.f32	s14, s14, s23
 80102a4:	ab08      	add	r3, sp, #32
 80102a6:	ee67 7aab 	vmul.f32	s15, s15, s23
 80102aa:	edcd 5a0a 	vstr	s11, [sp, #40]	@ 0x28
 80102ae:	ed8d 6a0b 	vstr	s12, [sp, #44]	@ 0x2c
 80102b2:	ed8d 7a0c 	vstr	s14, [sp, #48]	@ 0x30
 80102b6:	edcd 7a0d 	vstr	s15, [sp, #52]	@ 0x34
 80102ba:	f001 f997 	bl	80115ec <lite_bilinear_if32of32_kernel>
 80102be:	45a0      	cmp	r8, r4
 80102c0:	d1bf      	bne.n	8010242 <forward_lite_upsample_bilinear_if32of32+0xd2>
 80102c2:	9b04      	ldr	r3, [sp, #16]
 80102c4:	9a07      	ldr	r2, [sp, #28]
 80102c6:	4413      	add	r3, r2
 80102c8:	9304      	str	r3, [sp, #16]
 80102ca:	9b03      	ldr	r3, [sp, #12]
 80102cc:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80102ce:	3301      	adds	r3, #1
 80102d0:	429a      	cmp	r2, r3
 80102d2:	9303      	str	r3, [sp, #12]
 80102d4:	d18a      	bne.n	80101ec <forward_lite_upsample_bilinear_if32of32+0x7c>
 80102d6:	b00f      	add	sp, #60	@ 0x3c
 80102d8:	ecbd 8b0a 	vpop	{d8-d12}
 80102dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102e0:	eddf aa02 	vldr	s21, [pc, #8]	@ 80102ec <forward_lite_upsample_bilinear_if32of32+0x17c>
 80102e4:	eeb0 9a6a 	vmov.f32	s18, s21
 80102e8:	e75f      	b.n	80101aa <forward_lite_upsample_bilinear_if32of32+0x3a>
 80102ea:	bf00      	nop
 80102ec:	00000000 	.word	0x00000000

080102f0 <forward_lite_upsample_bilinear_is8os8>:
 80102f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102f4:	ed2d 8b0a 	vpush	{d8-d12}
 80102f8:	b08f      	sub	sp, #60	@ 0x3c
 80102fa:	4682      	mov	sl, r0
 80102fc:	9104      	str	r1, [sp, #16]
 80102fe:	f89d 1094 	ldrb.w	r1, [sp, #148]	@ 0x94
 8010302:	9f22      	ldr	r7, [sp, #136]	@ 0x88
 8010304:	f8dd b090 	ldr.w	fp, [sp, #144]	@ 0x90
 8010308:	9206      	str	r2, [sp, #24]
 801030a:	2900      	cmp	r1, #0
 801030c:	f000 80aa 	beq.w	8010464 <forward_lite_upsample_bilinear_is8os8+0x174>
 8010310:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010314:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8010318:	ee70 aae7 	vsub.f32	s21, s1, s15
 801031c:	ee70 7a67 	vsub.f32	s15, s0, s15
 8010320:	ee6a aa87 	vmul.f32	s21, s21, s14
 8010324:	ee27 9a87 	vmul.f32	s18, s15, s14
 8010328:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801032c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801032e:	ee87 baa0 	vdiv.f32	s22, s15, s1
 8010332:	eec7 9a80 	vdiv.f32	s19, s15, s0
 8010336:	2a00      	cmp	r2, #0
 8010338:	f000 808f 	beq.w	801045a <forward_lite_upsample_bilinear_is8os8+0x16a>
 801033c:	3b01      	subs	r3, #1
 801033e:	eddf 8a4c 	vldr	s17, [pc, #304]	@ 8010470 <forward_lite_upsample_bilinear_is8os8+0x180>
 8010342:	ee07 3a90 	vmov	s15, r3
 8010346:	9b06      	ldr	r3, [sp, #24]
 8010348:	1e5a      	subs	r2, r3, #1
 801034a:	fb0b f303 	mul.w	r3, fp, r3
 801034e:	eeb8 aa67 	vcvt.f32.u32	s20, s15
 8010352:	ee0c 2a90 	vmov	s25, r2
 8010356:	9305      	str	r3, [sp, #20]
 8010358:	fb07 f30b 	mul.w	r3, r7, fp
 801035c:	eef8 ca6c 	vcvt.f32.u32	s25, s25
 8010360:	9307      	str	r3, [sp, #28]
 8010362:	2300      	movs	r3, #0
 8010364:	9303      	str	r3, [sp, #12]
 8010366:	eddd 7a03 	vldr	s15, [sp, #12]
 801036a:	9b05      	ldr	r3, [sp, #20]
 801036c:	eef8 ba67 	vcvt.f32.u32	s23, s15
 8010370:	ee7b baea 	vsub.f32	s23, s23, s21
 8010374:	ee6b ba8b 	vmul.f32	s23, s23, s22
 8010378:	fecb baa8 	vmaxnm.f32	s23, s23, s17
 801037c:	fecb baca 	vminnm.f32	s23, s23, s20
 8010380:	eef4 ba4a 	vcmp.f32	s23, s20
 8010384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010388:	bf14      	ite	ne
 801038a:	4698      	movne	r8, r3
 801038c:	f04f 0800 	moveq.w	r8, #0
 8010390:	2f00      	cmp	r7, #0
 8010392:	d05c      	beq.n	801044e <forward_lite_upsample_bilinear_is8os8+0x15e>
 8010394:	eebc 7aeb 	vcvt.u32.f32	s14, s23
 8010398:	9b06      	ldr	r3, [sp, #24]
 801039a:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 801039e:	9722      	str	r7, [sp, #136]	@ 0x88
 80103a0:	9d04      	ldr	r5, [sp, #16]
 80103a2:	4647      	mov	r7, r8
 80103a4:	eef8 7a47 	vcvt.f32.u32	s15, s14
 80103a8:	ee17 6a10 	vmov	r6, s14
 80103ac:	ee38 ca6b 	vsub.f32	s24, s16, s23
 80103b0:	2400      	movs	r4, #0
 80103b2:	fb03 f606 	mul.w	r6, r3, r6
 80103b6:	f10d 0928 	add.w	r9, sp, #40	@ 0x28
 80103ba:	ee7b bae7 	vsub.f32	s23, s23, s15
 80103be:	f8dd 8088 	ldr.w	r8, [sp, #136]	@ 0x88
 80103c2:	ee3c ca27 	vadd.f32	s24, s24, s15
 80103c6:	ee07 4a90 	vmov	s15, r4
 80103ca:	3401      	adds	r4, #1
 80103cc:	4629      	mov	r1, r5
 80103ce:	465a      	mov	r2, fp
 80103d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80103d4:	f8cd 9000 	str.w	r9, [sp]
 80103d8:	9709      	str	r7, [sp, #36]	@ 0x24
 80103da:	445d      	add	r5, fp
 80103dc:	ee77 7ac9 	vsub.f32	s15, s15, s18
 80103e0:	ee67 7aa9 	vmul.f32	s15, s15, s19
 80103e4:	fec7 7aa8 	vmaxnm.f32	s15, s15, s17
 80103e8:	fec7 7aec 	vminnm.f32	s15, s15, s25
 80103ec:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 80103f0:	eef4 7a6c 	vcmp.f32	s15, s25
 80103f4:	ee38 7a67 	vsub.f32	s14, s16, s15
 80103f8:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 80103fc:	ee16 0a90 	vmov	r0, s13
 8010400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010404:	4430      	add	r0, r6
 8010406:	ee37 7a06 	vadd.f32	s14, s14, s12
 801040a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801040e:	bf14      	ite	ne
 8010410:	465b      	movne	r3, fp
 8010412:	2300      	moveq	r3, #0
 8010414:	fb0b a000 	mla	r0, fp, r0, sl
 8010418:	ee67 5a0c 	vmul.f32	s11, s14, s24
 801041c:	ee27 6a8c 	vmul.f32	s12, s15, s24
 8010420:	9308      	str	r3, [sp, #32]
 8010422:	ee27 7a2b 	vmul.f32	s14, s14, s23
 8010426:	ab08      	add	r3, sp, #32
 8010428:	ee67 7aab 	vmul.f32	s15, s15, s23
 801042c:	edcd 5a0a 	vstr	s11, [sp, #40]	@ 0x28
 8010430:	ed8d 6a0b 	vstr	s12, [sp, #44]	@ 0x2c
 8010434:	ed8d 7a0c 	vstr	s14, [sp, #48]	@ 0x30
 8010438:	edcd 7a0d 	vstr	s15, [sp, #52]	@ 0x34
 801043c:	f001 f906 	bl	801164c <lite_bilinear_is8os8_kernel>
 8010440:	45a0      	cmp	r8, r4
 8010442:	d1c0      	bne.n	80103c6 <forward_lite_upsample_bilinear_is8os8+0xd6>
 8010444:	9b04      	ldr	r3, [sp, #16]
 8010446:	4647      	mov	r7, r8
 8010448:	9a07      	ldr	r2, [sp, #28]
 801044a:	4413      	add	r3, r2
 801044c:	9304      	str	r3, [sp, #16]
 801044e:	9b03      	ldr	r3, [sp, #12]
 8010450:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8010452:	3301      	adds	r3, #1
 8010454:	429a      	cmp	r2, r3
 8010456:	9303      	str	r3, [sp, #12]
 8010458:	d185      	bne.n	8010366 <forward_lite_upsample_bilinear_is8os8+0x76>
 801045a:	b00f      	add	sp, #60	@ 0x3c
 801045c:	ecbd 8b0a 	vpop	{d8-d12}
 8010460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010464:	eddf aa02 	vldr	s21, [pc, #8]	@ 8010470 <forward_lite_upsample_bilinear_is8os8+0x180>
 8010468:	eeb0 9a6a 	vmov.f32	s18, s21
 801046c:	e75c      	b.n	8010328 <forward_lite_upsample_bilinear_is8os8+0x38>
 801046e:	bf00      	nop
 8010470:	00000000 	.word	0x00000000

08010474 <forward_lite_upsample_bilinear_iu8ou8>:
 8010474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010478:	ed2d 8b0a 	vpush	{d8-d12}
 801047c:	b08f      	sub	sp, #60	@ 0x3c
 801047e:	4682      	mov	sl, r0
 8010480:	9104      	str	r1, [sp, #16]
 8010482:	f89d 1094 	ldrb.w	r1, [sp, #148]	@ 0x94
 8010486:	9f22      	ldr	r7, [sp, #136]	@ 0x88
 8010488:	f8dd b090 	ldr.w	fp, [sp, #144]	@ 0x90
 801048c:	9206      	str	r2, [sp, #24]
 801048e:	2900      	cmp	r1, #0
 8010490:	f000 80aa 	beq.w	80105e8 <forward_lite_upsample_bilinear_iu8ou8+0x174>
 8010494:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010498:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 801049c:	ee70 aae7 	vsub.f32	s21, s1, s15
 80104a0:	ee70 7a67 	vsub.f32	s15, s0, s15
 80104a4:	ee6a aa87 	vmul.f32	s21, s21, s14
 80104a8:	ee27 9a87 	vmul.f32	s18, s15, s14
 80104ac:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80104b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80104b2:	ee87 baa0 	vdiv.f32	s22, s15, s1
 80104b6:	eec7 9a80 	vdiv.f32	s19, s15, s0
 80104ba:	2a00      	cmp	r2, #0
 80104bc:	f000 808f 	beq.w	80105de <forward_lite_upsample_bilinear_iu8ou8+0x16a>
 80104c0:	3b01      	subs	r3, #1
 80104c2:	eddf 8a4c 	vldr	s17, [pc, #304]	@ 80105f4 <forward_lite_upsample_bilinear_iu8ou8+0x180>
 80104c6:	ee07 3a90 	vmov	s15, r3
 80104ca:	9b06      	ldr	r3, [sp, #24]
 80104cc:	1e5a      	subs	r2, r3, #1
 80104ce:	fb0b f303 	mul.w	r3, fp, r3
 80104d2:	eeb8 aa67 	vcvt.f32.u32	s20, s15
 80104d6:	ee0c 2a90 	vmov	s25, r2
 80104da:	9305      	str	r3, [sp, #20]
 80104dc:	fb07 f30b 	mul.w	r3, r7, fp
 80104e0:	eef8 ca6c 	vcvt.f32.u32	s25, s25
 80104e4:	9307      	str	r3, [sp, #28]
 80104e6:	2300      	movs	r3, #0
 80104e8:	9303      	str	r3, [sp, #12]
 80104ea:	eddd 7a03 	vldr	s15, [sp, #12]
 80104ee:	9b05      	ldr	r3, [sp, #20]
 80104f0:	eef8 ba67 	vcvt.f32.u32	s23, s15
 80104f4:	ee7b baea 	vsub.f32	s23, s23, s21
 80104f8:	ee6b ba8b 	vmul.f32	s23, s23, s22
 80104fc:	fecb baa8 	vmaxnm.f32	s23, s23, s17
 8010500:	fecb baca 	vminnm.f32	s23, s23, s20
 8010504:	eef4 ba4a 	vcmp.f32	s23, s20
 8010508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801050c:	bf14      	ite	ne
 801050e:	4698      	movne	r8, r3
 8010510:	f04f 0800 	moveq.w	r8, #0
 8010514:	2f00      	cmp	r7, #0
 8010516:	d05c      	beq.n	80105d2 <forward_lite_upsample_bilinear_iu8ou8+0x15e>
 8010518:	eebc 7aeb 	vcvt.u32.f32	s14, s23
 801051c:	9b06      	ldr	r3, [sp, #24]
 801051e:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 8010522:	9722      	str	r7, [sp, #136]	@ 0x88
 8010524:	9d04      	ldr	r5, [sp, #16]
 8010526:	4647      	mov	r7, r8
 8010528:	eef8 7a47 	vcvt.f32.u32	s15, s14
 801052c:	ee17 6a10 	vmov	r6, s14
 8010530:	ee38 ca6b 	vsub.f32	s24, s16, s23
 8010534:	2400      	movs	r4, #0
 8010536:	fb03 f606 	mul.w	r6, r3, r6
 801053a:	f10d 0928 	add.w	r9, sp, #40	@ 0x28
 801053e:	ee7b bae7 	vsub.f32	s23, s23, s15
 8010542:	f8dd 8088 	ldr.w	r8, [sp, #136]	@ 0x88
 8010546:	ee3c ca27 	vadd.f32	s24, s24, s15
 801054a:	ee07 4a90 	vmov	s15, r4
 801054e:	3401      	adds	r4, #1
 8010550:	4629      	mov	r1, r5
 8010552:	465a      	mov	r2, fp
 8010554:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010558:	f8cd 9000 	str.w	r9, [sp]
 801055c:	9709      	str	r7, [sp, #36]	@ 0x24
 801055e:	445d      	add	r5, fp
 8010560:	ee77 7ac9 	vsub.f32	s15, s15, s18
 8010564:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8010568:	fec7 7aa8 	vmaxnm.f32	s15, s15, s17
 801056c:	fec7 7aec 	vminnm.f32	s15, s15, s25
 8010570:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 8010574:	eef4 7a6c 	vcmp.f32	s15, s25
 8010578:	ee38 7a67 	vsub.f32	s14, s16, s15
 801057c:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 8010580:	ee16 0a90 	vmov	r0, s13
 8010584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010588:	4430      	add	r0, r6
 801058a:	ee37 7a06 	vadd.f32	s14, s14, s12
 801058e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8010592:	bf14      	ite	ne
 8010594:	465b      	movne	r3, fp
 8010596:	2300      	moveq	r3, #0
 8010598:	fb0b a000 	mla	r0, fp, r0, sl
 801059c:	ee67 5a0c 	vmul.f32	s11, s14, s24
 80105a0:	ee27 6a8c 	vmul.f32	s12, s15, s24
 80105a4:	9308      	str	r3, [sp, #32]
 80105a6:	ee27 7a2b 	vmul.f32	s14, s14, s23
 80105aa:	ab08      	add	r3, sp, #32
 80105ac:	ee67 7aab 	vmul.f32	s15, s15, s23
 80105b0:	edcd 5a0a 	vstr	s11, [sp, #40]	@ 0x28
 80105b4:	ed8d 6a0b 	vstr	s12, [sp, #44]	@ 0x2c
 80105b8:	ed8d 7a0c 	vstr	s14, [sp, #48]	@ 0x30
 80105bc:	edcd 7a0d 	vstr	s15, [sp, #52]	@ 0x34
 80105c0:	f001 f8a2 	bl	8011708 <lite_bilinear_iu8ou8_kernel>
 80105c4:	45a0      	cmp	r8, r4
 80105c6:	d1c0      	bne.n	801054a <forward_lite_upsample_bilinear_iu8ou8+0xd6>
 80105c8:	9b04      	ldr	r3, [sp, #16]
 80105ca:	4647      	mov	r7, r8
 80105cc:	9a07      	ldr	r2, [sp, #28]
 80105ce:	4413      	add	r3, r2
 80105d0:	9304      	str	r3, [sp, #16]
 80105d2:	9b03      	ldr	r3, [sp, #12]
 80105d4:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80105d6:	3301      	adds	r3, #1
 80105d8:	429a      	cmp	r2, r3
 80105da:	9303      	str	r3, [sp, #12]
 80105dc:	d185      	bne.n	80104ea <forward_lite_upsample_bilinear_iu8ou8+0x76>
 80105de:	b00f      	add	sp, #60	@ 0x3c
 80105e0:	ecbd 8b0a 	vpop	{d8-d12}
 80105e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105e8:	eddf aa02 	vldr	s21, [pc, #8]	@ 80105f4 <forward_lite_upsample_bilinear_iu8ou8+0x180>
 80105ec:	eeb0 9a6a 	vmov.f32	s18, s21
 80105f0:	e75c      	b.n	80104ac <forward_lite_upsample_bilinear_iu8ou8+0x38>
 80105f2:	bf00      	nop
 80105f4:	00000000 	.word	0x00000000

080105f8 <forward_lite_upsample_bilinear_is16os16>:
 80105f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105fc:	ed2d 8b0a 	vpush	{d8-d12}
 8010600:	b08f      	sub	sp, #60	@ 0x3c
 8010602:	4683      	mov	fp, r0
 8010604:	9104      	str	r1, [sp, #16]
 8010606:	f89d 1094 	ldrb.w	r1, [sp, #148]	@ 0x94
 801060a:	f8dd 8088 	ldr.w	r8, [sp, #136]	@ 0x88
 801060e:	f8dd a090 	ldr.w	sl, [sp, #144]	@ 0x90
 8010612:	9206      	str	r2, [sp, #24]
 8010614:	2900      	cmp	r1, #0
 8010616:	f000 80a7 	beq.w	8010768 <forward_lite_upsample_bilinear_is16os16+0x170>
 801061a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801061e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8010622:	ee70 aae7 	vsub.f32	s21, s1, s15
 8010626:	ee70 7a67 	vsub.f32	s15, s0, s15
 801062a:	ee6a aa87 	vmul.f32	s21, s21, s14
 801062e:	ee27 9a87 	vmul.f32	s18, s15, s14
 8010632:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010636:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8010638:	ee87 baa0 	vdiv.f32	s22, s15, s1
 801063c:	eec7 9a80 	vdiv.f32	s19, s15, s0
 8010640:	2a00      	cmp	r2, #0
 8010642:	f000 808c 	beq.w	801075e <forward_lite_upsample_bilinear_is16os16+0x166>
 8010646:	3b01      	subs	r3, #1
 8010648:	ea4f 064a 	mov.w	r6, sl, lsl #1
 801064c:	eddf 8a49 	vldr	s17, [pc, #292]	@ 8010774 <forward_lite_upsample_bilinear_is16os16+0x17c>
 8010650:	ee07 3a90 	vmov	s15, r3
 8010654:	9b06      	ldr	r3, [sp, #24]
 8010656:	1e5a      	subs	r2, r3, #1
 8010658:	fb0a f303 	mul.w	r3, sl, r3
 801065c:	eeb8 aa67 	vcvt.f32.u32	s20, s15
 8010660:	ee0c 2a90 	vmov	s25, r2
 8010664:	9305      	str	r3, [sp, #20]
 8010666:	2300      	movs	r3, #0
 8010668:	eef8 ca6c 	vcvt.f32.u32	s25, s25
 801066c:	9303      	str	r3, [sp, #12]
 801066e:	fb06 f308 	mul.w	r3, r6, r8
 8010672:	9307      	str	r3, [sp, #28]
 8010674:	eddd 7a03 	vldr	s15, [sp, #12]
 8010678:	9b05      	ldr	r3, [sp, #20]
 801067a:	eef8 ba67 	vcvt.f32.u32	s23, s15
 801067e:	ee7b baea 	vsub.f32	s23, s23, s21
 8010682:	ee6b ba8b 	vmul.f32	s23, s23, s22
 8010686:	fecb baa8 	vmaxnm.f32	s23, s23, s17
 801068a:	fecb baca 	vminnm.f32	s23, s23, s20
 801068e:	eef4 ba4a 	vcmp.f32	s23, s20
 8010692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010696:	bf14      	ite	ne
 8010698:	4699      	movne	r9, r3
 801069a:	f04f 0900 	moveq.w	r9, #0
 801069e:	f1b8 0f00 	cmp.w	r8, #0
 80106a2:	d056      	beq.n	8010752 <forward_lite_upsample_bilinear_is16os16+0x15a>
 80106a4:	eebc 7aeb 	vcvt.u32.f32	s14, s23
 80106a8:	9b06      	ldr	r3, [sp, #24]
 80106aa:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 80106ae:	9d04      	ldr	r5, [sp, #16]
 80106b0:	2400      	movs	r4, #0
 80106b2:	eef8 7a47 	vcvt.f32.u32	s15, s14
 80106b6:	ee17 7a10 	vmov	r7, s14
 80106ba:	ee38 ca6b 	vsub.f32	s24, s16, s23
 80106be:	fb03 f707 	mul.w	r7, r3, r7
 80106c2:	ee7b bae7 	vsub.f32	s23, s23, s15
 80106c6:	ee3c ca27 	vadd.f32	s24, s24, s15
 80106ca:	ee07 4a90 	vmov	s15, r4
 80106ce:	ab0a      	add	r3, sp, #40	@ 0x28
 80106d0:	3401      	adds	r4, #1
 80106d2:	4629      	mov	r1, r5
 80106d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80106d8:	9300      	str	r3, [sp, #0]
 80106da:	4652      	mov	r2, sl
 80106dc:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 80106e0:	4435      	add	r5, r6
 80106e2:	ee77 7ac9 	vsub.f32	s15, s15, s18
 80106e6:	ee67 7aa9 	vmul.f32	s15, s15, s19
 80106ea:	fec7 7aa8 	vmaxnm.f32	s15, s15, s17
 80106ee:	fec7 7aec 	vminnm.f32	s15, s15, s25
 80106f2:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 80106f6:	eef4 7a6c 	vcmp.f32	s15, s25
 80106fa:	ee38 7a67 	vsub.f32	s14, s16, s15
 80106fe:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 8010702:	ee16 0a90 	vmov	r0, s13
 8010706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801070a:	4438      	add	r0, r7
 801070c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8010710:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8010714:	bf14      	ite	ne
 8010716:	4653      	movne	r3, sl
 8010718:	2300      	moveq	r3, #0
 801071a:	fb06 b000 	mla	r0, r6, r0, fp
 801071e:	ee67 5a0c 	vmul.f32	s11, s14, s24
 8010722:	ee27 6a8c 	vmul.f32	s12, s15, s24
 8010726:	9308      	str	r3, [sp, #32]
 8010728:	ee27 7a2b 	vmul.f32	s14, s14, s23
 801072c:	ab08      	add	r3, sp, #32
 801072e:	ee67 7aab 	vmul.f32	s15, s15, s23
 8010732:	edcd 5a0a 	vstr	s11, [sp, #40]	@ 0x28
 8010736:	ed8d 6a0b 	vstr	s12, [sp, #44]	@ 0x2c
 801073a:	ed8d 7a0c 	vstr	s14, [sp, #48]	@ 0x30
 801073e:	edcd 7a0d 	vstr	s15, [sp, #52]	@ 0x34
 8010742:	f001 f82b 	bl	801179c <lite_bilinear_is16os16_kernel>
 8010746:	45a0      	cmp	r8, r4
 8010748:	d1bf      	bne.n	80106ca <forward_lite_upsample_bilinear_is16os16+0xd2>
 801074a:	9b04      	ldr	r3, [sp, #16]
 801074c:	9a07      	ldr	r2, [sp, #28]
 801074e:	4413      	add	r3, r2
 8010750:	9304      	str	r3, [sp, #16]
 8010752:	9b03      	ldr	r3, [sp, #12]
 8010754:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8010756:	3301      	adds	r3, #1
 8010758:	429a      	cmp	r2, r3
 801075a:	9303      	str	r3, [sp, #12]
 801075c:	d18a      	bne.n	8010674 <forward_lite_upsample_bilinear_is16os16+0x7c>
 801075e:	b00f      	add	sp, #60	@ 0x3c
 8010760:	ecbd 8b0a 	vpop	{d8-d12}
 8010764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010768:	eddf aa02 	vldr	s21, [pc, #8]	@ 8010774 <forward_lite_upsample_bilinear_is16os16+0x17c>
 801076c:	eeb0 9a6a 	vmov.f32	s18, s21
 8010770:	e75f      	b.n	8010632 <forward_lite_upsample_bilinear_is16os16+0x3a>
 8010772:	bf00      	nop
 8010774:	00000000 	.word	0x00000000

08010778 <forward_lite_upsample_bilinear_iu16ou16>:
 8010778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801077c:	ed2d 8b0a 	vpush	{d8-d12}
 8010780:	b08f      	sub	sp, #60	@ 0x3c
 8010782:	4683      	mov	fp, r0
 8010784:	9104      	str	r1, [sp, #16]
 8010786:	f89d 1094 	ldrb.w	r1, [sp, #148]	@ 0x94
 801078a:	f8dd 8088 	ldr.w	r8, [sp, #136]	@ 0x88
 801078e:	f8dd a090 	ldr.w	sl, [sp, #144]	@ 0x90
 8010792:	9206      	str	r2, [sp, #24]
 8010794:	2900      	cmp	r1, #0
 8010796:	f000 80a7 	beq.w	80108e8 <forward_lite_upsample_bilinear_iu16ou16+0x170>
 801079a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801079e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80107a2:	ee70 aae7 	vsub.f32	s21, s1, s15
 80107a6:	ee70 7a67 	vsub.f32	s15, s0, s15
 80107aa:	ee6a aa87 	vmul.f32	s21, s21, s14
 80107ae:	ee27 9a87 	vmul.f32	s18, s15, s14
 80107b2:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80107b6:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80107b8:	ee87 baa0 	vdiv.f32	s22, s15, s1
 80107bc:	eec7 9a80 	vdiv.f32	s19, s15, s0
 80107c0:	2a00      	cmp	r2, #0
 80107c2:	f000 808c 	beq.w	80108de <forward_lite_upsample_bilinear_iu16ou16+0x166>
 80107c6:	3b01      	subs	r3, #1
 80107c8:	ea4f 064a 	mov.w	r6, sl, lsl #1
 80107cc:	eddf 8a49 	vldr	s17, [pc, #292]	@ 80108f4 <forward_lite_upsample_bilinear_iu16ou16+0x17c>
 80107d0:	ee07 3a90 	vmov	s15, r3
 80107d4:	9b06      	ldr	r3, [sp, #24]
 80107d6:	1e5a      	subs	r2, r3, #1
 80107d8:	fb0a f303 	mul.w	r3, sl, r3
 80107dc:	eeb8 aa67 	vcvt.f32.u32	s20, s15
 80107e0:	ee0c 2a90 	vmov	s25, r2
 80107e4:	9305      	str	r3, [sp, #20]
 80107e6:	2300      	movs	r3, #0
 80107e8:	eef8 ca6c 	vcvt.f32.u32	s25, s25
 80107ec:	9303      	str	r3, [sp, #12]
 80107ee:	fb06 f308 	mul.w	r3, r6, r8
 80107f2:	9307      	str	r3, [sp, #28]
 80107f4:	eddd 7a03 	vldr	s15, [sp, #12]
 80107f8:	9b05      	ldr	r3, [sp, #20]
 80107fa:	eef8 ba67 	vcvt.f32.u32	s23, s15
 80107fe:	ee7b baea 	vsub.f32	s23, s23, s21
 8010802:	ee6b ba8b 	vmul.f32	s23, s23, s22
 8010806:	fecb baa8 	vmaxnm.f32	s23, s23, s17
 801080a:	fecb baca 	vminnm.f32	s23, s23, s20
 801080e:	eef4 ba4a 	vcmp.f32	s23, s20
 8010812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010816:	bf14      	ite	ne
 8010818:	4699      	movne	r9, r3
 801081a:	f04f 0900 	moveq.w	r9, #0
 801081e:	f1b8 0f00 	cmp.w	r8, #0
 8010822:	d056      	beq.n	80108d2 <forward_lite_upsample_bilinear_iu16ou16+0x15a>
 8010824:	eebc 7aeb 	vcvt.u32.f32	s14, s23
 8010828:	9b06      	ldr	r3, [sp, #24]
 801082a:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 801082e:	9d04      	ldr	r5, [sp, #16]
 8010830:	2400      	movs	r4, #0
 8010832:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8010836:	ee17 7a10 	vmov	r7, s14
 801083a:	ee38 ca6b 	vsub.f32	s24, s16, s23
 801083e:	fb03 f707 	mul.w	r7, r3, r7
 8010842:	ee7b bae7 	vsub.f32	s23, s23, s15
 8010846:	ee3c ca27 	vadd.f32	s24, s24, s15
 801084a:	ee07 4a90 	vmov	s15, r4
 801084e:	ab0a      	add	r3, sp, #40	@ 0x28
 8010850:	3401      	adds	r4, #1
 8010852:	4629      	mov	r1, r5
 8010854:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010858:	9300      	str	r3, [sp, #0]
 801085a:	4652      	mov	r2, sl
 801085c:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 8010860:	4435      	add	r5, r6
 8010862:	ee77 7ac9 	vsub.f32	s15, s15, s18
 8010866:	ee67 7aa9 	vmul.f32	s15, s15, s19
 801086a:	fec7 7aa8 	vmaxnm.f32	s15, s15, s17
 801086e:	fec7 7aec 	vminnm.f32	s15, s15, s25
 8010872:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 8010876:	eef4 7a6c 	vcmp.f32	s15, s25
 801087a:	ee38 7a67 	vsub.f32	s14, s16, s15
 801087e:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 8010882:	ee16 0a90 	vmov	r0, s13
 8010886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801088a:	4438      	add	r0, r7
 801088c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8010890:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8010894:	bf14      	ite	ne
 8010896:	4653      	movne	r3, sl
 8010898:	2300      	moveq	r3, #0
 801089a:	fb06 b000 	mla	r0, r6, r0, fp
 801089e:	ee67 5a0c 	vmul.f32	s11, s14, s24
 80108a2:	ee27 6a8c 	vmul.f32	s12, s15, s24
 80108a6:	9308      	str	r3, [sp, #32]
 80108a8:	ee27 7a2b 	vmul.f32	s14, s14, s23
 80108ac:	ab08      	add	r3, sp, #32
 80108ae:	ee67 7aab 	vmul.f32	s15, s15, s23
 80108b2:	edcd 5a0a 	vstr	s11, [sp, #40]	@ 0x28
 80108b6:	ed8d 6a0b 	vstr	s12, [sp, #44]	@ 0x2c
 80108ba:	ed8d 7a0c 	vstr	s14, [sp, #48]	@ 0x30
 80108be:	edcd 7a0d 	vstr	s15, [sp, #52]	@ 0x34
 80108c2:	f000 ffc1 	bl	8011848 <lite_bilinear_iu16ou16_kernel>
 80108c6:	45a0      	cmp	r8, r4
 80108c8:	d1bf      	bne.n	801084a <forward_lite_upsample_bilinear_iu16ou16+0xd2>
 80108ca:	9b04      	ldr	r3, [sp, #16]
 80108cc:	9a07      	ldr	r2, [sp, #28]
 80108ce:	4413      	add	r3, r2
 80108d0:	9304      	str	r3, [sp, #16]
 80108d2:	9b03      	ldr	r3, [sp, #12]
 80108d4:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80108d6:	3301      	adds	r3, #1
 80108d8:	429a      	cmp	r2, r3
 80108da:	9303      	str	r3, [sp, #12]
 80108dc:	d18a      	bne.n	80107f4 <forward_lite_upsample_bilinear_iu16ou16+0x7c>
 80108de:	b00f      	add	sp, #60	@ 0x3c
 80108e0:	ecbd 8b0a 	vpop	{d8-d12}
 80108e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108e8:	eddf aa02 	vldr	s21, [pc, #8]	@ 80108f4 <forward_lite_upsample_bilinear_iu16ou16+0x17c>
 80108ec:	eeb0 9a6a 	vmov.f32	s18, s21
 80108f0:	e75f      	b.n	80107b2 <forward_lite_upsample_bilinear_iu16ou16+0x3a>
 80108f2:	bf00      	nop
 80108f4:	00000000 	.word	0x00000000

080108f8 <forward_lite_dense_if32of32wf32>:
 80108f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108fc:	ed2d 8b0c 	vpush	{d8-d13}
 8010900:	e9d0 2305 	ldrd	r2, r3, [r0, #20]
 8010904:	6801      	ldr	r1, [r0, #0]
 8010906:	b083      	sub	sp, #12
 8010908:	fb02 f303 	mul.w	r3, r2, r3
 801090c:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8010910:	9100      	str	r1, [sp, #0]
 8010912:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8010916:	4299      	cmp	r1, r3
 8010918:	9301      	str	r3, [sp, #4]
 801091a:	f080 811c 	bcs.w	8010b56 <forward_lite_dense_if32of32wf32+0x25e>
 801091e:	4607      	mov	r7, r0
 8010920:	6904      	ldr	r4, [r0, #16]
 8010922:	0096      	lsls	r6, r2, #2
 8010924:	9b00      	ldr	r3, [sp, #0]
 8010926:	68bd      	ldr	r5, [r7, #8]
 8010928:	eb03 0e06 	add.w	lr, r3, r6
 801092c:	461e      	mov	r6, r3
 801092e:	459e      	cmp	lr, r3
 8010930:	f240 8103 	bls.w	8010b3a <forward_lite_dense_if32of32wf32+0x242>
 8010934:	f1a4 0c10 	sub.w	ip, r4, #16
 8010938:	ea4f 0984 	mov.w	r9, r4, lsl #2
 801093c:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 8010940:	f10c 0c01 	add.w	ip, ip, #1
 8010944:	ea4f 1b8c 	mov.w	fp, ip, lsl #6
 8010948:	eb08 1c8c 	add.w	ip, r8, ip, lsl #6
 801094c:	2c0f      	cmp	r4, #15
 801094e:	f240 8107 	bls.w	8010b60 <forward_lite_dense_if32of32wf32+0x268>
 8010952:	f108 0240 	add.w	r2, r8, #64	@ 0x40
 8010956:	f105 0340 	add.w	r3, r5, #64	@ 0x40
 801095a:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8010bb0 <forward_lite_dense_if32of32wf32+0x2b8>
 801095e:	4621      	mov	r1, r4
 8010960:	ed53 6a0f 	vldr	s13, [r3, #-60]	@ 0xffffffc4
 8010964:	3910      	subs	r1, #16
 8010966:	ed52 7a0f 	vldr	s15, [r2, #-60]	@ 0xffffffc4
 801096a:	3340      	adds	r3, #64	@ 0x40
 801096c:	ed52 4a10 	vldr	s9, [r2, #-64]	@ 0xffffffc0
 8010970:	290f      	cmp	r1, #15
 8010972:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010976:	ed13 5a20 	vldr	s10, [r3, #-128]	@ 0xffffff80
 801097a:	ed52 5a0e 	vldr	s11, [r2, #-56]	@ 0xffffffc8
 801097e:	f102 0240 	add.w	r2, r2, #64	@ 0x40
 8010982:	ed13 6a1e 	vldr	s12, [r3, #-120]	@ 0xffffff88
 8010986:	eee4 7a85 	vfma.f32	s15, s9, s10
 801098a:	ed53 6a1d 	vldr	s13, [r3, #-116]	@ 0xffffff8c
 801098e:	ed12 da1d 	vldr	s26, [r2, #-116]	@ 0xffffff8c
 8010992:	ed52 ca1c 	vldr	s25, [r2, #-112]	@ 0xffffff90
 8010996:	ed13 ca1c 	vldr	s24, [r3, #-112]	@ 0xffffff90
 801099a:	ed52 ba1b 	vldr	s23, [r2, #-108]	@ 0xffffff94
 801099e:	ed13 ba1b 	vldr	s22, [r3, #-108]	@ 0xffffff94
 80109a2:	eee5 7a86 	vfma.f32	s15, s11, s12
 80109a6:	ed52 aa1a 	vldr	s21, [r2, #-104]	@ 0xffffff98
 80109aa:	ed13 aa1a 	vldr	s20, [r3, #-104]	@ 0xffffff98
 80109ae:	ed52 9a19 	vldr	s19, [r2, #-100]	@ 0xffffff9c
 80109b2:	ed13 9a19 	vldr	s18, [r3, #-100]	@ 0xffffff9c
 80109b6:	ed52 8a18 	vldr	s17, [r2, #-96]	@ 0xffffffa0
 80109ba:	ed13 8a18 	vldr	s16, [r3, #-96]	@ 0xffffffa0
 80109be:	eeed 7a26 	vfma.f32	s15, s26, s13
 80109c2:	ed12 0a17 	vldr	s0, [r2, #-92]	@ 0xffffffa4
 80109c6:	ed53 0a17 	vldr	s1, [r3, #-92]	@ 0xffffffa4
 80109ca:	ed12 1a16 	vldr	s2, [r2, #-88]	@ 0xffffffa8
 80109ce:	ed53 1a16 	vldr	s3, [r3, #-88]	@ 0xffffffa8
 80109d2:	ed12 2a15 	vldr	s4, [r2, #-84]	@ 0xffffffac
 80109d6:	ed53 2a15 	vldr	s5, [r3, #-84]	@ 0xffffffac
 80109da:	eeec 7a8c 	vfma.f32	s15, s25, s24
 80109de:	ed12 3a14 	vldr	s6, [r2, #-80]	@ 0xffffffb0
 80109e2:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 80109e6:	ed12 4a13 	vldr	s8, [r2, #-76]	@ 0xffffffb4
 80109ea:	ed53 4a13 	vldr	s9, [r3, #-76]	@ 0xffffffb4
 80109ee:	ed12 5a12 	vldr	s10, [r2, #-72]	@ 0xffffffb8
 80109f2:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 80109f6:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 80109fa:	ed12 6a11 	vldr	s12, [r2, #-68]	@ 0xffffffbc
 80109fe:	ed53 6a11 	vldr	s13, [r3, #-68]	@ 0xffffffbc
 8010a02:	eeea 7a8a 	vfma.f32	s15, s21, s20
 8010a06:	eee9 7a89 	vfma.f32	s15, s19, s18
 8010a0a:	eee8 7a88 	vfma.f32	s15, s17, s16
 8010a0e:	eee0 7a20 	vfma.f32	s15, s0, s1
 8010a12:	eee1 7a21 	vfma.f32	s15, s2, s3
 8010a16:	eee2 7a22 	vfma.f32	s15, s4, s5
 8010a1a:	eee3 7a23 	vfma.f32	s15, s6, s7
 8010a1e:	eee4 7a24 	vfma.f32	s15, s8, s9
 8010a22:	eee5 7a25 	vfma.f32	s15, s10, s11
 8010a26:	eee6 7a26 	vfma.f32	s15, s12, s13
 8010a2a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010a2e:	d897      	bhi.n	8010960 <forward_lite_dense_if32of32wf32+0x68>
 8010a30:	eb05 020b 	add.w	r2, r5, fp
 8010a34:	f004 010f 	and.w	r1, r4, #15
 8010a38:	4663      	mov	r3, ip
 8010a3a:	2903      	cmp	r1, #3
 8010a3c:	d95f      	bls.n	8010afe <forward_lite_dense_if32of32wf32+0x206>
 8010a3e:	edd2 6a01 	vldr	s13, [r2, #4]
 8010a42:	1f08      	subs	r0, r1, #4
 8010a44:	edd3 7a01 	vldr	s15, [r3, #4]
 8010a48:	ed93 4a00 	vldr	s8, [r3]
 8010a4c:	2803      	cmp	r0, #3
 8010a4e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010a52:	edd2 4a00 	vldr	s9, [r2]
 8010a56:	ed93 5a02 	vldr	s10, [r3, #8]
 8010a5a:	edd2 5a02 	vldr	s11, [r2, #8]
 8010a5e:	eee4 7a24 	vfma.f32	s15, s8, s9
 8010a62:	ed93 6a03 	vldr	s12, [r3, #12]
 8010a66:	edd2 6a03 	vldr	s13, [r2, #12]
 8010a6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010a6e:	eee5 7a25 	vfma.f32	s15, s10, s11
 8010a72:	eee6 7a26 	vfma.f32	s15, s12, s13
 8010a76:	eeb0 7a67 	vmov.f32	s14, s15
 8010a7a:	d938      	bls.n	8010aee <forward_lite_dense_if32of32wf32+0x1f6>
 8010a7c:	edd2 6a05 	vldr	s13, [r2, #20]
 8010a80:	f1a1 0a08 	sub.w	sl, r1, #8
 8010a84:	edd3 7a05 	vldr	s15, [r3, #20]
 8010a88:	ed93 4a04 	vldr	s8, [r3, #16]
 8010a8c:	f1ba 0f03 	cmp.w	sl, #3
 8010a90:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010a94:	edd2 4a04 	vldr	s9, [r2, #16]
 8010a98:	ed93 5a06 	vldr	s10, [r3, #24]
 8010a9c:	edd2 5a06 	vldr	s11, [r2, #24]
 8010aa0:	eee4 7a24 	vfma.f32	s15, s8, s9
 8010aa4:	ed93 6a07 	vldr	s12, [r3, #28]
 8010aa8:	edd2 6a07 	vldr	s13, [r2, #28]
 8010aac:	eee5 7a25 	vfma.f32	s15, s10, s11
 8010ab0:	eee6 7a26 	vfma.f32	s15, s12, s13
 8010ab4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010ab8:	d919      	bls.n	8010aee <forward_lite_dense_if32of32wf32+0x1f6>
 8010aba:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8010abe:	edd2 7a09 	vldr	s15, [r2, #36]	@ 0x24
 8010ac2:	ed92 4a08 	vldr	s8, [r2, #32]
 8010ac6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010aca:	edd3 4a08 	vldr	s9, [r3, #32]
 8010ace:	ed92 5a0a 	vldr	s10, [r2, #40]	@ 0x28
 8010ad2:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 8010ad6:	eee4 7a24 	vfma.f32	s15, s8, s9
 8010ada:	ed92 6a0b 	vldr	s12, [r2, #44]	@ 0x2c
 8010ade:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8010ae2:	eee5 7a25 	vfma.f32	s15, s10, s11
 8010ae6:	eee6 7a26 	vfma.f32	s15, s12, s13
 8010aea:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010aee:	0880      	lsrs	r0, r0, #2
 8010af0:	f001 0103 	and.w	r1, r1, #3
 8010af4:	3001      	adds	r0, #1
 8010af6:	eb02 1200 	add.w	r2, r2, r0, lsl #4
 8010afa:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8010afe:	b1a9      	cbz	r1, 8010b2c <forward_lite_dense_if32of32wf32+0x234>
 8010b00:	edd3 6a00 	vldr	s13, [r3]
 8010b04:	3901      	subs	r1, #1
 8010b06:	edd2 7a00 	vldr	s15, [r2]
 8010b0a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8010b0e:	d00d      	beq.n	8010b2c <forward_lite_dense_if32of32wf32+0x234>
 8010b10:	edd3 6a01 	vldr	s13, [r3, #4]
 8010b14:	2901      	cmp	r1, #1
 8010b16:	edd2 7a01 	vldr	s15, [r2, #4]
 8010b1a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8010b1e:	d005      	beq.n	8010b2c <forward_lite_dense_if32of32wf32+0x234>
 8010b20:	edd2 6a02 	vldr	s13, [r2, #8]
 8010b24:	edd3 7a02 	vldr	s15, [r3, #8]
 8010b28:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8010b2c:	eca6 7a01 	vstmia	r6!, {s14}
 8010b30:	45b6      	cmp	lr, r6
 8010b32:	444d      	add	r5, r9
 8010b34:	f63f af0a 	bhi.w	801094c <forward_lite_dense_if32of32wf32+0x54>
 8010b38:	697a      	ldr	r2, [r7, #20]
 8010b3a:	68fb      	ldr	r3, [r7, #12]
 8010b3c:	b9b3      	cbnz	r3, 8010b6c <forward_lite_dense_if32of32wf32+0x274>
 8010b3e:	9b00      	ldr	r3, [sp, #0]
 8010b40:	0096      	lsls	r6, r2, #2
 8010b42:	9901      	ldr	r1, [sp, #4]
 8010b44:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8010b48:	693c      	ldr	r4, [r7, #16]
 8010b4a:	4299      	cmp	r1, r3
 8010b4c:	eb08 0884 	add.w	r8, r8, r4, lsl #2
 8010b50:	9300      	str	r3, [sp, #0]
 8010b52:	f63f aee7 	bhi.w	8010924 <forward_lite_dense_if32of32wf32+0x2c>
 8010b56:	b003      	add	sp, #12
 8010b58:	ecbd 8b0c 	vpop	{d8-d13}
 8010b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b60:	4621      	mov	r1, r4
 8010b62:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8010bb0 <forward_lite_dense_if32of32wf32+0x2b8>
 8010b66:	462a      	mov	r2, r5
 8010b68:	4643      	mov	r3, r8
 8010b6a:	e766      	b.n	8010a3a <forward_lite_dense_if32of32wf32+0x142>
 8010b6c:	2a00      	cmp	r2, #0
 8010b6e:	d0e6      	beq.n	8010b3e <forward_lite_dense_if32of32wf32+0x246>
 8010b70:	9a00      	ldr	r2, [sp, #0]
 8010b72:	ed93 7a00 	vldr	s14, [r3]
 8010b76:	edd2 7a00 	vldr	s15, [r2]
 8010b7a:	4613      	mov	r3, r2
 8010b7c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010b80:	edc2 7a00 	vstr	s15, [r2]
 8010b84:	697a      	ldr	r2, [r7, #20]
 8010b86:	2a01      	cmp	r2, #1
 8010b88:	d9d9      	bls.n	8010b3e <forward_lite_dense_if32of32wf32+0x246>
 8010b8a:	1d19      	adds	r1, r3, #4
 8010b8c:	2301      	movs	r3, #1
 8010b8e:	68fa      	ldr	r2, [r7, #12]
 8010b90:	ed91 7a00 	vldr	s14, [r1]
 8010b94:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8010b98:	3301      	adds	r3, #1
 8010b9a:	edd2 7a00 	vldr	s15, [r2]
 8010b9e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010ba2:	ece1 7a01 	vstmia	r1!, {s15}
 8010ba6:	697a      	ldr	r2, [r7, #20]
 8010ba8:	429a      	cmp	r2, r3
 8010baa:	d8f0      	bhi.n	8010b8e <forward_lite_dense_if32of32wf32+0x296>
 8010bac:	e7c7      	b.n	8010b3e <forward_lite_dense_if32of32wf32+0x246>
 8010bae:	bf00      	nop
 8010bb0:	00000000 	.word	0x00000000

08010bb4 <forward_lite_dense_if32of32wf32_lut4>:
 8010bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bb8:	b08d      	sub	sp, #52	@ 0x34
 8010bba:	4605      	mov	r5, r0
 8010bbc:	460c      	mov	r4, r1
 8010bbe:	9005      	str	r0, [sp, #20]
 8010bc0:	4618      	mov	r0, r3
 8010bc2:	920a      	str	r2, [sp, #40]	@ 0x28
 8010bc4:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 8010bc6:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 8010bca:	fb02 f303 	mul.w	r3, r2, r3
 8010bce:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8010bd2:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 8010bd4:	9308      	str	r3, [sp, #32]
 8010bd6:	b126      	cbz	r6, 8010be2 <forward_lite_dense_if32of32wf32_lut4+0x2e>
 8010bd8:	2240      	movs	r2, #64	@ 0x40
 8010bda:	4631      	mov	r1, r6
 8010bdc:	f000 fbe0 	bl	80113a0 <st_int8_copy>
 8010be0:	4630      	mov	r0, r6
 8010be2:	9b05      	ldr	r3, [sp, #20]
 8010be4:	9a08      	ldr	r2, [sp, #32]
 8010be6:	4293      	cmp	r3, r2
 8010be8:	f080 80f7 	bcs.w	8010dda <forward_lite_dense_if32of32wf32_lut4+0x226>
 8010bec:	08eb      	lsrs	r3, r5, #3
 8010bee:	f005 0101 	and.w	r1, r5, #1
 8010bf2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010bf4:	f025 0801 	bic.w	r8, r5, #1
 8010bf8:	eb04 1a43 	add.w	sl, r4, r3, lsl #5
 8010bfc:	9301      	str	r3, [sp, #4]
 8010bfe:	009b      	lsls	r3, r3, #2
 8010c00:	9102      	str	r1, [sp, #8]
 8010c02:	0092      	lsls	r2, r2, #2
 8010c04:	f104 0b20 	add.w	fp, r4, #32
 8010c08:	00a9      	lsls	r1, r5, #2
 8010c0a:	9304      	str	r3, [sp, #16]
 8010c0c:	eb04 0888 	add.w	r8, r4, r8, lsl #2
 8010c10:	9b05      	ldr	r3, [sp, #20]
 8010c12:	9207      	str	r2, [sp, #28]
 8010c14:	9109      	str	r1, [sp, #36]	@ 0x24
 8010c16:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010c18:	9a07      	ldr	r2, [sp, #28]
 8010c1a:	eb03 0902 	add.w	r9, r3, r2
 8010c1e:	f1ab 0220 	sub.w	r2, fp, #32
 8010c22:	4599      	cmp	r9, r3
 8010c24:	9206      	str	r2, [sp, #24]
 8010c26:	f240 80db 	bls.w	8010de0 <forward_lite_dense_if32of32wf32_lut4+0x22c>
 8010c2a:	469e      	mov	lr, r3
 8010c2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010c2e:	f108 33ff 	add.w	r3, r8, #4294967295
 8010c32:	9303      	str	r3, [sp, #12]
 8010c34:	9b01      	ldr	r3, [sp, #4]
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	f000 80b4 	beq.w	8010da4 <forward_lite_dense_if32of32wf32_lut4+0x1f0>
 8010c3c:	9b04      	ldr	r3, [sp, #16]
 8010c3e:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8010e04 <forward_lite_dense_if32of32wf32_lut4+0x250>
 8010c42:	18d4      	adds	r4, r2, r3
 8010c44:	465b      	mov	r3, fp
 8010c46:	7816      	ldrb	r6, [r2, #0]
 8010c48:	3204      	adds	r2, #4
 8010c4a:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 8010c4e:	3320      	adds	r3, #32
 8010c50:	f006 070f 	and.w	r7, r6, #15
 8010c54:	0936      	lsrs	r6, r6, #4
 8010c56:	f812 5c03 	ldrb.w	r5, [r2, #-3]
 8010c5a:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8010c5e:	ed13 4a10 	vldr	s8, [r3, #-64]	@ 0xffffffc0
 8010c62:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8010c66:	ed53 3a0e 	vldr	s7, [r3, #-56]	@ 0xffffffc8
 8010c6a:	edd7 7a00 	vldr	s15, [r7]
 8010c6e:	ed96 3a00 	vldr	s6, [r6]
 8010c72:	092e      	lsrs	r6, r5, #4
 8010c74:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8010c78:	f005 050f 	and.w	r5, r5, #15
 8010c7c:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8010c80:	f812 1c02 	ldrb.w	r1, [r2, #-2]
 8010c84:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8010c88:	ed13 5a0d 	vldr	s10, [r3, #-52]	@ 0xffffffcc
 8010c8c:	eee3 7a04 	vfma.f32	s15, s6, s8
 8010c90:	ed96 3a00 	vldr	s6, [r6]
 8010c94:	ed95 4a00 	vldr	s8, [r5]
 8010c98:	090d      	lsrs	r5, r1, #4
 8010c9a:	ed53 4a0c 	vldr	s9, [r3, #-48]	@ 0xffffffd0
 8010c9e:	f001 010f 	and.w	r1, r1, #15
 8010ca2:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8010ca6:	ed13 6a0b 	vldr	s12, [r3, #-44]	@ 0xffffffd4
 8010caa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010cae:	ed53 5a0a 	vldr	s11, [r3, #-40]	@ 0xffffffd8
 8010cb2:	ed53 6a09 	vldr	s13, [r3, #-36]	@ 0xffffffdc
 8010cb6:	eee3 7a23 	vfma.f32	s15, s6, s7
 8010cba:	eee4 7a05 	vfma.f32	s15, s8, s10
 8010cbe:	ed95 4a00 	vldr	s8, [r5]
 8010cc2:	ed91 5a00 	vldr	s10, [r1]
 8010cc6:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8010cca:	42a2      	cmp	r2, r4
 8010ccc:	ea4f 1511 	mov.w	r5, r1, lsr #4
 8010cd0:	f001 010f 	and.w	r1, r1, #15
 8010cd4:	eee4 7a24 	vfma.f32	s15, s8, s9
 8010cd8:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8010cdc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010ce0:	eee5 7a06 	vfma.f32	s15, s10, s12
 8010ce4:	ed95 5a00 	vldr	s10, [r5]
 8010ce8:	ed91 6a00 	vldr	s12, [r1]
 8010cec:	eee5 7a25 	vfma.f32	s15, s10, s11
 8010cf0:	eee6 7a26 	vfma.f32	s15, s12, s13
 8010cf4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010cf8:	d1a5      	bne.n	8010c46 <forward_lite_dense_if32of32wf32_lut4+0x92>
 8010cfa:	4656      	mov	r6, sl
 8010cfc:	4546      	cmp	r6, r8
 8010cfe:	d257      	bcs.n	8010db0 <forward_lite_dense_if32of32wf32_lut4+0x1fc>
 8010d00:	9b03      	ldr	r3, [sp, #12]
 8010d02:	f106 0208 	add.w	r2, r6, #8
 8010d06:	1e61      	subs	r1, r4, #1
 8010d08:	1b9d      	subs	r5, r3, r6
 8010d0a:	08ef      	lsrs	r7, r5, #3
 8010d0c:	eb04 05d5 	add.w	r5, r4, r5, lsr #3
 8010d10:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010d14:	3208      	adds	r2, #8
 8010d16:	ed52 5a03 	vldr	s11, [r2, #-12]
 8010d1a:	f003 0c0f 	and.w	ip, r3, #15
 8010d1e:	091b      	lsrs	r3, r3, #4
 8010d20:	ed52 6a04 	vldr	s13, [r2, #-16]
 8010d24:	42a9      	cmp	r1, r5
 8010d26:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8010d2a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8010d2e:	eddc 7a00 	vldr	s15, [ip]
 8010d32:	ed93 6a00 	vldr	s12, [r3]
 8010d36:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010d3a:	eee6 7a26 	vfma.f32	s15, s12, s13
 8010d3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010d42:	d1e5      	bne.n	8010d10 <forward_lite_dense_if32of32wf32_lut4+0x15c>
 8010d44:	3701      	adds	r7, #1
 8010d46:	19e2      	adds	r2, r4, r7
 8010d48:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
 8010d4c:	9b02      	ldr	r3, [sp, #8]
 8010d4e:	b30b      	cbz	r3, 8010d94 <forward_lite_dense_if32of32wf32_lut4+0x1e0>
 8010d50:	f812 3b01 	ldrb.w	r3, [r2], #1
 8010d54:	edd6 7a00 	vldr	s15, [r6]
 8010d58:	091b      	lsrs	r3, r3, #4
 8010d5a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8010d5e:	edd3 6a00 	vldr	s13, [r3]
 8010d62:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8010d66:	ecae 7a01 	vstmia	lr!, {s14}
 8010d6a:	45f1      	cmp	r9, lr
 8010d6c:	f63f af62 	bhi.w	8010c34 <forward_lite_dense_if32of32wf32_lut4+0x80>
 8010d70:	9b05      	ldr	r3, [sp, #20]
 8010d72:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010d74:	1899      	adds	r1, r3, r2
 8010d76:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010d78:	b9e3      	cbnz	r3, 8010db4 <forward_lite_dense_if32of32wf32_lut4+0x200>
 8010d7a:	9b08      	ldr	r3, [sp, #32]
 8010d7c:	428b      	cmp	r3, r1
 8010d7e:	d92c      	bls.n	8010dda <forward_lite_dense_if32of32wf32_lut4+0x226>
 8010d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d82:	4498      	add	r8, r3
 8010d84:	449a      	add	sl, r3
 8010d86:	449b      	add	fp, r3
 8010d88:	9b05      	ldr	r3, [sp, #20]
 8010d8a:	4599      	cmp	r9, r3
 8010d8c:	d92a      	bls.n	8010de4 <forward_lite_dense_if32of32wf32_lut4+0x230>
 8010d8e:	460b      	mov	r3, r1
 8010d90:	9105      	str	r1, [sp, #20]
 8010d92:	e741      	b.n	8010c18 <forward_lite_dense_if32of32wf32_lut4+0x64>
 8010d94:	ecae 7a01 	vstmia	lr!, {s14}
 8010d98:	45f1      	cmp	r9, lr
 8010d9a:	d9e9      	bls.n	8010d70 <forward_lite_dense_if32of32wf32_lut4+0x1bc>
 8010d9c:	9b01      	ldr	r3, [sp, #4]
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	f47f af4c 	bne.w	8010c3c <forward_lite_dense_if32of32wf32_lut4+0x88>
 8010da4:	9e06      	ldr	r6, [sp, #24]
 8010da6:	4614      	mov	r4, r2
 8010da8:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8010e04 <forward_lite_dense_if32of32wf32_lut4+0x250>
 8010dac:	4546      	cmp	r6, r8
 8010dae:	d3a7      	bcc.n	8010d00 <forward_lite_dense_if32of32wf32_lut4+0x14c>
 8010db0:	4622      	mov	r2, r4
 8010db2:	e7cb      	b.n	8010d4c <forward_lite_dense_if32of32wf32_lut4+0x198>
 8010db4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d0df      	beq.n	8010d7a <forward_lite_dense_if32of32wf32_lut4+0x1c6>
 8010dba:	9b07      	ldr	r3, [sp, #28]
 8010dbc:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8010dbe:	1acb      	subs	r3, r1, r3
 8010dc0:	edd3 7a00 	vldr	s15, [r3]
 8010dc4:	ecb2 7a01 	vldmia	r2!, {s14}
 8010dc8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010dcc:	ece3 7a01 	vstmia	r3!, {s15}
 8010dd0:	428b      	cmp	r3, r1
 8010dd2:	d1f5      	bne.n	8010dc0 <forward_lite_dense_if32of32wf32_lut4+0x20c>
 8010dd4:	9b08      	ldr	r3, [sp, #32]
 8010dd6:	428b      	cmp	r3, r1
 8010dd8:	d8d2      	bhi.n	8010d80 <forward_lite_dense_if32of32wf32_lut4+0x1cc>
 8010dda:	b00d      	add	sp, #52	@ 0x34
 8010ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010de0:	4619      	mov	r1, r3
 8010de2:	e7c8      	b.n	8010d76 <forward_lite_dense_if32of32wf32_lut4+0x1c2>
 8010de4:	9b07      	ldr	r3, [sp, #28]
 8010de6:	1acb      	subs	r3, r1, r3
 8010de8:	461a      	mov	r2, r3
 8010dea:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8010dec:	ed92 7a00 	vldr	s14, [r2]
 8010df0:	ecf0 7a01 	vldmia	r0!, {s15}
 8010df4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010df8:	ece2 7a01 	vstmia	r2!, {s15}
 8010dfc:	428a      	cmp	r2, r1
 8010dfe:	d1f5      	bne.n	8010dec <forward_lite_dense_if32of32wf32_lut4+0x238>
 8010e00:	e7f2      	b.n	8010de8 <forward_lite_dense_if32of32wf32_lut4+0x234>
 8010e02:	bf00      	nop
 8010e04:	00000000 	.word	0x00000000

08010e08 <forward_lite_dense_if32of32wf32_lut8>:
 8010e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e0c:	b091      	sub	sp, #68	@ 0x44
 8010e0e:	4699      	mov	r9, r3
 8010e10:	468b      	mov	fp, r1
 8010e12:	920e      	str	r2, [sp, #56]	@ 0x38
 8010e14:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8010e16:	f8dd 8070 	ldr.w	r8, [sp, #112]	@ 0x70
 8010e1a:	9003      	str	r0, [sp, #12]
 8010e1c:	e9dd 231d 	ldrd	r2, r3, [sp, #116]	@ 0x74
 8010e20:	fb02 f303 	mul.w	r3, r2, r3
 8010e24:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8010e28:	930c      	str	r3, [sp, #48]	@ 0x30
 8010e2a:	b134      	cbz	r4, 8010e3a <forward_lite_dense_if32of32wf32_lut8+0x32>
 8010e2c:	4648      	mov	r0, r9
 8010e2e:	46a1      	mov	r9, r4
 8010e30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8010e34:	4621      	mov	r1, r4
 8010e36:	f000 fab3 	bl	80113a0 <st_int8_copy>
 8010e3a:	9b03      	ldr	r3, [sp, #12]
 8010e3c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010e3e:	4293      	cmp	r3, r2
 8010e40:	f080 8084 	bcs.w	8010f4c <forward_lite_dense_if32of32wf32_lut8+0x144>
 8010e44:	4bb7      	ldr	r3, [pc, #732]	@ (8011124 <forward_lite_dense_if32of32wf32_lut8+0x31c>)
 8010e46:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8010e48:	4443      	add	r3, r8
 8010e4a:	9d03      	ldr	r5, [sp, #12]
 8010e4c:	0092      	lsls	r2, r2, #2
 8010e4e:	eddf 3ab6 	vldr	s7, [pc, #728]	@ 8011128 <forward_lite_dense_if32of32wf32_lut8+0x320>
 8010e52:	009b      	lsls	r3, r3, #2
 8010e54:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010e56:	f103 0120 	add.w	r1, r3, #32
 8010e5a:	930d      	str	r3, [sp, #52]	@ 0x34
 8010e5c:	445b      	add	r3, fp
 8010e5e:	920f      	str	r2, [sp, #60]	@ 0x3c
 8010e60:	9105      	str	r1, [sp, #20]
 8010e62:	9300      	str	r3, [sp, #0]
 8010e64:	eb0b 0301 	add.w	r3, fp, r1
 8010e68:	469a      	mov	sl, r3
 8010e6a:	469e      	mov	lr, r3
 8010e6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010e6e:	eb05 0c03 	add.w	ip, r5, r3
 8010e72:	45ac      	cmp	ip, r5
 8010e74:	d952      	bls.n	8010f1c <forward_lite_dense_if32of32wf32_lut8+0x114>
 8010e76:	9800      	ldr	r0, [sp, #0]
 8010e78:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010e7a:	f100 011f 	add.w	r1, r0, #31
 8010e7e:	eba0 020b 	sub.w	r2, r0, fp
 8010e82:	445b      	add	r3, fp
 8010e84:	9101      	str	r1, [sp, #4]
 8010e86:	eba1 010b 	sub.w	r1, r1, fp
 8010e8a:	0952      	lsrs	r2, r2, #5
 8010e8c:	9306      	str	r3, [sp, #24]
 8010e8e:	0889      	lsrs	r1, r1, #2
 8010e90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010e92:	3101      	adds	r1, #1
 8010e94:	9102      	str	r1, [sp, #8]
 8010e96:	1c51      	adds	r1, r2, #1
 8010e98:	00d2      	lsls	r2, r2, #3
 8010e9a:	3210      	adds	r2, #16
 8010e9c:	920a      	str	r2, [sp, #40]	@ 0x28
 8010e9e:	00ca      	lsls	r2, r1, #3
 8010ea0:	9208      	str	r2, [sp, #32]
 8010ea2:	eb0b 1241 	add.w	r2, fp, r1, lsl #5
 8010ea6:	9209      	str	r2, [sp, #36]	@ 0x24
 8010ea8:	1f02      	subs	r2, r0, #4
 8010eaa:	9204      	str	r2, [sp, #16]
 8010eac:	f10b 0204 	add.w	r2, fp, #4
 8010eb0:	9207      	str	r2, [sp, #28]
 8010eb2:	f1b8 0f07 	cmp.w	r8, #7
 8010eb6:	d84c      	bhi.n	8010f52 <forward_lite_dense_if32of32wf32_lut8+0x14a>
 8010eb8:	45d3      	cmp	fp, sl
 8010eba:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8011128 <forward_lite_dense_if32of32wf32_lut8+0x320>
 8010ebe:	d20f      	bcs.n	8010ee0 <forward_lite_dense_if32of32wf32_lut8+0xd8>
 8010ec0:	4659      	mov	r1, fp
 8010ec2:	4618      	mov	r0, r3
 8010ec4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010ec8:	ecf1 7a01 	vldmia	r1!, {s15}
 8010ecc:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8010ed0:	4551      	cmp	r1, sl
 8010ed2:	edd2 6a00 	vldr	s13, [r2]
 8010ed6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8010eda:	d3f3      	bcc.n	8010ec4 <forward_lite_dense_if32of32wf32_lut8+0xbc>
 8010edc:	9a02      	ldr	r2, [sp, #8]
 8010ede:	4413      	add	r3, r2
 8010ee0:	eca5 7a01 	vstmia	r5!, {s14}
 8010ee4:	45ac      	cmp	ip, r5
 8010ee6:	d8e4      	bhi.n	8010eb2 <forward_lite_dense_if32of32wf32_lut8+0xaa>
 8010ee8:	9b03      	ldr	r3, [sp, #12]
 8010eea:	46f3      	mov	fp, lr
 8010eec:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010eee:	1899      	adds	r1, r3, r2
 8010ef0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8010ef2:	b9c3      	cbnz	r3, 8010f26 <forward_lite_dense_if32of32wf32_lut8+0x11e>
 8010ef4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010ef6:	428b      	cmp	r3, r1
 8010ef8:	d928      	bls.n	8010f4c <forward_lite_dense_if32of32wf32_lut8+0x144>
 8010efa:	9b00      	ldr	r3, [sp, #0]
 8010efc:	9a05      	ldr	r2, [sp, #20]
 8010efe:	4413      	add	r3, r2
 8010f00:	4492      	add	sl, r2
 8010f02:	9300      	str	r3, [sp, #0]
 8010f04:	9b03      	ldr	r3, [sp, #12]
 8010f06:	459c      	cmp	ip, r3
 8010f08:	f240 821e 	bls.w	8011348 <forward_lite_dense_if32of32wf32_lut8+0x540>
 8010f0c:	460d      	mov	r5, r1
 8010f0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010f10:	4496      	add	lr, r2
 8010f12:	9103      	str	r1, [sp, #12]
 8010f14:	eb05 0c03 	add.w	ip, r5, r3
 8010f18:	45ac      	cmp	ip, r5
 8010f1a:	d8ac      	bhi.n	8010e76 <forward_lite_dense_if32of32wf32_lut8+0x6e>
 8010f1c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8010f1e:	4629      	mov	r1, r5
 8010f20:	46f3      	mov	fp, lr
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	d0e6      	beq.n	8010ef4 <forward_lite_dense_if32of32wf32_lut8+0xec>
 8010f26:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	d0e3      	beq.n	8010ef4 <forward_lite_dense_if32of32wf32_lut8+0xec>
 8010f2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010f2e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8010f30:	1acb      	subs	r3, r1, r3
 8010f32:	edd3 7a00 	vldr	s15, [r3]
 8010f36:	ecb2 7a01 	vldmia	r2!, {s14}
 8010f3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010f3e:	ece3 7a01 	vstmia	r3!, {s15}
 8010f42:	428b      	cmp	r3, r1
 8010f44:	d1f5      	bne.n	8010f32 <forward_lite_dense_if32of32wf32_lut8+0x12a>
 8010f46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010f48:	428b      	cmp	r3, r1
 8010f4a:	d8d6      	bhi.n	8010efa <forward_lite_dense_if32of32wf32_lut8+0xf2>
 8010f4c:	b011      	add	sp, #68	@ 0x44
 8010f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f52:	f003 0203 	and.w	r2, r3, #3
 8010f56:	2a02      	cmp	r2, #2
 8010f58:	f000 81ee 	beq.w	8011338 <forward_lite_dense_if32of32wf32_lut8+0x530>
 8010f5c:	2a03      	cmp	r2, #3
 8010f5e:	f000 80e5 	beq.w	801112c <forward_lite_dense_if32of32wf32_lut8+0x324>
 8010f62:	2a01      	cmp	r2, #1
 8010f64:	f000 81d2 	beq.w	801130c <forward_lite_dense_if32of32wf32_lut8+0x504>
 8010f68:	9a06      	ldr	r2, [sp, #24]
 8010f6a:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8011128 <forward_lite_dense_if32of32wf32_lut8+0x320>
 8010f6e:	4593      	cmp	fp, r2
 8010f70:	f200 81e8 	bhi.w	8011344 <forward_lite_dense_if32of32wf32_lut8+0x53c>
 8010f74:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8010f76:	f103 0208 	add.w	r2, r3, #8
 8010f7a:	f10b 0120 	add.w	r1, fp, #32
 8010f7e:	18c4      	adds	r4, r0, r3
 8010f80:	f812 0c07 	ldrb.w	r0, [r2, #-7]
 8010f84:	3208      	adds	r2, #8
 8010f86:	ed51 2a07 	vldr	s5, [r1, #-28]	@ 0xffffffe4
 8010f8a:	3120      	adds	r1, #32
 8010f8c:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8010f90:	ed11 3a10 	vldr	s6, [r1, #-64]	@ 0xffffffc0
 8010f94:	ed11 4a0e 	vldr	s8, [r1, #-56]	@ 0xffffffc8
 8010f98:	edd0 7a00 	vldr	s15, [r0]
 8010f9c:	f812 0c10 	ldrb.w	r0, [r2, #-16]
 8010fa0:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8010fa4:	ed51 4a0d 	vldr	s9, [r1, #-52]	@ 0xffffffcc
 8010fa8:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8010fac:	ed11 5a0c 	vldr	s10, [r1, #-48]	@ 0xffffffd0
 8010fb0:	ed51 5a0b 	vldr	s11, [r1, #-44]	@ 0xffffffd4
 8010fb4:	edd0 2a00 	vldr	s5, [r0]
 8010fb8:	f812 0c0e 	ldrb.w	r0, [r2, #-14]
 8010fbc:	eee2 7a83 	vfma.f32	s15, s5, s6
 8010fc0:	ed11 6a0a 	vldr	s12, [r1, #-40]	@ 0xffffffd8
 8010fc4:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8010fc8:	ed51 6a09 	vldr	s13, [r1, #-36]	@ 0xffffffdc
 8010fcc:	ed90 3a00 	vldr	s6, [r0]
 8010fd0:	f812 0c0d 	ldrb.w	r0, [r2, #-13]
 8010fd4:	eee3 7a04 	vfma.f32	s15, s6, s8
 8010fd8:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8010fdc:	ed90 4a00 	vldr	s8, [r0]
 8010fe0:	f812 0c0c 	ldrb.w	r0, [r2, #-12]
 8010fe4:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8010fe8:	eee4 7a24 	vfma.f32	s15, s8, s9
 8010fec:	edd0 4a00 	vldr	s9, [r0]
 8010ff0:	f812 0c0b 	ldrb.w	r0, [r2, #-11]
 8010ff4:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8010ff8:	eee4 7a85 	vfma.f32	s15, s9, s10
 8010ffc:	ed90 5a00 	vldr	s10, [r0]
 8011000:	f812 0c0a 	ldrb.w	r0, [r2, #-10]
 8011004:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8011008:	eee5 7a25 	vfma.f32	s15, s10, s11
 801100c:	edd0 5a00 	vldr	s11, [r0]
 8011010:	f812 0c09 	ldrb.w	r0, [r2, #-9]
 8011014:	42a2      	cmp	r2, r4
 8011016:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 801101a:	eee5 7a86 	vfma.f32	s15, s11, s12
 801101e:	ed90 6a00 	vldr	s12, [r0]
 8011022:	eee6 7a26 	vfma.f32	s15, s12, s13
 8011026:	ee37 7a27 	vadd.f32	s14, s14, s15
 801102a:	d1a9      	bne.n	8010f80 <forward_lite_dense_if32of32wf32_lut8+0x178>
 801102c:	9a08      	ldr	r2, [sp, #32]
 801102e:	4413      	add	r3, r2
 8011030:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011032:	4572      	cmp	r2, lr
 8011034:	f4bf af54 	bcs.w	8010ee0 <forward_lite_dense_if32of32wf32_lut8+0xd8>
 8011038:	7819      	ldrb	r1, [r3, #0]
 801103a:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 801103e:	edd1 7a00 	vldr	s15, [r1]
 8011042:	4611      	mov	r1, r2
 8011044:	ecf1 6a01 	vldmia	r1!, {s13}
 8011048:	458a      	cmp	sl, r1
 801104a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801104e:	d963      	bls.n	8011118 <forward_lite_dense_if32of32wf32_lut8+0x310>
 8011050:	7859      	ldrb	r1, [r3, #1]
 8011052:	edd2 6a01 	vldr	s13, [r2, #4]
 8011056:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 801105a:	edd1 7a00 	vldr	s15, [r1]
 801105e:	f102 0108 	add.w	r1, r2, #8
 8011062:	458a      	cmp	sl, r1
 8011064:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011068:	d956      	bls.n	8011118 <forward_lite_dense_if32of32wf32_lut8+0x310>
 801106a:	7899      	ldrb	r1, [r3, #2]
 801106c:	edd2 6a02 	vldr	s13, [r2, #8]
 8011070:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8011074:	edd1 7a00 	vldr	s15, [r1]
 8011078:	f102 010c 	add.w	r1, r2, #12
 801107c:	458a      	cmp	sl, r1
 801107e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011082:	d949      	bls.n	8011118 <forward_lite_dense_if32of32wf32_lut8+0x310>
 8011084:	78d9      	ldrb	r1, [r3, #3]
 8011086:	edd2 6a03 	vldr	s13, [r2, #12]
 801108a:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 801108e:	edd1 7a00 	vldr	s15, [r1]
 8011092:	f102 0110 	add.w	r1, r2, #16
 8011096:	458a      	cmp	sl, r1
 8011098:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801109c:	d93c      	bls.n	8011118 <forward_lite_dense_if32of32wf32_lut8+0x310>
 801109e:	7919      	ldrb	r1, [r3, #4]
 80110a0:	edd2 6a04 	vldr	s13, [r2, #16]
 80110a4:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 80110a8:	edd1 7a00 	vldr	s15, [r1]
 80110ac:	f102 0114 	add.w	r1, r2, #20
 80110b0:	458a      	cmp	sl, r1
 80110b2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80110b6:	d92f      	bls.n	8011118 <forward_lite_dense_if32of32wf32_lut8+0x310>
 80110b8:	7959      	ldrb	r1, [r3, #5]
 80110ba:	edd2 6a05 	vldr	s13, [r2, #20]
 80110be:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 80110c2:	edd1 7a00 	vldr	s15, [r1]
 80110c6:	f102 0118 	add.w	r1, r2, #24
 80110ca:	458a      	cmp	sl, r1
 80110cc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80110d0:	d922      	bls.n	8011118 <forward_lite_dense_if32of32wf32_lut8+0x310>
 80110d2:	7999      	ldrb	r1, [r3, #6]
 80110d4:	edd2 6a06 	vldr	s13, [r2, #24]
 80110d8:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 80110dc:	edd1 7a00 	vldr	s15, [r1]
 80110e0:	f102 011c 	add.w	r1, r2, #28
 80110e4:	458a      	cmp	sl, r1
 80110e6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80110ea:	d915      	bls.n	8011118 <forward_lite_dense_if32of32wf32_lut8+0x310>
 80110ec:	79d9      	ldrb	r1, [r3, #7]
 80110ee:	edd2 6a07 	vldr	s13, [r2, #28]
 80110f2:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 80110f6:	edd1 7a00 	vldr	s15, [r1]
 80110fa:	f102 0120 	add.w	r1, r2, #32
 80110fe:	458a      	cmp	sl, r1
 8011100:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011104:	d908      	bls.n	8011118 <forward_lite_dense_if32of32wf32_lut8+0x310>
 8011106:	7a19      	ldrb	r1, [r3, #8]
 8011108:	edd2 7a08 	vldr	s15, [r2, #32]
 801110c:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8011110:	edd1 6a00 	vldr	s13, [r1]
 8011114:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011118:	9901      	ldr	r1, [sp, #4]
 801111a:	1a8a      	subs	r2, r1, r2
 801111c:	eb03 0292 	add.w	r2, r3, r2, lsr #2
 8011120:	1c53      	adds	r3, r2, #1
 8011122:	e6dd      	b.n	8010ee0 <forward_lite_dense_if32of32wf32_lut8+0xd8>
 8011124:	3ffffff8 	.word	0x3ffffff8
 8011128:	00000000 	.word	0x00000000
 801112c:	eeb0 7a63 	vmov.f32	s14, s7
 8011130:	465a      	mov	r2, fp
 8011132:	461f      	mov	r7, r3
 8011134:	4610      	mov	r0, r2
 8011136:	f817 1b01 	ldrb.w	r1, [r7], #1
 801113a:	ecf0 7a01 	vldmia	r0!, {s15}
 801113e:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8011142:	edd1 6a00 	vldr	s13, [r1]
 8011146:	9900      	ldr	r1, [sp, #0]
 8011148:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801114c:	4288      	cmp	r0, r1
 801114e:	f200 80f7 	bhi.w	8011340 <forward_lite_dense_if32of32wf32_lut8+0x538>
 8011152:	9904      	ldr	r1, [sp, #16]
 8011154:	f103 0411 	add.w	r4, r3, #17
 8011158:	3309      	adds	r3, #9
 801115a:	1a8e      	subs	r6, r1, r2
 801115c:	3224      	adds	r2, #36	@ 0x24
 801115e:	0976      	lsrs	r6, r6, #5
 8011160:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8011164:	f813 1c07 	ldrb.w	r1, [r3, #-7]
 8011168:	3308      	adds	r3, #8
 801116a:	ed52 2a07 	vldr	s5, [r2, #-28]	@ 0xffffffe4
 801116e:	3220      	adds	r2, #32
 8011170:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8011174:	ed12 3a10 	vldr	s6, [r2, #-64]	@ 0xffffffc0
 8011178:	ed12 4a0e 	vldr	s8, [r2, #-56]	@ 0xffffffc8
 801117c:	edd1 7a00 	vldr	s15, [r1]
 8011180:	f813 1c10 	ldrb.w	r1, [r3, #-16]
 8011184:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8011188:	ed52 4a0d 	vldr	s9, [r2, #-52]	@ 0xffffffcc
 801118c:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8011190:	ed12 5a0c 	vldr	s10, [r2, #-48]	@ 0xffffffd0
 8011194:	ed52 5a0b 	vldr	s11, [r2, #-44]	@ 0xffffffd4
 8011198:	edd1 2a00 	vldr	s5, [r1]
 801119c:	f813 1c0e 	ldrb.w	r1, [r3, #-14]
 80111a0:	eee2 7a83 	vfma.f32	s15, s5, s6
 80111a4:	ed12 6a0a 	vldr	s12, [r2, #-40]	@ 0xffffffd8
 80111a8:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 80111ac:	ed52 6a09 	vldr	s13, [r2, #-36]	@ 0xffffffdc
 80111b0:	ed91 3a00 	vldr	s6, [r1]
 80111b4:	f813 1c0d 	ldrb.w	r1, [r3, #-13]
 80111b8:	eee3 7a04 	vfma.f32	s15, s6, s8
 80111bc:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 80111c0:	ed91 4a00 	vldr	s8, [r1]
 80111c4:	f813 1c0c 	ldrb.w	r1, [r3, #-12]
 80111c8:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 80111cc:	eee4 7a24 	vfma.f32	s15, s8, s9
 80111d0:	edd1 4a00 	vldr	s9, [r1]
 80111d4:	f813 1c0b 	ldrb.w	r1, [r3, #-11]
 80111d8:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 80111dc:	eee4 7a85 	vfma.f32	s15, s9, s10
 80111e0:	ed91 5a00 	vldr	s10, [r1]
 80111e4:	f813 1c0a 	ldrb.w	r1, [r3, #-10]
 80111e8:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 80111ec:	eee5 7a25 	vfma.f32	s15, s10, s11
 80111f0:	edd1 5a00 	vldr	s11, [r1]
 80111f4:	f813 1c09 	ldrb.w	r1, [r3, #-9]
 80111f8:	42a3      	cmp	r3, r4
 80111fa:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 80111fe:	eee5 7a86 	vfma.f32	s15, s11, s12
 8011202:	ed91 6a00 	vldr	s12, [r1]
 8011206:	eee6 7a26 	vfma.f32	s15, s12, s13
 801120a:	ee37 7a27 	vadd.f32	s14, s14, s15
 801120e:	d1a9      	bne.n	8011164 <forward_lite_dense_if32of32wf32_lut8+0x35c>
 8011210:	3601      	adds	r6, #1
 8011212:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8011216:	eb00 1046 	add.w	r0, r0, r6, lsl #5
 801121a:	4550      	cmp	r0, sl
 801121c:	f4bf ae60 	bcs.w	8010ee0 <forward_lite_dense_if32of32wf32_lut8+0xd8>
 8011220:	781a      	ldrb	r2, [r3, #0]
 8011222:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8011226:	edd2 7a00 	vldr	s15, [r2]
 801122a:	4602      	mov	r2, r0
 801122c:	ecf2 6a01 	vldmia	r2!, {s13}
 8011230:	4592      	cmp	sl, r2
 8011232:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011236:	d963      	bls.n	8011300 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 8011238:	785a      	ldrb	r2, [r3, #1]
 801123a:	edd0 6a01 	vldr	s13, [r0, #4]
 801123e:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8011242:	edd2 7a00 	vldr	s15, [r2]
 8011246:	f100 0208 	add.w	r2, r0, #8
 801124a:	4592      	cmp	sl, r2
 801124c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011250:	d956      	bls.n	8011300 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 8011252:	789a      	ldrb	r2, [r3, #2]
 8011254:	edd0 6a02 	vldr	s13, [r0, #8]
 8011258:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 801125c:	edd2 7a00 	vldr	s15, [r2]
 8011260:	f100 020c 	add.w	r2, r0, #12
 8011264:	4592      	cmp	sl, r2
 8011266:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801126a:	d949      	bls.n	8011300 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 801126c:	78da      	ldrb	r2, [r3, #3]
 801126e:	edd0 6a03 	vldr	s13, [r0, #12]
 8011272:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8011276:	edd2 7a00 	vldr	s15, [r2]
 801127a:	f100 0210 	add.w	r2, r0, #16
 801127e:	4592      	cmp	sl, r2
 8011280:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011284:	d93c      	bls.n	8011300 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 8011286:	791a      	ldrb	r2, [r3, #4]
 8011288:	edd0 6a04 	vldr	s13, [r0, #16]
 801128c:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8011290:	edd2 7a00 	vldr	s15, [r2]
 8011294:	f100 0214 	add.w	r2, r0, #20
 8011298:	4592      	cmp	sl, r2
 801129a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801129e:	d92f      	bls.n	8011300 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 80112a0:	795a      	ldrb	r2, [r3, #5]
 80112a2:	edd0 6a05 	vldr	s13, [r0, #20]
 80112a6:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 80112aa:	edd2 7a00 	vldr	s15, [r2]
 80112ae:	f100 0218 	add.w	r2, r0, #24
 80112b2:	4596      	cmp	lr, r2
 80112b4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80112b8:	d922      	bls.n	8011300 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 80112ba:	799a      	ldrb	r2, [r3, #6]
 80112bc:	edd0 6a06 	vldr	s13, [r0, #24]
 80112c0:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 80112c4:	edd2 7a00 	vldr	s15, [r2]
 80112c8:	f100 021c 	add.w	r2, r0, #28
 80112cc:	4596      	cmp	lr, r2
 80112ce:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80112d2:	d915      	bls.n	8011300 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 80112d4:	79da      	ldrb	r2, [r3, #7]
 80112d6:	edd0 6a07 	vldr	s13, [r0, #28]
 80112da:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 80112de:	edd2 7a00 	vldr	s15, [r2]
 80112e2:	f100 0220 	add.w	r2, r0, #32
 80112e6:	4596      	cmp	lr, r2
 80112e8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80112ec:	d908      	bls.n	8011300 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 80112ee:	7a1a      	ldrb	r2, [r3, #8]
 80112f0:	edd0 7a08 	vldr	s15, [r0, #32]
 80112f4:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 80112f8:	edd2 6a00 	vldr	s13, [r2]
 80112fc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011300:	9a01      	ldr	r2, [sp, #4]
 8011302:	1a10      	subs	r0, r2, r0
 8011304:	eb03 0090 	add.w	r0, r3, r0, lsr #2
 8011308:	1c43      	adds	r3, r0, #1
 801130a:	e5e9      	b.n	8010ee0 <forward_lite_dense_if32of32wf32_lut8+0xd8>
 801130c:	f813 1b01 	ldrb.w	r1, [r3], #1
 8011310:	eddb 7a00 	vldr	s15, [fp]
 8011314:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8011318:	9a07      	ldr	r2, [sp, #28]
 801131a:	ed91 7a00 	vldr	s14, [r1]
 801131e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011322:	f813 1b01 	ldrb.w	r1, [r3], #1
 8011326:	ecf2 7a01 	vldmia	r2!, {s15}
 801132a:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 801132e:	edd1 6a00 	vldr	s13, [r1]
 8011332:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011336:	e6fc      	b.n	8011132 <forward_lite_dense_if32of32wf32_lut8+0x32a>
 8011338:	eeb0 7a63 	vmov.f32	s14, s7
 801133c:	465a      	mov	r2, fp
 801133e:	e7f0      	b.n	8011322 <forward_lite_dense_if32of32wf32_lut8+0x51a>
 8011340:	463b      	mov	r3, r7
 8011342:	e76a      	b.n	801121a <forward_lite_dense_if32of32wf32_lut8+0x412>
 8011344:	465a      	mov	r2, fp
 8011346:	e674      	b.n	8011032 <forward_lite_dense_if32of32wf32_lut8+0x22a>
 8011348:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801134a:	1acb      	subs	r3, r1, r3
 801134c:	461a      	mov	r2, r3
 801134e:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 8011350:	ed92 7a00 	vldr	s14, [r2]
 8011354:	ecf0 7a01 	vldmia	r0!, {s15}
 8011358:	ee77 7a87 	vadd.f32	s15, s15, s14
 801135c:	ece2 7a01 	vstmia	r2!, {s15}
 8011360:	4291      	cmp	r1, r2
 8011362:	d1f5      	bne.n	8011350 <forward_lite_dense_if32of32wf32_lut8+0x548>
 8011364:	e7f2      	b.n	801134c <forward_lite_dense_if32of32wf32_lut8+0x544>
 8011366:	bf00      	nop

08011368 <forward_lite_nl_relu_if32of32>:
 8011368:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 801136c:	4413      	add	r3, r2
 801136e:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8011372:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8011376:	4291      	cmp	r1, r2
 8011378:	d80f      	bhi.n	801139a <forward_lite_nl_relu_if32of32+0x32>
 801137a:	f10c 0104 	add.w	r1, ip, #4
 801137e:	1d13      	adds	r3, r2, #4
 8011380:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 801139c <forward_lite_nl_relu_if32of32+0x34>
 8011384:	eba2 020c 	sub.w	r2, r2, ip
 8011388:	4408      	add	r0, r1
 801138a:	ed73 7a01 	vldmdb	r3!, {s15}
 801138e:	4293      	cmp	r3, r2
 8011390:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8011394:	ed60 7a01 	vstmdb	r0!, {s15}
 8011398:	d1f7      	bne.n	801138a <forward_lite_nl_relu_if32of32+0x22>
 801139a:	4770      	bx	lr
 801139c:	00000000 	.word	0x00000000

080113a0 <st_int8_copy>:
 80113a0:	4288      	cmp	r0, r1
 80113a2:	d010      	beq.n	80113c6 <st_int8_copy+0x26>
 80113a4:	b17a      	cbz	r2, 80113c6 <st_int8_copy+0x26>
 80113a6:	4288      	cmp	r0, r1
 80113a8:	eb00 0302 	add.w	r3, r0, r2
 80113ac:	d20c      	bcs.n	80113c8 <st_int8_copy+0x28>
 80113ae:	428b      	cmp	r3, r1
 80113b0:	d90a      	bls.n	80113c8 <st_int8_copy+0x28>
 80113b2:	4283      	cmp	r3, r0
 80113b4:	440a      	add	r2, r1
 80113b6:	d906      	bls.n	80113c6 <st_int8_copy+0x26>
 80113b8:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 80113bc:	4283      	cmp	r3, r0
 80113be:	f802 1d01 	strb.w	r1, [r2, #-1]!
 80113c2:	d1f9      	bne.n	80113b8 <st_int8_copy+0x18>
 80113c4:	4770      	bx	lr
 80113c6:	4770      	bx	lr
 80113c8:	078b      	lsls	r3, r1, #30
 80113ca:	d102      	bne.n	80113d2 <st_int8_copy+0x32>
 80113cc:	e008      	b.n	80113e0 <st_int8_copy+0x40>
 80113ce:	2a00      	cmp	r2, #0
 80113d0:	d04c      	beq.n	801146c <st_int8_copy+0xcc>
 80113d2:	f910 3b01 	ldrsb.w	r3, [r0], #1
 80113d6:	3a01      	subs	r2, #1
 80113d8:	f801 3b01 	strb.w	r3, [r1], #1
 80113dc:	078b      	lsls	r3, r1, #30
 80113de:	d1f6      	bne.n	80113ce <st_int8_copy+0x2e>
 80113e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80113e4:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 80113e8:	d05d      	beq.n	80114a6 <st_int8_copy+0x106>
 80113ea:	ea41 0300 	orr.w	r3, r1, r0
 80113ee:	075b      	lsls	r3, r3, #29
 80113f0:	d13d      	bne.n	801146e <st_int8_copy+0xce>
 80113f2:	f1be 0f01 	cmp.w	lr, #1
 80113f6:	d03a      	beq.n	801146e <st_int8_copy+0xce>
 80113f8:	f100 0310 	add.w	r3, r0, #16
 80113fc:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8011400:	f101 0c10 	add.w	ip, r1, #16
 8011404:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 8011408:	3310      	adds	r3, #16
 801140a:	f10c 0c10 	add.w	ip, ip, #16
 801140e:	ed13 6b08 	vldr	d6, [r3, #-32]	@ 0xffffffe0
 8011412:	ed13 7b06 	vldr	d7, [r3, #-24]	@ 0xffffffe8
 8011416:	4573      	cmp	r3, lr
 8011418:	ed0c 6b08 	vstr	d6, [ip, #-32]	@ 0xffffffe0
 801141c:	ed0c 7b06 	vstr	d7, [ip, #-24]	@ 0xffffffe8
 8011420:	d1f2      	bne.n	8011408 <st_int8_copy+0x68>
 8011422:	f3c2 0381 	ubfx	r3, r2, #2, #2
 8011426:	4421      	add	r1, r4
 8011428:	4420      	add	r0, r4
 801142a:	f002 0203 	and.w	r2, r2, #3
 801142e:	b16b      	cbz	r3, 801144c <st_int8_copy+0xac>
 8011430:	6804      	ldr	r4, [r0, #0]
 8011432:	600c      	str	r4, [r1, #0]
 8011434:	1e5c      	subs	r4, r3, #1
 8011436:	d005      	beq.n	8011444 <st_int8_copy+0xa4>
 8011438:	6845      	ldr	r5, [r0, #4]
 801143a:	2c01      	cmp	r4, #1
 801143c:	604d      	str	r5, [r1, #4]
 801143e:	d001      	beq.n	8011444 <st_int8_copy+0xa4>
 8011440:	6884      	ldr	r4, [r0, #8]
 8011442:	608c      	str	r4, [r1, #8]
 8011444:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8011448:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 801144c:	b162      	cbz	r2, 8011468 <st_int8_copy+0xc8>
 801144e:	f990 3000 	ldrsb.w	r3, [r0]
 8011452:	3a01      	subs	r2, #1
 8011454:	700b      	strb	r3, [r1, #0]
 8011456:	d007      	beq.n	8011468 <st_int8_copy+0xc8>
 8011458:	f990 3001 	ldrsb.w	r3, [r0, #1]
 801145c:	2a01      	cmp	r2, #1
 801145e:	704b      	strb	r3, [r1, #1]
 8011460:	d002      	beq.n	8011468 <st_int8_copy+0xc8>
 8011462:	f990 3002 	ldrsb.w	r3, [r0, #2]
 8011466:	708b      	strb	r3, [r1, #2]
 8011468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801146c:	4770      	bx	lr
 801146e:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8011472:	460b      	mov	r3, r1
 8011474:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 8011478:	4684      	mov	ip, r0
 801147a:	f8dc 8000 	ldr.w	r8, [ip]
 801147e:	3310      	adds	r3, #16
 8011480:	f8dc 7004 	ldr.w	r7, [ip, #4]
 8011484:	f10c 0c10 	add.w	ip, ip, #16
 8011488:	f85c 6c08 	ldr.w	r6, [ip, #-8]
 801148c:	f85c 5c04 	ldr.w	r5, [ip, #-4]
 8011490:	f843 8c10 	str.w	r8, [r3, #-16]
 8011494:	f843 7c0c 	str.w	r7, [r3, #-12]
 8011498:	f843 6c08 	str.w	r6, [r3, #-8]
 801149c:	f843 5c04 	str.w	r5, [r3, #-4]
 80114a0:	459e      	cmp	lr, r3
 80114a2:	d1ea      	bne.n	801147a <st_int8_copy+0xda>
 80114a4:	e7bd      	b.n	8011422 <st_int8_copy+0x82>
 80114a6:	0893      	lsrs	r3, r2, #2
 80114a8:	f002 0203 	and.w	r2, r2, #3
 80114ac:	e7bf      	b.n	801142e <st_int8_copy+0x8e>
 80114ae:	bf00      	nop

080114b0 <ai_array_to_buffer_fmt>:
 80114b0:	f3c0 4343 	ubfx	r3, r0, #17, #4
 80114b4:	2b02      	cmp	r3, #2
 80114b6:	d053      	beq.n	8011560 <ai_array_to_buffer_fmt+0xb0>
 80114b8:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 80114bc:	4a2b      	ldr	r2, [pc, #172]	@ (801156c <ai_array_to_buffer_fmt+0xbc>)
 80114be:	4293      	cmp	r3, r2
 80114c0:	d010      	beq.n	80114e4 <ai_array_to_buffer_fmt+0x34>
 80114c2:	dc21      	bgt.n	8011508 <ai_array_to_buffer_fmt+0x58>
 80114c4:	4a2a      	ldr	r2, [pc, #168]	@ (8011570 <ai_array_to_buffer_fmt+0xc0>)
 80114c6:	4293      	cmp	r3, r2
 80114c8:	d00c      	beq.n	80114e4 <ai_array_to_buffer_fmt+0x34>
 80114ca:	dd0f      	ble.n	80114ec <ai_array_to_buffer_fmt+0x3c>
 80114cc:	4a29      	ldr	r2, [pc, #164]	@ (8011574 <ai_array_to_buffer_fmt+0xc4>)
 80114ce:	4293      	cmp	r3, r2
 80114d0:	d008      	beq.n	80114e4 <ai_array_to_buffer_fmt+0x34>
 80114d2:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 80114d6:	4293      	cmp	r3, r2
 80114d8:	d004      	beq.n	80114e4 <ai_array_to_buffer_fmt+0x34>
 80114da:	4a27      	ldr	r2, [pc, #156]	@ (8011578 <ai_array_to_buffer_fmt+0xc8>)
 80114dc:	4293      	cmp	r3, r2
 80114de:	bf0c      	ite	eq
 80114e0:	4613      	moveq	r3, r2
 80114e2:	2340      	movne	r3, #64	@ 0x40
 80114e4:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 80114e8:	4318      	orrs	r0, r3
 80114ea:	4770      	bx	lr
 80114ec:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80114f0:	4293      	cmp	r3, r2
 80114f2:	d0f7      	beq.n	80114e4 <ai_array_to_buffer_fmt+0x34>
 80114f4:	dd2a      	ble.n	801154c <ai_array_to_buffer_fmt+0x9c>
 80114f6:	4a21      	ldr	r2, [pc, #132]	@ (801157c <ai_array_to_buffer_fmt+0xcc>)
 80114f8:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 80114fc:	4293      	cmp	r3, r2
 80114fe:	bf0c      	ite	eq
 8011500:	4613      	moveq	r3, r2
 8011502:	2340      	movne	r3, #64	@ 0x40
 8011504:	4318      	orrs	r0, r3
 8011506:	4770      	bx	lr
 8011508:	4a1d      	ldr	r2, [pc, #116]	@ (8011580 <ai_array_to_buffer_fmt+0xd0>)
 801150a:	4293      	cmp	r3, r2
 801150c:	d0ea      	beq.n	80114e4 <ai_array_to_buffer_fmt+0x34>
 801150e:	dd0f      	ble.n	8011530 <ai_array_to_buffer_fmt+0x80>
 8011510:	4a1c      	ldr	r2, [pc, #112]	@ (8011584 <ai_array_to_buffer_fmt+0xd4>)
 8011512:	4293      	cmp	r3, r2
 8011514:	d0e6      	beq.n	80114e4 <ai_array_to_buffer_fmt+0x34>
 8011516:	f502 027e 	add.w	r2, r2, #16646144	@ 0xfe0000
 801151a:	4293      	cmp	r3, r2
 801151c:	d0e2      	beq.n	80114e4 <ai_array_to_buffer_fmt+0x34>
 801151e:	4a1a      	ldr	r2, [pc, #104]	@ (8011588 <ai_array_to_buffer_fmt+0xd8>)
 8011520:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8011524:	4293      	cmp	r3, r2
 8011526:	bf0c      	ite	eq
 8011528:	4613      	moveq	r3, r2
 801152a:	2340      	movne	r3, #64	@ 0x40
 801152c:	4318      	orrs	r0, r3
 801152e:	4770      	bx	lr
 8011530:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8011534:	4293      	cmp	r3, r2
 8011536:	d0d5      	beq.n	80114e4 <ai_array_to_buffer_fmt+0x34>
 8011538:	3207      	adds	r2, #7
 801153a:	4293      	cmp	r3, r2
 801153c:	d0d2      	beq.n	80114e4 <ai_array_to_buffer_fmt+0x34>
 801153e:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 8011542:	4293      	cmp	r3, r2
 8011544:	bf0c      	ite	eq
 8011546:	4613      	moveq	r3, r2
 8011548:	2340      	movne	r3, #64	@ 0x40
 801154a:	e7cb      	b.n	80114e4 <ai_array_to_buffer_fmt+0x34>
 801154c:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8011550:	4293      	cmp	r3, r2
 8011552:	d0c7      	beq.n	80114e4 <ai_array_to_buffer_fmt+0x34>
 8011554:	3280      	adds	r2, #128	@ 0x80
 8011556:	4293      	cmp	r3, r2
 8011558:	bf0c      	ite	eq
 801155a:	4613      	moveq	r3, r2
 801155c:	2340      	movne	r3, #64	@ 0x40
 801155e:	e7c1      	b.n	80114e4 <ai_array_to_buffer_fmt+0x34>
 8011560:	4b0a      	ldr	r3, [pc, #40]	@ (801158c <ai_array_to_buffer_fmt+0xdc>)
 8011562:	4003      	ands	r3, r0
 8011564:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8011568:	e7bc      	b.n	80114e4 <ai_array_to_buffer_fmt+0x34>
 801156a:	bf00      	nop
 801156c:	00840040 	.word	0x00840040
 8011570:	00040840 	.word	0x00040840
 8011574:	00041040 	.word	0x00041040
 8011578:	0004084f 	.word	0x0004084f
 801157c:	00040447 	.word	0x00040447
 8011580:	00840840 	.word	0x00840840
 8011584:	00841040 	.word	0x00841040
 8011588:	0084084f 	.word	0x0084084f
 801158c:	00803fff 	.word	0x00803fff

08011590 <ai_array_get_byte_size>:
 8011590:	b319      	cbz	r1, 80115da <ai_array_get_byte_size+0x4a>
 8011592:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8011596:	f3c0 4243 	ubfx	r2, r0, #17, #4
 801159a:	f3c0 5c41 	ubfx	ip, r0, #21, #2
 801159e:	11c0      	asrs	r0, r0, #7
 80115a0:	fb01 f303 	mul.w	r3, r1, r3
 80115a4:	2a04      	cmp	r2, #4
 80115a6:	f103 0307 	add.w	r3, r3, #7
 80115aa:	f023 0307 	bic.w	r3, r3, #7
 80115ae:	fa23 f10c 	lsr.w	r1, r3, ip
 80115b2:	d00b      	beq.n	80115cc <ai_array_get_byte_size+0x3c>
 80115b4:	2a08      	cmp	r2, #8
 80115b6:	d002      	beq.n	80115be <ai_array_get_byte_size+0x2e>
 80115b8:	3107      	adds	r1, #7
 80115ba:	08c8      	lsrs	r0, r1, #3
 80115bc:	4770      	bx	lr
 80115be:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 80115c2:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 80115c6:	3107      	adds	r1, #7
 80115c8:	08c8      	lsrs	r0, r1, #3
 80115ca:	4770      	bx	lr
 80115cc:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 80115d0:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 80115d4:	3107      	adds	r1, #7
 80115d6:	08c8      	lsrs	r0, r1, #3
 80115d8:	4770      	bx	lr
 80115da:	4608      	mov	r0, r1
 80115dc:	4770      	bx	lr
 80115de:	bf00      	nop

080115e0 <ai_version_get>:
 80115e0:	0212      	lsls	r2, r2, #8
 80115e2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80115e6:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 80115ea:	4770      	bx	lr

080115ec <lite_bilinear_if32of32_kernel>:
 80115ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80115ee:	9d05      	ldr	r5, [sp, #20]
 80115f0:	b352      	cbz	r2, 8011648 <lite_bilinear_if32of32_kernel+0x5c>
 80115f2:	f04f 0c00 	mov.w	ip, #0
 80115f6:	edd5 4a02 	vldr	s9, [r5, #8]
 80115fa:	f10c 0c01 	add.w	ip, ip, #1
 80115fe:	ed95 5a01 	vldr	s10, [r5, #4]
 8011602:	ed90 6a00 	vldr	s12, [r0]
 8011606:	4562      	cmp	r2, ip
 8011608:	edd5 5a00 	vldr	s11, [r5]
 801160c:	edd5 6a03 	vldr	s13, [r5, #12]
 8011610:	e9d3 4600 	ldrd	r4, r6, [r3]
 8011614:	eb00 0786 	add.w	r7, r0, r6, lsl #2
 8011618:	eb00 0e84 	add.w	lr, r0, r4, lsl #2
 801161c:	4434      	add	r4, r6
 801161e:	edd7 7a00 	vldr	s15, [r7]
 8011622:	ed9e 7a00 	vldr	s14, [lr]
 8011626:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 801162a:	ee67 7aa4 	vmul.f32	s15, s15, s9
 801162e:	f100 0004 	add.w	r0, r0, #4
 8011632:	eee5 7a07 	vfma.f32	s15, s10, s14
 8011636:	ed94 7a00 	vldr	s14, [r4]
 801163a:	eee5 7a86 	vfma.f32	s15, s11, s12
 801163e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8011642:	ece1 7a01 	vstmia	r1!, {s15}
 8011646:	d1d6      	bne.n	80115f6 <lite_bilinear_if32of32_kernel+0xa>
 8011648:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801164a:	bf00      	nop

0801164c <lite_bilinear_is8os8_kernel>:
 801164c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011650:	9c07      	ldr	r4, [sp, #28]
 8011652:	2a00      	cmp	r2, #0
 8011654:	d04b      	beq.n	80116ee <lite_bilinear_is8os8_kernel+0xa2>
 8011656:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 801165a:	eb01 0e02 	add.w	lr, r1, r2
 801165e:	f100 3cff 	add.w	ip, r0, #4294967295
 8011662:	f1c0 0501 	rsb	r5, r0, #1
 8011666:	685f      	ldr	r7, [r3, #4]
 8011668:	eb05 060c 	add.w	r6, r5, ip
 801166c:	681a      	ldr	r2, [r3, #0]
 801166e:	eb00 0807 	add.w	r8, r0, r7
 8011672:	edd4 3a02 	vldr	s7, [r4, #8]
 8011676:	4402      	add	r2, r0
 8011678:	ed94 4a01 	vldr	s8, [r4, #4]
 801167c:	f918 8006 	ldrsb.w	r8, [r8, r6]
 8011680:	f91c 9f01 	ldrsb.w	r9, [ip, #1]!
 8011684:	ee07 8a90 	vmov	s15, r8
 8011688:	f912 8006 	ldrsb.w	r8, [r2, r6]
 801168c:	ee06 9a90 	vmov	s13, r9
 8011690:	443a      	add	r2, r7
 8011692:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011696:	ee06 8a10 	vmov	s12, r8
 801169a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801169e:	edd4 4a00 	vldr	s9, [r4]
 80116a2:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80116a6:	5792      	ldrsb	r2, [r2, r6]
 80116a8:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80116ac:	ed94 5a03 	vldr	s10, [r4, #12]
 80116b0:	ee07 2a10 	vmov	s14, r2
 80116b4:	eee4 7a06 	vfma.f32	s15, s8, s12
 80116b8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80116bc:	eee4 7aa6 	vfma.f32	s15, s9, s13
 80116c0:	eee5 7a07 	vfma.f32	s15, s10, s14
 80116c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80116c8:	ee37 7aa5 	vadd.f32	s14, s15, s11
 80116cc:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80116d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116d4:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80116d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80116dc:	dd09      	ble.n	80116f2 <lite_bilinear_is8os8_kernel+0xa6>
 80116de:	ee17 2a10 	vmov	r2, s14
 80116e2:	f302 0207 	ssat	r2, #8, r2
 80116e6:	f801 2b01 	strb.w	r2, [r1], #1
 80116ea:	4571      	cmp	r1, lr
 80116ec:	d1bb      	bne.n	8011666 <lite_bilinear_is8os8_kernel+0x1a>
 80116ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80116f2:	ee17 2a90 	vmov	r2, s15
 80116f6:	f302 0207 	ssat	r2, #8, r2
 80116fa:	f801 2b01 	strb.w	r2, [r1], #1
 80116fe:	4571      	cmp	r1, lr
 8011700:	d1b1      	bne.n	8011666 <lite_bilinear_is8os8_kernel+0x1a>
 8011702:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011706:	bf00      	nop

08011708 <lite_bilinear_iu8ou8_kernel>:
 8011708:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801170c:	9c07      	ldr	r4, [sp, #28]
 801170e:	2a00      	cmp	r2, #0
 8011710:	d042      	beq.n	8011798 <lite_bilinear_iu8ou8_kernel+0x90>
 8011712:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8011716:	eb01 0e02 	add.w	lr, r1, r2
 801171a:	f100 3cff 	add.w	ip, r0, #4294967295
 801171e:	f1c0 0501 	rsb	r5, r0, #1
 8011722:	eb05 060c 	add.w	r6, r5, ip
 8011726:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
 801172a:	eef0 7a44 	vmov.f32	s15, s8
 801172e:	edd4 6a00 	vldr	s13, [r4]
 8011732:	ee07 2a10 	vmov	s14, r2
 8011736:	681a      	ldr	r2, [r3, #0]
 8011738:	685f      	ldr	r7, [r3, #4]
 801173a:	4402      	add	r2, r0
 801173c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8011740:	eb00 0807 	add.w	r8, r0, r7
 8011744:	edd4 4a01 	vldr	s9, [r4, #4]
 8011748:	f812 9006 	ldrb.w	r9, [r2, r6]
 801174c:	443a      	add	r2, r7
 801174e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8011752:	f818 8006 	ldrb.w	r8, [r8, r6]
 8011756:	ee06 9a10 	vmov	s12, r9
 801175a:	ed94 5a02 	vldr	s10, [r4, #8]
 801175e:	ee06 8a90 	vmov	s13, r8
 8011762:	5d92      	ldrb	r2, [r2, r6]
 8011764:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8011768:	edd4 5a03 	vldr	s11, [r4, #12]
 801176c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8011770:	ee07 2a10 	vmov	s14, r2
 8011774:	eee4 7a86 	vfma.f32	s15, s9, s12
 8011778:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801177c:	eee5 7a26 	vfma.f32	s15, s10, s13
 8011780:	eee5 7a87 	vfma.f32	s15, s11, s14
 8011784:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011788:	ee17 2a90 	vmov	r2, s15
 801178c:	f382 0208 	usat	r2, #8, r2
 8011790:	f801 2b01 	strb.w	r2, [r1], #1
 8011794:	4571      	cmp	r1, lr
 8011796:	d1c4      	bne.n	8011722 <lite_bilinear_iu8ou8_kernel+0x1a>
 8011798:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0801179c <lite_bilinear_is16os16_kernel>:
 801179c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80117a0:	9d07      	ldr	r5, [sp, #28]
 80117a2:	2a00      	cmp	r2, #0
 80117a4:	d04e      	beq.n	8011844 <lite_bilinear_is16os16_kernel+0xa8>
 80117a6:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 80117aa:	f1a0 0e02 	sub.w	lr, r0, #2
 80117ae:	f04f 0c00 	mov.w	ip, #0
 80117b2:	ed95 7a02 	vldr	s14, [r5, #8]
 80117b6:	ed95 4a01 	vldr	s8, [r5, #4]
 80117ba:	f93e 9f02 	ldrsh.w	r9, [lr, #2]!
 80117be:	edd5 4a00 	vldr	s9, [r5]
 80117c2:	ee06 9a90 	vmov	s13, r9
 80117c6:	ed95 5a03 	vldr	s10, [r5, #12]
 80117ca:	e9d3 4600 	ldrd	r4, r6, [r3]
 80117ce:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80117d2:	eb06 080c 	add.w	r8, r6, ip
 80117d6:	eb04 070c 	add.w	r7, r4, ip
 80117da:	4434      	add	r4, r6
 80117dc:	f930 6018 	ldrsh.w	r6, [r0, r8, lsl #1]
 80117e0:	4464      	add	r4, ip
 80117e2:	ee07 6a90 	vmov	s15, r6
 80117e6:	f930 6017 	ldrsh.w	r6, [r0, r7, lsl #1]
 80117ea:	f930 4014 	ldrsh.w	r4, [r0, r4, lsl #1]
 80117ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80117f2:	ee06 6a10 	vmov	s12, r6
 80117f6:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80117fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80117fe:	ee07 4a10 	vmov	s14, r4
 8011802:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8011806:	eee4 7a06 	vfma.f32	s15, s8, s12
 801180a:	eee4 7aa6 	vfma.f32	s15, s9, s13
 801180e:	eee5 7a07 	vfma.f32	s15, s10, s14
 8011812:	ee37 7aa5 	vadd.f32	s14, s15, s11
 8011816:	ee77 6ae5 	vsub.f32	s13, s15, s11
 801181a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801181e:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8011822:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8011826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801182a:	bfcc      	ite	gt
 801182c:	ee17 4a10 	vmovgt	r4, s14
 8011830:	ee16 4a90 	vmovle	r4, s13
 8011834:	f304 040f 	ssat	r4, #16, r4
 8011838:	f10c 0c01 	add.w	ip, ip, #1
 801183c:	f821 4b02 	strh.w	r4, [r1], #2
 8011840:	4562      	cmp	r2, ip
 8011842:	d1b6      	bne.n	80117b2 <lite_bilinear_is16os16_kernel+0x16>
 8011844:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08011848 <lite_bilinear_iu16ou16_kernel>:
 8011848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801184c:	9d06      	ldr	r5, [sp, #24]
 801184e:	2a00      	cmp	r2, #0
 8011850:	d042      	beq.n	80118d8 <lite_bilinear_iu16ou16_kernel+0x90>
 8011852:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8011856:	1e86      	subs	r6, r0, #2
 8011858:	f04f 0e00 	mov.w	lr, #0
 801185c:	f836 4f02 	ldrh.w	r4, [r6, #2]!
 8011860:	eef0 7a44 	vmov.f32	s15, s8
 8011864:	edd5 6a00 	vldr	s13, [r5]
 8011868:	ee07 4a10 	vmov	s14, r4
 801186c:	681c      	ldr	r4, [r3, #0]
 801186e:	685f      	ldr	r7, [r3, #4]
 8011870:	eb04 080e 	add.w	r8, r4, lr
 8011874:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8011878:	eb07 0c0e 	add.w	ip, r7, lr
 801187c:	edd5 4a01 	vldr	s9, [r5, #4]
 8011880:	f830 8018 	ldrh.w	r8, [r0, r8, lsl #1]
 8011884:	443c      	add	r4, r7
 8011886:	eee6 7a87 	vfma.f32	s15, s13, s14
 801188a:	f830 701c 	ldrh.w	r7, [r0, ip, lsl #1]
 801188e:	ee06 8a10 	vmov	s12, r8
 8011892:	4474      	add	r4, lr
 8011894:	ee06 7a90 	vmov	s13, r7
 8011898:	ed95 5a02 	vldr	s10, [r5, #8]
 801189c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80118a0:	f830 4014 	ldrh.w	r4, [r0, r4, lsl #1]
 80118a4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80118a8:	edd5 5a03 	vldr	s11, [r5, #12]
 80118ac:	ee07 4a10 	vmov	s14, r4
 80118b0:	eee4 7a86 	vfma.f32	s15, s9, s12
 80118b4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80118b8:	eee5 7a26 	vfma.f32	s15, s10, s13
 80118bc:	eee5 7a87 	vfma.f32	s15, s11, s14
 80118c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80118c4:	ee17 ca90 	vmov	ip, s15
 80118c8:	f38c 0c10 	usat	ip, #16, ip
 80118cc:	f10e 0e01 	add.w	lr, lr, #1
 80118d0:	f821 cb02 	strh.w	ip, [r1], #2
 80118d4:	4572      	cmp	r2, lr
 80118d6:	d1c1      	bne.n	801185c <lite_bilinear_iu16ou16_kernel+0x14>
 80118d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080118dc <malloc>:
 80118dc:	4b02      	ldr	r3, [pc, #8]	@ (80118e8 <malloc+0xc>)
 80118de:	4601      	mov	r1, r0
 80118e0:	6818      	ldr	r0, [r3, #0]
 80118e2:	f000 b825 	b.w	8011930 <_malloc_r>
 80118e6:	bf00      	nop
 80118e8:	20000818 	.word	0x20000818

080118ec <sbrk_aligned>:
 80118ec:	b570      	push	{r4, r5, r6, lr}
 80118ee:	4e0f      	ldr	r6, [pc, #60]	@ (801192c <sbrk_aligned+0x40>)
 80118f0:	460c      	mov	r4, r1
 80118f2:	6831      	ldr	r1, [r6, #0]
 80118f4:	4605      	mov	r5, r0
 80118f6:	b911      	cbnz	r1, 80118fe <sbrk_aligned+0x12>
 80118f8:	f000 ff48 	bl	801278c <_sbrk_r>
 80118fc:	6030      	str	r0, [r6, #0]
 80118fe:	4621      	mov	r1, r4
 8011900:	4628      	mov	r0, r5
 8011902:	f000 ff43 	bl	801278c <_sbrk_r>
 8011906:	1c43      	adds	r3, r0, #1
 8011908:	d103      	bne.n	8011912 <sbrk_aligned+0x26>
 801190a:	f04f 34ff 	mov.w	r4, #4294967295
 801190e:	4620      	mov	r0, r4
 8011910:	bd70      	pop	{r4, r5, r6, pc}
 8011912:	1cc4      	adds	r4, r0, #3
 8011914:	f024 0403 	bic.w	r4, r4, #3
 8011918:	42a0      	cmp	r0, r4
 801191a:	d0f8      	beq.n	801190e <sbrk_aligned+0x22>
 801191c:	1a21      	subs	r1, r4, r0
 801191e:	4628      	mov	r0, r5
 8011920:	f000 ff34 	bl	801278c <_sbrk_r>
 8011924:	3001      	adds	r0, #1
 8011926:	d1f2      	bne.n	801190e <sbrk_aligned+0x22>
 8011928:	e7ef      	b.n	801190a <sbrk_aligned+0x1e>
 801192a:	bf00      	nop
 801192c:	20005e90 	.word	0x20005e90

08011930 <_malloc_r>:
 8011930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011934:	1ccd      	adds	r5, r1, #3
 8011936:	f025 0503 	bic.w	r5, r5, #3
 801193a:	3508      	adds	r5, #8
 801193c:	2d0c      	cmp	r5, #12
 801193e:	bf38      	it	cc
 8011940:	250c      	movcc	r5, #12
 8011942:	2d00      	cmp	r5, #0
 8011944:	4606      	mov	r6, r0
 8011946:	db01      	blt.n	801194c <_malloc_r+0x1c>
 8011948:	42a9      	cmp	r1, r5
 801194a:	d904      	bls.n	8011956 <_malloc_r+0x26>
 801194c:	230c      	movs	r3, #12
 801194e:	6033      	str	r3, [r6, #0]
 8011950:	2000      	movs	r0, #0
 8011952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011956:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011a2c <_malloc_r+0xfc>
 801195a:	f000 f869 	bl	8011a30 <__malloc_lock>
 801195e:	f8d8 3000 	ldr.w	r3, [r8]
 8011962:	461c      	mov	r4, r3
 8011964:	bb44      	cbnz	r4, 80119b8 <_malloc_r+0x88>
 8011966:	4629      	mov	r1, r5
 8011968:	4630      	mov	r0, r6
 801196a:	f7ff ffbf 	bl	80118ec <sbrk_aligned>
 801196e:	1c43      	adds	r3, r0, #1
 8011970:	4604      	mov	r4, r0
 8011972:	d158      	bne.n	8011a26 <_malloc_r+0xf6>
 8011974:	f8d8 4000 	ldr.w	r4, [r8]
 8011978:	4627      	mov	r7, r4
 801197a:	2f00      	cmp	r7, #0
 801197c:	d143      	bne.n	8011a06 <_malloc_r+0xd6>
 801197e:	2c00      	cmp	r4, #0
 8011980:	d04b      	beq.n	8011a1a <_malloc_r+0xea>
 8011982:	6823      	ldr	r3, [r4, #0]
 8011984:	4639      	mov	r1, r7
 8011986:	4630      	mov	r0, r6
 8011988:	eb04 0903 	add.w	r9, r4, r3
 801198c:	f000 fefe 	bl	801278c <_sbrk_r>
 8011990:	4581      	cmp	r9, r0
 8011992:	d142      	bne.n	8011a1a <_malloc_r+0xea>
 8011994:	6821      	ldr	r1, [r4, #0]
 8011996:	1a6d      	subs	r5, r5, r1
 8011998:	4629      	mov	r1, r5
 801199a:	4630      	mov	r0, r6
 801199c:	f7ff ffa6 	bl	80118ec <sbrk_aligned>
 80119a0:	3001      	adds	r0, #1
 80119a2:	d03a      	beq.n	8011a1a <_malloc_r+0xea>
 80119a4:	6823      	ldr	r3, [r4, #0]
 80119a6:	442b      	add	r3, r5
 80119a8:	6023      	str	r3, [r4, #0]
 80119aa:	f8d8 3000 	ldr.w	r3, [r8]
 80119ae:	685a      	ldr	r2, [r3, #4]
 80119b0:	bb62      	cbnz	r2, 8011a0c <_malloc_r+0xdc>
 80119b2:	f8c8 7000 	str.w	r7, [r8]
 80119b6:	e00f      	b.n	80119d8 <_malloc_r+0xa8>
 80119b8:	6822      	ldr	r2, [r4, #0]
 80119ba:	1b52      	subs	r2, r2, r5
 80119bc:	d420      	bmi.n	8011a00 <_malloc_r+0xd0>
 80119be:	2a0b      	cmp	r2, #11
 80119c0:	d917      	bls.n	80119f2 <_malloc_r+0xc2>
 80119c2:	1961      	adds	r1, r4, r5
 80119c4:	42a3      	cmp	r3, r4
 80119c6:	6025      	str	r5, [r4, #0]
 80119c8:	bf18      	it	ne
 80119ca:	6059      	strne	r1, [r3, #4]
 80119cc:	6863      	ldr	r3, [r4, #4]
 80119ce:	bf08      	it	eq
 80119d0:	f8c8 1000 	streq.w	r1, [r8]
 80119d4:	5162      	str	r2, [r4, r5]
 80119d6:	604b      	str	r3, [r1, #4]
 80119d8:	4630      	mov	r0, r6
 80119da:	f000 f82f 	bl	8011a3c <__malloc_unlock>
 80119de:	f104 000b 	add.w	r0, r4, #11
 80119e2:	1d23      	adds	r3, r4, #4
 80119e4:	f020 0007 	bic.w	r0, r0, #7
 80119e8:	1ac2      	subs	r2, r0, r3
 80119ea:	bf1c      	itt	ne
 80119ec:	1a1b      	subne	r3, r3, r0
 80119ee:	50a3      	strne	r3, [r4, r2]
 80119f0:	e7af      	b.n	8011952 <_malloc_r+0x22>
 80119f2:	6862      	ldr	r2, [r4, #4]
 80119f4:	42a3      	cmp	r3, r4
 80119f6:	bf0c      	ite	eq
 80119f8:	f8c8 2000 	streq.w	r2, [r8]
 80119fc:	605a      	strne	r2, [r3, #4]
 80119fe:	e7eb      	b.n	80119d8 <_malloc_r+0xa8>
 8011a00:	4623      	mov	r3, r4
 8011a02:	6864      	ldr	r4, [r4, #4]
 8011a04:	e7ae      	b.n	8011964 <_malloc_r+0x34>
 8011a06:	463c      	mov	r4, r7
 8011a08:	687f      	ldr	r7, [r7, #4]
 8011a0a:	e7b6      	b.n	801197a <_malloc_r+0x4a>
 8011a0c:	461a      	mov	r2, r3
 8011a0e:	685b      	ldr	r3, [r3, #4]
 8011a10:	42a3      	cmp	r3, r4
 8011a12:	d1fb      	bne.n	8011a0c <_malloc_r+0xdc>
 8011a14:	2300      	movs	r3, #0
 8011a16:	6053      	str	r3, [r2, #4]
 8011a18:	e7de      	b.n	80119d8 <_malloc_r+0xa8>
 8011a1a:	230c      	movs	r3, #12
 8011a1c:	6033      	str	r3, [r6, #0]
 8011a1e:	4630      	mov	r0, r6
 8011a20:	f000 f80c 	bl	8011a3c <__malloc_unlock>
 8011a24:	e794      	b.n	8011950 <_malloc_r+0x20>
 8011a26:	6005      	str	r5, [r0, #0]
 8011a28:	e7d6      	b.n	80119d8 <_malloc_r+0xa8>
 8011a2a:	bf00      	nop
 8011a2c:	20005e94 	.word	0x20005e94

08011a30 <__malloc_lock>:
 8011a30:	4801      	ldr	r0, [pc, #4]	@ (8011a38 <__malloc_lock+0x8>)
 8011a32:	f000 bef8 	b.w	8012826 <__retarget_lock_acquire_recursive>
 8011a36:	bf00      	nop
 8011a38:	20005fd8 	.word	0x20005fd8

08011a3c <__malloc_unlock>:
 8011a3c:	4801      	ldr	r0, [pc, #4]	@ (8011a44 <__malloc_unlock+0x8>)
 8011a3e:	f000 bef3 	b.w	8012828 <__retarget_lock_release_recursive>
 8011a42:	bf00      	nop
 8011a44:	20005fd8 	.word	0x20005fd8

08011a48 <__cvt>:
 8011a48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011a4c:	ec57 6b10 	vmov	r6, r7, d0
 8011a50:	2f00      	cmp	r7, #0
 8011a52:	460c      	mov	r4, r1
 8011a54:	4619      	mov	r1, r3
 8011a56:	463b      	mov	r3, r7
 8011a58:	bfbb      	ittet	lt
 8011a5a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8011a5e:	461f      	movlt	r7, r3
 8011a60:	2300      	movge	r3, #0
 8011a62:	232d      	movlt	r3, #45	@ 0x2d
 8011a64:	700b      	strb	r3, [r1, #0]
 8011a66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011a68:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8011a6c:	4691      	mov	r9, r2
 8011a6e:	f023 0820 	bic.w	r8, r3, #32
 8011a72:	bfbc      	itt	lt
 8011a74:	4632      	movlt	r2, r6
 8011a76:	4616      	movlt	r6, r2
 8011a78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011a7c:	d005      	beq.n	8011a8a <__cvt+0x42>
 8011a7e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011a82:	d100      	bne.n	8011a86 <__cvt+0x3e>
 8011a84:	3401      	adds	r4, #1
 8011a86:	2102      	movs	r1, #2
 8011a88:	e000      	b.n	8011a8c <__cvt+0x44>
 8011a8a:	2103      	movs	r1, #3
 8011a8c:	ab03      	add	r3, sp, #12
 8011a8e:	9301      	str	r3, [sp, #4]
 8011a90:	ab02      	add	r3, sp, #8
 8011a92:	9300      	str	r3, [sp, #0]
 8011a94:	ec47 6b10 	vmov	d0, r6, r7
 8011a98:	4653      	mov	r3, sl
 8011a9a:	4622      	mov	r2, r4
 8011a9c:	f000 ff5c 	bl	8012958 <_dtoa_r>
 8011aa0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011aa4:	4605      	mov	r5, r0
 8011aa6:	d119      	bne.n	8011adc <__cvt+0x94>
 8011aa8:	f019 0f01 	tst.w	r9, #1
 8011aac:	d00e      	beq.n	8011acc <__cvt+0x84>
 8011aae:	eb00 0904 	add.w	r9, r0, r4
 8011ab2:	2200      	movs	r2, #0
 8011ab4:	2300      	movs	r3, #0
 8011ab6:	4630      	mov	r0, r6
 8011ab8:	4639      	mov	r1, r7
 8011aba:	f7ef f825 	bl	8000b08 <__aeabi_dcmpeq>
 8011abe:	b108      	cbz	r0, 8011ac4 <__cvt+0x7c>
 8011ac0:	f8cd 900c 	str.w	r9, [sp, #12]
 8011ac4:	2230      	movs	r2, #48	@ 0x30
 8011ac6:	9b03      	ldr	r3, [sp, #12]
 8011ac8:	454b      	cmp	r3, r9
 8011aca:	d31e      	bcc.n	8011b0a <__cvt+0xc2>
 8011acc:	9b03      	ldr	r3, [sp, #12]
 8011ace:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011ad0:	1b5b      	subs	r3, r3, r5
 8011ad2:	4628      	mov	r0, r5
 8011ad4:	6013      	str	r3, [r2, #0]
 8011ad6:	b004      	add	sp, #16
 8011ad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011adc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011ae0:	eb00 0904 	add.w	r9, r0, r4
 8011ae4:	d1e5      	bne.n	8011ab2 <__cvt+0x6a>
 8011ae6:	7803      	ldrb	r3, [r0, #0]
 8011ae8:	2b30      	cmp	r3, #48	@ 0x30
 8011aea:	d10a      	bne.n	8011b02 <__cvt+0xba>
 8011aec:	2200      	movs	r2, #0
 8011aee:	2300      	movs	r3, #0
 8011af0:	4630      	mov	r0, r6
 8011af2:	4639      	mov	r1, r7
 8011af4:	f7ef f808 	bl	8000b08 <__aeabi_dcmpeq>
 8011af8:	b918      	cbnz	r0, 8011b02 <__cvt+0xba>
 8011afa:	f1c4 0401 	rsb	r4, r4, #1
 8011afe:	f8ca 4000 	str.w	r4, [sl]
 8011b02:	f8da 3000 	ldr.w	r3, [sl]
 8011b06:	4499      	add	r9, r3
 8011b08:	e7d3      	b.n	8011ab2 <__cvt+0x6a>
 8011b0a:	1c59      	adds	r1, r3, #1
 8011b0c:	9103      	str	r1, [sp, #12]
 8011b0e:	701a      	strb	r2, [r3, #0]
 8011b10:	e7d9      	b.n	8011ac6 <__cvt+0x7e>

08011b12 <__exponent>:
 8011b12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011b14:	2900      	cmp	r1, #0
 8011b16:	bfba      	itte	lt
 8011b18:	4249      	neglt	r1, r1
 8011b1a:	232d      	movlt	r3, #45	@ 0x2d
 8011b1c:	232b      	movge	r3, #43	@ 0x2b
 8011b1e:	2909      	cmp	r1, #9
 8011b20:	7002      	strb	r2, [r0, #0]
 8011b22:	7043      	strb	r3, [r0, #1]
 8011b24:	dd29      	ble.n	8011b7a <__exponent+0x68>
 8011b26:	f10d 0307 	add.w	r3, sp, #7
 8011b2a:	461d      	mov	r5, r3
 8011b2c:	270a      	movs	r7, #10
 8011b2e:	461a      	mov	r2, r3
 8011b30:	fbb1 f6f7 	udiv	r6, r1, r7
 8011b34:	fb07 1416 	mls	r4, r7, r6, r1
 8011b38:	3430      	adds	r4, #48	@ 0x30
 8011b3a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011b3e:	460c      	mov	r4, r1
 8011b40:	2c63      	cmp	r4, #99	@ 0x63
 8011b42:	f103 33ff 	add.w	r3, r3, #4294967295
 8011b46:	4631      	mov	r1, r6
 8011b48:	dcf1      	bgt.n	8011b2e <__exponent+0x1c>
 8011b4a:	3130      	adds	r1, #48	@ 0x30
 8011b4c:	1e94      	subs	r4, r2, #2
 8011b4e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011b52:	1c41      	adds	r1, r0, #1
 8011b54:	4623      	mov	r3, r4
 8011b56:	42ab      	cmp	r3, r5
 8011b58:	d30a      	bcc.n	8011b70 <__exponent+0x5e>
 8011b5a:	f10d 0309 	add.w	r3, sp, #9
 8011b5e:	1a9b      	subs	r3, r3, r2
 8011b60:	42ac      	cmp	r4, r5
 8011b62:	bf88      	it	hi
 8011b64:	2300      	movhi	r3, #0
 8011b66:	3302      	adds	r3, #2
 8011b68:	4403      	add	r3, r0
 8011b6a:	1a18      	subs	r0, r3, r0
 8011b6c:	b003      	add	sp, #12
 8011b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b70:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011b74:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011b78:	e7ed      	b.n	8011b56 <__exponent+0x44>
 8011b7a:	2330      	movs	r3, #48	@ 0x30
 8011b7c:	3130      	adds	r1, #48	@ 0x30
 8011b7e:	7083      	strb	r3, [r0, #2]
 8011b80:	70c1      	strb	r1, [r0, #3]
 8011b82:	1d03      	adds	r3, r0, #4
 8011b84:	e7f1      	b.n	8011b6a <__exponent+0x58>
	...

08011b88 <_printf_float>:
 8011b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b8c:	b08d      	sub	sp, #52	@ 0x34
 8011b8e:	460c      	mov	r4, r1
 8011b90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011b94:	4616      	mov	r6, r2
 8011b96:	461f      	mov	r7, r3
 8011b98:	4605      	mov	r5, r0
 8011b9a:	f000 fdbf 	bl	801271c <_localeconv_r>
 8011b9e:	6803      	ldr	r3, [r0, #0]
 8011ba0:	9304      	str	r3, [sp, #16]
 8011ba2:	4618      	mov	r0, r3
 8011ba4:	f7ee fb84 	bl	80002b0 <strlen>
 8011ba8:	2300      	movs	r3, #0
 8011baa:	930a      	str	r3, [sp, #40]	@ 0x28
 8011bac:	f8d8 3000 	ldr.w	r3, [r8]
 8011bb0:	9005      	str	r0, [sp, #20]
 8011bb2:	3307      	adds	r3, #7
 8011bb4:	f023 0307 	bic.w	r3, r3, #7
 8011bb8:	f103 0208 	add.w	r2, r3, #8
 8011bbc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011bc0:	f8d4 b000 	ldr.w	fp, [r4]
 8011bc4:	f8c8 2000 	str.w	r2, [r8]
 8011bc8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011bcc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011bd0:	9307      	str	r3, [sp, #28]
 8011bd2:	f8cd 8018 	str.w	r8, [sp, #24]
 8011bd6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8011bda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011bde:	4b9c      	ldr	r3, [pc, #624]	@ (8011e50 <_printf_float+0x2c8>)
 8011be0:	f04f 32ff 	mov.w	r2, #4294967295
 8011be4:	f7ee ffc2 	bl	8000b6c <__aeabi_dcmpun>
 8011be8:	bb70      	cbnz	r0, 8011c48 <_printf_float+0xc0>
 8011bea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011bee:	4b98      	ldr	r3, [pc, #608]	@ (8011e50 <_printf_float+0x2c8>)
 8011bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8011bf4:	f7ee ff9c 	bl	8000b30 <__aeabi_dcmple>
 8011bf8:	bb30      	cbnz	r0, 8011c48 <_printf_float+0xc0>
 8011bfa:	2200      	movs	r2, #0
 8011bfc:	2300      	movs	r3, #0
 8011bfe:	4640      	mov	r0, r8
 8011c00:	4649      	mov	r1, r9
 8011c02:	f7ee ff8b 	bl	8000b1c <__aeabi_dcmplt>
 8011c06:	b110      	cbz	r0, 8011c0e <_printf_float+0x86>
 8011c08:	232d      	movs	r3, #45	@ 0x2d
 8011c0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011c0e:	4a91      	ldr	r2, [pc, #580]	@ (8011e54 <_printf_float+0x2cc>)
 8011c10:	4b91      	ldr	r3, [pc, #580]	@ (8011e58 <_printf_float+0x2d0>)
 8011c12:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011c16:	bf94      	ite	ls
 8011c18:	4690      	movls	r8, r2
 8011c1a:	4698      	movhi	r8, r3
 8011c1c:	2303      	movs	r3, #3
 8011c1e:	6123      	str	r3, [r4, #16]
 8011c20:	f02b 0304 	bic.w	r3, fp, #4
 8011c24:	6023      	str	r3, [r4, #0]
 8011c26:	f04f 0900 	mov.w	r9, #0
 8011c2a:	9700      	str	r7, [sp, #0]
 8011c2c:	4633      	mov	r3, r6
 8011c2e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011c30:	4621      	mov	r1, r4
 8011c32:	4628      	mov	r0, r5
 8011c34:	f000 f9d2 	bl	8011fdc <_printf_common>
 8011c38:	3001      	adds	r0, #1
 8011c3a:	f040 808d 	bne.w	8011d58 <_printf_float+0x1d0>
 8011c3e:	f04f 30ff 	mov.w	r0, #4294967295
 8011c42:	b00d      	add	sp, #52	@ 0x34
 8011c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c48:	4642      	mov	r2, r8
 8011c4a:	464b      	mov	r3, r9
 8011c4c:	4640      	mov	r0, r8
 8011c4e:	4649      	mov	r1, r9
 8011c50:	f7ee ff8c 	bl	8000b6c <__aeabi_dcmpun>
 8011c54:	b140      	cbz	r0, 8011c68 <_printf_float+0xe0>
 8011c56:	464b      	mov	r3, r9
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	bfbc      	itt	lt
 8011c5c:	232d      	movlt	r3, #45	@ 0x2d
 8011c5e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011c62:	4a7e      	ldr	r2, [pc, #504]	@ (8011e5c <_printf_float+0x2d4>)
 8011c64:	4b7e      	ldr	r3, [pc, #504]	@ (8011e60 <_printf_float+0x2d8>)
 8011c66:	e7d4      	b.n	8011c12 <_printf_float+0x8a>
 8011c68:	6863      	ldr	r3, [r4, #4]
 8011c6a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8011c6e:	9206      	str	r2, [sp, #24]
 8011c70:	1c5a      	adds	r2, r3, #1
 8011c72:	d13b      	bne.n	8011cec <_printf_float+0x164>
 8011c74:	2306      	movs	r3, #6
 8011c76:	6063      	str	r3, [r4, #4]
 8011c78:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011c7c:	2300      	movs	r3, #0
 8011c7e:	6022      	str	r2, [r4, #0]
 8011c80:	9303      	str	r3, [sp, #12]
 8011c82:	ab0a      	add	r3, sp, #40	@ 0x28
 8011c84:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011c88:	ab09      	add	r3, sp, #36	@ 0x24
 8011c8a:	9300      	str	r3, [sp, #0]
 8011c8c:	6861      	ldr	r1, [r4, #4]
 8011c8e:	ec49 8b10 	vmov	d0, r8, r9
 8011c92:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011c96:	4628      	mov	r0, r5
 8011c98:	f7ff fed6 	bl	8011a48 <__cvt>
 8011c9c:	9b06      	ldr	r3, [sp, #24]
 8011c9e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011ca0:	2b47      	cmp	r3, #71	@ 0x47
 8011ca2:	4680      	mov	r8, r0
 8011ca4:	d129      	bne.n	8011cfa <_printf_float+0x172>
 8011ca6:	1cc8      	adds	r0, r1, #3
 8011ca8:	db02      	blt.n	8011cb0 <_printf_float+0x128>
 8011caa:	6863      	ldr	r3, [r4, #4]
 8011cac:	4299      	cmp	r1, r3
 8011cae:	dd41      	ble.n	8011d34 <_printf_float+0x1ac>
 8011cb0:	f1aa 0a02 	sub.w	sl, sl, #2
 8011cb4:	fa5f fa8a 	uxtb.w	sl, sl
 8011cb8:	3901      	subs	r1, #1
 8011cba:	4652      	mov	r2, sl
 8011cbc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011cc0:	9109      	str	r1, [sp, #36]	@ 0x24
 8011cc2:	f7ff ff26 	bl	8011b12 <__exponent>
 8011cc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011cc8:	1813      	adds	r3, r2, r0
 8011cca:	2a01      	cmp	r2, #1
 8011ccc:	4681      	mov	r9, r0
 8011cce:	6123      	str	r3, [r4, #16]
 8011cd0:	dc02      	bgt.n	8011cd8 <_printf_float+0x150>
 8011cd2:	6822      	ldr	r2, [r4, #0]
 8011cd4:	07d2      	lsls	r2, r2, #31
 8011cd6:	d501      	bpl.n	8011cdc <_printf_float+0x154>
 8011cd8:	3301      	adds	r3, #1
 8011cda:	6123      	str	r3, [r4, #16]
 8011cdc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d0a2      	beq.n	8011c2a <_printf_float+0xa2>
 8011ce4:	232d      	movs	r3, #45	@ 0x2d
 8011ce6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011cea:	e79e      	b.n	8011c2a <_printf_float+0xa2>
 8011cec:	9a06      	ldr	r2, [sp, #24]
 8011cee:	2a47      	cmp	r2, #71	@ 0x47
 8011cf0:	d1c2      	bne.n	8011c78 <_printf_float+0xf0>
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d1c0      	bne.n	8011c78 <_printf_float+0xf0>
 8011cf6:	2301      	movs	r3, #1
 8011cf8:	e7bd      	b.n	8011c76 <_printf_float+0xee>
 8011cfa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011cfe:	d9db      	bls.n	8011cb8 <_printf_float+0x130>
 8011d00:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011d04:	d118      	bne.n	8011d38 <_printf_float+0x1b0>
 8011d06:	2900      	cmp	r1, #0
 8011d08:	6863      	ldr	r3, [r4, #4]
 8011d0a:	dd0b      	ble.n	8011d24 <_printf_float+0x19c>
 8011d0c:	6121      	str	r1, [r4, #16]
 8011d0e:	b913      	cbnz	r3, 8011d16 <_printf_float+0x18e>
 8011d10:	6822      	ldr	r2, [r4, #0]
 8011d12:	07d0      	lsls	r0, r2, #31
 8011d14:	d502      	bpl.n	8011d1c <_printf_float+0x194>
 8011d16:	3301      	adds	r3, #1
 8011d18:	440b      	add	r3, r1
 8011d1a:	6123      	str	r3, [r4, #16]
 8011d1c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011d1e:	f04f 0900 	mov.w	r9, #0
 8011d22:	e7db      	b.n	8011cdc <_printf_float+0x154>
 8011d24:	b913      	cbnz	r3, 8011d2c <_printf_float+0x1a4>
 8011d26:	6822      	ldr	r2, [r4, #0]
 8011d28:	07d2      	lsls	r2, r2, #31
 8011d2a:	d501      	bpl.n	8011d30 <_printf_float+0x1a8>
 8011d2c:	3302      	adds	r3, #2
 8011d2e:	e7f4      	b.n	8011d1a <_printf_float+0x192>
 8011d30:	2301      	movs	r3, #1
 8011d32:	e7f2      	b.n	8011d1a <_printf_float+0x192>
 8011d34:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011d38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011d3a:	4299      	cmp	r1, r3
 8011d3c:	db05      	blt.n	8011d4a <_printf_float+0x1c2>
 8011d3e:	6823      	ldr	r3, [r4, #0]
 8011d40:	6121      	str	r1, [r4, #16]
 8011d42:	07d8      	lsls	r0, r3, #31
 8011d44:	d5ea      	bpl.n	8011d1c <_printf_float+0x194>
 8011d46:	1c4b      	adds	r3, r1, #1
 8011d48:	e7e7      	b.n	8011d1a <_printf_float+0x192>
 8011d4a:	2900      	cmp	r1, #0
 8011d4c:	bfd4      	ite	le
 8011d4e:	f1c1 0202 	rsble	r2, r1, #2
 8011d52:	2201      	movgt	r2, #1
 8011d54:	4413      	add	r3, r2
 8011d56:	e7e0      	b.n	8011d1a <_printf_float+0x192>
 8011d58:	6823      	ldr	r3, [r4, #0]
 8011d5a:	055a      	lsls	r2, r3, #21
 8011d5c:	d407      	bmi.n	8011d6e <_printf_float+0x1e6>
 8011d5e:	6923      	ldr	r3, [r4, #16]
 8011d60:	4642      	mov	r2, r8
 8011d62:	4631      	mov	r1, r6
 8011d64:	4628      	mov	r0, r5
 8011d66:	47b8      	blx	r7
 8011d68:	3001      	adds	r0, #1
 8011d6a:	d12b      	bne.n	8011dc4 <_printf_float+0x23c>
 8011d6c:	e767      	b.n	8011c3e <_printf_float+0xb6>
 8011d6e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011d72:	f240 80dd 	bls.w	8011f30 <_printf_float+0x3a8>
 8011d76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011d7a:	2200      	movs	r2, #0
 8011d7c:	2300      	movs	r3, #0
 8011d7e:	f7ee fec3 	bl	8000b08 <__aeabi_dcmpeq>
 8011d82:	2800      	cmp	r0, #0
 8011d84:	d033      	beq.n	8011dee <_printf_float+0x266>
 8011d86:	4a37      	ldr	r2, [pc, #220]	@ (8011e64 <_printf_float+0x2dc>)
 8011d88:	2301      	movs	r3, #1
 8011d8a:	4631      	mov	r1, r6
 8011d8c:	4628      	mov	r0, r5
 8011d8e:	47b8      	blx	r7
 8011d90:	3001      	adds	r0, #1
 8011d92:	f43f af54 	beq.w	8011c3e <_printf_float+0xb6>
 8011d96:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011d9a:	4543      	cmp	r3, r8
 8011d9c:	db02      	blt.n	8011da4 <_printf_float+0x21c>
 8011d9e:	6823      	ldr	r3, [r4, #0]
 8011da0:	07d8      	lsls	r0, r3, #31
 8011da2:	d50f      	bpl.n	8011dc4 <_printf_float+0x23c>
 8011da4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011da8:	4631      	mov	r1, r6
 8011daa:	4628      	mov	r0, r5
 8011dac:	47b8      	blx	r7
 8011dae:	3001      	adds	r0, #1
 8011db0:	f43f af45 	beq.w	8011c3e <_printf_float+0xb6>
 8011db4:	f04f 0900 	mov.w	r9, #0
 8011db8:	f108 38ff 	add.w	r8, r8, #4294967295
 8011dbc:	f104 0a1a 	add.w	sl, r4, #26
 8011dc0:	45c8      	cmp	r8, r9
 8011dc2:	dc09      	bgt.n	8011dd8 <_printf_float+0x250>
 8011dc4:	6823      	ldr	r3, [r4, #0]
 8011dc6:	079b      	lsls	r3, r3, #30
 8011dc8:	f100 8103 	bmi.w	8011fd2 <_printf_float+0x44a>
 8011dcc:	68e0      	ldr	r0, [r4, #12]
 8011dce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011dd0:	4298      	cmp	r0, r3
 8011dd2:	bfb8      	it	lt
 8011dd4:	4618      	movlt	r0, r3
 8011dd6:	e734      	b.n	8011c42 <_printf_float+0xba>
 8011dd8:	2301      	movs	r3, #1
 8011dda:	4652      	mov	r2, sl
 8011ddc:	4631      	mov	r1, r6
 8011dde:	4628      	mov	r0, r5
 8011de0:	47b8      	blx	r7
 8011de2:	3001      	adds	r0, #1
 8011de4:	f43f af2b 	beq.w	8011c3e <_printf_float+0xb6>
 8011de8:	f109 0901 	add.w	r9, r9, #1
 8011dec:	e7e8      	b.n	8011dc0 <_printf_float+0x238>
 8011dee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	dc39      	bgt.n	8011e68 <_printf_float+0x2e0>
 8011df4:	4a1b      	ldr	r2, [pc, #108]	@ (8011e64 <_printf_float+0x2dc>)
 8011df6:	2301      	movs	r3, #1
 8011df8:	4631      	mov	r1, r6
 8011dfa:	4628      	mov	r0, r5
 8011dfc:	47b8      	blx	r7
 8011dfe:	3001      	adds	r0, #1
 8011e00:	f43f af1d 	beq.w	8011c3e <_printf_float+0xb6>
 8011e04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011e08:	ea59 0303 	orrs.w	r3, r9, r3
 8011e0c:	d102      	bne.n	8011e14 <_printf_float+0x28c>
 8011e0e:	6823      	ldr	r3, [r4, #0]
 8011e10:	07d9      	lsls	r1, r3, #31
 8011e12:	d5d7      	bpl.n	8011dc4 <_printf_float+0x23c>
 8011e14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011e18:	4631      	mov	r1, r6
 8011e1a:	4628      	mov	r0, r5
 8011e1c:	47b8      	blx	r7
 8011e1e:	3001      	adds	r0, #1
 8011e20:	f43f af0d 	beq.w	8011c3e <_printf_float+0xb6>
 8011e24:	f04f 0a00 	mov.w	sl, #0
 8011e28:	f104 0b1a 	add.w	fp, r4, #26
 8011e2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011e2e:	425b      	negs	r3, r3
 8011e30:	4553      	cmp	r3, sl
 8011e32:	dc01      	bgt.n	8011e38 <_printf_float+0x2b0>
 8011e34:	464b      	mov	r3, r9
 8011e36:	e793      	b.n	8011d60 <_printf_float+0x1d8>
 8011e38:	2301      	movs	r3, #1
 8011e3a:	465a      	mov	r2, fp
 8011e3c:	4631      	mov	r1, r6
 8011e3e:	4628      	mov	r0, r5
 8011e40:	47b8      	blx	r7
 8011e42:	3001      	adds	r0, #1
 8011e44:	f43f aefb 	beq.w	8011c3e <_printf_float+0xb6>
 8011e48:	f10a 0a01 	add.w	sl, sl, #1
 8011e4c:	e7ee      	b.n	8011e2c <_printf_float+0x2a4>
 8011e4e:	bf00      	nop
 8011e50:	7fefffff 	.word	0x7fefffff
 8011e54:	080be278 	.word	0x080be278
 8011e58:	080be27c 	.word	0x080be27c
 8011e5c:	080be280 	.word	0x080be280
 8011e60:	080be284 	.word	0x080be284
 8011e64:	080be288 	.word	0x080be288
 8011e68:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011e6a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011e6e:	4553      	cmp	r3, sl
 8011e70:	bfa8      	it	ge
 8011e72:	4653      	movge	r3, sl
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	4699      	mov	r9, r3
 8011e78:	dc36      	bgt.n	8011ee8 <_printf_float+0x360>
 8011e7a:	f04f 0b00 	mov.w	fp, #0
 8011e7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011e82:	f104 021a 	add.w	r2, r4, #26
 8011e86:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011e88:	9306      	str	r3, [sp, #24]
 8011e8a:	eba3 0309 	sub.w	r3, r3, r9
 8011e8e:	455b      	cmp	r3, fp
 8011e90:	dc31      	bgt.n	8011ef6 <_printf_float+0x36e>
 8011e92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011e94:	459a      	cmp	sl, r3
 8011e96:	dc3a      	bgt.n	8011f0e <_printf_float+0x386>
 8011e98:	6823      	ldr	r3, [r4, #0]
 8011e9a:	07da      	lsls	r2, r3, #31
 8011e9c:	d437      	bmi.n	8011f0e <_printf_float+0x386>
 8011e9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ea0:	ebaa 0903 	sub.w	r9, sl, r3
 8011ea4:	9b06      	ldr	r3, [sp, #24]
 8011ea6:	ebaa 0303 	sub.w	r3, sl, r3
 8011eaa:	4599      	cmp	r9, r3
 8011eac:	bfa8      	it	ge
 8011eae:	4699      	movge	r9, r3
 8011eb0:	f1b9 0f00 	cmp.w	r9, #0
 8011eb4:	dc33      	bgt.n	8011f1e <_printf_float+0x396>
 8011eb6:	f04f 0800 	mov.w	r8, #0
 8011eba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011ebe:	f104 0b1a 	add.w	fp, r4, #26
 8011ec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ec4:	ebaa 0303 	sub.w	r3, sl, r3
 8011ec8:	eba3 0309 	sub.w	r3, r3, r9
 8011ecc:	4543      	cmp	r3, r8
 8011ece:	f77f af79 	ble.w	8011dc4 <_printf_float+0x23c>
 8011ed2:	2301      	movs	r3, #1
 8011ed4:	465a      	mov	r2, fp
 8011ed6:	4631      	mov	r1, r6
 8011ed8:	4628      	mov	r0, r5
 8011eda:	47b8      	blx	r7
 8011edc:	3001      	adds	r0, #1
 8011ede:	f43f aeae 	beq.w	8011c3e <_printf_float+0xb6>
 8011ee2:	f108 0801 	add.w	r8, r8, #1
 8011ee6:	e7ec      	b.n	8011ec2 <_printf_float+0x33a>
 8011ee8:	4642      	mov	r2, r8
 8011eea:	4631      	mov	r1, r6
 8011eec:	4628      	mov	r0, r5
 8011eee:	47b8      	blx	r7
 8011ef0:	3001      	adds	r0, #1
 8011ef2:	d1c2      	bne.n	8011e7a <_printf_float+0x2f2>
 8011ef4:	e6a3      	b.n	8011c3e <_printf_float+0xb6>
 8011ef6:	2301      	movs	r3, #1
 8011ef8:	4631      	mov	r1, r6
 8011efa:	4628      	mov	r0, r5
 8011efc:	9206      	str	r2, [sp, #24]
 8011efe:	47b8      	blx	r7
 8011f00:	3001      	adds	r0, #1
 8011f02:	f43f ae9c 	beq.w	8011c3e <_printf_float+0xb6>
 8011f06:	9a06      	ldr	r2, [sp, #24]
 8011f08:	f10b 0b01 	add.w	fp, fp, #1
 8011f0c:	e7bb      	b.n	8011e86 <_printf_float+0x2fe>
 8011f0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011f12:	4631      	mov	r1, r6
 8011f14:	4628      	mov	r0, r5
 8011f16:	47b8      	blx	r7
 8011f18:	3001      	adds	r0, #1
 8011f1a:	d1c0      	bne.n	8011e9e <_printf_float+0x316>
 8011f1c:	e68f      	b.n	8011c3e <_printf_float+0xb6>
 8011f1e:	9a06      	ldr	r2, [sp, #24]
 8011f20:	464b      	mov	r3, r9
 8011f22:	4442      	add	r2, r8
 8011f24:	4631      	mov	r1, r6
 8011f26:	4628      	mov	r0, r5
 8011f28:	47b8      	blx	r7
 8011f2a:	3001      	adds	r0, #1
 8011f2c:	d1c3      	bne.n	8011eb6 <_printf_float+0x32e>
 8011f2e:	e686      	b.n	8011c3e <_printf_float+0xb6>
 8011f30:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011f34:	f1ba 0f01 	cmp.w	sl, #1
 8011f38:	dc01      	bgt.n	8011f3e <_printf_float+0x3b6>
 8011f3a:	07db      	lsls	r3, r3, #31
 8011f3c:	d536      	bpl.n	8011fac <_printf_float+0x424>
 8011f3e:	2301      	movs	r3, #1
 8011f40:	4642      	mov	r2, r8
 8011f42:	4631      	mov	r1, r6
 8011f44:	4628      	mov	r0, r5
 8011f46:	47b8      	blx	r7
 8011f48:	3001      	adds	r0, #1
 8011f4a:	f43f ae78 	beq.w	8011c3e <_printf_float+0xb6>
 8011f4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011f52:	4631      	mov	r1, r6
 8011f54:	4628      	mov	r0, r5
 8011f56:	47b8      	blx	r7
 8011f58:	3001      	adds	r0, #1
 8011f5a:	f43f ae70 	beq.w	8011c3e <_printf_float+0xb6>
 8011f5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011f62:	2200      	movs	r2, #0
 8011f64:	2300      	movs	r3, #0
 8011f66:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011f6a:	f7ee fdcd 	bl	8000b08 <__aeabi_dcmpeq>
 8011f6e:	b9c0      	cbnz	r0, 8011fa2 <_printf_float+0x41a>
 8011f70:	4653      	mov	r3, sl
 8011f72:	f108 0201 	add.w	r2, r8, #1
 8011f76:	4631      	mov	r1, r6
 8011f78:	4628      	mov	r0, r5
 8011f7a:	47b8      	blx	r7
 8011f7c:	3001      	adds	r0, #1
 8011f7e:	d10c      	bne.n	8011f9a <_printf_float+0x412>
 8011f80:	e65d      	b.n	8011c3e <_printf_float+0xb6>
 8011f82:	2301      	movs	r3, #1
 8011f84:	465a      	mov	r2, fp
 8011f86:	4631      	mov	r1, r6
 8011f88:	4628      	mov	r0, r5
 8011f8a:	47b8      	blx	r7
 8011f8c:	3001      	adds	r0, #1
 8011f8e:	f43f ae56 	beq.w	8011c3e <_printf_float+0xb6>
 8011f92:	f108 0801 	add.w	r8, r8, #1
 8011f96:	45d0      	cmp	r8, sl
 8011f98:	dbf3      	blt.n	8011f82 <_printf_float+0x3fa>
 8011f9a:	464b      	mov	r3, r9
 8011f9c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011fa0:	e6df      	b.n	8011d62 <_printf_float+0x1da>
 8011fa2:	f04f 0800 	mov.w	r8, #0
 8011fa6:	f104 0b1a 	add.w	fp, r4, #26
 8011faa:	e7f4      	b.n	8011f96 <_printf_float+0x40e>
 8011fac:	2301      	movs	r3, #1
 8011fae:	4642      	mov	r2, r8
 8011fb0:	e7e1      	b.n	8011f76 <_printf_float+0x3ee>
 8011fb2:	2301      	movs	r3, #1
 8011fb4:	464a      	mov	r2, r9
 8011fb6:	4631      	mov	r1, r6
 8011fb8:	4628      	mov	r0, r5
 8011fba:	47b8      	blx	r7
 8011fbc:	3001      	adds	r0, #1
 8011fbe:	f43f ae3e 	beq.w	8011c3e <_printf_float+0xb6>
 8011fc2:	f108 0801 	add.w	r8, r8, #1
 8011fc6:	68e3      	ldr	r3, [r4, #12]
 8011fc8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011fca:	1a5b      	subs	r3, r3, r1
 8011fcc:	4543      	cmp	r3, r8
 8011fce:	dcf0      	bgt.n	8011fb2 <_printf_float+0x42a>
 8011fd0:	e6fc      	b.n	8011dcc <_printf_float+0x244>
 8011fd2:	f04f 0800 	mov.w	r8, #0
 8011fd6:	f104 0919 	add.w	r9, r4, #25
 8011fda:	e7f4      	b.n	8011fc6 <_printf_float+0x43e>

08011fdc <_printf_common>:
 8011fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011fe0:	4616      	mov	r6, r2
 8011fe2:	4698      	mov	r8, r3
 8011fe4:	688a      	ldr	r2, [r1, #8]
 8011fe6:	690b      	ldr	r3, [r1, #16]
 8011fe8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011fec:	4293      	cmp	r3, r2
 8011fee:	bfb8      	it	lt
 8011ff0:	4613      	movlt	r3, r2
 8011ff2:	6033      	str	r3, [r6, #0]
 8011ff4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011ff8:	4607      	mov	r7, r0
 8011ffa:	460c      	mov	r4, r1
 8011ffc:	b10a      	cbz	r2, 8012002 <_printf_common+0x26>
 8011ffe:	3301      	adds	r3, #1
 8012000:	6033      	str	r3, [r6, #0]
 8012002:	6823      	ldr	r3, [r4, #0]
 8012004:	0699      	lsls	r1, r3, #26
 8012006:	bf42      	ittt	mi
 8012008:	6833      	ldrmi	r3, [r6, #0]
 801200a:	3302      	addmi	r3, #2
 801200c:	6033      	strmi	r3, [r6, #0]
 801200e:	6825      	ldr	r5, [r4, #0]
 8012010:	f015 0506 	ands.w	r5, r5, #6
 8012014:	d106      	bne.n	8012024 <_printf_common+0x48>
 8012016:	f104 0a19 	add.w	sl, r4, #25
 801201a:	68e3      	ldr	r3, [r4, #12]
 801201c:	6832      	ldr	r2, [r6, #0]
 801201e:	1a9b      	subs	r3, r3, r2
 8012020:	42ab      	cmp	r3, r5
 8012022:	dc26      	bgt.n	8012072 <_printf_common+0x96>
 8012024:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012028:	6822      	ldr	r2, [r4, #0]
 801202a:	3b00      	subs	r3, #0
 801202c:	bf18      	it	ne
 801202e:	2301      	movne	r3, #1
 8012030:	0692      	lsls	r2, r2, #26
 8012032:	d42b      	bmi.n	801208c <_printf_common+0xb0>
 8012034:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012038:	4641      	mov	r1, r8
 801203a:	4638      	mov	r0, r7
 801203c:	47c8      	blx	r9
 801203e:	3001      	adds	r0, #1
 8012040:	d01e      	beq.n	8012080 <_printf_common+0xa4>
 8012042:	6823      	ldr	r3, [r4, #0]
 8012044:	6922      	ldr	r2, [r4, #16]
 8012046:	f003 0306 	and.w	r3, r3, #6
 801204a:	2b04      	cmp	r3, #4
 801204c:	bf02      	ittt	eq
 801204e:	68e5      	ldreq	r5, [r4, #12]
 8012050:	6833      	ldreq	r3, [r6, #0]
 8012052:	1aed      	subeq	r5, r5, r3
 8012054:	68a3      	ldr	r3, [r4, #8]
 8012056:	bf0c      	ite	eq
 8012058:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801205c:	2500      	movne	r5, #0
 801205e:	4293      	cmp	r3, r2
 8012060:	bfc4      	itt	gt
 8012062:	1a9b      	subgt	r3, r3, r2
 8012064:	18ed      	addgt	r5, r5, r3
 8012066:	2600      	movs	r6, #0
 8012068:	341a      	adds	r4, #26
 801206a:	42b5      	cmp	r5, r6
 801206c:	d11a      	bne.n	80120a4 <_printf_common+0xc8>
 801206e:	2000      	movs	r0, #0
 8012070:	e008      	b.n	8012084 <_printf_common+0xa8>
 8012072:	2301      	movs	r3, #1
 8012074:	4652      	mov	r2, sl
 8012076:	4641      	mov	r1, r8
 8012078:	4638      	mov	r0, r7
 801207a:	47c8      	blx	r9
 801207c:	3001      	adds	r0, #1
 801207e:	d103      	bne.n	8012088 <_printf_common+0xac>
 8012080:	f04f 30ff 	mov.w	r0, #4294967295
 8012084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012088:	3501      	adds	r5, #1
 801208a:	e7c6      	b.n	801201a <_printf_common+0x3e>
 801208c:	18e1      	adds	r1, r4, r3
 801208e:	1c5a      	adds	r2, r3, #1
 8012090:	2030      	movs	r0, #48	@ 0x30
 8012092:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012096:	4422      	add	r2, r4
 8012098:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801209c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80120a0:	3302      	adds	r3, #2
 80120a2:	e7c7      	b.n	8012034 <_printf_common+0x58>
 80120a4:	2301      	movs	r3, #1
 80120a6:	4622      	mov	r2, r4
 80120a8:	4641      	mov	r1, r8
 80120aa:	4638      	mov	r0, r7
 80120ac:	47c8      	blx	r9
 80120ae:	3001      	adds	r0, #1
 80120b0:	d0e6      	beq.n	8012080 <_printf_common+0xa4>
 80120b2:	3601      	adds	r6, #1
 80120b4:	e7d9      	b.n	801206a <_printf_common+0x8e>
	...

080120b8 <_printf_i>:
 80120b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80120bc:	7e0f      	ldrb	r7, [r1, #24]
 80120be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80120c0:	2f78      	cmp	r7, #120	@ 0x78
 80120c2:	4691      	mov	r9, r2
 80120c4:	4680      	mov	r8, r0
 80120c6:	460c      	mov	r4, r1
 80120c8:	469a      	mov	sl, r3
 80120ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80120ce:	d807      	bhi.n	80120e0 <_printf_i+0x28>
 80120d0:	2f62      	cmp	r7, #98	@ 0x62
 80120d2:	d80a      	bhi.n	80120ea <_printf_i+0x32>
 80120d4:	2f00      	cmp	r7, #0
 80120d6:	f000 80d2 	beq.w	801227e <_printf_i+0x1c6>
 80120da:	2f58      	cmp	r7, #88	@ 0x58
 80120dc:	f000 80b9 	beq.w	8012252 <_printf_i+0x19a>
 80120e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80120e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80120e8:	e03a      	b.n	8012160 <_printf_i+0xa8>
 80120ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80120ee:	2b15      	cmp	r3, #21
 80120f0:	d8f6      	bhi.n	80120e0 <_printf_i+0x28>
 80120f2:	a101      	add	r1, pc, #4	@ (adr r1, 80120f8 <_printf_i+0x40>)
 80120f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80120f8:	08012151 	.word	0x08012151
 80120fc:	08012165 	.word	0x08012165
 8012100:	080120e1 	.word	0x080120e1
 8012104:	080120e1 	.word	0x080120e1
 8012108:	080120e1 	.word	0x080120e1
 801210c:	080120e1 	.word	0x080120e1
 8012110:	08012165 	.word	0x08012165
 8012114:	080120e1 	.word	0x080120e1
 8012118:	080120e1 	.word	0x080120e1
 801211c:	080120e1 	.word	0x080120e1
 8012120:	080120e1 	.word	0x080120e1
 8012124:	08012265 	.word	0x08012265
 8012128:	0801218f 	.word	0x0801218f
 801212c:	0801221f 	.word	0x0801221f
 8012130:	080120e1 	.word	0x080120e1
 8012134:	080120e1 	.word	0x080120e1
 8012138:	08012287 	.word	0x08012287
 801213c:	080120e1 	.word	0x080120e1
 8012140:	0801218f 	.word	0x0801218f
 8012144:	080120e1 	.word	0x080120e1
 8012148:	080120e1 	.word	0x080120e1
 801214c:	08012227 	.word	0x08012227
 8012150:	6833      	ldr	r3, [r6, #0]
 8012152:	1d1a      	adds	r2, r3, #4
 8012154:	681b      	ldr	r3, [r3, #0]
 8012156:	6032      	str	r2, [r6, #0]
 8012158:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801215c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012160:	2301      	movs	r3, #1
 8012162:	e09d      	b.n	80122a0 <_printf_i+0x1e8>
 8012164:	6833      	ldr	r3, [r6, #0]
 8012166:	6820      	ldr	r0, [r4, #0]
 8012168:	1d19      	adds	r1, r3, #4
 801216a:	6031      	str	r1, [r6, #0]
 801216c:	0606      	lsls	r6, r0, #24
 801216e:	d501      	bpl.n	8012174 <_printf_i+0xbc>
 8012170:	681d      	ldr	r5, [r3, #0]
 8012172:	e003      	b.n	801217c <_printf_i+0xc4>
 8012174:	0645      	lsls	r5, r0, #25
 8012176:	d5fb      	bpl.n	8012170 <_printf_i+0xb8>
 8012178:	f9b3 5000 	ldrsh.w	r5, [r3]
 801217c:	2d00      	cmp	r5, #0
 801217e:	da03      	bge.n	8012188 <_printf_i+0xd0>
 8012180:	232d      	movs	r3, #45	@ 0x2d
 8012182:	426d      	negs	r5, r5
 8012184:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012188:	4859      	ldr	r0, [pc, #356]	@ (80122f0 <_printf_i+0x238>)
 801218a:	230a      	movs	r3, #10
 801218c:	e011      	b.n	80121b2 <_printf_i+0xfa>
 801218e:	6821      	ldr	r1, [r4, #0]
 8012190:	6833      	ldr	r3, [r6, #0]
 8012192:	0608      	lsls	r0, r1, #24
 8012194:	f853 5b04 	ldr.w	r5, [r3], #4
 8012198:	d402      	bmi.n	80121a0 <_printf_i+0xe8>
 801219a:	0649      	lsls	r1, r1, #25
 801219c:	bf48      	it	mi
 801219e:	b2ad      	uxthmi	r5, r5
 80121a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80121a2:	4853      	ldr	r0, [pc, #332]	@ (80122f0 <_printf_i+0x238>)
 80121a4:	6033      	str	r3, [r6, #0]
 80121a6:	bf14      	ite	ne
 80121a8:	230a      	movne	r3, #10
 80121aa:	2308      	moveq	r3, #8
 80121ac:	2100      	movs	r1, #0
 80121ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80121b2:	6866      	ldr	r6, [r4, #4]
 80121b4:	60a6      	str	r6, [r4, #8]
 80121b6:	2e00      	cmp	r6, #0
 80121b8:	bfa2      	ittt	ge
 80121ba:	6821      	ldrge	r1, [r4, #0]
 80121bc:	f021 0104 	bicge.w	r1, r1, #4
 80121c0:	6021      	strge	r1, [r4, #0]
 80121c2:	b90d      	cbnz	r5, 80121c8 <_printf_i+0x110>
 80121c4:	2e00      	cmp	r6, #0
 80121c6:	d04b      	beq.n	8012260 <_printf_i+0x1a8>
 80121c8:	4616      	mov	r6, r2
 80121ca:	fbb5 f1f3 	udiv	r1, r5, r3
 80121ce:	fb03 5711 	mls	r7, r3, r1, r5
 80121d2:	5dc7      	ldrb	r7, [r0, r7]
 80121d4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80121d8:	462f      	mov	r7, r5
 80121da:	42bb      	cmp	r3, r7
 80121dc:	460d      	mov	r5, r1
 80121de:	d9f4      	bls.n	80121ca <_printf_i+0x112>
 80121e0:	2b08      	cmp	r3, #8
 80121e2:	d10b      	bne.n	80121fc <_printf_i+0x144>
 80121e4:	6823      	ldr	r3, [r4, #0]
 80121e6:	07df      	lsls	r7, r3, #31
 80121e8:	d508      	bpl.n	80121fc <_printf_i+0x144>
 80121ea:	6923      	ldr	r3, [r4, #16]
 80121ec:	6861      	ldr	r1, [r4, #4]
 80121ee:	4299      	cmp	r1, r3
 80121f0:	bfde      	ittt	le
 80121f2:	2330      	movle	r3, #48	@ 0x30
 80121f4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80121f8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80121fc:	1b92      	subs	r2, r2, r6
 80121fe:	6122      	str	r2, [r4, #16]
 8012200:	f8cd a000 	str.w	sl, [sp]
 8012204:	464b      	mov	r3, r9
 8012206:	aa03      	add	r2, sp, #12
 8012208:	4621      	mov	r1, r4
 801220a:	4640      	mov	r0, r8
 801220c:	f7ff fee6 	bl	8011fdc <_printf_common>
 8012210:	3001      	adds	r0, #1
 8012212:	d14a      	bne.n	80122aa <_printf_i+0x1f2>
 8012214:	f04f 30ff 	mov.w	r0, #4294967295
 8012218:	b004      	add	sp, #16
 801221a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801221e:	6823      	ldr	r3, [r4, #0]
 8012220:	f043 0320 	orr.w	r3, r3, #32
 8012224:	6023      	str	r3, [r4, #0]
 8012226:	4833      	ldr	r0, [pc, #204]	@ (80122f4 <_printf_i+0x23c>)
 8012228:	2778      	movs	r7, #120	@ 0x78
 801222a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801222e:	6823      	ldr	r3, [r4, #0]
 8012230:	6831      	ldr	r1, [r6, #0]
 8012232:	061f      	lsls	r7, r3, #24
 8012234:	f851 5b04 	ldr.w	r5, [r1], #4
 8012238:	d402      	bmi.n	8012240 <_printf_i+0x188>
 801223a:	065f      	lsls	r7, r3, #25
 801223c:	bf48      	it	mi
 801223e:	b2ad      	uxthmi	r5, r5
 8012240:	6031      	str	r1, [r6, #0]
 8012242:	07d9      	lsls	r1, r3, #31
 8012244:	bf44      	itt	mi
 8012246:	f043 0320 	orrmi.w	r3, r3, #32
 801224a:	6023      	strmi	r3, [r4, #0]
 801224c:	b11d      	cbz	r5, 8012256 <_printf_i+0x19e>
 801224e:	2310      	movs	r3, #16
 8012250:	e7ac      	b.n	80121ac <_printf_i+0xf4>
 8012252:	4827      	ldr	r0, [pc, #156]	@ (80122f0 <_printf_i+0x238>)
 8012254:	e7e9      	b.n	801222a <_printf_i+0x172>
 8012256:	6823      	ldr	r3, [r4, #0]
 8012258:	f023 0320 	bic.w	r3, r3, #32
 801225c:	6023      	str	r3, [r4, #0]
 801225e:	e7f6      	b.n	801224e <_printf_i+0x196>
 8012260:	4616      	mov	r6, r2
 8012262:	e7bd      	b.n	80121e0 <_printf_i+0x128>
 8012264:	6833      	ldr	r3, [r6, #0]
 8012266:	6825      	ldr	r5, [r4, #0]
 8012268:	6961      	ldr	r1, [r4, #20]
 801226a:	1d18      	adds	r0, r3, #4
 801226c:	6030      	str	r0, [r6, #0]
 801226e:	062e      	lsls	r6, r5, #24
 8012270:	681b      	ldr	r3, [r3, #0]
 8012272:	d501      	bpl.n	8012278 <_printf_i+0x1c0>
 8012274:	6019      	str	r1, [r3, #0]
 8012276:	e002      	b.n	801227e <_printf_i+0x1c6>
 8012278:	0668      	lsls	r0, r5, #25
 801227a:	d5fb      	bpl.n	8012274 <_printf_i+0x1bc>
 801227c:	8019      	strh	r1, [r3, #0]
 801227e:	2300      	movs	r3, #0
 8012280:	6123      	str	r3, [r4, #16]
 8012282:	4616      	mov	r6, r2
 8012284:	e7bc      	b.n	8012200 <_printf_i+0x148>
 8012286:	6833      	ldr	r3, [r6, #0]
 8012288:	1d1a      	adds	r2, r3, #4
 801228a:	6032      	str	r2, [r6, #0]
 801228c:	681e      	ldr	r6, [r3, #0]
 801228e:	6862      	ldr	r2, [r4, #4]
 8012290:	2100      	movs	r1, #0
 8012292:	4630      	mov	r0, r6
 8012294:	f7ed ffbc 	bl	8000210 <memchr>
 8012298:	b108      	cbz	r0, 801229e <_printf_i+0x1e6>
 801229a:	1b80      	subs	r0, r0, r6
 801229c:	6060      	str	r0, [r4, #4]
 801229e:	6863      	ldr	r3, [r4, #4]
 80122a0:	6123      	str	r3, [r4, #16]
 80122a2:	2300      	movs	r3, #0
 80122a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80122a8:	e7aa      	b.n	8012200 <_printf_i+0x148>
 80122aa:	6923      	ldr	r3, [r4, #16]
 80122ac:	4632      	mov	r2, r6
 80122ae:	4649      	mov	r1, r9
 80122b0:	4640      	mov	r0, r8
 80122b2:	47d0      	blx	sl
 80122b4:	3001      	adds	r0, #1
 80122b6:	d0ad      	beq.n	8012214 <_printf_i+0x15c>
 80122b8:	6823      	ldr	r3, [r4, #0]
 80122ba:	079b      	lsls	r3, r3, #30
 80122bc:	d413      	bmi.n	80122e6 <_printf_i+0x22e>
 80122be:	68e0      	ldr	r0, [r4, #12]
 80122c0:	9b03      	ldr	r3, [sp, #12]
 80122c2:	4298      	cmp	r0, r3
 80122c4:	bfb8      	it	lt
 80122c6:	4618      	movlt	r0, r3
 80122c8:	e7a6      	b.n	8012218 <_printf_i+0x160>
 80122ca:	2301      	movs	r3, #1
 80122cc:	4632      	mov	r2, r6
 80122ce:	4649      	mov	r1, r9
 80122d0:	4640      	mov	r0, r8
 80122d2:	47d0      	blx	sl
 80122d4:	3001      	adds	r0, #1
 80122d6:	d09d      	beq.n	8012214 <_printf_i+0x15c>
 80122d8:	3501      	adds	r5, #1
 80122da:	68e3      	ldr	r3, [r4, #12]
 80122dc:	9903      	ldr	r1, [sp, #12]
 80122de:	1a5b      	subs	r3, r3, r1
 80122e0:	42ab      	cmp	r3, r5
 80122e2:	dcf2      	bgt.n	80122ca <_printf_i+0x212>
 80122e4:	e7eb      	b.n	80122be <_printf_i+0x206>
 80122e6:	2500      	movs	r5, #0
 80122e8:	f104 0619 	add.w	r6, r4, #25
 80122ec:	e7f5      	b.n	80122da <_printf_i+0x222>
 80122ee:	bf00      	nop
 80122f0:	080be28a 	.word	0x080be28a
 80122f4:	080be29b 	.word	0x080be29b

080122f8 <std>:
 80122f8:	2300      	movs	r3, #0
 80122fa:	b510      	push	{r4, lr}
 80122fc:	4604      	mov	r4, r0
 80122fe:	e9c0 3300 	strd	r3, r3, [r0]
 8012302:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012306:	6083      	str	r3, [r0, #8]
 8012308:	8181      	strh	r1, [r0, #12]
 801230a:	6643      	str	r3, [r0, #100]	@ 0x64
 801230c:	81c2      	strh	r2, [r0, #14]
 801230e:	6183      	str	r3, [r0, #24]
 8012310:	4619      	mov	r1, r3
 8012312:	2208      	movs	r2, #8
 8012314:	305c      	adds	r0, #92	@ 0x5c
 8012316:	f000 f9f9 	bl	801270c <memset>
 801231a:	4b0d      	ldr	r3, [pc, #52]	@ (8012350 <std+0x58>)
 801231c:	6263      	str	r3, [r4, #36]	@ 0x24
 801231e:	4b0d      	ldr	r3, [pc, #52]	@ (8012354 <std+0x5c>)
 8012320:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012322:	4b0d      	ldr	r3, [pc, #52]	@ (8012358 <std+0x60>)
 8012324:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012326:	4b0d      	ldr	r3, [pc, #52]	@ (801235c <std+0x64>)
 8012328:	6323      	str	r3, [r4, #48]	@ 0x30
 801232a:	4b0d      	ldr	r3, [pc, #52]	@ (8012360 <std+0x68>)
 801232c:	6224      	str	r4, [r4, #32]
 801232e:	429c      	cmp	r4, r3
 8012330:	d006      	beq.n	8012340 <std+0x48>
 8012332:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012336:	4294      	cmp	r4, r2
 8012338:	d002      	beq.n	8012340 <std+0x48>
 801233a:	33d0      	adds	r3, #208	@ 0xd0
 801233c:	429c      	cmp	r4, r3
 801233e:	d105      	bne.n	801234c <std+0x54>
 8012340:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012344:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012348:	f000 ba6c 	b.w	8012824 <__retarget_lock_init_recursive>
 801234c:	bd10      	pop	{r4, pc}
 801234e:	bf00      	nop
 8012350:	0801255d 	.word	0x0801255d
 8012354:	0801257f 	.word	0x0801257f
 8012358:	080125b7 	.word	0x080125b7
 801235c:	080125db 	.word	0x080125db
 8012360:	20005e98 	.word	0x20005e98

08012364 <stdio_exit_handler>:
 8012364:	4a02      	ldr	r2, [pc, #8]	@ (8012370 <stdio_exit_handler+0xc>)
 8012366:	4903      	ldr	r1, [pc, #12]	@ (8012374 <stdio_exit_handler+0x10>)
 8012368:	4803      	ldr	r0, [pc, #12]	@ (8012378 <stdio_exit_handler+0x14>)
 801236a:	f000 b869 	b.w	8012440 <_fwalk_sglue>
 801236e:	bf00      	nop
 8012370:	2000080c 	.word	0x2000080c
 8012374:	08014005 	.word	0x08014005
 8012378:	2000081c 	.word	0x2000081c

0801237c <cleanup_stdio>:
 801237c:	6841      	ldr	r1, [r0, #4]
 801237e:	4b0c      	ldr	r3, [pc, #48]	@ (80123b0 <cleanup_stdio+0x34>)
 8012380:	4299      	cmp	r1, r3
 8012382:	b510      	push	{r4, lr}
 8012384:	4604      	mov	r4, r0
 8012386:	d001      	beq.n	801238c <cleanup_stdio+0x10>
 8012388:	f001 fe3c 	bl	8014004 <_fflush_r>
 801238c:	68a1      	ldr	r1, [r4, #8]
 801238e:	4b09      	ldr	r3, [pc, #36]	@ (80123b4 <cleanup_stdio+0x38>)
 8012390:	4299      	cmp	r1, r3
 8012392:	d002      	beq.n	801239a <cleanup_stdio+0x1e>
 8012394:	4620      	mov	r0, r4
 8012396:	f001 fe35 	bl	8014004 <_fflush_r>
 801239a:	68e1      	ldr	r1, [r4, #12]
 801239c:	4b06      	ldr	r3, [pc, #24]	@ (80123b8 <cleanup_stdio+0x3c>)
 801239e:	4299      	cmp	r1, r3
 80123a0:	d004      	beq.n	80123ac <cleanup_stdio+0x30>
 80123a2:	4620      	mov	r0, r4
 80123a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80123a8:	f001 be2c 	b.w	8014004 <_fflush_r>
 80123ac:	bd10      	pop	{r4, pc}
 80123ae:	bf00      	nop
 80123b0:	20005e98 	.word	0x20005e98
 80123b4:	20005f00 	.word	0x20005f00
 80123b8:	20005f68 	.word	0x20005f68

080123bc <global_stdio_init.part.0>:
 80123bc:	b510      	push	{r4, lr}
 80123be:	4b0b      	ldr	r3, [pc, #44]	@ (80123ec <global_stdio_init.part.0+0x30>)
 80123c0:	4c0b      	ldr	r4, [pc, #44]	@ (80123f0 <global_stdio_init.part.0+0x34>)
 80123c2:	4a0c      	ldr	r2, [pc, #48]	@ (80123f4 <global_stdio_init.part.0+0x38>)
 80123c4:	601a      	str	r2, [r3, #0]
 80123c6:	4620      	mov	r0, r4
 80123c8:	2200      	movs	r2, #0
 80123ca:	2104      	movs	r1, #4
 80123cc:	f7ff ff94 	bl	80122f8 <std>
 80123d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80123d4:	2201      	movs	r2, #1
 80123d6:	2109      	movs	r1, #9
 80123d8:	f7ff ff8e 	bl	80122f8 <std>
 80123dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80123e0:	2202      	movs	r2, #2
 80123e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80123e6:	2112      	movs	r1, #18
 80123e8:	f7ff bf86 	b.w	80122f8 <std>
 80123ec:	20005fd0 	.word	0x20005fd0
 80123f0:	20005e98 	.word	0x20005e98
 80123f4:	08012365 	.word	0x08012365

080123f8 <__sfp_lock_acquire>:
 80123f8:	4801      	ldr	r0, [pc, #4]	@ (8012400 <__sfp_lock_acquire+0x8>)
 80123fa:	f000 ba14 	b.w	8012826 <__retarget_lock_acquire_recursive>
 80123fe:	bf00      	nop
 8012400:	20005fd9 	.word	0x20005fd9

08012404 <__sfp_lock_release>:
 8012404:	4801      	ldr	r0, [pc, #4]	@ (801240c <__sfp_lock_release+0x8>)
 8012406:	f000 ba0f 	b.w	8012828 <__retarget_lock_release_recursive>
 801240a:	bf00      	nop
 801240c:	20005fd9 	.word	0x20005fd9

08012410 <__sinit>:
 8012410:	b510      	push	{r4, lr}
 8012412:	4604      	mov	r4, r0
 8012414:	f7ff fff0 	bl	80123f8 <__sfp_lock_acquire>
 8012418:	6a23      	ldr	r3, [r4, #32]
 801241a:	b11b      	cbz	r3, 8012424 <__sinit+0x14>
 801241c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012420:	f7ff bff0 	b.w	8012404 <__sfp_lock_release>
 8012424:	4b04      	ldr	r3, [pc, #16]	@ (8012438 <__sinit+0x28>)
 8012426:	6223      	str	r3, [r4, #32]
 8012428:	4b04      	ldr	r3, [pc, #16]	@ (801243c <__sinit+0x2c>)
 801242a:	681b      	ldr	r3, [r3, #0]
 801242c:	2b00      	cmp	r3, #0
 801242e:	d1f5      	bne.n	801241c <__sinit+0xc>
 8012430:	f7ff ffc4 	bl	80123bc <global_stdio_init.part.0>
 8012434:	e7f2      	b.n	801241c <__sinit+0xc>
 8012436:	bf00      	nop
 8012438:	0801237d 	.word	0x0801237d
 801243c:	20005fd0 	.word	0x20005fd0

08012440 <_fwalk_sglue>:
 8012440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012444:	4607      	mov	r7, r0
 8012446:	4688      	mov	r8, r1
 8012448:	4614      	mov	r4, r2
 801244a:	2600      	movs	r6, #0
 801244c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012450:	f1b9 0901 	subs.w	r9, r9, #1
 8012454:	d505      	bpl.n	8012462 <_fwalk_sglue+0x22>
 8012456:	6824      	ldr	r4, [r4, #0]
 8012458:	2c00      	cmp	r4, #0
 801245a:	d1f7      	bne.n	801244c <_fwalk_sglue+0xc>
 801245c:	4630      	mov	r0, r6
 801245e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012462:	89ab      	ldrh	r3, [r5, #12]
 8012464:	2b01      	cmp	r3, #1
 8012466:	d907      	bls.n	8012478 <_fwalk_sglue+0x38>
 8012468:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801246c:	3301      	adds	r3, #1
 801246e:	d003      	beq.n	8012478 <_fwalk_sglue+0x38>
 8012470:	4629      	mov	r1, r5
 8012472:	4638      	mov	r0, r7
 8012474:	47c0      	blx	r8
 8012476:	4306      	orrs	r6, r0
 8012478:	3568      	adds	r5, #104	@ 0x68
 801247a:	e7e9      	b.n	8012450 <_fwalk_sglue+0x10>

0801247c <iprintf>:
 801247c:	b40f      	push	{r0, r1, r2, r3}
 801247e:	b507      	push	{r0, r1, r2, lr}
 8012480:	4906      	ldr	r1, [pc, #24]	@ (801249c <iprintf+0x20>)
 8012482:	ab04      	add	r3, sp, #16
 8012484:	6808      	ldr	r0, [r1, #0]
 8012486:	f853 2b04 	ldr.w	r2, [r3], #4
 801248a:	6881      	ldr	r1, [r0, #8]
 801248c:	9301      	str	r3, [sp, #4]
 801248e:	f001 fc1d 	bl	8013ccc <_vfiprintf_r>
 8012492:	b003      	add	sp, #12
 8012494:	f85d eb04 	ldr.w	lr, [sp], #4
 8012498:	b004      	add	sp, #16
 801249a:	4770      	bx	lr
 801249c:	20000818 	.word	0x20000818

080124a0 <_puts_r>:
 80124a0:	6a03      	ldr	r3, [r0, #32]
 80124a2:	b570      	push	{r4, r5, r6, lr}
 80124a4:	6884      	ldr	r4, [r0, #8]
 80124a6:	4605      	mov	r5, r0
 80124a8:	460e      	mov	r6, r1
 80124aa:	b90b      	cbnz	r3, 80124b0 <_puts_r+0x10>
 80124ac:	f7ff ffb0 	bl	8012410 <__sinit>
 80124b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80124b2:	07db      	lsls	r3, r3, #31
 80124b4:	d405      	bmi.n	80124c2 <_puts_r+0x22>
 80124b6:	89a3      	ldrh	r3, [r4, #12]
 80124b8:	0598      	lsls	r0, r3, #22
 80124ba:	d402      	bmi.n	80124c2 <_puts_r+0x22>
 80124bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80124be:	f000 f9b2 	bl	8012826 <__retarget_lock_acquire_recursive>
 80124c2:	89a3      	ldrh	r3, [r4, #12]
 80124c4:	0719      	lsls	r1, r3, #28
 80124c6:	d502      	bpl.n	80124ce <_puts_r+0x2e>
 80124c8:	6923      	ldr	r3, [r4, #16]
 80124ca:	2b00      	cmp	r3, #0
 80124cc:	d135      	bne.n	801253a <_puts_r+0x9a>
 80124ce:	4621      	mov	r1, r4
 80124d0:	4628      	mov	r0, r5
 80124d2:	f000 f8c5 	bl	8012660 <__swsetup_r>
 80124d6:	b380      	cbz	r0, 801253a <_puts_r+0x9a>
 80124d8:	f04f 35ff 	mov.w	r5, #4294967295
 80124dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80124de:	07da      	lsls	r2, r3, #31
 80124e0:	d405      	bmi.n	80124ee <_puts_r+0x4e>
 80124e2:	89a3      	ldrh	r3, [r4, #12]
 80124e4:	059b      	lsls	r3, r3, #22
 80124e6:	d402      	bmi.n	80124ee <_puts_r+0x4e>
 80124e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80124ea:	f000 f99d 	bl	8012828 <__retarget_lock_release_recursive>
 80124ee:	4628      	mov	r0, r5
 80124f0:	bd70      	pop	{r4, r5, r6, pc}
 80124f2:	2b00      	cmp	r3, #0
 80124f4:	da04      	bge.n	8012500 <_puts_r+0x60>
 80124f6:	69a2      	ldr	r2, [r4, #24]
 80124f8:	429a      	cmp	r2, r3
 80124fa:	dc17      	bgt.n	801252c <_puts_r+0x8c>
 80124fc:	290a      	cmp	r1, #10
 80124fe:	d015      	beq.n	801252c <_puts_r+0x8c>
 8012500:	6823      	ldr	r3, [r4, #0]
 8012502:	1c5a      	adds	r2, r3, #1
 8012504:	6022      	str	r2, [r4, #0]
 8012506:	7019      	strb	r1, [r3, #0]
 8012508:	68a3      	ldr	r3, [r4, #8]
 801250a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801250e:	3b01      	subs	r3, #1
 8012510:	60a3      	str	r3, [r4, #8]
 8012512:	2900      	cmp	r1, #0
 8012514:	d1ed      	bne.n	80124f2 <_puts_r+0x52>
 8012516:	2b00      	cmp	r3, #0
 8012518:	da11      	bge.n	801253e <_puts_r+0x9e>
 801251a:	4622      	mov	r2, r4
 801251c:	210a      	movs	r1, #10
 801251e:	4628      	mov	r0, r5
 8012520:	f000 f85f 	bl	80125e2 <__swbuf_r>
 8012524:	3001      	adds	r0, #1
 8012526:	d0d7      	beq.n	80124d8 <_puts_r+0x38>
 8012528:	250a      	movs	r5, #10
 801252a:	e7d7      	b.n	80124dc <_puts_r+0x3c>
 801252c:	4622      	mov	r2, r4
 801252e:	4628      	mov	r0, r5
 8012530:	f000 f857 	bl	80125e2 <__swbuf_r>
 8012534:	3001      	adds	r0, #1
 8012536:	d1e7      	bne.n	8012508 <_puts_r+0x68>
 8012538:	e7ce      	b.n	80124d8 <_puts_r+0x38>
 801253a:	3e01      	subs	r6, #1
 801253c:	e7e4      	b.n	8012508 <_puts_r+0x68>
 801253e:	6823      	ldr	r3, [r4, #0]
 8012540:	1c5a      	adds	r2, r3, #1
 8012542:	6022      	str	r2, [r4, #0]
 8012544:	220a      	movs	r2, #10
 8012546:	701a      	strb	r2, [r3, #0]
 8012548:	e7ee      	b.n	8012528 <_puts_r+0x88>
	...

0801254c <puts>:
 801254c:	4b02      	ldr	r3, [pc, #8]	@ (8012558 <puts+0xc>)
 801254e:	4601      	mov	r1, r0
 8012550:	6818      	ldr	r0, [r3, #0]
 8012552:	f7ff bfa5 	b.w	80124a0 <_puts_r>
 8012556:	bf00      	nop
 8012558:	20000818 	.word	0x20000818

0801255c <__sread>:
 801255c:	b510      	push	{r4, lr}
 801255e:	460c      	mov	r4, r1
 8012560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012564:	f000 f900 	bl	8012768 <_read_r>
 8012568:	2800      	cmp	r0, #0
 801256a:	bfab      	itete	ge
 801256c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801256e:	89a3      	ldrhlt	r3, [r4, #12]
 8012570:	181b      	addge	r3, r3, r0
 8012572:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012576:	bfac      	ite	ge
 8012578:	6563      	strge	r3, [r4, #84]	@ 0x54
 801257a:	81a3      	strhlt	r3, [r4, #12]
 801257c:	bd10      	pop	{r4, pc}

0801257e <__swrite>:
 801257e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012582:	461f      	mov	r7, r3
 8012584:	898b      	ldrh	r3, [r1, #12]
 8012586:	05db      	lsls	r3, r3, #23
 8012588:	4605      	mov	r5, r0
 801258a:	460c      	mov	r4, r1
 801258c:	4616      	mov	r6, r2
 801258e:	d505      	bpl.n	801259c <__swrite+0x1e>
 8012590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012594:	2302      	movs	r3, #2
 8012596:	2200      	movs	r2, #0
 8012598:	f000 f8d4 	bl	8012744 <_lseek_r>
 801259c:	89a3      	ldrh	r3, [r4, #12]
 801259e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80125a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80125a6:	81a3      	strh	r3, [r4, #12]
 80125a8:	4632      	mov	r2, r6
 80125aa:	463b      	mov	r3, r7
 80125ac:	4628      	mov	r0, r5
 80125ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80125b2:	f000 b8fb 	b.w	80127ac <_write_r>

080125b6 <__sseek>:
 80125b6:	b510      	push	{r4, lr}
 80125b8:	460c      	mov	r4, r1
 80125ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125be:	f000 f8c1 	bl	8012744 <_lseek_r>
 80125c2:	1c43      	adds	r3, r0, #1
 80125c4:	89a3      	ldrh	r3, [r4, #12]
 80125c6:	bf15      	itete	ne
 80125c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80125ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80125ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80125d2:	81a3      	strheq	r3, [r4, #12]
 80125d4:	bf18      	it	ne
 80125d6:	81a3      	strhne	r3, [r4, #12]
 80125d8:	bd10      	pop	{r4, pc}

080125da <__sclose>:
 80125da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125de:	f000 b8a1 	b.w	8012724 <_close_r>

080125e2 <__swbuf_r>:
 80125e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125e4:	460e      	mov	r6, r1
 80125e6:	4614      	mov	r4, r2
 80125e8:	4605      	mov	r5, r0
 80125ea:	b118      	cbz	r0, 80125f4 <__swbuf_r+0x12>
 80125ec:	6a03      	ldr	r3, [r0, #32]
 80125ee:	b90b      	cbnz	r3, 80125f4 <__swbuf_r+0x12>
 80125f0:	f7ff ff0e 	bl	8012410 <__sinit>
 80125f4:	69a3      	ldr	r3, [r4, #24]
 80125f6:	60a3      	str	r3, [r4, #8]
 80125f8:	89a3      	ldrh	r3, [r4, #12]
 80125fa:	071a      	lsls	r2, r3, #28
 80125fc:	d501      	bpl.n	8012602 <__swbuf_r+0x20>
 80125fe:	6923      	ldr	r3, [r4, #16]
 8012600:	b943      	cbnz	r3, 8012614 <__swbuf_r+0x32>
 8012602:	4621      	mov	r1, r4
 8012604:	4628      	mov	r0, r5
 8012606:	f000 f82b 	bl	8012660 <__swsetup_r>
 801260a:	b118      	cbz	r0, 8012614 <__swbuf_r+0x32>
 801260c:	f04f 37ff 	mov.w	r7, #4294967295
 8012610:	4638      	mov	r0, r7
 8012612:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012614:	6823      	ldr	r3, [r4, #0]
 8012616:	6922      	ldr	r2, [r4, #16]
 8012618:	1a98      	subs	r0, r3, r2
 801261a:	6963      	ldr	r3, [r4, #20]
 801261c:	b2f6      	uxtb	r6, r6
 801261e:	4283      	cmp	r3, r0
 8012620:	4637      	mov	r7, r6
 8012622:	dc05      	bgt.n	8012630 <__swbuf_r+0x4e>
 8012624:	4621      	mov	r1, r4
 8012626:	4628      	mov	r0, r5
 8012628:	f001 fcec 	bl	8014004 <_fflush_r>
 801262c:	2800      	cmp	r0, #0
 801262e:	d1ed      	bne.n	801260c <__swbuf_r+0x2a>
 8012630:	68a3      	ldr	r3, [r4, #8]
 8012632:	3b01      	subs	r3, #1
 8012634:	60a3      	str	r3, [r4, #8]
 8012636:	6823      	ldr	r3, [r4, #0]
 8012638:	1c5a      	adds	r2, r3, #1
 801263a:	6022      	str	r2, [r4, #0]
 801263c:	701e      	strb	r6, [r3, #0]
 801263e:	6962      	ldr	r2, [r4, #20]
 8012640:	1c43      	adds	r3, r0, #1
 8012642:	429a      	cmp	r2, r3
 8012644:	d004      	beq.n	8012650 <__swbuf_r+0x6e>
 8012646:	89a3      	ldrh	r3, [r4, #12]
 8012648:	07db      	lsls	r3, r3, #31
 801264a:	d5e1      	bpl.n	8012610 <__swbuf_r+0x2e>
 801264c:	2e0a      	cmp	r6, #10
 801264e:	d1df      	bne.n	8012610 <__swbuf_r+0x2e>
 8012650:	4621      	mov	r1, r4
 8012652:	4628      	mov	r0, r5
 8012654:	f001 fcd6 	bl	8014004 <_fflush_r>
 8012658:	2800      	cmp	r0, #0
 801265a:	d0d9      	beq.n	8012610 <__swbuf_r+0x2e>
 801265c:	e7d6      	b.n	801260c <__swbuf_r+0x2a>
	...

08012660 <__swsetup_r>:
 8012660:	b538      	push	{r3, r4, r5, lr}
 8012662:	4b29      	ldr	r3, [pc, #164]	@ (8012708 <__swsetup_r+0xa8>)
 8012664:	4605      	mov	r5, r0
 8012666:	6818      	ldr	r0, [r3, #0]
 8012668:	460c      	mov	r4, r1
 801266a:	b118      	cbz	r0, 8012674 <__swsetup_r+0x14>
 801266c:	6a03      	ldr	r3, [r0, #32]
 801266e:	b90b      	cbnz	r3, 8012674 <__swsetup_r+0x14>
 8012670:	f7ff fece 	bl	8012410 <__sinit>
 8012674:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012678:	0719      	lsls	r1, r3, #28
 801267a:	d422      	bmi.n	80126c2 <__swsetup_r+0x62>
 801267c:	06da      	lsls	r2, r3, #27
 801267e:	d407      	bmi.n	8012690 <__swsetup_r+0x30>
 8012680:	2209      	movs	r2, #9
 8012682:	602a      	str	r2, [r5, #0]
 8012684:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012688:	81a3      	strh	r3, [r4, #12]
 801268a:	f04f 30ff 	mov.w	r0, #4294967295
 801268e:	e033      	b.n	80126f8 <__swsetup_r+0x98>
 8012690:	0758      	lsls	r0, r3, #29
 8012692:	d512      	bpl.n	80126ba <__swsetup_r+0x5a>
 8012694:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012696:	b141      	cbz	r1, 80126aa <__swsetup_r+0x4a>
 8012698:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801269c:	4299      	cmp	r1, r3
 801269e:	d002      	beq.n	80126a6 <__swsetup_r+0x46>
 80126a0:	4628      	mov	r0, r5
 80126a2:	f000 ff1d 	bl	80134e0 <_free_r>
 80126a6:	2300      	movs	r3, #0
 80126a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80126aa:	89a3      	ldrh	r3, [r4, #12]
 80126ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80126b0:	81a3      	strh	r3, [r4, #12]
 80126b2:	2300      	movs	r3, #0
 80126b4:	6063      	str	r3, [r4, #4]
 80126b6:	6923      	ldr	r3, [r4, #16]
 80126b8:	6023      	str	r3, [r4, #0]
 80126ba:	89a3      	ldrh	r3, [r4, #12]
 80126bc:	f043 0308 	orr.w	r3, r3, #8
 80126c0:	81a3      	strh	r3, [r4, #12]
 80126c2:	6923      	ldr	r3, [r4, #16]
 80126c4:	b94b      	cbnz	r3, 80126da <__swsetup_r+0x7a>
 80126c6:	89a3      	ldrh	r3, [r4, #12]
 80126c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80126cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80126d0:	d003      	beq.n	80126da <__swsetup_r+0x7a>
 80126d2:	4621      	mov	r1, r4
 80126d4:	4628      	mov	r0, r5
 80126d6:	f001 fce3 	bl	80140a0 <__smakebuf_r>
 80126da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80126de:	f013 0201 	ands.w	r2, r3, #1
 80126e2:	d00a      	beq.n	80126fa <__swsetup_r+0x9a>
 80126e4:	2200      	movs	r2, #0
 80126e6:	60a2      	str	r2, [r4, #8]
 80126e8:	6962      	ldr	r2, [r4, #20]
 80126ea:	4252      	negs	r2, r2
 80126ec:	61a2      	str	r2, [r4, #24]
 80126ee:	6922      	ldr	r2, [r4, #16]
 80126f0:	b942      	cbnz	r2, 8012704 <__swsetup_r+0xa4>
 80126f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80126f6:	d1c5      	bne.n	8012684 <__swsetup_r+0x24>
 80126f8:	bd38      	pop	{r3, r4, r5, pc}
 80126fa:	0799      	lsls	r1, r3, #30
 80126fc:	bf58      	it	pl
 80126fe:	6962      	ldrpl	r2, [r4, #20]
 8012700:	60a2      	str	r2, [r4, #8]
 8012702:	e7f4      	b.n	80126ee <__swsetup_r+0x8e>
 8012704:	2000      	movs	r0, #0
 8012706:	e7f7      	b.n	80126f8 <__swsetup_r+0x98>
 8012708:	20000818 	.word	0x20000818

0801270c <memset>:
 801270c:	4402      	add	r2, r0
 801270e:	4603      	mov	r3, r0
 8012710:	4293      	cmp	r3, r2
 8012712:	d100      	bne.n	8012716 <memset+0xa>
 8012714:	4770      	bx	lr
 8012716:	f803 1b01 	strb.w	r1, [r3], #1
 801271a:	e7f9      	b.n	8012710 <memset+0x4>

0801271c <_localeconv_r>:
 801271c:	4800      	ldr	r0, [pc, #0]	@ (8012720 <_localeconv_r+0x4>)
 801271e:	4770      	bx	lr
 8012720:	20000958 	.word	0x20000958

08012724 <_close_r>:
 8012724:	b538      	push	{r3, r4, r5, lr}
 8012726:	4d06      	ldr	r5, [pc, #24]	@ (8012740 <_close_r+0x1c>)
 8012728:	2300      	movs	r3, #0
 801272a:	4604      	mov	r4, r0
 801272c:	4608      	mov	r0, r1
 801272e:	602b      	str	r3, [r5, #0]
 8012730:	f7ef fbfa 	bl	8001f28 <_close>
 8012734:	1c43      	adds	r3, r0, #1
 8012736:	d102      	bne.n	801273e <_close_r+0x1a>
 8012738:	682b      	ldr	r3, [r5, #0]
 801273a:	b103      	cbz	r3, 801273e <_close_r+0x1a>
 801273c:	6023      	str	r3, [r4, #0]
 801273e:	bd38      	pop	{r3, r4, r5, pc}
 8012740:	20005fd4 	.word	0x20005fd4

08012744 <_lseek_r>:
 8012744:	b538      	push	{r3, r4, r5, lr}
 8012746:	4d07      	ldr	r5, [pc, #28]	@ (8012764 <_lseek_r+0x20>)
 8012748:	4604      	mov	r4, r0
 801274a:	4608      	mov	r0, r1
 801274c:	4611      	mov	r1, r2
 801274e:	2200      	movs	r2, #0
 8012750:	602a      	str	r2, [r5, #0]
 8012752:	461a      	mov	r2, r3
 8012754:	f7ef fc0f 	bl	8001f76 <_lseek>
 8012758:	1c43      	adds	r3, r0, #1
 801275a:	d102      	bne.n	8012762 <_lseek_r+0x1e>
 801275c:	682b      	ldr	r3, [r5, #0]
 801275e:	b103      	cbz	r3, 8012762 <_lseek_r+0x1e>
 8012760:	6023      	str	r3, [r4, #0]
 8012762:	bd38      	pop	{r3, r4, r5, pc}
 8012764:	20005fd4 	.word	0x20005fd4

08012768 <_read_r>:
 8012768:	b538      	push	{r3, r4, r5, lr}
 801276a:	4d07      	ldr	r5, [pc, #28]	@ (8012788 <_read_r+0x20>)
 801276c:	4604      	mov	r4, r0
 801276e:	4608      	mov	r0, r1
 8012770:	4611      	mov	r1, r2
 8012772:	2200      	movs	r2, #0
 8012774:	602a      	str	r2, [r5, #0]
 8012776:	461a      	mov	r2, r3
 8012778:	f7ef fb9d 	bl	8001eb6 <_read>
 801277c:	1c43      	adds	r3, r0, #1
 801277e:	d102      	bne.n	8012786 <_read_r+0x1e>
 8012780:	682b      	ldr	r3, [r5, #0]
 8012782:	b103      	cbz	r3, 8012786 <_read_r+0x1e>
 8012784:	6023      	str	r3, [r4, #0]
 8012786:	bd38      	pop	{r3, r4, r5, pc}
 8012788:	20005fd4 	.word	0x20005fd4

0801278c <_sbrk_r>:
 801278c:	b538      	push	{r3, r4, r5, lr}
 801278e:	4d06      	ldr	r5, [pc, #24]	@ (80127a8 <_sbrk_r+0x1c>)
 8012790:	2300      	movs	r3, #0
 8012792:	4604      	mov	r4, r0
 8012794:	4608      	mov	r0, r1
 8012796:	602b      	str	r3, [r5, #0]
 8012798:	f7ef fbfa 	bl	8001f90 <_sbrk>
 801279c:	1c43      	adds	r3, r0, #1
 801279e:	d102      	bne.n	80127a6 <_sbrk_r+0x1a>
 80127a0:	682b      	ldr	r3, [r5, #0]
 80127a2:	b103      	cbz	r3, 80127a6 <_sbrk_r+0x1a>
 80127a4:	6023      	str	r3, [r4, #0]
 80127a6:	bd38      	pop	{r3, r4, r5, pc}
 80127a8:	20005fd4 	.word	0x20005fd4

080127ac <_write_r>:
 80127ac:	b538      	push	{r3, r4, r5, lr}
 80127ae:	4d07      	ldr	r5, [pc, #28]	@ (80127cc <_write_r+0x20>)
 80127b0:	4604      	mov	r4, r0
 80127b2:	4608      	mov	r0, r1
 80127b4:	4611      	mov	r1, r2
 80127b6:	2200      	movs	r2, #0
 80127b8:	602a      	str	r2, [r5, #0]
 80127ba:	461a      	mov	r2, r3
 80127bc:	f7ef fb98 	bl	8001ef0 <_write>
 80127c0:	1c43      	adds	r3, r0, #1
 80127c2:	d102      	bne.n	80127ca <_write_r+0x1e>
 80127c4:	682b      	ldr	r3, [r5, #0]
 80127c6:	b103      	cbz	r3, 80127ca <_write_r+0x1e>
 80127c8:	6023      	str	r3, [r4, #0]
 80127ca:	bd38      	pop	{r3, r4, r5, pc}
 80127cc:	20005fd4 	.word	0x20005fd4

080127d0 <__errno>:
 80127d0:	4b01      	ldr	r3, [pc, #4]	@ (80127d8 <__errno+0x8>)
 80127d2:	6818      	ldr	r0, [r3, #0]
 80127d4:	4770      	bx	lr
 80127d6:	bf00      	nop
 80127d8:	20000818 	.word	0x20000818

080127dc <__libc_init_array>:
 80127dc:	b570      	push	{r4, r5, r6, lr}
 80127de:	4d0d      	ldr	r5, [pc, #52]	@ (8012814 <__libc_init_array+0x38>)
 80127e0:	4c0d      	ldr	r4, [pc, #52]	@ (8012818 <__libc_init_array+0x3c>)
 80127e2:	1b64      	subs	r4, r4, r5
 80127e4:	10a4      	asrs	r4, r4, #2
 80127e6:	2600      	movs	r6, #0
 80127e8:	42a6      	cmp	r6, r4
 80127ea:	d109      	bne.n	8012800 <__libc_init_array+0x24>
 80127ec:	4d0b      	ldr	r5, [pc, #44]	@ (801281c <__libc_init_array+0x40>)
 80127ee:	4c0c      	ldr	r4, [pc, #48]	@ (8012820 <__libc_init_array+0x44>)
 80127f0:	f001 fd64 	bl	80142bc <_init>
 80127f4:	1b64      	subs	r4, r4, r5
 80127f6:	10a4      	asrs	r4, r4, #2
 80127f8:	2600      	movs	r6, #0
 80127fa:	42a6      	cmp	r6, r4
 80127fc:	d105      	bne.n	801280a <__libc_init_array+0x2e>
 80127fe:	bd70      	pop	{r4, r5, r6, pc}
 8012800:	f855 3b04 	ldr.w	r3, [r5], #4
 8012804:	4798      	blx	r3
 8012806:	3601      	adds	r6, #1
 8012808:	e7ee      	b.n	80127e8 <__libc_init_array+0xc>
 801280a:	f855 3b04 	ldr.w	r3, [r5], #4
 801280e:	4798      	blx	r3
 8012810:	3601      	adds	r6, #1
 8012812:	e7f2      	b.n	80127fa <__libc_init_array+0x1e>
 8012814:	080be5f0 	.word	0x080be5f0
 8012818:	080be5f0 	.word	0x080be5f0
 801281c:	080be5f0 	.word	0x080be5f0
 8012820:	080be5f4 	.word	0x080be5f4

08012824 <__retarget_lock_init_recursive>:
 8012824:	4770      	bx	lr

08012826 <__retarget_lock_acquire_recursive>:
 8012826:	4770      	bx	lr

08012828 <__retarget_lock_release_recursive>:
 8012828:	4770      	bx	lr

0801282a <memcpy>:
 801282a:	440a      	add	r2, r1
 801282c:	4291      	cmp	r1, r2
 801282e:	f100 33ff 	add.w	r3, r0, #4294967295
 8012832:	d100      	bne.n	8012836 <memcpy+0xc>
 8012834:	4770      	bx	lr
 8012836:	b510      	push	{r4, lr}
 8012838:	f811 4b01 	ldrb.w	r4, [r1], #1
 801283c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012840:	4291      	cmp	r1, r2
 8012842:	d1f9      	bne.n	8012838 <memcpy+0xe>
 8012844:	bd10      	pop	{r4, pc}

08012846 <quorem>:
 8012846:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801284a:	6903      	ldr	r3, [r0, #16]
 801284c:	690c      	ldr	r4, [r1, #16]
 801284e:	42a3      	cmp	r3, r4
 8012850:	4607      	mov	r7, r0
 8012852:	db7e      	blt.n	8012952 <quorem+0x10c>
 8012854:	3c01      	subs	r4, #1
 8012856:	f101 0814 	add.w	r8, r1, #20
 801285a:	00a3      	lsls	r3, r4, #2
 801285c:	f100 0514 	add.w	r5, r0, #20
 8012860:	9300      	str	r3, [sp, #0]
 8012862:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012866:	9301      	str	r3, [sp, #4]
 8012868:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801286c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012870:	3301      	adds	r3, #1
 8012872:	429a      	cmp	r2, r3
 8012874:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012878:	fbb2 f6f3 	udiv	r6, r2, r3
 801287c:	d32e      	bcc.n	80128dc <quorem+0x96>
 801287e:	f04f 0a00 	mov.w	sl, #0
 8012882:	46c4      	mov	ip, r8
 8012884:	46ae      	mov	lr, r5
 8012886:	46d3      	mov	fp, sl
 8012888:	f85c 3b04 	ldr.w	r3, [ip], #4
 801288c:	b298      	uxth	r0, r3
 801288e:	fb06 a000 	mla	r0, r6, r0, sl
 8012892:	0c02      	lsrs	r2, r0, #16
 8012894:	0c1b      	lsrs	r3, r3, #16
 8012896:	fb06 2303 	mla	r3, r6, r3, r2
 801289a:	f8de 2000 	ldr.w	r2, [lr]
 801289e:	b280      	uxth	r0, r0
 80128a0:	b292      	uxth	r2, r2
 80128a2:	1a12      	subs	r2, r2, r0
 80128a4:	445a      	add	r2, fp
 80128a6:	f8de 0000 	ldr.w	r0, [lr]
 80128aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80128ae:	b29b      	uxth	r3, r3
 80128b0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80128b4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80128b8:	b292      	uxth	r2, r2
 80128ba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80128be:	45e1      	cmp	r9, ip
 80128c0:	f84e 2b04 	str.w	r2, [lr], #4
 80128c4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80128c8:	d2de      	bcs.n	8012888 <quorem+0x42>
 80128ca:	9b00      	ldr	r3, [sp, #0]
 80128cc:	58eb      	ldr	r3, [r5, r3]
 80128ce:	b92b      	cbnz	r3, 80128dc <quorem+0x96>
 80128d0:	9b01      	ldr	r3, [sp, #4]
 80128d2:	3b04      	subs	r3, #4
 80128d4:	429d      	cmp	r5, r3
 80128d6:	461a      	mov	r2, r3
 80128d8:	d32f      	bcc.n	801293a <quorem+0xf4>
 80128da:	613c      	str	r4, [r7, #16]
 80128dc:	4638      	mov	r0, r7
 80128de:	f001 f8c3 	bl	8013a68 <__mcmp>
 80128e2:	2800      	cmp	r0, #0
 80128e4:	db25      	blt.n	8012932 <quorem+0xec>
 80128e6:	4629      	mov	r1, r5
 80128e8:	2000      	movs	r0, #0
 80128ea:	f858 2b04 	ldr.w	r2, [r8], #4
 80128ee:	f8d1 c000 	ldr.w	ip, [r1]
 80128f2:	fa1f fe82 	uxth.w	lr, r2
 80128f6:	fa1f f38c 	uxth.w	r3, ip
 80128fa:	eba3 030e 	sub.w	r3, r3, lr
 80128fe:	4403      	add	r3, r0
 8012900:	0c12      	lsrs	r2, r2, #16
 8012902:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012906:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801290a:	b29b      	uxth	r3, r3
 801290c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012910:	45c1      	cmp	r9, r8
 8012912:	f841 3b04 	str.w	r3, [r1], #4
 8012916:	ea4f 4022 	mov.w	r0, r2, asr #16
 801291a:	d2e6      	bcs.n	80128ea <quorem+0xa4>
 801291c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012920:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012924:	b922      	cbnz	r2, 8012930 <quorem+0xea>
 8012926:	3b04      	subs	r3, #4
 8012928:	429d      	cmp	r5, r3
 801292a:	461a      	mov	r2, r3
 801292c:	d30b      	bcc.n	8012946 <quorem+0x100>
 801292e:	613c      	str	r4, [r7, #16]
 8012930:	3601      	adds	r6, #1
 8012932:	4630      	mov	r0, r6
 8012934:	b003      	add	sp, #12
 8012936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801293a:	6812      	ldr	r2, [r2, #0]
 801293c:	3b04      	subs	r3, #4
 801293e:	2a00      	cmp	r2, #0
 8012940:	d1cb      	bne.n	80128da <quorem+0x94>
 8012942:	3c01      	subs	r4, #1
 8012944:	e7c6      	b.n	80128d4 <quorem+0x8e>
 8012946:	6812      	ldr	r2, [r2, #0]
 8012948:	3b04      	subs	r3, #4
 801294a:	2a00      	cmp	r2, #0
 801294c:	d1ef      	bne.n	801292e <quorem+0xe8>
 801294e:	3c01      	subs	r4, #1
 8012950:	e7ea      	b.n	8012928 <quorem+0xe2>
 8012952:	2000      	movs	r0, #0
 8012954:	e7ee      	b.n	8012934 <quorem+0xee>
	...

08012958 <_dtoa_r>:
 8012958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801295c:	69c7      	ldr	r7, [r0, #28]
 801295e:	b099      	sub	sp, #100	@ 0x64
 8012960:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012964:	ec55 4b10 	vmov	r4, r5, d0
 8012968:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 801296a:	9109      	str	r1, [sp, #36]	@ 0x24
 801296c:	4683      	mov	fp, r0
 801296e:	920e      	str	r2, [sp, #56]	@ 0x38
 8012970:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012972:	b97f      	cbnz	r7, 8012994 <_dtoa_r+0x3c>
 8012974:	2010      	movs	r0, #16
 8012976:	f7fe ffb1 	bl	80118dc <malloc>
 801297a:	4602      	mov	r2, r0
 801297c:	f8cb 001c 	str.w	r0, [fp, #28]
 8012980:	b920      	cbnz	r0, 801298c <_dtoa_r+0x34>
 8012982:	4ba7      	ldr	r3, [pc, #668]	@ (8012c20 <_dtoa_r+0x2c8>)
 8012984:	21ef      	movs	r1, #239	@ 0xef
 8012986:	48a7      	ldr	r0, [pc, #668]	@ (8012c24 <_dtoa_r+0x2cc>)
 8012988:	f001 fbe8 	bl	801415c <__assert_func>
 801298c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012990:	6007      	str	r7, [r0, #0]
 8012992:	60c7      	str	r7, [r0, #12]
 8012994:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012998:	6819      	ldr	r1, [r3, #0]
 801299a:	b159      	cbz	r1, 80129b4 <_dtoa_r+0x5c>
 801299c:	685a      	ldr	r2, [r3, #4]
 801299e:	604a      	str	r2, [r1, #4]
 80129a0:	2301      	movs	r3, #1
 80129a2:	4093      	lsls	r3, r2
 80129a4:	608b      	str	r3, [r1, #8]
 80129a6:	4658      	mov	r0, fp
 80129a8:	f000 fe24 	bl	80135f4 <_Bfree>
 80129ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 80129b0:	2200      	movs	r2, #0
 80129b2:	601a      	str	r2, [r3, #0]
 80129b4:	1e2b      	subs	r3, r5, #0
 80129b6:	bfb9      	ittee	lt
 80129b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80129bc:	9303      	strlt	r3, [sp, #12]
 80129be:	2300      	movge	r3, #0
 80129c0:	6033      	strge	r3, [r6, #0]
 80129c2:	9f03      	ldr	r7, [sp, #12]
 80129c4:	4b98      	ldr	r3, [pc, #608]	@ (8012c28 <_dtoa_r+0x2d0>)
 80129c6:	bfbc      	itt	lt
 80129c8:	2201      	movlt	r2, #1
 80129ca:	6032      	strlt	r2, [r6, #0]
 80129cc:	43bb      	bics	r3, r7
 80129ce:	d112      	bne.n	80129f6 <_dtoa_r+0x9e>
 80129d0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80129d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80129d6:	6013      	str	r3, [r2, #0]
 80129d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80129dc:	4323      	orrs	r3, r4
 80129de:	f000 854d 	beq.w	801347c <_dtoa_r+0xb24>
 80129e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80129e4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8012c3c <_dtoa_r+0x2e4>
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	f000 854f 	beq.w	801348c <_dtoa_r+0xb34>
 80129ee:	f10a 0303 	add.w	r3, sl, #3
 80129f2:	f000 bd49 	b.w	8013488 <_dtoa_r+0xb30>
 80129f6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80129fa:	2200      	movs	r2, #0
 80129fc:	ec51 0b17 	vmov	r0, r1, d7
 8012a00:	2300      	movs	r3, #0
 8012a02:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8012a06:	f7ee f87f 	bl	8000b08 <__aeabi_dcmpeq>
 8012a0a:	4680      	mov	r8, r0
 8012a0c:	b158      	cbz	r0, 8012a26 <_dtoa_r+0xce>
 8012a0e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012a10:	2301      	movs	r3, #1
 8012a12:	6013      	str	r3, [r2, #0]
 8012a14:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012a16:	b113      	cbz	r3, 8012a1e <_dtoa_r+0xc6>
 8012a18:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8012a1a:	4b84      	ldr	r3, [pc, #528]	@ (8012c2c <_dtoa_r+0x2d4>)
 8012a1c:	6013      	str	r3, [r2, #0]
 8012a1e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8012c40 <_dtoa_r+0x2e8>
 8012a22:	f000 bd33 	b.w	801348c <_dtoa_r+0xb34>
 8012a26:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012a2a:	aa16      	add	r2, sp, #88	@ 0x58
 8012a2c:	a917      	add	r1, sp, #92	@ 0x5c
 8012a2e:	4658      	mov	r0, fp
 8012a30:	f001 f8ca 	bl	8013bc8 <__d2b>
 8012a34:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012a38:	4681      	mov	r9, r0
 8012a3a:	2e00      	cmp	r6, #0
 8012a3c:	d077      	beq.n	8012b2e <_dtoa_r+0x1d6>
 8012a3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012a40:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8012a44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012a48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012a4c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012a50:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012a54:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012a58:	4619      	mov	r1, r3
 8012a5a:	2200      	movs	r2, #0
 8012a5c:	4b74      	ldr	r3, [pc, #464]	@ (8012c30 <_dtoa_r+0x2d8>)
 8012a5e:	f7ed fc33 	bl	80002c8 <__aeabi_dsub>
 8012a62:	a369      	add	r3, pc, #420	@ (adr r3, 8012c08 <_dtoa_r+0x2b0>)
 8012a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a68:	f7ed fde6 	bl	8000638 <__aeabi_dmul>
 8012a6c:	a368      	add	r3, pc, #416	@ (adr r3, 8012c10 <_dtoa_r+0x2b8>)
 8012a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a72:	f7ed fc2b 	bl	80002cc <__adddf3>
 8012a76:	4604      	mov	r4, r0
 8012a78:	4630      	mov	r0, r6
 8012a7a:	460d      	mov	r5, r1
 8012a7c:	f7ed fd72 	bl	8000564 <__aeabi_i2d>
 8012a80:	a365      	add	r3, pc, #404	@ (adr r3, 8012c18 <_dtoa_r+0x2c0>)
 8012a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a86:	f7ed fdd7 	bl	8000638 <__aeabi_dmul>
 8012a8a:	4602      	mov	r2, r0
 8012a8c:	460b      	mov	r3, r1
 8012a8e:	4620      	mov	r0, r4
 8012a90:	4629      	mov	r1, r5
 8012a92:	f7ed fc1b 	bl	80002cc <__adddf3>
 8012a96:	4604      	mov	r4, r0
 8012a98:	460d      	mov	r5, r1
 8012a9a:	f7ee f87d 	bl	8000b98 <__aeabi_d2iz>
 8012a9e:	2200      	movs	r2, #0
 8012aa0:	4607      	mov	r7, r0
 8012aa2:	2300      	movs	r3, #0
 8012aa4:	4620      	mov	r0, r4
 8012aa6:	4629      	mov	r1, r5
 8012aa8:	f7ee f838 	bl	8000b1c <__aeabi_dcmplt>
 8012aac:	b140      	cbz	r0, 8012ac0 <_dtoa_r+0x168>
 8012aae:	4638      	mov	r0, r7
 8012ab0:	f7ed fd58 	bl	8000564 <__aeabi_i2d>
 8012ab4:	4622      	mov	r2, r4
 8012ab6:	462b      	mov	r3, r5
 8012ab8:	f7ee f826 	bl	8000b08 <__aeabi_dcmpeq>
 8012abc:	b900      	cbnz	r0, 8012ac0 <_dtoa_r+0x168>
 8012abe:	3f01      	subs	r7, #1
 8012ac0:	2f16      	cmp	r7, #22
 8012ac2:	d851      	bhi.n	8012b68 <_dtoa_r+0x210>
 8012ac4:	4b5b      	ldr	r3, [pc, #364]	@ (8012c34 <_dtoa_r+0x2dc>)
 8012ac6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ace:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012ad2:	f7ee f823 	bl	8000b1c <__aeabi_dcmplt>
 8012ad6:	2800      	cmp	r0, #0
 8012ad8:	d048      	beq.n	8012b6c <_dtoa_r+0x214>
 8012ada:	3f01      	subs	r7, #1
 8012adc:	2300      	movs	r3, #0
 8012ade:	9312      	str	r3, [sp, #72]	@ 0x48
 8012ae0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012ae2:	1b9b      	subs	r3, r3, r6
 8012ae4:	1e5a      	subs	r2, r3, #1
 8012ae6:	bf44      	itt	mi
 8012ae8:	f1c3 0801 	rsbmi	r8, r3, #1
 8012aec:	2300      	movmi	r3, #0
 8012aee:	9208      	str	r2, [sp, #32]
 8012af0:	bf54      	ite	pl
 8012af2:	f04f 0800 	movpl.w	r8, #0
 8012af6:	9308      	strmi	r3, [sp, #32]
 8012af8:	2f00      	cmp	r7, #0
 8012afa:	db39      	blt.n	8012b70 <_dtoa_r+0x218>
 8012afc:	9b08      	ldr	r3, [sp, #32]
 8012afe:	970f      	str	r7, [sp, #60]	@ 0x3c
 8012b00:	443b      	add	r3, r7
 8012b02:	9308      	str	r3, [sp, #32]
 8012b04:	2300      	movs	r3, #0
 8012b06:	930a      	str	r3, [sp, #40]	@ 0x28
 8012b08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b0a:	2b09      	cmp	r3, #9
 8012b0c:	d864      	bhi.n	8012bd8 <_dtoa_r+0x280>
 8012b0e:	2b05      	cmp	r3, #5
 8012b10:	bfc4      	itt	gt
 8012b12:	3b04      	subgt	r3, #4
 8012b14:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8012b16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b18:	f1a3 0302 	sub.w	r3, r3, #2
 8012b1c:	bfcc      	ite	gt
 8012b1e:	2400      	movgt	r4, #0
 8012b20:	2401      	movle	r4, #1
 8012b22:	2b03      	cmp	r3, #3
 8012b24:	d863      	bhi.n	8012bee <_dtoa_r+0x296>
 8012b26:	e8df f003 	tbb	[pc, r3]
 8012b2a:	372a      	.short	0x372a
 8012b2c:	5535      	.short	0x5535
 8012b2e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8012b32:	441e      	add	r6, r3
 8012b34:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012b38:	2b20      	cmp	r3, #32
 8012b3a:	bfc1      	itttt	gt
 8012b3c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012b40:	409f      	lslgt	r7, r3
 8012b42:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012b46:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012b4a:	bfd6      	itet	le
 8012b4c:	f1c3 0320 	rsble	r3, r3, #32
 8012b50:	ea47 0003 	orrgt.w	r0, r7, r3
 8012b54:	fa04 f003 	lslle.w	r0, r4, r3
 8012b58:	f7ed fcf4 	bl	8000544 <__aeabi_ui2d>
 8012b5c:	2201      	movs	r2, #1
 8012b5e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012b62:	3e01      	subs	r6, #1
 8012b64:	9214      	str	r2, [sp, #80]	@ 0x50
 8012b66:	e777      	b.n	8012a58 <_dtoa_r+0x100>
 8012b68:	2301      	movs	r3, #1
 8012b6a:	e7b8      	b.n	8012ade <_dtoa_r+0x186>
 8012b6c:	9012      	str	r0, [sp, #72]	@ 0x48
 8012b6e:	e7b7      	b.n	8012ae0 <_dtoa_r+0x188>
 8012b70:	427b      	negs	r3, r7
 8012b72:	930a      	str	r3, [sp, #40]	@ 0x28
 8012b74:	2300      	movs	r3, #0
 8012b76:	eba8 0807 	sub.w	r8, r8, r7
 8012b7a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012b7c:	e7c4      	b.n	8012b08 <_dtoa_r+0x1b0>
 8012b7e:	2300      	movs	r3, #0
 8012b80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012b82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012b84:	2b00      	cmp	r3, #0
 8012b86:	dc35      	bgt.n	8012bf4 <_dtoa_r+0x29c>
 8012b88:	2301      	movs	r3, #1
 8012b8a:	9300      	str	r3, [sp, #0]
 8012b8c:	9307      	str	r3, [sp, #28]
 8012b8e:	461a      	mov	r2, r3
 8012b90:	920e      	str	r2, [sp, #56]	@ 0x38
 8012b92:	e00b      	b.n	8012bac <_dtoa_r+0x254>
 8012b94:	2301      	movs	r3, #1
 8012b96:	e7f3      	b.n	8012b80 <_dtoa_r+0x228>
 8012b98:	2300      	movs	r3, #0
 8012b9a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012b9c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012b9e:	18fb      	adds	r3, r7, r3
 8012ba0:	9300      	str	r3, [sp, #0]
 8012ba2:	3301      	adds	r3, #1
 8012ba4:	2b01      	cmp	r3, #1
 8012ba6:	9307      	str	r3, [sp, #28]
 8012ba8:	bfb8      	it	lt
 8012baa:	2301      	movlt	r3, #1
 8012bac:	f8db 001c 	ldr.w	r0, [fp, #28]
 8012bb0:	2100      	movs	r1, #0
 8012bb2:	2204      	movs	r2, #4
 8012bb4:	f102 0514 	add.w	r5, r2, #20
 8012bb8:	429d      	cmp	r5, r3
 8012bba:	d91f      	bls.n	8012bfc <_dtoa_r+0x2a4>
 8012bbc:	6041      	str	r1, [r0, #4]
 8012bbe:	4658      	mov	r0, fp
 8012bc0:	f000 fcd8 	bl	8013574 <_Balloc>
 8012bc4:	4682      	mov	sl, r0
 8012bc6:	2800      	cmp	r0, #0
 8012bc8:	d13c      	bne.n	8012c44 <_dtoa_r+0x2ec>
 8012bca:	4b1b      	ldr	r3, [pc, #108]	@ (8012c38 <_dtoa_r+0x2e0>)
 8012bcc:	4602      	mov	r2, r0
 8012bce:	f240 11af 	movw	r1, #431	@ 0x1af
 8012bd2:	e6d8      	b.n	8012986 <_dtoa_r+0x2e>
 8012bd4:	2301      	movs	r3, #1
 8012bd6:	e7e0      	b.n	8012b9a <_dtoa_r+0x242>
 8012bd8:	2401      	movs	r4, #1
 8012bda:	2300      	movs	r3, #0
 8012bdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8012bde:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012be0:	f04f 33ff 	mov.w	r3, #4294967295
 8012be4:	9300      	str	r3, [sp, #0]
 8012be6:	9307      	str	r3, [sp, #28]
 8012be8:	2200      	movs	r2, #0
 8012bea:	2312      	movs	r3, #18
 8012bec:	e7d0      	b.n	8012b90 <_dtoa_r+0x238>
 8012bee:	2301      	movs	r3, #1
 8012bf0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012bf2:	e7f5      	b.n	8012be0 <_dtoa_r+0x288>
 8012bf4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012bf6:	9300      	str	r3, [sp, #0]
 8012bf8:	9307      	str	r3, [sp, #28]
 8012bfa:	e7d7      	b.n	8012bac <_dtoa_r+0x254>
 8012bfc:	3101      	adds	r1, #1
 8012bfe:	0052      	lsls	r2, r2, #1
 8012c00:	e7d8      	b.n	8012bb4 <_dtoa_r+0x25c>
 8012c02:	bf00      	nop
 8012c04:	f3af 8000 	nop.w
 8012c08:	636f4361 	.word	0x636f4361
 8012c0c:	3fd287a7 	.word	0x3fd287a7
 8012c10:	8b60c8b3 	.word	0x8b60c8b3
 8012c14:	3fc68a28 	.word	0x3fc68a28
 8012c18:	509f79fb 	.word	0x509f79fb
 8012c1c:	3fd34413 	.word	0x3fd34413
 8012c20:	080be2b9 	.word	0x080be2b9
 8012c24:	080be2d0 	.word	0x080be2d0
 8012c28:	7ff00000 	.word	0x7ff00000
 8012c2c:	080be289 	.word	0x080be289
 8012c30:	3ff80000 	.word	0x3ff80000
 8012c34:	080be3c8 	.word	0x080be3c8
 8012c38:	080be328 	.word	0x080be328
 8012c3c:	080be2b5 	.word	0x080be2b5
 8012c40:	080be288 	.word	0x080be288
 8012c44:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012c48:	6018      	str	r0, [r3, #0]
 8012c4a:	9b07      	ldr	r3, [sp, #28]
 8012c4c:	2b0e      	cmp	r3, #14
 8012c4e:	f200 80a4 	bhi.w	8012d9a <_dtoa_r+0x442>
 8012c52:	2c00      	cmp	r4, #0
 8012c54:	f000 80a1 	beq.w	8012d9a <_dtoa_r+0x442>
 8012c58:	2f00      	cmp	r7, #0
 8012c5a:	dd33      	ble.n	8012cc4 <_dtoa_r+0x36c>
 8012c5c:	4bad      	ldr	r3, [pc, #692]	@ (8012f14 <_dtoa_r+0x5bc>)
 8012c5e:	f007 020f 	and.w	r2, r7, #15
 8012c62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012c66:	ed93 7b00 	vldr	d7, [r3]
 8012c6a:	05f8      	lsls	r0, r7, #23
 8012c6c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012c70:	ea4f 1427 	mov.w	r4, r7, asr #4
 8012c74:	d516      	bpl.n	8012ca4 <_dtoa_r+0x34c>
 8012c76:	4ba8      	ldr	r3, [pc, #672]	@ (8012f18 <_dtoa_r+0x5c0>)
 8012c78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012c7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012c80:	f7ed fe04 	bl	800088c <__aeabi_ddiv>
 8012c84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012c88:	f004 040f 	and.w	r4, r4, #15
 8012c8c:	2603      	movs	r6, #3
 8012c8e:	4da2      	ldr	r5, [pc, #648]	@ (8012f18 <_dtoa_r+0x5c0>)
 8012c90:	b954      	cbnz	r4, 8012ca8 <_dtoa_r+0x350>
 8012c92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012c96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012c9a:	f7ed fdf7 	bl	800088c <__aeabi_ddiv>
 8012c9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012ca2:	e028      	b.n	8012cf6 <_dtoa_r+0x39e>
 8012ca4:	2602      	movs	r6, #2
 8012ca6:	e7f2      	b.n	8012c8e <_dtoa_r+0x336>
 8012ca8:	07e1      	lsls	r1, r4, #31
 8012caa:	d508      	bpl.n	8012cbe <_dtoa_r+0x366>
 8012cac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012cb0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012cb4:	f7ed fcc0 	bl	8000638 <__aeabi_dmul>
 8012cb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012cbc:	3601      	adds	r6, #1
 8012cbe:	1064      	asrs	r4, r4, #1
 8012cc0:	3508      	adds	r5, #8
 8012cc2:	e7e5      	b.n	8012c90 <_dtoa_r+0x338>
 8012cc4:	f000 80d2 	beq.w	8012e6c <_dtoa_r+0x514>
 8012cc8:	427c      	negs	r4, r7
 8012cca:	4b92      	ldr	r3, [pc, #584]	@ (8012f14 <_dtoa_r+0x5bc>)
 8012ccc:	4d92      	ldr	r5, [pc, #584]	@ (8012f18 <_dtoa_r+0x5c0>)
 8012cce:	f004 020f 	and.w	r2, r4, #15
 8012cd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012cde:	f7ed fcab 	bl	8000638 <__aeabi_dmul>
 8012ce2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012ce6:	1124      	asrs	r4, r4, #4
 8012ce8:	2300      	movs	r3, #0
 8012cea:	2602      	movs	r6, #2
 8012cec:	2c00      	cmp	r4, #0
 8012cee:	f040 80b2 	bne.w	8012e56 <_dtoa_r+0x4fe>
 8012cf2:	2b00      	cmp	r3, #0
 8012cf4:	d1d3      	bne.n	8012c9e <_dtoa_r+0x346>
 8012cf6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012cf8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	f000 80b7 	beq.w	8012e70 <_dtoa_r+0x518>
 8012d02:	4b86      	ldr	r3, [pc, #536]	@ (8012f1c <_dtoa_r+0x5c4>)
 8012d04:	2200      	movs	r2, #0
 8012d06:	4620      	mov	r0, r4
 8012d08:	4629      	mov	r1, r5
 8012d0a:	f7ed ff07 	bl	8000b1c <__aeabi_dcmplt>
 8012d0e:	2800      	cmp	r0, #0
 8012d10:	f000 80ae 	beq.w	8012e70 <_dtoa_r+0x518>
 8012d14:	9b07      	ldr	r3, [sp, #28]
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	f000 80aa 	beq.w	8012e70 <_dtoa_r+0x518>
 8012d1c:	9b00      	ldr	r3, [sp, #0]
 8012d1e:	2b00      	cmp	r3, #0
 8012d20:	dd37      	ble.n	8012d92 <_dtoa_r+0x43a>
 8012d22:	1e7b      	subs	r3, r7, #1
 8012d24:	9304      	str	r3, [sp, #16]
 8012d26:	4620      	mov	r0, r4
 8012d28:	4b7d      	ldr	r3, [pc, #500]	@ (8012f20 <_dtoa_r+0x5c8>)
 8012d2a:	2200      	movs	r2, #0
 8012d2c:	4629      	mov	r1, r5
 8012d2e:	f7ed fc83 	bl	8000638 <__aeabi_dmul>
 8012d32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012d36:	9c00      	ldr	r4, [sp, #0]
 8012d38:	3601      	adds	r6, #1
 8012d3a:	4630      	mov	r0, r6
 8012d3c:	f7ed fc12 	bl	8000564 <__aeabi_i2d>
 8012d40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012d44:	f7ed fc78 	bl	8000638 <__aeabi_dmul>
 8012d48:	4b76      	ldr	r3, [pc, #472]	@ (8012f24 <_dtoa_r+0x5cc>)
 8012d4a:	2200      	movs	r2, #0
 8012d4c:	f7ed fabe 	bl	80002cc <__adddf3>
 8012d50:	4605      	mov	r5, r0
 8012d52:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012d56:	2c00      	cmp	r4, #0
 8012d58:	f040 808d 	bne.w	8012e76 <_dtoa_r+0x51e>
 8012d5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012d60:	4b71      	ldr	r3, [pc, #452]	@ (8012f28 <_dtoa_r+0x5d0>)
 8012d62:	2200      	movs	r2, #0
 8012d64:	f7ed fab0 	bl	80002c8 <__aeabi_dsub>
 8012d68:	4602      	mov	r2, r0
 8012d6a:	460b      	mov	r3, r1
 8012d6c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012d70:	462a      	mov	r2, r5
 8012d72:	4633      	mov	r3, r6
 8012d74:	f7ed fef0 	bl	8000b58 <__aeabi_dcmpgt>
 8012d78:	2800      	cmp	r0, #0
 8012d7a:	f040 828b 	bne.w	8013294 <_dtoa_r+0x93c>
 8012d7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012d82:	462a      	mov	r2, r5
 8012d84:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012d88:	f7ed fec8 	bl	8000b1c <__aeabi_dcmplt>
 8012d8c:	2800      	cmp	r0, #0
 8012d8e:	f040 8128 	bne.w	8012fe2 <_dtoa_r+0x68a>
 8012d92:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8012d96:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8012d9a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	f2c0 815a 	blt.w	8013056 <_dtoa_r+0x6fe>
 8012da2:	2f0e      	cmp	r7, #14
 8012da4:	f300 8157 	bgt.w	8013056 <_dtoa_r+0x6fe>
 8012da8:	4b5a      	ldr	r3, [pc, #360]	@ (8012f14 <_dtoa_r+0x5bc>)
 8012daa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012dae:	ed93 7b00 	vldr	d7, [r3]
 8012db2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012db4:	2b00      	cmp	r3, #0
 8012db6:	ed8d 7b00 	vstr	d7, [sp]
 8012dba:	da03      	bge.n	8012dc4 <_dtoa_r+0x46c>
 8012dbc:	9b07      	ldr	r3, [sp, #28]
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	f340 8101 	ble.w	8012fc6 <_dtoa_r+0x66e>
 8012dc4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8012dc8:	4656      	mov	r6, sl
 8012dca:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012dce:	4620      	mov	r0, r4
 8012dd0:	4629      	mov	r1, r5
 8012dd2:	f7ed fd5b 	bl	800088c <__aeabi_ddiv>
 8012dd6:	f7ed fedf 	bl	8000b98 <__aeabi_d2iz>
 8012dda:	4680      	mov	r8, r0
 8012ddc:	f7ed fbc2 	bl	8000564 <__aeabi_i2d>
 8012de0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012de4:	f7ed fc28 	bl	8000638 <__aeabi_dmul>
 8012de8:	4602      	mov	r2, r0
 8012dea:	460b      	mov	r3, r1
 8012dec:	4620      	mov	r0, r4
 8012dee:	4629      	mov	r1, r5
 8012df0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012df4:	f7ed fa68 	bl	80002c8 <__aeabi_dsub>
 8012df8:	f806 4b01 	strb.w	r4, [r6], #1
 8012dfc:	9d07      	ldr	r5, [sp, #28]
 8012dfe:	eba6 040a 	sub.w	r4, r6, sl
 8012e02:	42a5      	cmp	r5, r4
 8012e04:	4602      	mov	r2, r0
 8012e06:	460b      	mov	r3, r1
 8012e08:	f040 8117 	bne.w	801303a <_dtoa_r+0x6e2>
 8012e0c:	f7ed fa5e 	bl	80002cc <__adddf3>
 8012e10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012e14:	4604      	mov	r4, r0
 8012e16:	460d      	mov	r5, r1
 8012e18:	f7ed fe9e 	bl	8000b58 <__aeabi_dcmpgt>
 8012e1c:	2800      	cmp	r0, #0
 8012e1e:	f040 80f9 	bne.w	8013014 <_dtoa_r+0x6bc>
 8012e22:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012e26:	4620      	mov	r0, r4
 8012e28:	4629      	mov	r1, r5
 8012e2a:	f7ed fe6d 	bl	8000b08 <__aeabi_dcmpeq>
 8012e2e:	b118      	cbz	r0, 8012e38 <_dtoa_r+0x4e0>
 8012e30:	f018 0f01 	tst.w	r8, #1
 8012e34:	f040 80ee 	bne.w	8013014 <_dtoa_r+0x6bc>
 8012e38:	4649      	mov	r1, r9
 8012e3a:	4658      	mov	r0, fp
 8012e3c:	f000 fbda 	bl	80135f4 <_Bfree>
 8012e40:	2300      	movs	r3, #0
 8012e42:	7033      	strb	r3, [r6, #0]
 8012e44:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012e46:	3701      	adds	r7, #1
 8012e48:	601f      	str	r7, [r3, #0]
 8012e4a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012e4c:	2b00      	cmp	r3, #0
 8012e4e:	f000 831d 	beq.w	801348c <_dtoa_r+0xb34>
 8012e52:	601e      	str	r6, [r3, #0]
 8012e54:	e31a      	b.n	801348c <_dtoa_r+0xb34>
 8012e56:	07e2      	lsls	r2, r4, #31
 8012e58:	d505      	bpl.n	8012e66 <_dtoa_r+0x50e>
 8012e5a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012e5e:	f7ed fbeb 	bl	8000638 <__aeabi_dmul>
 8012e62:	3601      	adds	r6, #1
 8012e64:	2301      	movs	r3, #1
 8012e66:	1064      	asrs	r4, r4, #1
 8012e68:	3508      	adds	r5, #8
 8012e6a:	e73f      	b.n	8012cec <_dtoa_r+0x394>
 8012e6c:	2602      	movs	r6, #2
 8012e6e:	e742      	b.n	8012cf6 <_dtoa_r+0x39e>
 8012e70:	9c07      	ldr	r4, [sp, #28]
 8012e72:	9704      	str	r7, [sp, #16]
 8012e74:	e761      	b.n	8012d3a <_dtoa_r+0x3e2>
 8012e76:	4b27      	ldr	r3, [pc, #156]	@ (8012f14 <_dtoa_r+0x5bc>)
 8012e78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012e7a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012e7e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012e82:	4454      	add	r4, sl
 8012e84:	2900      	cmp	r1, #0
 8012e86:	d053      	beq.n	8012f30 <_dtoa_r+0x5d8>
 8012e88:	4928      	ldr	r1, [pc, #160]	@ (8012f2c <_dtoa_r+0x5d4>)
 8012e8a:	2000      	movs	r0, #0
 8012e8c:	f7ed fcfe 	bl	800088c <__aeabi_ddiv>
 8012e90:	4633      	mov	r3, r6
 8012e92:	462a      	mov	r2, r5
 8012e94:	f7ed fa18 	bl	80002c8 <__aeabi_dsub>
 8012e98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8012e9c:	4656      	mov	r6, sl
 8012e9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012ea2:	f7ed fe79 	bl	8000b98 <__aeabi_d2iz>
 8012ea6:	4605      	mov	r5, r0
 8012ea8:	f7ed fb5c 	bl	8000564 <__aeabi_i2d>
 8012eac:	4602      	mov	r2, r0
 8012eae:	460b      	mov	r3, r1
 8012eb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012eb4:	f7ed fa08 	bl	80002c8 <__aeabi_dsub>
 8012eb8:	3530      	adds	r5, #48	@ 0x30
 8012eba:	4602      	mov	r2, r0
 8012ebc:	460b      	mov	r3, r1
 8012ebe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012ec2:	f806 5b01 	strb.w	r5, [r6], #1
 8012ec6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8012eca:	f7ed fe27 	bl	8000b1c <__aeabi_dcmplt>
 8012ece:	2800      	cmp	r0, #0
 8012ed0:	d171      	bne.n	8012fb6 <_dtoa_r+0x65e>
 8012ed2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012ed6:	4911      	ldr	r1, [pc, #68]	@ (8012f1c <_dtoa_r+0x5c4>)
 8012ed8:	2000      	movs	r0, #0
 8012eda:	f7ed f9f5 	bl	80002c8 <__aeabi_dsub>
 8012ede:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8012ee2:	f7ed fe1b 	bl	8000b1c <__aeabi_dcmplt>
 8012ee6:	2800      	cmp	r0, #0
 8012ee8:	f040 8095 	bne.w	8013016 <_dtoa_r+0x6be>
 8012eec:	42a6      	cmp	r6, r4
 8012eee:	f43f af50 	beq.w	8012d92 <_dtoa_r+0x43a>
 8012ef2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8012ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8012f20 <_dtoa_r+0x5c8>)
 8012ef8:	2200      	movs	r2, #0
 8012efa:	f7ed fb9d 	bl	8000638 <__aeabi_dmul>
 8012efe:	4b08      	ldr	r3, [pc, #32]	@ (8012f20 <_dtoa_r+0x5c8>)
 8012f00:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8012f04:	2200      	movs	r2, #0
 8012f06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012f0a:	f7ed fb95 	bl	8000638 <__aeabi_dmul>
 8012f0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012f12:	e7c4      	b.n	8012e9e <_dtoa_r+0x546>
 8012f14:	080be3c8 	.word	0x080be3c8
 8012f18:	080be3a0 	.word	0x080be3a0
 8012f1c:	3ff00000 	.word	0x3ff00000
 8012f20:	40240000 	.word	0x40240000
 8012f24:	401c0000 	.word	0x401c0000
 8012f28:	40140000 	.word	0x40140000
 8012f2c:	3fe00000 	.word	0x3fe00000
 8012f30:	4631      	mov	r1, r6
 8012f32:	4628      	mov	r0, r5
 8012f34:	f7ed fb80 	bl	8000638 <__aeabi_dmul>
 8012f38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8012f3c:	9415      	str	r4, [sp, #84]	@ 0x54
 8012f3e:	4656      	mov	r6, sl
 8012f40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012f44:	f7ed fe28 	bl	8000b98 <__aeabi_d2iz>
 8012f48:	4605      	mov	r5, r0
 8012f4a:	f7ed fb0b 	bl	8000564 <__aeabi_i2d>
 8012f4e:	4602      	mov	r2, r0
 8012f50:	460b      	mov	r3, r1
 8012f52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012f56:	f7ed f9b7 	bl	80002c8 <__aeabi_dsub>
 8012f5a:	3530      	adds	r5, #48	@ 0x30
 8012f5c:	f806 5b01 	strb.w	r5, [r6], #1
 8012f60:	4602      	mov	r2, r0
 8012f62:	460b      	mov	r3, r1
 8012f64:	42a6      	cmp	r6, r4
 8012f66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012f6a:	f04f 0200 	mov.w	r2, #0
 8012f6e:	d124      	bne.n	8012fba <_dtoa_r+0x662>
 8012f70:	4bac      	ldr	r3, [pc, #688]	@ (8013224 <_dtoa_r+0x8cc>)
 8012f72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8012f76:	f7ed f9a9 	bl	80002cc <__adddf3>
 8012f7a:	4602      	mov	r2, r0
 8012f7c:	460b      	mov	r3, r1
 8012f7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012f82:	f7ed fde9 	bl	8000b58 <__aeabi_dcmpgt>
 8012f86:	2800      	cmp	r0, #0
 8012f88:	d145      	bne.n	8013016 <_dtoa_r+0x6be>
 8012f8a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8012f8e:	49a5      	ldr	r1, [pc, #660]	@ (8013224 <_dtoa_r+0x8cc>)
 8012f90:	2000      	movs	r0, #0
 8012f92:	f7ed f999 	bl	80002c8 <__aeabi_dsub>
 8012f96:	4602      	mov	r2, r0
 8012f98:	460b      	mov	r3, r1
 8012f9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012f9e:	f7ed fdbd 	bl	8000b1c <__aeabi_dcmplt>
 8012fa2:	2800      	cmp	r0, #0
 8012fa4:	f43f aef5 	beq.w	8012d92 <_dtoa_r+0x43a>
 8012fa8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8012faa:	1e73      	subs	r3, r6, #1
 8012fac:	9315      	str	r3, [sp, #84]	@ 0x54
 8012fae:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012fb2:	2b30      	cmp	r3, #48	@ 0x30
 8012fb4:	d0f8      	beq.n	8012fa8 <_dtoa_r+0x650>
 8012fb6:	9f04      	ldr	r7, [sp, #16]
 8012fb8:	e73e      	b.n	8012e38 <_dtoa_r+0x4e0>
 8012fba:	4b9b      	ldr	r3, [pc, #620]	@ (8013228 <_dtoa_r+0x8d0>)
 8012fbc:	f7ed fb3c 	bl	8000638 <__aeabi_dmul>
 8012fc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012fc4:	e7bc      	b.n	8012f40 <_dtoa_r+0x5e8>
 8012fc6:	d10c      	bne.n	8012fe2 <_dtoa_r+0x68a>
 8012fc8:	4b98      	ldr	r3, [pc, #608]	@ (801322c <_dtoa_r+0x8d4>)
 8012fca:	2200      	movs	r2, #0
 8012fcc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012fd0:	f7ed fb32 	bl	8000638 <__aeabi_dmul>
 8012fd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012fd8:	f7ed fdb4 	bl	8000b44 <__aeabi_dcmpge>
 8012fdc:	2800      	cmp	r0, #0
 8012fde:	f000 8157 	beq.w	8013290 <_dtoa_r+0x938>
 8012fe2:	2400      	movs	r4, #0
 8012fe4:	4625      	mov	r5, r4
 8012fe6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012fe8:	43db      	mvns	r3, r3
 8012fea:	9304      	str	r3, [sp, #16]
 8012fec:	4656      	mov	r6, sl
 8012fee:	2700      	movs	r7, #0
 8012ff0:	4621      	mov	r1, r4
 8012ff2:	4658      	mov	r0, fp
 8012ff4:	f000 fafe 	bl	80135f4 <_Bfree>
 8012ff8:	2d00      	cmp	r5, #0
 8012ffa:	d0dc      	beq.n	8012fb6 <_dtoa_r+0x65e>
 8012ffc:	b12f      	cbz	r7, 801300a <_dtoa_r+0x6b2>
 8012ffe:	42af      	cmp	r7, r5
 8013000:	d003      	beq.n	801300a <_dtoa_r+0x6b2>
 8013002:	4639      	mov	r1, r7
 8013004:	4658      	mov	r0, fp
 8013006:	f000 faf5 	bl	80135f4 <_Bfree>
 801300a:	4629      	mov	r1, r5
 801300c:	4658      	mov	r0, fp
 801300e:	f000 faf1 	bl	80135f4 <_Bfree>
 8013012:	e7d0      	b.n	8012fb6 <_dtoa_r+0x65e>
 8013014:	9704      	str	r7, [sp, #16]
 8013016:	4633      	mov	r3, r6
 8013018:	461e      	mov	r6, r3
 801301a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801301e:	2a39      	cmp	r2, #57	@ 0x39
 8013020:	d107      	bne.n	8013032 <_dtoa_r+0x6da>
 8013022:	459a      	cmp	sl, r3
 8013024:	d1f8      	bne.n	8013018 <_dtoa_r+0x6c0>
 8013026:	9a04      	ldr	r2, [sp, #16]
 8013028:	3201      	adds	r2, #1
 801302a:	9204      	str	r2, [sp, #16]
 801302c:	2230      	movs	r2, #48	@ 0x30
 801302e:	f88a 2000 	strb.w	r2, [sl]
 8013032:	781a      	ldrb	r2, [r3, #0]
 8013034:	3201      	adds	r2, #1
 8013036:	701a      	strb	r2, [r3, #0]
 8013038:	e7bd      	b.n	8012fb6 <_dtoa_r+0x65e>
 801303a:	4b7b      	ldr	r3, [pc, #492]	@ (8013228 <_dtoa_r+0x8d0>)
 801303c:	2200      	movs	r2, #0
 801303e:	f7ed fafb 	bl	8000638 <__aeabi_dmul>
 8013042:	2200      	movs	r2, #0
 8013044:	2300      	movs	r3, #0
 8013046:	4604      	mov	r4, r0
 8013048:	460d      	mov	r5, r1
 801304a:	f7ed fd5d 	bl	8000b08 <__aeabi_dcmpeq>
 801304e:	2800      	cmp	r0, #0
 8013050:	f43f aebb 	beq.w	8012dca <_dtoa_r+0x472>
 8013054:	e6f0      	b.n	8012e38 <_dtoa_r+0x4e0>
 8013056:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8013058:	2a00      	cmp	r2, #0
 801305a:	f000 80db 	beq.w	8013214 <_dtoa_r+0x8bc>
 801305e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013060:	2a01      	cmp	r2, #1
 8013062:	f300 80bf 	bgt.w	80131e4 <_dtoa_r+0x88c>
 8013066:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8013068:	2a00      	cmp	r2, #0
 801306a:	f000 80b7 	beq.w	80131dc <_dtoa_r+0x884>
 801306e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8013072:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8013074:	4646      	mov	r6, r8
 8013076:	9a08      	ldr	r2, [sp, #32]
 8013078:	2101      	movs	r1, #1
 801307a:	441a      	add	r2, r3
 801307c:	4658      	mov	r0, fp
 801307e:	4498      	add	r8, r3
 8013080:	9208      	str	r2, [sp, #32]
 8013082:	f000 fb6b 	bl	801375c <__i2b>
 8013086:	4605      	mov	r5, r0
 8013088:	b15e      	cbz	r6, 80130a2 <_dtoa_r+0x74a>
 801308a:	9b08      	ldr	r3, [sp, #32]
 801308c:	2b00      	cmp	r3, #0
 801308e:	dd08      	ble.n	80130a2 <_dtoa_r+0x74a>
 8013090:	42b3      	cmp	r3, r6
 8013092:	9a08      	ldr	r2, [sp, #32]
 8013094:	bfa8      	it	ge
 8013096:	4633      	movge	r3, r6
 8013098:	eba8 0803 	sub.w	r8, r8, r3
 801309c:	1af6      	subs	r6, r6, r3
 801309e:	1ad3      	subs	r3, r2, r3
 80130a0:	9308      	str	r3, [sp, #32]
 80130a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80130a4:	b1f3      	cbz	r3, 80130e4 <_dtoa_r+0x78c>
 80130a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80130a8:	2b00      	cmp	r3, #0
 80130aa:	f000 80b7 	beq.w	801321c <_dtoa_r+0x8c4>
 80130ae:	b18c      	cbz	r4, 80130d4 <_dtoa_r+0x77c>
 80130b0:	4629      	mov	r1, r5
 80130b2:	4622      	mov	r2, r4
 80130b4:	4658      	mov	r0, fp
 80130b6:	f000 fc11 	bl	80138dc <__pow5mult>
 80130ba:	464a      	mov	r2, r9
 80130bc:	4601      	mov	r1, r0
 80130be:	4605      	mov	r5, r0
 80130c0:	4658      	mov	r0, fp
 80130c2:	f000 fb61 	bl	8013788 <__multiply>
 80130c6:	4649      	mov	r1, r9
 80130c8:	9004      	str	r0, [sp, #16]
 80130ca:	4658      	mov	r0, fp
 80130cc:	f000 fa92 	bl	80135f4 <_Bfree>
 80130d0:	9b04      	ldr	r3, [sp, #16]
 80130d2:	4699      	mov	r9, r3
 80130d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80130d6:	1b1a      	subs	r2, r3, r4
 80130d8:	d004      	beq.n	80130e4 <_dtoa_r+0x78c>
 80130da:	4649      	mov	r1, r9
 80130dc:	4658      	mov	r0, fp
 80130de:	f000 fbfd 	bl	80138dc <__pow5mult>
 80130e2:	4681      	mov	r9, r0
 80130e4:	2101      	movs	r1, #1
 80130e6:	4658      	mov	r0, fp
 80130e8:	f000 fb38 	bl	801375c <__i2b>
 80130ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80130ee:	4604      	mov	r4, r0
 80130f0:	2b00      	cmp	r3, #0
 80130f2:	f000 81cf 	beq.w	8013494 <_dtoa_r+0xb3c>
 80130f6:	461a      	mov	r2, r3
 80130f8:	4601      	mov	r1, r0
 80130fa:	4658      	mov	r0, fp
 80130fc:	f000 fbee 	bl	80138dc <__pow5mult>
 8013100:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013102:	2b01      	cmp	r3, #1
 8013104:	4604      	mov	r4, r0
 8013106:	f300 8095 	bgt.w	8013234 <_dtoa_r+0x8dc>
 801310a:	9b02      	ldr	r3, [sp, #8]
 801310c:	2b00      	cmp	r3, #0
 801310e:	f040 8087 	bne.w	8013220 <_dtoa_r+0x8c8>
 8013112:	9b03      	ldr	r3, [sp, #12]
 8013114:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013118:	2b00      	cmp	r3, #0
 801311a:	f040 8089 	bne.w	8013230 <_dtoa_r+0x8d8>
 801311e:	9b03      	ldr	r3, [sp, #12]
 8013120:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013124:	0d1b      	lsrs	r3, r3, #20
 8013126:	051b      	lsls	r3, r3, #20
 8013128:	b12b      	cbz	r3, 8013136 <_dtoa_r+0x7de>
 801312a:	9b08      	ldr	r3, [sp, #32]
 801312c:	3301      	adds	r3, #1
 801312e:	9308      	str	r3, [sp, #32]
 8013130:	f108 0801 	add.w	r8, r8, #1
 8013134:	2301      	movs	r3, #1
 8013136:	930a      	str	r3, [sp, #40]	@ 0x28
 8013138:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801313a:	2b00      	cmp	r3, #0
 801313c:	f000 81b0 	beq.w	80134a0 <_dtoa_r+0xb48>
 8013140:	6923      	ldr	r3, [r4, #16]
 8013142:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013146:	6918      	ldr	r0, [r3, #16]
 8013148:	f000 fabc 	bl	80136c4 <__hi0bits>
 801314c:	f1c0 0020 	rsb	r0, r0, #32
 8013150:	9b08      	ldr	r3, [sp, #32]
 8013152:	4418      	add	r0, r3
 8013154:	f010 001f 	ands.w	r0, r0, #31
 8013158:	d077      	beq.n	801324a <_dtoa_r+0x8f2>
 801315a:	f1c0 0320 	rsb	r3, r0, #32
 801315e:	2b04      	cmp	r3, #4
 8013160:	dd6b      	ble.n	801323a <_dtoa_r+0x8e2>
 8013162:	9b08      	ldr	r3, [sp, #32]
 8013164:	f1c0 001c 	rsb	r0, r0, #28
 8013168:	4403      	add	r3, r0
 801316a:	4480      	add	r8, r0
 801316c:	4406      	add	r6, r0
 801316e:	9308      	str	r3, [sp, #32]
 8013170:	f1b8 0f00 	cmp.w	r8, #0
 8013174:	dd05      	ble.n	8013182 <_dtoa_r+0x82a>
 8013176:	4649      	mov	r1, r9
 8013178:	4642      	mov	r2, r8
 801317a:	4658      	mov	r0, fp
 801317c:	f000 fc08 	bl	8013990 <__lshift>
 8013180:	4681      	mov	r9, r0
 8013182:	9b08      	ldr	r3, [sp, #32]
 8013184:	2b00      	cmp	r3, #0
 8013186:	dd05      	ble.n	8013194 <_dtoa_r+0x83c>
 8013188:	4621      	mov	r1, r4
 801318a:	461a      	mov	r2, r3
 801318c:	4658      	mov	r0, fp
 801318e:	f000 fbff 	bl	8013990 <__lshift>
 8013192:	4604      	mov	r4, r0
 8013194:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013196:	2b00      	cmp	r3, #0
 8013198:	d059      	beq.n	801324e <_dtoa_r+0x8f6>
 801319a:	4621      	mov	r1, r4
 801319c:	4648      	mov	r0, r9
 801319e:	f000 fc63 	bl	8013a68 <__mcmp>
 80131a2:	2800      	cmp	r0, #0
 80131a4:	da53      	bge.n	801324e <_dtoa_r+0x8f6>
 80131a6:	1e7b      	subs	r3, r7, #1
 80131a8:	9304      	str	r3, [sp, #16]
 80131aa:	4649      	mov	r1, r9
 80131ac:	2300      	movs	r3, #0
 80131ae:	220a      	movs	r2, #10
 80131b0:	4658      	mov	r0, fp
 80131b2:	f000 fa41 	bl	8013638 <__multadd>
 80131b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80131b8:	4681      	mov	r9, r0
 80131ba:	2b00      	cmp	r3, #0
 80131bc:	f000 8172 	beq.w	80134a4 <_dtoa_r+0xb4c>
 80131c0:	2300      	movs	r3, #0
 80131c2:	4629      	mov	r1, r5
 80131c4:	220a      	movs	r2, #10
 80131c6:	4658      	mov	r0, fp
 80131c8:	f000 fa36 	bl	8013638 <__multadd>
 80131cc:	9b00      	ldr	r3, [sp, #0]
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	4605      	mov	r5, r0
 80131d2:	dc67      	bgt.n	80132a4 <_dtoa_r+0x94c>
 80131d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80131d6:	2b02      	cmp	r3, #2
 80131d8:	dc41      	bgt.n	801325e <_dtoa_r+0x906>
 80131da:	e063      	b.n	80132a4 <_dtoa_r+0x94c>
 80131dc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80131de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80131e2:	e746      	b.n	8013072 <_dtoa_r+0x71a>
 80131e4:	9b07      	ldr	r3, [sp, #28]
 80131e6:	1e5c      	subs	r4, r3, #1
 80131e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80131ea:	42a3      	cmp	r3, r4
 80131ec:	bfbf      	itttt	lt
 80131ee:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80131f0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80131f2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80131f4:	1ae3      	sublt	r3, r4, r3
 80131f6:	bfb4      	ite	lt
 80131f8:	18d2      	addlt	r2, r2, r3
 80131fa:	1b1c      	subge	r4, r3, r4
 80131fc:	9b07      	ldr	r3, [sp, #28]
 80131fe:	bfbc      	itt	lt
 8013200:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8013202:	2400      	movlt	r4, #0
 8013204:	2b00      	cmp	r3, #0
 8013206:	bfb5      	itete	lt
 8013208:	eba8 0603 	sublt.w	r6, r8, r3
 801320c:	9b07      	ldrge	r3, [sp, #28]
 801320e:	2300      	movlt	r3, #0
 8013210:	4646      	movge	r6, r8
 8013212:	e730      	b.n	8013076 <_dtoa_r+0x71e>
 8013214:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8013216:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8013218:	4646      	mov	r6, r8
 801321a:	e735      	b.n	8013088 <_dtoa_r+0x730>
 801321c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801321e:	e75c      	b.n	80130da <_dtoa_r+0x782>
 8013220:	2300      	movs	r3, #0
 8013222:	e788      	b.n	8013136 <_dtoa_r+0x7de>
 8013224:	3fe00000 	.word	0x3fe00000
 8013228:	40240000 	.word	0x40240000
 801322c:	40140000 	.word	0x40140000
 8013230:	9b02      	ldr	r3, [sp, #8]
 8013232:	e780      	b.n	8013136 <_dtoa_r+0x7de>
 8013234:	2300      	movs	r3, #0
 8013236:	930a      	str	r3, [sp, #40]	@ 0x28
 8013238:	e782      	b.n	8013140 <_dtoa_r+0x7e8>
 801323a:	d099      	beq.n	8013170 <_dtoa_r+0x818>
 801323c:	9a08      	ldr	r2, [sp, #32]
 801323e:	331c      	adds	r3, #28
 8013240:	441a      	add	r2, r3
 8013242:	4498      	add	r8, r3
 8013244:	441e      	add	r6, r3
 8013246:	9208      	str	r2, [sp, #32]
 8013248:	e792      	b.n	8013170 <_dtoa_r+0x818>
 801324a:	4603      	mov	r3, r0
 801324c:	e7f6      	b.n	801323c <_dtoa_r+0x8e4>
 801324e:	9b07      	ldr	r3, [sp, #28]
 8013250:	9704      	str	r7, [sp, #16]
 8013252:	2b00      	cmp	r3, #0
 8013254:	dc20      	bgt.n	8013298 <_dtoa_r+0x940>
 8013256:	9300      	str	r3, [sp, #0]
 8013258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801325a:	2b02      	cmp	r3, #2
 801325c:	dd1e      	ble.n	801329c <_dtoa_r+0x944>
 801325e:	9b00      	ldr	r3, [sp, #0]
 8013260:	2b00      	cmp	r3, #0
 8013262:	f47f aec0 	bne.w	8012fe6 <_dtoa_r+0x68e>
 8013266:	4621      	mov	r1, r4
 8013268:	2205      	movs	r2, #5
 801326a:	4658      	mov	r0, fp
 801326c:	f000 f9e4 	bl	8013638 <__multadd>
 8013270:	4601      	mov	r1, r0
 8013272:	4604      	mov	r4, r0
 8013274:	4648      	mov	r0, r9
 8013276:	f000 fbf7 	bl	8013a68 <__mcmp>
 801327a:	2800      	cmp	r0, #0
 801327c:	f77f aeb3 	ble.w	8012fe6 <_dtoa_r+0x68e>
 8013280:	4656      	mov	r6, sl
 8013282:	2331      	movs	r3, #49	@ 0x31
 8013284:	f806 3b01 	strb.w	r3, [r6], #1
 8013288:	9b04      	ldr	r3, [sp, #16]
 801328a:	3301      	adds	r3, #1
 801328c:	9304      	str	r3, [sp, #16]
 801328e:	e6ae      	b.n	8012fee <_dtoa_r+0x696>
 8013290:	9c07      	ldr	r4, [sp, #28]
 8013292:	9704      	str	r7, [sp, #16]
 8013294:	4625      	mov	r5, r4
 8013296:	e7f3      	b.n	8013280 <_dtoa_r+0x928>
 8013298:	9b07      	ldr	r3, [sp, #28]
 801329a:	9300      	str	r3, [sp, #0]
 801329c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801329e:	2b00      	cmp	r3, #0
 80132a0:	f000 8104 	beq.w	80134ac <_dtoa_r+0xb54>
 80132a4:	2e00      	cmp	r6, #0
 80132a6:	dd05      	ble.n	80132b4 <_dtoa_r+0x95c>
 80132a8:	4629      	mov	r1, r5
 80132aa:	4632      	mov	r2, r6
 80132ac:	4658      	mov	r0, fp
 80132ae:	f000 fb6f 	bl	8013990 <__lshift>
 80132b2:	4605      	mov	r5, r0
 80132b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80132b6:	2b00      	cmp	r3, #0
 80132b8:	d05a      	beq.n	8013370 <_dtoa_r+0xa18>
 80132ba:	6869      	ldr	r1, [r5, #4]
 80132bc:	4658      	mov	r0, fp
 80132be:	f000 f959 	bl	8013574 <_Balloc>
 80132c2:	4606      	mov	r6, r0
 80132c4:	b928      	cbnz	r0, 80132d2 <_dtoa_r+0x97a>
 80132c6:	4b84      	ldr	r3, [pc, #528]	@ (80134d8 <_dtoa_r+0xb80>)
 80132c8:	4602      	mov	r2, r0
 80132ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80132ce:	f7ff bb5a 	b.w	8012986 <_dtoa_r+0x2e>
 80132d2:	692a      	ldr	r2, [r5, #16]
 80132d4:	3202      	adds	r2, #2
 80132d6:	0092      	lsls	r2, r2, #2
 80132d8:	f105 010c 	add.w	r1, r5, #12
 80132dc:	300c      	adds	r0, #12
 80132de:	f7ff faa4 	bl	801282a <memcpy>
 80132e2:	2201      	movs	r2, #1
 80132e4:	4631      	mov	r1, r6
 80132e6:	4658      	mov	r0, fp
 80132e8:	f000 fb52 	bl	8013990 <__lshift>
 80132ec:	f10a 0301 	add.w	r3, sl, #1
 80132f0:	9307      	str	r3, [sp, #28]
 80132f2:	9b00      	ldr	r3, [sp, #0]
 80132f4:	4453      	add	r3, sl
 80132f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80132f8:	9b02      	ldr	r3, [sp, #8]
 80132fa:	f003 0301 	and.w	r3, r3, #1
 80132fe:	462f      	mov	r7, r5
 8013300:	930a      	str	r3, [sp, #40]	@ 0x28
 8013302:	4605      	mov	r5, r0
 8013304:	9b07      	ldr	r3, [sp, #28]
 8013306:	4621      	mov	r1, r4
 8013308:	3b01      	subs	r3, #1
 801330a:	4648      	mov	r0, r9
 801330c:	9300      	str	r3, [sp, #0]
 801330e:	f7ff fa9a 	bl	8012846 <quorem>
 8013312:	4639      	mov	r1, r7
 8013314:	9002      	str	r0, [sp, #8]
 8013316:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801331a:	4648      	mov	r0, r9
 801331c:	f000 fba4 	bl	8013a68 <__mcmp>
 8013320:	462a      	mov	r2, r5
 8013322:	9008      	str	r0, [sp, #32]
 8013324:	4621      	mov	r1, r4
 8013326:	4658      	mov	r0, fp
 8013328:	f000 fbba 	bl	8013aa0 <__mdiff>
 801332c:	68c2      	ldr	r2, [r0, #12]
 801332e:	4606      	mov	r6, r0
 8013330:	bb02      	cbnz	r2, 8013374 <_dtoa_r+0xa1c>
 8013332:	4601      	mov	r1, r0
 8013334:	4648      	mov	r0, r9
 8013336:	f000 fb97 	bl	8013a68 <__mcmp>
 801333a:	4602      	mov	r2, r0
 801333c:	4631      	mov	r1, r6
 801333e:	4658      	mov	r0, fp
 8013340:	920e      	str	r2, [sp, #56]	@ 0x38
 8013342:	f000 f957 	bl	80135f4 <_Bfree>
 8013346:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013348:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801334a:	9e07      	ldr	r6, [sp, #28]
 801334c:	ea43 0102 	orr.w	r1, r3, r2
 8013350:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013352:	4319      	orrs	r1, r3
 8013354:	d110      	bne.n	8013378 <_dtoa_r+0xa20>
 8013356:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801335a:	d029      	beq.n	80133b0 <_dtoa_r+0xa58>
 801335c:	9b08      	ldr	r3, [sp, #32]
 801335e:	2b00      	cmp	r3, #0
 8013360:	dd02      	ble.n	8013368 <_dtoa_r+0xa10>
 8013362:	9b02      	ldr	r3, [sp, #8]
 8013364:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8013368:	9b00      	ldr	r3, [sp, #0]
 801336a:	f883 8000 	strb.w	r8, [r3]
 801336e:	e63f      	b.n	8012ff0 <_dtoa_r+0x698>
 8013370:	4628      	mov	r0, r5
 8013372:	e7bb      	b.n	80132ec <_dtoa_r+0x994>
 8013374:	2201      	movs	r2, #1
 8013376:	e7e1      	b.n	801333c <_dtoa_r+0x9e4>
 8013378:	9b08      	ldr	r3, [sp, #32]
 801337a:	2b00      	cmp	r3, #0
 801337c:	db04      	blt.n	8013388 <_dtoa_r+0xa30>
 801337e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013380:	430b      	orrs	r3, r1
 8013382:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013384:	430b      	orrs	r3, r1
 8013386:	d120      	bne.n	80133ca <_dtoa_r+0xa72>
 8013388:	2a00      	cmp	r2, #0
 801338a:	dded      	ble.n	8013368 <_dtoa_r+0xa10>
 801338c:	4649      	mov	r1, r9
 801338e:	2201      	movs	r2, #1
 8013390:	4658      	mov	r0, fp
 8013392:	f000 fafd 	bl	8013990 <__lshift>
 8013396:	4621      	mov	r1, r4
 8013398:	4681      	mov	r9, r0
 801339a:	f000 fb65 	bl	8013a68 <__mcmp>
 801339e:	2800      	cmp	r0, #0
 80133a0:	dc03      	bgt.n	80133aa <_dtoa_r+0xa52>
 80133a2:	d1e1      	bne.n	8013368 <_dtoa_r+0xa10>
 80133a4:	f018 0f01 	tst.w	r8, #1
 80133a8:	d0de      	beq.n	8013368 <_dtoa_r+0xa10>
 80133aa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80133ae:	d1d8      	bne.n	8013362 <_dtoa_r+0xa0a>
 80133b0:	9a00      	ldr	r2, [sp, #0]
 80133b2:	2339      	movs	r3, #57	@ 0x39
 80133b4:	7013      	strb	r3, [r2, #0]
 80133b6:	4633      	mov	r3, r6
 80133b8:	461e      	mov	r6, r3
 80133ba:	3b01      	subs	r3, #1
 80133bc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80133c0:	2a39      	cmp	r2, #57	@ 0x39
 80133c2:	d052      	beq.n	801346a <_dtoa_r+0xb12>
 80133c4:	3201      	adds	r2, #1
 80133c6:	701a      	strb	r2, [r3, #0]
 80133c8:	e612      	b.n	8012ff0 <_dtoa_r+0x698>
 80133ca:	2a00      	cmp	r2, #0
 80133cc:	dd07      	ble.n	80133de <_dtoa_r+0xa86>
 80133ce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80133d2:	d0ed      	beq.n	80133b0 <_dtoa_r+0xa58>
 80133d4:	9a00      	ldr	r2, [sp, #0]
 80133d6:	f108 0301 	add.w	r3, r8, #1
 80133da:	7013      	strb	r3, [r2, #0]
 80133dc:	e608      	b.n	8012ff0 <_dtoa_r+0x698>
 80133de:	9b07      	ldr	r3, [sp, #28]
 80133e0:	9a07      	ldr	r2, [sp, #28]
 80133e2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80133e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80133e8:	4293      	cmp	r3, r2
 80133ea:	d028      	beq.n	801343e <_dtoa_r+0xae6>
 80133ec:	4649      	mov	r1, r9
 80133ee:	2300      	movs	r3, #0
 80133f0:	220a      	movs	r2, #10
 80133f2:	4658      	mov	r0, fp
 80133f4:	f000 f920 	bl	8013638 <__multadd>
 80133f8:	42af      	cmp	r7, r5
 80133fa:	4681      	mov	r9, r0
 80133fc:	f04f 0300 	mov.w	r3, #0
 8013400:	f04f 020a 	mov.w	r2, #10
 8013404:	4639      	mov	r1, r7
 8013406:	4658      	mov	r0, fp
 8013408:	d107      	bne.n	801341a <_dtoa_r+0xac2>
 801340a:	f000 f915 	bl	8013638 <__multadd>
 801340e:	4607      	mov	r7, r0
 8013410:	4605      	mov	r5, r0
 8013412:	9b07      	ldr	r3, [sp, #28]
 8013414:	3301      	adds	r3, #1
 8013416:	9307      	str	r3, [sp, #28]
 8013418:	e774      	b.n	8013304 <_dtoa_r+0x9ac>
 801341a:	f000 f90d 	bl	8013638 <__multadd>
 801341e:	4629      	mov	r1, r5
 8013420:	4607      	mov	r7, r0
 8013422:	2300      	movs	r3, #0
 8013424:	220a      	movs	r2, #10
 8013426:	4658      	mov	r0, fp
 8013428:	f000 f906 	bl	8013638 <__multadd>
 801342c:	4605      	mov	r5, r0
 801342e:	e7f0      	b.n	8013412 <_dtoa_r+0xaba>
 8013430:	9b00      	ldr	r3, [sp, #0]
 8013432:	2b00      	cmp	r3, #0
 8013434:	bfcc      	ite	gt
 8013436:	461e      	movgt	r6, r3
 8013438:	2601      	movle	r6, #1
 801343a:	4456      	add	r6, sl
 801343c:	2700      	movs	r7, #0
 801343e:	4649      	mov	r1, r9
 8013440:	2201      	movs	r2, #1
 8013442:	4658      	mov	r0, fp
 8013444:	f000 faa4 	bl	8013990 <__lshift>
 8013448:	4621      	mov	r1, r4
 801344a:	4681      	mov	r9, r0
 801344c:	f000 fb0c 	bl	8013a68 <__mcmp>
 8013450:	2800      	cmp	r0, #0
 8013452:	dcb0      	bgt.n	80133b6 <_dtoa_r+0xa5e>
 8013454:	d102      	bne.n	801345c <_dtoa_r+0xb04>
 8013456:	f018 0f01 	tst.w	r8, #1
 801345a:	d1ac      	bne.n	80133b6 <_dtoa_r+0xa5e>
 801345c:	4633      	mov	r3, r6
 801345e:	461e      	mov	r6, r3
 8013460:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013464:	2a30      	cmp	r2, #48	@ 0x30
 8013466:	d0fa      	beq.n	801345e <_dtoa_r+0xb06>
 8013468:	e5c2      	b.n	8012ff0 <_dtoa_r+0x698>
 801346a:	459a      	cmp	sl, r3
 801346c:	d1a4      	bne.n	80133b8 <_dtoa_r+0xa60>
 801346e:	9b04      	ldr	r3, [sp, #16]
 8013470:	3301      	adds	r3, #1
 8013472:	9304      	str	r3, [sp, #16]
 8013474:	2331      	movs	r3, #49	@ 0x31
 8013476:	f88a 3000 	strb.w	r3, [sl]
 801347a:	e5b9      	b.n	8012ff0 <_dtoa_r+0x698>
 801347c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801347e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80134dc <_dtoa_r+0xb84>
 8013482:	b11b      	cbz	r3, 801348c <_dtoa_r+0xb34>
 8013484:	f10a 0308 	add.w	r3, sl, #8
 8013488:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801348a:	6013      	str	r3, [r2, #0]
 801348c:	4650      	mov	r0, sl
 801348e:	b019      	add	sp, #100	@ 0x64
 8013490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013494:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013496:	2b01      	cmp	r3, #1
 8013498:	f77f ae37 	ble.w	801310a <_dtoa_r+0x7b2>
 801349c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801349e:	930a      	str	r3, [sp, #40]	@ 0x28
 80134a0:	2001      	movs	r0, #1
 80134a2:	e655      	b.n	8013150 <_dtoa_r+0x7f8>
 80134a4:	9b00      	ldr	r3, [sp, #0]
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	f77f aed6 	ble.w	8013258 <_dtoa_r+0x900>
 80134ac:	4656      	mov	r6, sl
 80134ae:	4621      	mov	r1, r4
 80134b0:	4648      	mov	r0, r9
 80134b2:	f7ff f9c8 	bl	8012846 <quorem>
 80134b6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80134ba:	f806 8b01 	strb.w	r8, [r6], #1
 80134be:	9b00      	ldr	r3, [sp, #0]
 80134c0:	eba6 020a 	sub.w	r2, r6, sl
 80134c4:	4293      	cmp	r3, r2
 80134c6:	ddb3      	ble.n	8013430 <_dtoa_r+0xad8>
 80134c8:	4649      	mov	r1, r9
 80134ca:	2300      	movs	r3, #0
 80134cc:	220a      	movs	r2, #10
 80134ce:	4658      	mov	r0, fp
 80134d0:	f000 f8b2 	bl	8013638 <__multadd>
 80134d4:	4681      	mov	r9, r0
 80134d6:	e7ea      	b.n	80134ae <_dtoa_r+0xb56>
 80134d8:	080be328 	.word	0x080be328
 80134dc:	080be2ac 	.word	0x080be2ac

080134e0 <_free_r>:
 80134e0:	b538      	push	{r3, r4, r5, lr}
 80134e2:	4605      	mov	r5, r0
 80134e4:	2900      	cmp	r1, #0
 80134e6:	d041      	beq.n	801356c <_free_r+0x8c>
 80134e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80134ec:	1f0c      	subs	r4, r1, #4
 80134ee:	2b00      	cmp	r3, #0
 80134f0:	bfb8      	it	lt
 80134f2:	18e4      	addlt	r4, r4, r3
 80134f4:	f7fe fa9c 	bl	8011a30 <__malloc_lock>
 80134f8:	4a1d      	ldr	r2, [pc, #116]	@ (8013570 <_free_r+0x90>)
 80134fa:	6813      	ldr	r3, [r2, #0]
 80134fc:	b933      	cbnz	r3, 801350c <_free_r+0x2c>
 80134fe:	6063      	str	r3, [r4, #4]
 8013500:	6014      	str	r4, [r2, #0]
 8013502:	4628      	mov	r0, r5
 8013504:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013508:	f7fe ba98 	b.w	8011a3c <__malloc_unlock>
 801350c:	42a3      	cmp	r3, r4
 801350e:	d908      	bls.n	8013522 <_free_r+0x42>
 8013510:	6820      	ldr	r0, [r4, #0]
 8013512:	1821      	adds	r1, r4, r0
 8013514:	428b      	cmp	r3, r1
 8013516:	bf01      	itttt	eq
 8013518:	6819      	ldreq	r1, [r3, #0]
 801351a:	685b      	ldreq	r3, [r3, #4]
 801351c:	1809      	addeq	r1, r1, r0
 801351e:	6021      	streq	r1, [r4, #0]
 8013520:	e7ed      	b.n	80134fe <_free_r+0x1e>
 8013522:	461a      	mov	r2, r3
 8013524:	685b      	ldr	r3, [r3, #4]
 8013526:	b10b      	cbz	r3, 801352c <_free_r+0x4c>
 8013528:	42a3      	cmp	r3, r4
 801352a:	d9fa      	bls.n	8013522 <_free_r+0x42>
 801352c:	6811      	ldr	r1, [r2, #0]
 801352e:	1850      	adds	r0, r2, r1
 8013530:	42a0      	cmp	r0, r4
 8013532:	d10b      	bne.n	801354c <_free_r+0x6c>
 8013534:	6820      	ldr	r0, [r4, #0]
 8013536:	4401      	add	r1, r0
 8013538:	1850      	adds	r0, r2, r1
 801353a:	4283      	cmp	r3, r0
 801353c:	6011      	str	r1, [r2, #0]
 801353e:	d1e0      	bne.n	8013502 <_free_r+0x22>
 8013540:	6818      	ldr	r0, [r3, #0]
 8013542:	685b      	ldr	r3, [r3, #4]
 8013544:	6053      	str	r3, [r2, #4]
 8013546:	4408      	add	r0, r1
 8013548:	6010      	str	r0, [r2, #0]
 801354a:	e7da      	b.n	8013502 <_free_r+0x22>
 801354c:	d902      	bls.n	8013554 <_free_r+0x74>
 801354e:	230c      	movs	r3, #12
 8013550:	602b      	str	r3, [r5, #0]
 8013552:	e7d6      	b.n	8013502 <_free_r+0x22>
 8013554:	6820      	ldr	r0, [r4, #0]
 8013556:	1821      	adds	r1, r4, r0
 8013558:	428b      	cmp	r3, r1
 801355a:	bf04      	itt	eq
 801355c:	6819      	ldreq	r1, [r3, #0]
 801355e:	685b      	ldreq	r3, [r3, #4]
 8013560:	6063      	str	r3, [r4, #4]
 8013562:	bf04      	itt	eq
 8013564:	1809      	addeq	r1, r1, r0
 8013566:	6021      	streq	r1, [r4, #0]
 8013568:	6054      	str	r4, [r2, #4]
 801356a:	e7ca      	b.n	8013502 <_free_r+0x22>
 801356c:	bd38      	pop	{r3, r4, r5, pc}
 801356e:	bf00      	nop
 8013570:	20005e94 	.word	0x20005e94

08013574 <_Balloc>:
 8013574:	b570      	push	{r4, r5, r6, lr}
 8013576:	69c6      	ldr	r6, [r0, #28]
 8013578:	4604      	mov	r4, r0
 801357a:	460d      	mov	r5, r1
 801357c:	b976      	cbnz	r6, 801359c <_Balloc+0x28>
 801357e:	2010      	movs	r0, #16
 8013580:	f7fe f9ac 	bl	80118dc <malloc>
 8013584:	4602      	mov	r2, r0
 8013586:	61e0      	str	r0, [r4, #28]
 8013588:	b920      	cbnz	r0, 8013594 <_Balloc+0x20>
 801358a:	4b18      	ldr	r3, [pc, #96]	@ (80135ec <_Balloc+0x78>)
 801358c:	4818      	ldr	r0, [pc, #96]	@ (80135f0 <_Balloc+0x7c>)
 801358e:	216b      	movs	r1, #107	@ 0x6b
 8013590:	f000 fde4 	bl	801415c <__assert_func>
 8013594:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013598:	6006      	str	r6, [r0, #0]
 801359a:	60c6      	str	r6, [r0, #12]
 801359c:	69e6      	ldr	r6, [r4, #28]
 801359e:	68f3      	ldr	r3, [r6, #12]
 80135a0:	b183      	cbz	r3, 80135c4 <_Balloc+0x50>
 80135a2:	69e3      	ldr	r3, [r4, #28]
 80135a4:	68db      	ldr	r3, [r3, #12]
 80135a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80135aa:	b9b8      	cbnz	r0, 80135dc <_Balloc+0x68>
 80135ac:	2101      	movs	r1, #1
 80135ae:	fa01 f605 	lsl.w	r6, r1, r5
 80135b2:	1d72      	adds	r2, r6, #5
 80135b4:	0092      	lsls	r2, r2, #2
 80135b6:	4620      	mov	r0, r4
 80135b8:	f000 fdee 	bl	8014198 <_calloc_r>
 80135bc:	b160      	cbz	r0, 80135d8 <_Balloc+0x64>
 80135be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80135c2:	e00e      	b.n	80135e2 <_Balloc+0x6e>
 80135c4:	2221      	movs	r2, #33	@ 0x21
 80135c6:	2104      	movs	r1, #4
 80135c8:	4620      	mov	r0, r4
 80135ca:	f000 fde5 	bl	8014198 <_calloc_r>
 80135ce:	69e3      	ldr	r3, [r4, #28]
 80135d0:	60f0      	str	r0, [r6, #12]
 80135d2:	68db      	ldr	r3, [r3, #12]
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	d1e4      	bne.n	80135a2 <_Balloc+0x2e>
 80135d8:	2000      	movs	r0, #0
 80135da:	bd70      	pop	{r4, r5, r6, pc}
 80135dc:	6802      	ldr	r2, [r0, #0]
 80135de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80135e2:	2300      	movs	r3, #0
 80135e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80135e8:	e7f7      	b.n	80135da <_Balloc+0x66>
 80135ea:	bf00      	nop
 80135ec:	080be2b9 	.word	0x080be2b9
 80135f0:	080be339 	.word	0x080be339

080135f4 <_Bfree>:
 80135f4:	b570      	push	{r4, r5, r6, lr}
 80135f6:	69c6      	ldr	r6, [r0, #28]
 80135f8:	4605      	mov	r5, r0
 80135fa:	460c      	mov	r4, r1
 80135fc:	b976      	cbnz	r6, 801361c <_Bfree+0x28>
 80135fe:	2010      	movs	r0, #16
 8013600:	f7fe f96c 	bl	80118dc <malloc>
 8013604:	4602      	mov	r2, r0
 8013606:	61e8      	str	r0, [r5, #28]
 8013608:	b920      	cbnz	r0, 8013614 <_Bfree+0x20>
 801360a:	4b09      	ldr	r3, [pc, #36]	@ (8013630 <_Bfree+0x3c>)
 801360c:	4809      	ldr	r0, [pc, #36]	@ (8013634 <_Bfree+0x40>)
 801360e:	218f      	movs	r1, #143	@ 0x8f
 8013610:	f000 fda4 	bl	801415c <__assert_func>
 8013614:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013618:	6006      	str	r6, [r0, #0]
 801361a:	60c6      	str	r6, [r0, #12]
 801361c:	b13c      	cbz	r4, 801362e <_Bfree+0x3a>
 801361e:	69eb      	ldr	r3, [r5, #28]
 8013620:	6862      	ldr	r2, [r4, #4]
 8013622:	68db      	ldr	r3, [r3, #12]
 8013624:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013628:	6021      	str	r1, [r4, #0]
 801362a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801362e:	bd70      	pop	{r4, r5, r6, pc}
 8013630:	080be2b9 	.word	0x080be2b9
 8013634:	080be339 	.word	0x080be339

08013638 <__multadd>:
 8013638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801363c:	690d      	ldr	r5, [r1, #16]
 801363e:	4607      	mov	r7, r0
 8013640:	460c      	mov	r4, r1
 8013642:	461e      	mov	r6, r3
 8013644:	f101 0c14 	add.w	ip, r1, #20
 8013648:	2000      	movs	r0, #0
 801364a:	f8dc 3000 	ldr.w	r3, [ip]
 801364e:	b299      	uxth	r1, r3
 8013650:	fb02 6101 	mla	r1, r2, r1, r6
 8013654:	0c1e      	lsrs	r6, r3, #16
 8013656:	0c0b      	lsrs	r3, r1, #16
 8013658:	fb02 3306 	mla	r3, r2, r6, r3
 801365c:	b289      	uxth	r1, r1
 801365e:	3001      	adds	r0, #1
 8013660:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013664:	4285      	cmp	r5, r0
 8013666:	f84c 1b04 	str.w	r1, [ip], #4
 801366a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801366e:	dcec      	bgt.n	801364a <__multadd+0x12>
 8013670:	b30e      	cbz	r6, 80136b6 <__multadd+0x7e>
 8013672:	68a3      	ldr	r3, [r4, #8]
 8013674:	42ab      	cmp	r3, r5
 8013676:	dc19      	bgt.n	80136ac <__multadd+0x74>
 8013678:	6861      	ldr	r1, [r4, #4]
 801367a:	4638      	mov	r0, r7
 801367c:	3101      	adds	r1, #1
 801367e:	f7ff ff79 	bl	8013574 <_Balloc>
 8013682:	4680      	mov	r8, r0
 8013684:	b928      	cbnz	r0, 8013692 <__multadd+0x5a>
 8013686:	4602      	mov	r2, r0
 8013688:	4b0c      	ldr	r3, [pc, #48]	@ (80136bc <__multadd+0x84>)
 801368a:	480d      	ldr	r0, [pc, #52]	@ (80136c0 <__multadd+0x88>)
 801368c:	21ba      	movs	r1, #186	@ 0xba
 801368e:	f000 fd65 	bl	801415c <__assert_func>
 8013692:	6922      	ldr	r2, [r4, #16]
 8013694:	3202      	adds	r2, #2
 8013696:	f104 010c 	add.w	r1, r4, #12
 801369a:	0092      	lsls	r2, r2, #2
 801369c:	300c      	adds	r0, #12
 801369e:	f7ff f8c4 	bl	801282a <memcpy>
 80136a2:	4621      	mov	r1, r4
 80136a4:	4638      	mov	r0, r7
 80136a6:	f7ff ffa5 	bl	80135f4 <_Bfree>
 80136aa:	4644      	mov	r4, r8
 80136ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80136b0:	3501      	adds	r5, #1
 80136b2:	615e      	str	r6, [r3, #20]
 80136b4:	6125      	str	r5, [r4, #16]
 80136b6:	4620      	mov	r0, r4
 80136b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136bc:	080be328 	.word	0x080be328
 80136c0:	080be339 	.word	0x080be339

080136c4 <__hi0bits>:
 80136c4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80136c8:	4603      	mov	r3, r0
 80136ca:	bf36      	itet	cc
 80136cc:	0403      	lslcc	r3, r0, #16
 80136ce:	2000      	movcs	r0, #0
 80136d0:	2010      	movcc	r0, #16
 80136d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80136d6:	bf3c      	itt	cc
 80136d8:	021b      	lslcc	r3, r3, #8
 80136da:	3008      	addcc	r0, #8
 80136dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80136e0:	bf3c      	itt	cc
 80136e2:	011b      	lslcc	r3, r3, #4
 80136e4:	3004      	addcc	r0, #4
 80136e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80136ea:	bf3c      	itt	cc
 80136ec:	009b      	lslcc	r3, r3, #2
 80136ee:	3002      	addcc	r0, #2
 80136f0:	2b00      	cmp	r3, #0
 80136f2:	db05      	blt.n	8013700 <__hi0bits+0x3c>
 80136f4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80136f8:	f100 0001 	add.w	r0, r0, #1
 80136fc:	bf08      	it	eq
 80136fe:	2020      	moveq	r0, #32
 8013700:	4770      	bx	lr

08013702 <__lo0bits>:
 8013702:	6803      	ldr	r3, [r0, #0]
 8013704:	4602      	mov	r2, r0
 8013706:	f013 0007 	ands.w	r0, r3, #7
 801370a:	d00b      	beq.n	8013724 <__lo0bits+0x22>
 801370c:	07d9      	lsls	r1, r3, #31
 801370e:	d421      	bmi.n	8013754 <__lo0bits+0x52>
 8013710:	0798      	lsls	r0, r3, #30
 8013712:	bf49      	itett	mi
 8013714:	085b      	lsrmi	r3, r3, #1
 8013716:	089b      	lsrpl	r3, r3, #2
 8013718:	2001      	movmi	r0, #1
 801371a:	6013      	strmi	r3, [r2, #0]
 801371c:	bf5c      	itt	pl
 801371e:	6013      	strpl	r3, [r2, #0]
 8013720:	2002      	movpl	r0, #2
 8013722:	4770      	bx	lr
 8013724:	b299      	uxth	r1, r3
 8013726:	b909      	cbnz	r1, 801372c <__lo0bits+0x2a>
 8013728:	0c1b      	lsrs	r3, r3, #16
 801372a:	2010      	movs	r0, #16
 801372c:	b2d9      	uxtb	r1, r3
 801372e:	b909      	cbnz	r1, 8013734 <__lo0bits+0x32>
 8013730:	3008      	adds	r0, #8
 8013732:	0a1b      	lsrs	r3, r3, #8
 8013734:	0719      	lsls	r1, r3, #28
 8013736:	bf04      	itt	eq
 8013738:	091b      	lsreq	r3, r3, #4
 801373a:	3004      	addeq	r0, #4
 801373c:	0799      	lsls	r1, r3, #30
 801373e:	bf04      	itt	eq
 8013740:	089b      	lsreq	r3, r3, #2
 8013742:	3002      	addeq	r0, #2
 8013744:	07d9      	lsls	r1, r3, #31
 8013746:	d403      	bmi.n	8013750 <__lo0bits+0x4e>
 8013748:	085b      	lsrs	r3, r3, #1
 801374a:	f100 0001 	add.w	r0, r0, #1
 801374e:	d003      	beq.n	8013758 <__lo0bits+0x56>
 8013750:	6013      	str	r3, [r2, #0]
 8013752:	4770      	bx	lr
 8013754:	2000      	movs	r0, #0
 8013756:	4770      	bx	lr
 8013758:	2020      	movs	r0, #32
 801375a:	4770      	bx	lr

0801375c <__i2b>:
 801375c:	b510      	push	{r4, lr}
 801375e:	460c      	mov	r4, r1
 8013760:	2101      	movs	r1, #1
 8013762:	f7ff ff07 	bl	8013574 <_Balloc>
 8013766:	4602      	mov	r2, r0
 8013768:	b928      	cbnz	r0, 8013776 <__i2b+0x1a>
 801376a:	4b05      	ldr	r3, [pc, #20]	@ (8013780 <__i2b+0x24>)
 801376c:	4805      	ldr	r0, [pc, #20]	@ (8013784 <__i2b+0x28>)
 801376e:	f240 1145 	movw	r1, #325	@ 0x145
 8013772:	f000 fcf3 	bl	801415c <__assert_func>
 8013776:	2301      	movs	r3, #1
 8013778:	6144      	str	r4, [r0, #20]
 801377a:	6103      	str	r3, [r0, #16]
 801377c:	bd10      	pop	{r4, pc}
 801377e:	bf00      	nop
 8013780:	080be328 	.word	0x080be328
 8013784:	080be339 	.word	0x080be339

08013788 <__multiply>:
 8013788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801378c:	4614      	mov	r4, r2
 801378e:	690a      	ldr	r2, [r1, #16]
 8013790:	6923      	ldr	r3, [r4, #16]
 8013792:	429a      	cmp	r2, r3
 8013794:	bfa8      	it	ge
 8013796:	4623      	movge	r3, r4
 8013798:	460f      	mov	r7, r1
 801379a:	bfa4      	itt	ge
 801379c:	460c      	movge	r4, r1
 801379e:	461f      	movge	r7, r3
 80137a0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80137a4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80137a8:	68a3      	ldr	r3, [r4, #8]
 80137aa:	6861      	ldr	r1, [r4, #4]
 80137ac:	eb0a 0609 	add.w	r6, sl, r9
 80137b0:	42b3      	cmp	r3, r6
 80137b2:	b085      	sub	sp, #20
 80137b4:	bfb8      	it	lt
 80137b6:	3101      	addlt	r1, #1
 80137b8:	f7ff fedc 	bl	8013574 <_Balloc>
 80137bc:	b930      	cbnz	r0, 80137cc <__multiply+0x44>
 80137be:	4602      	mov	r2, r0
 80137c0:	4b44      	ldr	r3, [pc, #272]	@ (80138d4 <__multiply+0x14c>)
 80137c2:	4845      	ldr	r0, [pc, #276]	@ (80138d8 <__multiply+0x150>)
 80137c4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80137c8:	f000 fcc8 	bl	801415c <__assert_func>
 80137cc:	f100 0514 	add.w	r5, r0, #20
 80137d0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80137d4:	462b      	mov	r3, r5
 80137d6:	2200      	movs	r2, #0
 80137d8:	4543      	cmp	r3, r8
 80137da:	d321      	bcc.n	8013820 <__multiply+0x98>
 80137dc:	f107 0114 	add.w	r1, r7, #20
 80137e0:	f104 0214 	add.w	r2, r4, #20
 80137e4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80137e8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80137ec:	9302      	str	r3, [sp, #8]
 80137ee:	1b13      	subs	r3, r2, r4
 80137f0:	3b15      	subs	r3, #21
 80137f2:	f023 0303 	bic.w	r3, r3, #3
 80137f6:	3304      	adds	r3, #4
 80137f8:	f104 0715 	add.w	r7, r4, #21
 80137fc:	42ba      	cmp	r2, r7
 80137fe:	bf38      	it	cc
 8013800:	2304      	movcc	r3, #4
 8013802:	9301      	str	r3, [sp, #4]
 8013804:	9b02      	ldr	r3, [sp, #8]
 8013806:	9103      	str	r1, [sp, #12]
 8013808:	428b      	cmp	r3, r1
 801380a:	d80c      	bhi.n	8013826 <__multiply+0x9e>
 801380c:	2e00      	cmp	r6, #0
 801380e:	dd03      	ble.n	8013818 <__multiply+0x90>
 8013810:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013814:	2b00      	cmp	r3, #0
 8013816:	d05b      	beq.n	80138d0 <__multiply+0x148>
 8013818:	6106      	str	r6, [r0, #16]
 801381a:	b005      	add	sp, #20
 801381c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013820:	f843 2b04 	str.w	r2, [r3], #4
 8013824:	e7d8      	b.n	80137d8 <__multiply+0x50>
 8013826:	f8b1 a000 	ldrh.w	sl, [r1]
 801382a:	f1ba 0f00 	cmp.w	sl, #0
 801382e:	d024      	beq.n	801387a <__multiply+0xf2>
 8013830:	f104 0e14 	add.w	lr, r4, #20
 8013834:	46a9      	mov	r9, r5
 8013836:	f04f 0c00 	mov.w	ip, #0
 801383a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801383e:	f8d9 3000 	ldr.w	r3, [r9]
 8013842:	fa1f fb87 	uxth.w	fp, r7
 8013846:	b29b      	uxth	r3, r3
 8013848:	fb0a 330b 	mla	r3, sl, fp, r3
 801384c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8013850:	f8d9 7000 	ldr.w	r7, [r9]
 8013854:	4463      	add	r3, ip
 8013856:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801385a:	fb0a c70b 	mla	r7, sl, fp, ip
 801385e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8013862:	b29b      	uxth	r3, r3
 8013864:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013868:	4572      	cmp	r2, lr
 801386a:	f849 3b04 	str.w	r3, [r9], #4
 801386e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013872:	d8e2      	bhi.n	801383a <__multiply+0xb2>
 8013874:	9b01      	ldr	r3, [sp, #4]
 8013876:	f845 c003 	str.w	ip, [r5, r3]
 801387a:	9b03      	ldr	r3, [sp, #12]
 801387c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013880:	3104      	adds	r1, #4
 8013882:	f1b9 0f00 	cmp.w	r9, #0
 8013886:	d021      	beq.n	80138cc <__multiply+0x144>
 8013888:	682b      	ldr	r3, [r5, #0]
 801388a:	f104 0c14 	add.w	ip, r4, #20
 801388e:	46ae      	mov	lr, r5
 8013890:	f04f 0a00 	mov.w	sl, #0
 8013894:	f8bc b000 	ldrh.w	fp, [ip]
 8013898:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801389c:	fb09 770b 	mla	r7, r9, fp, r7
 80138a0:	4457      	add	r7, sl
 80138a2:	b29b      	uxth	r3, r3
 80138a4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80138a8:	f84e 3b04 	str.w	r3, [lr], #4
 80138ac:	f85c 3b04 	ldr.w	r3, [ip], #4
 80138b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80138b4:	f8be 3000 	ldrh.w	r3, [lr]
 80138b8:	fb09 330a 	mla	r3, r9, sl, r3
 80138bc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80138c0:	4562      	cmp	r2, ip
 80138c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80138c6:	d8e5      	bhi.n	8013894 <__multiply+0x10c>
 80138c8:	9f01      	ldr	r7, [sp, #4]
 80138ca:	51eb      	str	r3, [r5, r7]
 80138cc:	3504      	adds	r5, #4
 80138ce:	e799      	b.n	8013804 <__multiply+0x7c>
 80138d0:	3e01      	subs	r6, #1
 80138d2:	e79b      	b.n	801380c <__multiply+0x84>
 80138d4:	080be328 	.word	0x080be328
 80138d8:	080be339 	.word	0x080be339

080138dc <__pow5mult>:
 80138dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80138e0:	4615      	mov	r5, r2
 80138e2:	f012 0203 	ands.w	r2, r2, #3
 80138e6:	4607      	mov	r7, r0
 80138e8:	460e      	mov	r6, r1
 80138ea:	d007      	beq.n	80138fc <__pow5mult+0x20>
 80138ec:	4c25      	ldr	r4, [pc, #148]	@ (8013984 <__pow5mult+0xa8>)
 80138ee:	3a01      	subs	r2, #1
 80138f0:	2300      	movs	r3, #0
 80138f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80138f6:	f7ff fe9f 	bl	8013638 <__multadd>
 80138fa:	4606      	mov	r6, r0
 80138fc:	10ad      	asrs	r5, r5, #2
 80138fe:	d03d      	beq.n	801397c <__pow5mult+0xa0>
 8013900:	69fc      	ldr	r4, [r7, #28]
 8013902:	b97c      	cbnz	r4, 8013924 <__pow5mult+0x48>
 8013904:	2010      	movs	r0, #16
 8013906:	f7fd ffe9 	bl	80118dc <malloc>
 801390a:	4602      	mov	r2, r0
 801390c:	61f8      	str	r0, [r7, #28]
 801390e:	b928      	cbnz	r0, 801391c <__pow5mult+0x40>
 8013910:	4b1d      	ldr	r3, [pc, #116]	@ (8013988 <__pow5mult+0xac>)
 8013912:	481e      	ldr	r0, [pc, #120]	@ (801398c <__pow5mult+0xb0>)
 8013914:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013918:	f000 fc20 	bl	801415c <__assert_func>
 801391c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013920:	6004      	str	r4, [r0, #0]
 8013922:	60c4      	str	r4, [r0, #12]
 8013924:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013928:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801392c:	b94c      	cbnz	r4, 8013942 <__pow5mult+0x66>
 801392e:	f240 2171 	movw	r1, #625	@ 0x271
 8013932:	4638      	mov	r0, r7
 8013934:	f7ff ff12 	bl	801375c <__i2b>
 8013938:	2300      	movs	r3, #0
 801393a:	f8c8 0008 	str.w	r0, [r8, #8]
 801393e:	4604      	mov	r4, r0
 8013940:	6003      	str	r3, [r0, #0]
 8013942:	f04f 0900 	mov.w	r9, #0
 8013946:	07eb      	lsls	r3, r5, #31
 8013948:	d50a      	bpl.n	8013960 <__pow5mult+0x84>
 801394a:	4631      	mov	r1, r6
 801394c:	4622      	mov	r2, r4
 801394e:	4638      	mov	r0, r7
 8013950:	f7ff ff1a 	bl	8013788 <__multiply>
 8013954:	4631      	mov	r1, r6
 8013956:	4680      	mov	r8, r0
 8013958:	4638      	mov	r0, r7
 801395a:	f7ff fe4b 	bl	80135f4 <_Bfree>
 801395e:	4646      	mov	r6, r8
 8013960:	106d      	asrs	r5, r5, #1
 8013962:	d00b      	beq.n	801397c <__pow5mult+0xa0>
 8013964:	6820      	ldr	r0, [r4, #0]
 8013966:	b938      	cbnz	r0, 8013978 <__pow5mult+0x9c>
 8013968:	4622      	mov	r2, r4
 801396a:	4621      	mov	r1, r4
 801396c:	4638      	mov	r0, r7
 801396e:	f7ff ff0b 	bl	8013788 <__multiply>
 8013972:	6020      	str	r0, [r4, #0]
 8013974:	f8c0 9000 	str.w	r9, [r0]
 8013978:	4604      	mov	r4, r0
 801397a:	e7e4      	b.n	8013946 <__pow5mult+0x6a>
 801397c:	4630      	mov	r0, r6
 801397e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013982:	bf00      	nop
 8013984:	080be394 	.word	0x080be394
 8013988:	080be2b9 	.word	0x080be2b9
 801398c:	080be339 	.word	0x080be339

08013990 <__lshift>:
 8013990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013994:	460c      	mov	r4, r1
 8013996:	6849      	ldr	r1, [r1, #4]
 8013998:	6923      	ldr	r3, [r4, #16]
 801399a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801399e:	68a3      	ldr	r3, [r4, #8]
 80139a0:	4607      	mov	r7, r0
 80139a2:	4691      	mov	r9, r2
 80139a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80139a8:	f108 0601 	add.w	r6, r8, #1
 80139ac:	42b3      	cmp	r3, r6
 80139ae:	db0b      	blt.n	80139c8 <__lshift+0x38>
 80139b0:	4638      	mov	r0, r7
 80139b2:	f7ff fddf 	bl	8013574 <_Balloc>
 80139b6:	4605      	mov	r5, r0
 80139b8:	b948      	cbnz	r0, 80139ce <__lshift+0x3e>
 80139ba:	4602      	mov	r2, r0
 80139bc:	4b28      	ldr	r3, [pc, #160]	@ (8013a60 <__lshift+0xd0>)
 80139be:	4829      	ldr	r0, [pc, #164]	@ (8013a64 <__lshift+0xd4>)
 80139c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80139c4:	f000 fbca 	bl	801415c <__assert_func>
 80139c8:	3101      	adds	r1, #1
 80139ca:	005b      	lsls	r3, r3, #1
 80139cc:	e7ee      	b.n	80139ac <__lshift+0x1c>
 80139ce:	2300      	movs	r3, #0
 80139d0:	f100 0114 	add.w	r1, r0, #20
 80139d4:	f100 0210 	add.w	r2, r0, #16
 80139d8:	4618      	mov	r0, r3
 80139da:	4553      	cmp	r3, sl
 80139dc:	db33      	blt.n	8013a46 <__lshift+0xb6>
 80139de:	6920      	ldr	r0, [r4, #16]
 80139e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80139e4:	f104 0314 	add.w	r3, r4, #20
 80139e8:	f019 091f 	ands.w	r9, r9, #31
 80139ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80139f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80139f4:	d02b      	beq.n	8013a4e <__lshift+0xbe>
 80139f6:	f1c9 0e20 	rsb	lr, r9, #32
 80139fa:	468a      	mov	sl, r1
 80139fc:	2200      	movs	r2, #0
 80139fe:	6818      	ldr	r0, [r3, #0]
 8013a00:	fa00 f009 	lsl.w	r0, r0, r9
 8013a04:	4310      	orrs	r0, r2
 8013a06:	f84a 0b04 	str.w	r0, [sl], #4
 8013a0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8013a0e:	459c      	cmp	ip, r3
 8013a10:	fa22 f20e 	lsr.w	r2, r2, lr
 8013a14:	d8f3      	bhi.n	80139fe <__lshift+0x6e>
 8013a16:	ebac 0304 	sub.w	r3, ip, r4
 8013a1a:	3b15      	subs	r3, #21
 8013a1c:	f023 0303 	bic.w	r3, r3, #3
 8013a20:	3304      	adds	r3, #4
 8013a22:	f104 0015 	add.w	r0, r4, #21
 8013a26:	4584      	cmp	ip, r0
 8013a28:	bf38      	it	cc
 8013a2a:	2304      	movcc	r3, #4
 8013a2c:	50ca      	str	r2, [r1, r3]
 8013a2e:	b10a      	cbz	r2, 8013a34 <__lshift+0xa4>
 8013a30:	f108 0602 	add.w	r6, r8, #2
 8013a34:	3e01      	subs	r6, #1
 8013a36:	4638      	mov	r0, r7
 8013a38:	612e      	str	r6, [r5, #16]
 8013a3a:	4621      	mov	r1, r4
 8013a3c:	f7ff fdda 	bl	80135f4 <_Bfree>
 8013a40:	4628      	mov	r0, r5
 8013a42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a46:	f842 0f04 	str.w	r0, [r2, #4]!
 8013a4a:	3301      	adds	r3, #1
 8013a4c:	e7c5      	b.n	80139da <__lshift+0x4a>
 8013a4e:	3904      	subs	r1, #4
 8013a50:	f853 2b04 	ldr.w	r2, [r3], #4
 8013a54:	f841 2f04 	str.w	r2, [r1, #4]!
 8013a58:	459c      	cmp	ip, r3
 8013a5a:	d8f9      	bhi.n	8013a50 <__lshift+0xc0>
 8013a5c:	e7ea      	b.n	8013a34 <__lshift+0xa4>
 8013a5e:	bf00      	nop
 8013a60:	080be328 	.word	0x080be328
 8013a64:	080be339 	.word	0x080be339

08013a68 <__mcmp>:
 8013a68:	690a      	ldr	r2, [r1, #16]
 8013a6a:	4603      	mov	r3, r0
 8013a6c:	6900      	ldr	r0, [r0, #16]
 8013a6e:	1a80      	subs	r0, r0, r2
 8013a70:	b530      	push	{r4, r5, lr}
 8013a72:	d10e      	bne.n	8013a92 <__mcmp+0x2a>
 8013a74:	3314      	adds	r3, #20
 8013a76:	3114      	adds	r1, #20
 8013a78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013a7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013a80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013a84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013a88:	4295      	cmp	r5, r2
 8013a8a:	d003      	beq.n	8013a94 <__mcmp+0x2c>
 8013a8c:	d205      	bcs.n	8013a9a <__mcmp+0x32>
 8013a8e:	f04f 30ff 	mov.w	r0, #4294967295
 8013a92:	bd30      	pop	{r4, r5, pc}
 8013a94:	42a3      	cmp	r3, r4
 8013a96:	d3f3      	bcc.n	8013a80 <__mcmp+0x18>
 8013a98:	e7fb      	b.n	8013a92 <__mcmp+0x2a>
 8013a9a:	2001      	movs	r0, #1
 8013a9c:	e7f9      	b.n	8013a92 <__mcmp+0x2a>
	...

08013aa0 <__mdiff>:
 8013aa0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013aa4:	4689      	mov	r9, r1
 8013aa6:	4606      	mov	r6, r0
 8013aa8:	4611      	mov	r1, r2
 8013aaa:	4648      	mov	r0, r9
 8013aac:	4614      	mov	r4, r2
 8013aae:	f7ff ffdb 	bl	8013a68 <__mcmp>
 8013ab2:	1e05      	subs	r5, r0, #0
 8013ab4:	d112      	bne.n	8013adc <__mdiff+0x3c>
 8013ab6:	4629      	mov	r1, r5
 8013ab8:	4630      	mov	r0, r6
 8013aba:	f7ff fd5b 	bl	8013574 <_Balloc>
 8013abe:	4602      	mov	r2, r0
 8013ac0:	b928      	cbnz	r0, 8013ace <__mdiff+0x2e>
 8013ac2:	4b3f      	ldr	r3, [pc, #252]	@ (8013bc0 <__mdiff+0x120>)
 8013ac4:	f240 2137 	movw	r1, #567	@ 0x237
 8013ac8:	483e      	ldr	r0, [pc, #248]	@ (8013bc4 <__mdiff+0x124>)
 8013aca:	f000 fb47 	bl	801415c <__assert_func>
 8013ace:	2301      	movs	r3, #1
 8013ad0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013ad4:	4610      	mov	r0, r2
 8013ad6:	b003      	add	sp, #12
 8013ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013adc:	bfbc      	itt	lt
 8013ade:	464b      	movlt	r3, r9
 8013ae0:	46a1      	movlt	r9, r4
 8013ae2:	4630      	mov	r0, r6
 8013ae4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013ae8:	bfba      	itte	lt
 8013aea:	461c      	movlt	r4, r3
 8013aec:	2501      	movlt	r5, #1
 8013aee:	2500      	movge	r5, #0
 8013af0:	f7ff fd40 	bl	8013574 <_Balloc>
 8013af4:	4602      	mov	r2, r0
 8013af6:	b918      	cbnz	r0, 8013b00 <__mdiff+0x60>
 8013af8:	4b31      	ldr	r3, [pc, #196]	@ (8013bc0 <__mdiff+0x120>)
 8013afa:	f240 2145 	movw	r1, #581	@ 0x245
 8013afe:	e7e3      	b.n	8013ac8 <__mdiff+0x28>
 8013b00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013b04:	6926      	ldr	r6, [r4, #16]
 8013b06:	60c5      	str	r5, [r0, #12]
 8013b08:	f109 0310 	add.w	r3, r9, #16
 8013b0c:	f109 0514 	add.w	r5, r9, #20
 8013b10:	f104 0e14 	add.w	lr, r4, #20
 8013b14:	f100 0b14 	add.w	fp, r0, #20
 8013b18:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013b1c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013b20:	9301      	str	r3, [sp, #4]
 8013b22:	46d9      	mov	r9, fp
 8013b24:	f04f 0c00 	mov.w	ip, #0
 8013b28:	9b01      	ldr	r3, [sp, #4]
 8013b2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013b2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013b32:	9301      	str	r3, [sp, #4]
 8013b34:	fa1f f38a 	uxth.w	r3, sl
 8013b38:	4619      	mov	r1, r3
 8013b3a:	b283      	uxth	r3, r0
 8013b3c:	1acb      	subs	r3, r1, r3
 8013b3e:	0c00      	lsrs	r0, r0, #16
 8013b40:	4463      	add	r3, ip
 8013b42:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013b46:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013b4a:	b29b      	uxth	r3, r3
 8013b4c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013b50:	4576      	cmp	r6, lr
 8013b52:	f849 3b04 	str.w	r3, [r9], #4
 8013b56:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013b5a:	d8e5      	bhi.n	8013b28 <__mdiff+0x88>
 8013b5c:	1b33      	subs	r3, r6, r4
 8013b5e:	3b15      	subs	r3, #21
 8013b60:	f023 0303 	bic.w	r3, r3, #3
 8013b64:	3415      	adds	r4, #21
 8013b66:	3304      	adds	r3, #4
 8013b68:	42a6      	cmp	r6, r4
 8013b6a:	bf38      	it	cc
 8013b6c:	2304      	movcc	r3, #4
 8013b6e:	441d      	add	r5, r3
 8013b70:	445b      	add	r3, fp
 8013b72:	461e      	mov	r6, r3
 8013b74:	462c      	mov	r4, r5
 8013b76:	4544      	cmp	r4, r8
 8013b78:	d30e      	bcc.n	8013b98 <__mdiff+0xf8>
 8013b7a:	f108 0103 	add.w	r1, r8, #3
 8013b7e:	1b49      	subs	r1, r1, r5
 8013b80:	f021 0103 	bic.w	r1, r1, #3
 8013b84:	3d03      	subs	r5, #3
 8013b86:	45a8      	cmp	r8, r5
 8013b88:	bf38      	it	cc
 8013b8a:	2100      	movcc	r1, #0
 8013b8c:	440b      	add	r3, r1
 8013b8e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013b92:	b191      	cbz	r1, 8013bba <__mdiff+0x11a>
 8013b94:	6117      	str	r7, [r2, #16]
 8013b96:	e79d      	b.n	8013ad4 <__mdiff+0x34>
 8013b98:	f854 1b04 	ldr.w	r1, [r4], #4
 8013b9c:	46e6      	mov	lr, ip
 8013b9e:	0c08      	lsrs	r0, r1, #16
 8013ba0:	fa1c fc81 	uxtah	ip, ip, r1
 8013ba4:	4471      	add	r1, lr
 8013ba6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013baa:	b289      	uxth	r1, r1
 8013bac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013bb0:	f846 1b04 	str.w	r1, [r6], #4
 8013bb4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013bb8:	e7dd      	b.n	8013b76 <__mdiff+0xd6>
 8013bba:	3f01      	subs	r7, #1
 8013bbc:	e7e7      	b.n	8013b8e <__mdiff+0xee>
 8013bbe:	bf00      	nop
 8013bc0:	080be328 	.word	0x080be328
 8013bc4:	080be339 	.word	0x080be339

08013bc8 <__d2b>:
 8013bc8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013bcc:	460f      	mov	r7, r1
 8013bce:	2101      	movs	r1, #1
 8013bd0:	ec59 8b10 	vmov	r8, r9, d0
 8013bd4:	4616      	mov	r6, r2
 8013bd6:	f7ff fccd 	bl	8013574 <_Balloc>
 8013bda:	4604      	mov	r4, r0
 8013bdc:	b930      	cbnz	r0, 8013bec <__d2b+0x24>
 8013bde:	4602      	mov	r2, r0
 8013be0:	4b23      	ldr	r3, [pc, #140]	@ (8013c70 <__d2b+0xa8>)
 8013be2:	4824      	ldr	r0, [pc, #144]	@ (8013c74 <__d2b+0xac>)
 8013be4:	f240 310f 	movw	r1, #783	@ 0x30f
 8013be8:	f000 fab8 	bl	801415c <__assert_func>
 8013bec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013bf0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013bf4:	b10d      	cbz	r5, 8013bfa <__d2b+0x32>
 8013bf6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013bfa:	9301      	str	r3, [sp, #4]
 8013bfc:	f1b8 0300 	subs.w	r3, r8, #0
 8013c00:	d023      	beq.n	8013c4a <__d2b+0x82>
 8013c02:	4668      	mov	r0, sp
 8013c04:	9300      	str	r3, [sp, #0]
 8013c06:	f7ff fd7c 	bl	8013702 <__lo0bits>
 8013c0a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013c0e:	b1d0      	cbz	r0, 8013c46 <__d2b+0x7e>
 8013c10:	f1c0 0320 	rsb	r3, r0, #32
 8013c14:	fa02 f303 	lsl.w	r3, r2, r3
 8013c18:	430b      	orrs	r3, r1
 8013c1a:	40c2      	lsrs	r2, r0
 8013c1c:	6163      	str	r3, [r4, #20]
 8013c1e:	9201      	str	r2, [sp, #4]
 8013c20:	9b01      	ldr	r3, [sp, #4]
 8013c22:	61a3      	str	r3, [r4, #24]
 8013c24:	2b00      	cmp	r3, #0
 8013c26:	bf0c      	ite	eq
 8013c28:	2201      	moveq	r2, #1
 8013c2a:	2202      	movne	r2, #2
 8013c2c:	6122      	str	r2, [r4, #16]
 8013c2e:	b1a5      	cbz	r5, 8013c5a <__d2b+0x92>
 8013c30:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013c34:	4405      	add	r5, r0
 8013c36:	603d      	str	r5, [r7, #0]
 8013c38:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013c3c:	6030      	str	r0, [r6, #0]
 8013c3e:	4620      	mov	r0, r4
 8013c40:	b003      	add	sp, #12
 8013c42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013c46:	6161      	str	r1, [r4, #20]
 8013c48:	e7ea      	b.n	8013c20 <__d2b+0x58>
 8013c4a:	a801      	add	r0, sp, #4
 8013c4c:	f7ff fd59 	bl	8013702 <__lo0bits>
 8013c50:	9b01      	ldr	r3, [sp, #4]
 8013c52:	6163      	str	r3, [r4, #20]
 8013c54:	3020      	adds	r0, #32
 8013c56:	2201      	movs	r2, #1
 8013c58:	e7e8      	b.n	8013c2c <__d2b+0x64>
 8013c5a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013c5e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013c62:	6038      	str	r0, [r7, #0]
 8013c64:	6918      	ldr	r0, [r3, #16]
 8013c66:	f7ff fd2d 	bl	80136c4 <__hi0bits>
 8013c6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013c6e:	e7e5      	b.n	8013c3c <__d2b+0x74>
 8013c70:	080be328 	.word	0x080be328
 8013c74:	080be339 	.word	0x080be339

08013c78 <__sfputc_r>:
 8013c78:	6893      	ldr	r3, [r2, #8]
 8013c7a:	3b01      	subs	r3, #1
 8013c7c:	2b00      	cmp	r3, #0
 8013c7e:	b410      	push	{r4}
 8013c80:	6093      	str	r3, [r2, #8]
 8013c82:	da08      	bge.n	8013c96 <__sfputc_r+0x1e>
 8013c84:	6994      	ldr	r4, [r2, #24]
 8013c86:	42a3      	cmp	r3, r4
 8013c88:	db01      	blt.n	8013c8e <__sfputc_r+0x16>
 8013c8a:	290a      	cmp	r1, #10
 8013c8c:	d103      	bne.n	8013c96 <__sfputc_r+0x1e>
 8013c8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013c92:	f7fe bca6 	b.w	80125e2 <__swbuf_r>
 8013c96:	6813      	ldr	r3, [r2, #0]
 8013c98:	1c58      	adds	r0, r3, #1
 8013c9a:	6010      	str	r0, [r2, #0]
 8013c9c:	7019      	strb	r1, [r3, #0]
 8013c9e:	4608      	mov	r0, r1
 8013ca0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013ca4:	4770      	bx	lr

08013ca6 <__sfputs_r>:
 8013ca6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ca8:	4606      	mov	r6, r0
 8013caa:	460f      	mov	r7, r1
 8013cac:	4614      	mov	r4, r2
 8013cae:	18d5      	adds	r5, r2, r3
 8013cb0:	42ac      	cmp	r4, r5
 8013cb2:	d101      	bne.n	8013cb8 <__sfputs_r+0x12>
 8013cb4:	2000      	movs	r0, #0
 8013cb6:	e007      	b.n	8013cc8 <__sfputs_r+0x22>
 8013cb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013cbc:	463a      	mov	r2, r7
 8013cbe:	4630      	mov	r0, r6
 8013cc0:	f7ff ffda 	bl	8013c78 <__sfputc_r>
 8013cc4:	1c43      	adds	r3, r0, #1
 8013cc6:	d1f3      	bne.n	8013cb0 <__sfputs_r+0xa>
 8013cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013ccc <_vfiprintf_r>:
 8013ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013cd0:	460d      	mov	r5, r1
 8013cd2:	b09d      	sub	sp, #116	@ 0x74
 8013cd4:	4614      	mov	r4, r2
 8013cd6:	4698      	mov	r8, r3
 8013cd8:	4606      	mov	r6, r0
 8013cda:	b118      	cbz	r0, 8013ce4 <_vfiprintf_r+0x18>
 8013cdc:	6a03      	ldr	r3, [r0, #32]
 8013cde:	b90b      	cbnz	r3, 8013ce4 <_vfiprintf_r+0x18>
 8013ce0:	f7fe fb96 	bl	8012410 <__sinit>
 8013ce4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013ce6:	07d9      	lsls	r1, r3, #31
 8013ce8:	d405      	bmi.n	8013cf6 <_vfiprintf_r+0x2a>
 8013cea:	89ab      	ldrh	r3, [r5, #12]
 8013cec:	059a      	lsls	r2, r3, #22
 8013cee:	d402      	bmi.n	8013cf6 <_vfiprintf_r+0x2a>
 8013cf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013cf2:	f7fe fd98 	bl	8012826 <__retarget_lock_acquire_recursive>
 8013cf6:	89ab      	ldrh	r3, [r5, #12]
 8013cf8:	071b      	lsls	r3, r3, #28
 8013cfa:	d501      	bpl.n	8013d00 <_vfiprintf_r+0x34>
 8013cfc:	692b      	ldr	r3, [r5, #16]
 8013cfe:	b99b      	cbnz	r3, 8013d28 <_vfiprintf_r+0x5c>
 8013d00:	4629      	mov	r1, r5
 8013d02:	4630      	mov	r0, r6
 8013d04:	f7fe fcac 	bl	8012660 <__swsetup_r>
 8013d08:	b170      	cbz	r0, 8013d28 <_vfiprintf_r+0x5c>
 8013d0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013d0c:	07dc      	lsls	r4, r3, #31
 8013d0e:	d504      	bpl.n	8013d1a <_vfiprintf_r+0x4e>
 8013d10:	f04f 30ff 	mov.w	r0, #4294967295
 8013d14:	b01d      	add	sp, #116	@ 0x74
 8013d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d1a:	89ab      	ldrh	r3, [r5, #12]
 8013d1c:	0598      	lsls	r0, r3, #22
 8013d1e:	d4f7      	bmi.n	8013d10 <_vfiprintf_r+0x44>
 8013d20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013d22:	f7fe fd81 	bl	8012828 <__retarget_lock_release_recursive>
 8013d26:	e7f3      	b.n	8013d10 <_vfiprintf_r+0x44>
 8013d28:	2300      	movs	r3, #0
 8013d2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8013d2c:	2320      	movs	r3, #32
 8013d2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013d32:	f8cd 800c 	str.w	r8, [sp, #12]
 8013d36:	2330      	movs	r3, #48	@ 0x30
 8013d38:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013ee8 <_vfiprintf_r+0x21c>
 8013d3c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013d40:	f04f 0901 	mov.w	r9, #1
 8013d44:	4623      	mov	r3, r4
 8013d46:	469a      	mov	sl, r3
 8013d48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013d4c:	b10a      	cbz	r2, 8013d52 <_vfiprintf_r+0x86>
 8013d4e:	2a25      	cmp	r2, #37	@ 0x25
 8013d50:	d1f9      	bne.n	8013d46 <_vfiprintf_r+0x7a>
 8013d52:	ebba 0b04 	subs.w	fp, sl, r4
 8013d56:	d00b      	beq.n	8013d70 <_vfiprintf_r+0xa4>
 8013d58:	465b      	mov	r3, fp
 8013d5a:	4622      	mov	r2, r4
 8013d5c:	4629      	mov	r1, r5
 8013d5e:	4630      	mov	r0, r6
 8013d60:	f7ff ffa1 	bl	8013ca6 <__sfputs_r>
 8013d64:	3001      	adds	r0, #1
 8013d66:	f000 80a7 	beq.w	8013eb8 <_vfiprintf_r+0x1ec>
 8013d6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013d6c:	445a      	add	r2, fp
 8013d6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8013d70:	f89a 3000 	ldrb.w	r3, [sl]
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	f000 809f 	beq.w	8013eb8 <_vfiprintf_r+0x1ec>
 8013d7a:	2300      	movs	r3, #0
 8013d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8013d80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013d84:	f10a 0a01 	add.w	sl, sl, #1
 8013d88:	9304      	str	r3, [sp, #16]
 8013d8a:	9307      	str	r3, [sp, #28]
 8013d8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013d90:	931a      	str	r3, [sp, #104]	@ 0x68
 8013d92:	4654      	mov	r4, sl
 8013d94:	2205      	movs	r2, #5
 8013d96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013d9a:	4853      	ldr	r0, [pc, #332]	@ (8013ee8 <_vfiprintf_r+0x21c>)
 8013d9c:	f7ec fa38 	bl	8000210 <memchr>
 8013da0:	9a04      	ldr	r2, [sp, #16]
 8013da2:	b9d8      	cbnz	r0, 8013ddc <_vfiprintf_r+0x110>
 8013da4:	06d1      	lsls	r1, r2, #27
 8013da6:	bf44      	itt	mi
 8013da8:	2320      	movmi	r3, #32
 8013daa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013dae:	0713      	lsls	r3, r2, #28
 8013db0:	bf44      	itt	mi
 8013db2:	232b      	movmi	r3, #43	@ 0x2b
 8013db4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013db8:	f89a 3000 	ldrb.w	r3, [sl]
 8013dbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8013dbe:	d015      	beq.n	8013dec <_vfiprintf_r+0x120>
 8013dc0:	9a07      	ldr	r2, [sp, #28]
 8013dc2:	4654      	mov	r4, sl
 8013dc4:	2000      	movs	r0, #0
 8013dc6:	f04f 0c0a 	mov.w	ip, #10
 8013dca:	4621      	mov	r1, r4
 8013dcc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013dd0:	3b30      	subs	r3, #48	@ 0x30
 8013dd2:	2b09      	cmp	r3, #9
 8013dd4:	d94b      	bls.n	8013e6e <_vfiprintf_r+0x1a2>
 8013dd6:	b1b0      	cbz	r0, 8013e06 <_vfiprintf_r+0x13a>
 8013dd8:	9207      	str	r2, [sp, #28]
 8013dda:	e014      	b.n	8013e06 <_vfiprintf_r+0x13a>
 8013ddc:	eba0 0308 	sub.w	r3, r0, r8
 8013de0:	fa09 f303 	lsl.w	r3, r9, r3
 8013de4:	4313      	orrs	r3, r2
 8013de6:	9304      	str	r3, [sp, #16]
 8013de8:	46a2      	mov	sl, r4
 8013dea:	e7d2      	b.n	8013d92 <_vfiprintf_r+0xc6>
 8013dec:	9b03      	ldr	r3, [sp, #12]
 8013dee:	1d19      	adds	r1, r3, #4
 8013df0:	681b      	ldr	r3, [r3, #0]
 8013df2:	9103      	str	r1, [sp, #12]
 8013df4:	2b00      	cmp	r3, #0
 8013df6:	bfbb      	ittet	lt
 8013df8:	425b      	neglt	r3, r3
 8013dfa:	f042 0202 	orrlt.w	r2, r2, #2
 8013dfe:	9307      	strge	r3, [sp, #28]
 8013e00:	9307      	strlt	r3, [sp, #28]
 8013e02:	bfb8      	it	lt
 8013e04:	9204      	strlt	r2, [sp, #16]
 8013e06:	7823      	ldrb	r3, [r4, #0]
 8013e08:	2b2e      	cmp	r3, #46	@ 0x2e
 8013e0a:	d10a      	bne.n	8013e22 <_vfiprintf_r+0x156>
 8013e0c:	7863      	ldrb	r3, [r4, #1]
 8013e0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8013e10:	d132      	bne.n	8013e78 <_vfiprintf_r+0x1ac>
 8013e12:	9b03      	ldr	r3, [sp, #12]
 8013e14:	1d1a      	adds	r2, r3, #4
 8013e16:	681b      	ldr	r3, [r3, #0]
 8013e18:	9203      	str	r2, [sp, #12]
 8013e1a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013e1e:	3402      	adds	r4, #2
 8013e20:	9305      	str	r3, [sp, #20]
 8013e22:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013ef8 <_vfiprintf_r+0x22c>
 8013e26:	7821      	ldrb	r1, [r4, #0]
 8013e28:	2203      	movs	r2, #3
 8013e2a:	4650      	mov	r0, sl
 8013e2c:	f7ec f9f0 	bl	8000210 <memchr>
 8013e30:	b138      	cbz	r0, 8013e42 <_vfiprintf_r+0x176>
 8013e32:	9b04      	ldr	r3, [sp, #16]
 8013e34:	eba0 000a 	sub.w	r0, r0, sl
 8013e38:	2240      	movs	r2, #64	@ 0x40
 8013e3a:	4082      	lsls	r2, r0
 8013e3c:	4313      	orrs	r3, r2
 8013e3e:	3401      	adds	r4, #1
 8013e40:	9304      	str	r3, [sp, #16]
 8013e42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013e46:	4829      	ldr	r0, [pc, #164]	@ (8013eec <_vfiprintf_r+0x220>)
 8013e48:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013e4c:	2206      	movs	r2, #6
 8013e4e:	f7ec f9df 	bl	8000210 <memchr>
 8013e52:	2800      	cmp	r0, #0
 8013e54:	d03f      	beq.n	8013ed6 <_vfiprintf_r+0x20a>
 8013e56:	4b26      	ldr	r3, [pc, #152]	@ (8013ef0 <_vfiprintf_r+0x224>)
 8013e58:	bb1b      	cbnz	r3, 8013ea2 <_vfiprintf_r+0x1d6>
 8013e5a:	9b03      	ldr	r3, [sp, #12]
 8013e5c:	3307      	adds	r3, #7
 8013e5e:	f023 0307 	bic.w	r3, r3, #7
 8013e62:	3308      	adds	r3, #8
 8013e64:	9303      	str	r3, [sp, #12]
 8013e66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013e68:	443b      	add	r3, r7
 8013e6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8013e6c:	e76a      	b.n	8013d44 <_vfiprintf_r+0x78>
 8013e6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8013e72:	460c      	mov	r4, r1
 8013e74:	2001      	movs	r0, #1
 8013e76:	e7a8      	b.n	8013dca <_vfiprintf_r+0xfe>
 8013e78:	2300      	movs	r3, #0
 8013e7a:	3401      	adds	r4, #1
 8013e7c:	9305      	str	r3, [sp, #20]
 8013e7e:	4619      	mov	r1, r3
 8013e80:	f04f 0c0a 	mov.w	ip, #10
 8013e84:	4620      	mov	r0, r4
 8013e86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013e8a:	3a30      	subs	r2, #48	@ 0x30
 8013e8c:	2a09      	cmp	r2, #9
 8013e8e:	d903      	bls.n	8013e98 <_vfiprintf_r+0x1cc>
 8013e90:	2b00      	cmp	r3, #0
 8013e92:	d0c6      	beq.n	8013e22 <_vfiprintf_r+0x156>
 8013e94:	9105      	str	r1, [sp, #20]
 8013e96:	e7c4      	b.n	8013e22 <_vfiprintf_r+0x156>
 8013e98:	fb0c 2101 	mla	r1, ip, r1, r2
 8013e9c:	4604      	mov	r4, r0
 8013e9e:	2301      	movs	r3, #1
 8013ea0:	e7f0      	b.n	8013e84 <_vfiprintf_r+0x1b8>
 8013ea2:	ab03      	add	r3, sp, #12
 8013ea4:	9300      	str	r3, [sp, #0]
 8013ea6:	462a      	mov	r2, r5
 8013ea8:	4b12      	ldr	r3, [pc, #72]	@ (8013ef4 <_vfiprintf_r+0x228>)
 8013eaa:	a904      	add	r1, sp, #16
 8013eac:	4630      	mov	r0, r6
 8013eae:	f7fd fe6b 	bl	8011b88 <_printf_float>
 8013eb2:	4607      	mov	r7, r0
 8013eb4:	1c78      	adds	r0, r7, #1
 8013eb6:	d1d6      	bne.n	8013e66 <_vfiprintf_r+0x19a>
 8013eb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013eba:	07d9      	lsls	r1, r3, #31
 8013ebc:	d405      	bmi.n	8013eca <_vfiprintf_r+0x1fe>
 8013ebe:	89ab      	ldrh	r3, [r5, #12]
 8013ec0:	059a      	lsls	r2, r3, #22
 8013ec2:	d402      	bmi.n	8013eca <_vfiprintf_r+0x1fe>
 8013ec4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013ec6:	f7fe fcaf 	bl	8012828 <__retarget_lock_release_recursive>
 8013eca:	89ab      	ldrh	r3, [r5, #12]
 8013ecc:	065b      	lsls	r3, r3, #25
 8013ece:	f53f af1f 	bmi.w	8013d10 <_vfiprintf_r+0x44>
 8013ed2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013ed4:	e71e      	b.n	8013d14 <_vfiprintf_r+0x48>
 8013ed6:	ab03      	add	r3, sp, #12
 8013ed8:	9300      	str	r3, [sp, #0]
 8013eda:	462a      	mov	r2, r5
 8013edc:	4b05      	ldr	r3, [pc, #20]	@ (8013ef4 <_vfiprintf_r+0x228>)
 8013ede:	a904      	add	r1, sp, #16
 8013ee0:	4630      	mov	r0, r6
 8013ee2:	f7fe f8e9 	bl	80120b8 <_printf_i>
 8013ee6:	e7e4      	b.n	8013eb2 <_vfiprintf_r+0x1e6>
 8013ee8:	080be490 	.word	0x080be490
 8013eec:	080be49a 	.word	0x080be49a
 8013ef0:	08011b89 	.word	0x08011b89
 8013ef4:	08013ca7 	.word	0x08013ca7
 8013ef8:	080be496 	.word	0x080be496

08013efc <__sflush_r>:
 8013efc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f04:	0716      	lsls	r6, r2, #28
 8013f06:	4605      	mov	r5, r0
 8013f08:	460c      	mov	r4, r1
 8013f0a:	d454      	bmi.n	8013fb6 <__sflush_r+0xba>
 8013f0c:	684b      	ldr	r3, [r1, #4]
 8013f0e:	2b00      	cmp	r3, #0
 8013f10:	dc02      	bgt.n	8013f18 <__sflush_r+0x1c>
 8013f12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	dd48      	ble.n	8013faa <__sflush_r+0xae>
 8013f18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013f1a:	2e00      	cmp	r6, #0
 8013f1c:	d045      	beq.n	8013faa <__sflush_r+0xae>
 8013f1e:	2300      	movs	r3, #0
 8013f20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013f24:	682f      	ldr	r7, [r5, #0]
 8013f26:	6a21      	ldr	r1, [r4, #32]
 8013f28:	602b      	str	r3, [r5, #0]
 8013f2a:	d030      	beq.n	8013f8e <__sflush_r+0x92>
 8013f2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013f2e:	89a3      	ldrh	r3, [r4, #12]
 8013f30:	0759      	lsls	r1, r3, #29
 8013f32:	d505      	bpl.n	8013f40 <__sflush_r+0x44>
 8013f34:	6863      	ldr	r3, [r4, #4]
 8013f36:	1ad2      	subs	r2, r2, r3
 8013f38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013f3a:	b10b      	cbz	r3, 8013f40 <__sflush_r+0x44>
 8013f3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013f3e:	1ad2      	subs	r2, r2, r3
 8013f40:	2300      	movs	r3, #0
 8013f42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013f44:	6a21      	ldr	r1, [r4, #32]
 8013f46:	4628      	mov	r0, r5
 8013f48:	47b0      	blx	r6
 8013f4a:	1c43      	adds	r3, r0, #1
 8013f4c:	89a3      	ldrh	r3, [r4, #12]
 8013f4e:	d106      	bne.n	8013f5e <__sflush_r+0x62>
 8013f50:	6829      	ldr	r1, [r5, #0]
 8013f52:	291d      	cmp	r1, #29
 8013f54:	d82b      	bhi.n	8013fae <__sflush_r+0xb2>
 8013f56:	4a2a      	ldr	r2, [pc, #168]	@ (8014000 <__sflush_r+0x104>)
 8013f58:	410a      	asrs	r2, r1
 8013f5a:	07d6      	lsls	r6, r2, #31
 8013f5c:	d427      	bmi.n	8013fae <__sflush_r+0xb2>
 8013f5e:	2200      	movs	r2, #0
 8013f60:	6062      	str	r2, [r4, #4]
 8013f62:	04d9      	lsls	r1, r3, #19
 8013f64:	6922      	ldr	r2, [r4, #16]
 8013f66:	6022      	str	r2, [r4, #0]
 8013f68:	d504      	bpl.n	8013f74 <__sflush_r+0x78>
 8013f6a:	1c42      	adds	r2, r0, #1
 8013f6c:	d101      	bne.n	8013f72 <__sflush_r+0x76>
 8013f6e:	682b      	ldr	r3, [r5, #0]
 8013f70:	b903      	cbnz	r3, 8013f74 <__sflush_r+0x78>
 8013f72:	6560      	str	r0, [r4, #84]	@ 0x54
 8013f74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013f76:	602f      	str	r7, [r5, #0]
 8013f78:	b1b9      	cbz	r1, 8013faa <__sflush_r+0xae>
 8013f7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013f7e:	4299      	cmp	r1, r3
 8013f80:	d002      	beq.n	8013f88 <__sflush_r+0x8c>
 8013f82:	4628      	mov	r0, r5
 8013f84:	f7ff faac 	bl	80134e0 <_free_r>
 8013f88:	2300      	movs	r3, #0
 8013f8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8013f8c:	e00d      	b.n	8013faa <__sflush_r+0xae>
 8013f8e:	2301      	movs	r3, #1
 8013f90:	4628      	mov	r0, r5
 8013f92:	47b0      	blx	r6
 8013f94:	4602      	mov	r2, r0
 8013f96:	1c50      	adds	r0, r2, #1
 8013f98:	d1c9      	bne.n	8013f2e <__sflush_r+0x32>
 8013f9a:	682b      	ldr	r3, [r5, #0]
 8013f9c:	2b00      	cmp	r3, #0
 8013f9e:	d0c6      	beq.n	8013f2e <__sflush_r+0x32>
 8013fa0:	2b1d      	cmp	r3, #29
 8013fa2:	d001      	beq.n	8013fa8 <__sflush_r+0xac>
 8013fa4:	2b16      	cmp	r3, #22
 8013fa6:	d11e      	bne.n	8013fe6 <__sflush_r+0xea>
 8013fa8:	602f      	str	r7, [r5, #0]
 8013faa:	2000      	movs	r0, #0
 8013fac:	e022      	b.n	8013ff4 <__sflush_r+0xf8>
 8013fae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013fb2:	b21b      	sxth	r3, r3
 8013fb4:	e01b      	b.n	8013fee <__sflush_r+0xf2>
 8013fb6:	690f      	ldr	r7, [r1, #16]
 8013fb8:	2f00      	cmp	r7, #0
 8013fba:	d0f6      	beq.n	8013faa <__sflush_r+0xae>
 8013fbc:	0793      	lsls	r3, r2, #30
 8013fbe:	680e      	ldr	r6, [r1, #0]
 8013fc0:	bf08      	it	eq
 8013fc2:	694b      	ldreq	r3, [r1, #20]
 8013fc4:	600f      	str	r7, [r1, #0]
 8013fc6:	bf18      	it	ne
 8013fc8:	2300      	movne	r3, #0
 8013fca:	eba6 0807 	sub.w	r8, r6, r7
 8013fce:	608b      	str	r3, [r1, #8]
 8013fd0:	f1b8 0f00 	cmp.w	r8, #0
 8013fd4:	dde9      	ble.n	8013faa <__sflush_r+0xae>
 8013fd6:	6a21      	ldr	r1, [r4, #32]
 8013fd8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013fda:	4643      	mov	r3, r8
 8013fdc:	463a      	mov	r2, r7
 8013fde:	4628      	mov	r0, r5
 8013fe0:	47b0      	blx	r6
 8013fe2:	2800      	cmp	r0, #0
 8013fe4:	dc08      	bgt.n	8013ff8 <__sflush_r+0xfc>
 8013fe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013fea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013fee:	81a3      	strh	r3, [r4, #12]
 8013ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8013ff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ff8:	4407      	add	r7, r0
 8013ffa:	eba8 0800 	sub.w	r8, r8, r0
 8013ffe:	e7e7      	b.n	8013fd0 <__sflush_r+0xd4>
 8014000:	dfbffffe 	.word	0xdfbffffe

08014004 <_fflush_r>:
 8014004:	b538      	push	{r3, r4, r5, lr}
 8014006:	690b      	ldr	r3, [r1, #16]
 8014008:	4605      	mov	r5, r0
 801400a:	460c      	mov	r4, r1
 801400c:	b913      	cbnz	r3, 8014014 <_fflush_r+0x10>
 801400e:	2500      	movs	r5, #0
 8014010:	4628      	mov	r0, r5
 8014012:	bd38      	pop	{r3, r4, r5, pc}
 8014014:	b118      	cbz	r0, 801401e <_fflush_r+0x1a>
 8014016:	6a03      	ldr	r3, [r0, #32]
 8014018:	b90b      	cbnz	r3, 801401e <_fflush_r+0x1a>
 801401a:	f7fe f9f9 	bl	8012410 <__sinit>
 801401e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014022:	2b00      	cmp	r3, #0
 8014024:	d0f3      	beq.n	801400e <_fflush_r+0xa>
 8014026:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014028:	07d0      	lsls	r0, r2, #31
 801402a:	d404      	bmi.n	8014036 <_fflush_r+0x32>
 801402c:	0599      	lsls	r1, r3, #22
 801402e:	d402      	bmi.n	8014036 <_fflush_r+0x32>
 8014030:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014032:	f7fe fbf8 	bl	8012826 <__retarget_lock_acquire_recursive>
 8014036:	4628      	mov	r0, r5
 8014038:	4621      	mov	r1, r4
 801403a:	f7ff ff5f 	bl	8013efc <__sflush_r>
 801403e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014040:	07da      	lsls	r2, r3, #31
 8014042:	4605      	mov	r5, r0
 8014044:	d4e4      	bmi.n	8014010 <_fflush_r+0xc>
 8014046:	89a3      	ldrh	r3, [r4, #12]
 8014048:	059b      	lsls	r3, r3, #22
 801404a:	d4e1      	bmi.n	8014010 <_fflush_r+0xc>
 801404c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801404e:	f7fe fbeb 	bl	8012828 <__retarget_lock_release_recursive>
 8014052:	e7dd      	b.n	8014010 <_fflush_r+0xc>

08014054 <__swhatbuf_r>:
 8014054:	b570      	push	{r4, r5, r6, lr}
 8014056:	460c      	mov	r4, r1
 8014058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801405c:	2900      	cmp	r1, #0
 801405e:	b096      	sub	sp, #88	@ 0x58
 8014060:	4615      	mov	r5, r2
 8014062:	461e      	mov	r6, r3
 8014064:	da0d      	bge.n	8014082 <__swhatbuf_r+0x2e>
 8014066:	89a3      	ldrh	r3, [r4, #12]
 8014068:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801406c:	f04f 0100 	mov.w	r1, #0
 8014070:	bf14      	ite	ne
 8014072:	2340      	movne	r3, #64	@ 0x40
 8014074:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014078:	2000      	movs	r0, #0
 801407a:	6031      	str	r1, [r6, #0]
 801407c:	602b      	str	r3, [r5, #0]
 801407e:	b016      	add	sp, #88	@ 0x58
 8014080:	bd70      	pop	{r4, r5, r6, pc}
 8014082:	466a      	mov	r2, sp
 8014084:	f000 f848 	bl	8014118 <_fstat_r>
 8014088:	2800      	cmp	r0, #0
 801408a:	dbec      	blt.n	8014066 <__swhatbuf_r+0x12>
 801408c:	9901      	ldr	r1, [sp, #4]
 801408e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014092:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014096:	4259      	negs	r1, r3
 8014098:	4159      	adcs	r1, r3
 801409a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801409e:	e7eb      	b.n	8014078 <__swhatbuf_r+0x24>

080140a0 <__smakebuf_r>:
 80140a0:	898b      	ldrh	r3, [r1, #12]
 80140a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80140a4:	079d      	lsls	r5, r3, #30
 80140a6:	4606      	mov	r6, r0
 80140a8:	460c      	mov	r4, r1
 80140aa:	d507      	bpl.n	80140bc <__smakebuf_r+0x1c>
 80140ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80140b0:	6023      	str	r3, [r4, #0]
 80140b2:	6123      	str	r3, [r4, #16]
 80140b4:	2301      	movs	r3, #1
 80140b6:	6163      	str	r3, [r4, #20]
 80140b8:	b003      	add	sp, #12
 80140ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80140bc:	ab01      	add	r3, sp, #4
 80140be:	466a      	mov	r2, sp
 80140c0:	f7ff ffc8 	bl	8014054 <__swhatbuf_r>
 80140c4:	9f00      	ldr	r7, [sp, #0]
 80140c6:	4605      	mov	r5, r0
 80140c8:	4639      	mov	r1, r7
 80140ca:	4630      	mov	r0, r6
 80140cc:	f7fd fc30 	bl	8011930 <_malloc_r>
 80140d0:	b948      	cbnz	r0, 80140e6 <__smakebuf_r+0x46>
 80140d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80140d6:	059a      	lsls	r2, r3, #22
 80140d8:	d4ee      	bmi.n	80140b8 <__smakebuf_r+0x18>
 80140da:	f023 0303 	bic.w	r3, r3, #3
 80140de:	f043 0302 	orr.w	r3, r3, #2
 80140e2:	81a3      	strh	r3, [r4, #12]
 80140e4:	e7e2      	b.n	80140ac <__smakebuf_r+0xc>
 80140e6:	89a3      	ldrh	r3, [r4, #12]
 80140e8:	6020      	str	r0, [r4, #0]
 80140ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80140ee:	81a3      	strh	r3, [r4, #12]
 80140f0:	9b01      	ldr	r3, [sp, #4]
 80140f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80140f6:	b15b      	cbz	r3, 8014110 <__smakebuf_r+0x70>
 80140f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80140fc:	4630      	mov	r0, r6
 80140fe:	f000 f81d 	bl	801413c <_isatty_r>
 8014102:	b128      	cbz	r0, 8014110 <__smakebuf_r+0x70>
 8014104:	89a3      	ldrh	r3, [r4, #12]
 8014106:	f023 0303 	bic.w	r3, r3, #3
 801410a:	f043 0301 	orr.w	r3, r3, #1
 801410e:	81a3      	strh	r3, [r4, #12]
 8014110:	89a3      	ldrh	r3, [r4, #12]
 8014112:	431d      	orrs	r5, r3
 8014114:	81a5      	strh	r5, [r4, #12]
 8014116:	e7cf      	b.n	80140b8 <__smakebuf_r+0x18>

08014118 <_fstat_r>:
 8014118:	b538      	push	{r3, r4, r5, lr}
 801411a:	4d07      	ldr	r5, [pc, #28]	@ (8014138 <_fstat_r+0x20>)
 801411c:	2300      	movs	r3, #0
 801411e:	4604      	mov	r4, r0
 8014120:	4608      	mov	r0, r1
 8014122:	4611      	mov	r1, r2
 8014124:	602b      	str	r3, [r5, #0]
 8014126:	f7ed ff0b 	bl	8001f40 <_fstat>
 801412a:	1c43      	adds	r3, r0, #1
 801412c:	d102      	bne.n	8014134 <_fstat_r+0x1c>
 801412e:	682b      	ldr	r3, [r5, #0]
 8014130:	b103      	cbz	r3, 8014134 <_fstat_r+0x1c>
 8014132:	6023      	str	r3, [r4, #0]
 8014134:	bd38      	pop	{r3, r4, r5, pc}
 8014136:	bf00      	nop
 8014138:	20005fd4 	.word	0x20005fd4

0801413c <_isatty_r>:
 801413c:	b538      	push	{r3, r4, r5, lr}
 801413e:	4d06      	ldr	r5, [pc, #24]	@ (8014158 <_isatty_r+0x1c>)
 8014140:	2300      	movs	r3, #0
 8014142:	4604      	mov	r4, r0
 8014144:	4608      	mov	r0, r1
 8014146:	602b      	str	r3, [r5, #0]
 8014148:	f7ed ff0a 	bl	8001f60 <_isatty>
 801414c:	1c43      	adds	r3, r0, #1
 801414e:	d102      	bne.n	8014156 <_isatty_r+0x1a>
 8014150:	682b      	ldr	r3, [r5, #0]
 8014152:	b103      	cbz	r3, 8014156 <_isatty_r+0x1a>
 8014154:	6023      	str	r3, [r4, #0]
 8014156:	bd38      	pop	{r3, r4, r5, pc}
 8014158:	20005fd4 	.word	0x20005fd4

0801415c <__assert_func>:
 801415c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801415e:	4614      	mov	r4, r2
 8014160:	461a      	mov	r2, r3
 8014162:	4b09      	ldr	r3, [pc, #36]	@ (8014188 <__assert_func+0x2c>)
 8014164:	681b      	ldr	r3, [r3, #0]
 8014166:	4605      	mov	r5, r0
 8014168:	68d8      	ldr	r0, [r3, #12]
 801416a:	b954      	cbnz	r4, 8014182 <__assert_func+0x26>
 801416c:	4b07      	ldr	r3, [pc, #28]	@ (801418c <__assert_func+0x30>)
 801416e:	461c      	mov	r4, r3
 8014170:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014174:	9100      	str	r1, [sp, #0]
 8014176:	462b      	mov	r3, r5
 8014178:	4905      	ldr	r1, [pc, #20]	@ (8014190 <__assert_func+0x34>)
 801417a:	f000 f841 	bl	8014200 <fiprintf>
 801417e:	f000 f851 	bl	8014224 <abort>
 8014182:	4b04      	ldr	r3, [pc, #16]	@ (8014194 <__assert_func+0x38>)
 8014184:	e7f4      	b.n	8014170 <__assert_func+0x14>
 8014186:	bf00      	nop
 8014188:	20000818 	.word	0x20000818
 801418c:	080be4e6 	.word	0x080be4e6
 8014190:	080be4b8 	.word	0x080be4b8
 8014194:	080be4ab 	.word	0x080be4ab

08014198 <_calloc_r>:
 8014198:	b570      	push	{r4, r5, r6, lr}
 801419a:	fba1 5402 	umull	r5, r4, r1, r2
 801419e:	b93c      	cbnz	r4, 80141b0 <_calloc_r+0x18>
 80141a0:	4629      	mov	r1, r5
 80141a2:	f7fd fbc5 	bl	8011930 <_malloc_r>
 80141a6:	4606      	mov	r6, r0
 80141a8:	b928      	cbnz	r0, 80141b6 <_calloc_r+0x1e>
 80141aa:	2600      	movs	r6, #0
 80141ac:	4630      	mov	r0, r6
 80141ae:	bd70      	pop	{r4, r5, r6, pc}
 80141b0:	220c      	movs	r2, #12
 80141b2:	6002      	str	r2, [r0, #0]
 80141b4:	e7f9      	b.n	80141aa <_calloc_r+0x12>
 80141b6:	462a      	mov	r2, r5
 80141b8:	4621      	mov	r1, r4
 80141ba:	f7fe faa7 	bl	801270c <memset>
 80141be:	e7f5      	b.n	80141ac <_calloc_r+0x14>

080141c0 <__ascii_mbtowc>:
 80141c0:	b082      	sub	sp, #8
 80141c2:	b901      	cbnz	r1, 80141c6 <__ascii_mbtowc+0x6>
 80141c4:	a901      	add	r1, sp, #4
 80141c6:	b142      	cbz	r2, 80141da <__ascii_mbtowc+0x1a>
 80141c8:	b14b      	cbz	r3, 80141de <__ascii_mbtowc+0x1e>
 80141ca:	7813      	ldrb	r3, [r2, #0]
 80141cc:	600b      	str	r3, [r1, #0]
 80141ce:	7812      	ldrb	r2, [r2, #0]
 80141d0:	1e10      	subs	r0, r2, #0
 80141d2:	bf18      	it	ne
 80141d4:	2001      	movne	r0, #1
 80141d6:	b002      	add	sp, #8
 80141d8:	4770      	bx	lr
 80141da:	4610      	mov	r0, r2
 80141dc:	e7fb      	b.n	80141d6 <__ascii_mbtowc+0x16>
 80141de:	f06f 0001 	mvn.w	r0, #1
 80141e2:	e7f8      	b.n	80141d6 <__ascii_mbtowc+0x16>

080141e4 <__ascii_wctomb>:
 80141e4:	4603      	mov	r3, r0
 80141e6:	4608      	mov	r0, r1
 80141e8:	b141      	cbz	r1, 80141fc <__ascii_wctomb+0x18>
 80141ea:	2aff      	cmp	r2, #255	@ 0xff
 80141ec:	d904      	bls.n	80141f8 <__ascii_wctomb+0x14>
 80141ee:	228a      	movs	r2, #138	@ 0x8a
 80141f0:	601a      	str	r2, [r3, #0]
 80141f2:	f04f 30ff 	mov.w	r0, #4294967295
 80141f6:	4770      	bx	lr
 80141f8:	700a      	strb	r2, [r1, #0]
 80141fa:	2001      	movs	r0, #1
 80141fc:	4770      	bx	lr
	...

08014200 <fiprintf>:
 8014200:	b40e      	push	{r1, r2, r3}
 8014202:	b503      	push	{r0, r1, lr}
 8014204:	4601      	mov	r1, r0
 8014206:	ab03      	add	r3, sp, #12
 8014208:	4805      	ldr	r0, [pc, #20]	@ (8014220 <fiprintf+0x20>)
 801420a:	f853 2b04 	ldr.w	r2, [r3], #4
 801420e:	6800      	ldr	r0, [r0, #0]
 8014210:	9301      	str	r3, [sp, #4]
 8014212:	f7ff fd5b 	bl	8013ccc <_vfiprintf_r>
 8014216:	b002      	add	sp, #8
 8014218:	f85d eb04 	ldr.w	lr, [sp], #4
 801421c:	b003      	add	sp, #12
 801421e:	4770      	bx	lr
 8014220:	20000818 	.word	0x20000818

08014224 <abort>:
 8014224:	b508      	push	{r3, lr}
 8014226:	2006      	movs	r0, #6
 8014228:	f000 f82c 	bl	8014284 <raise>
 801422c:	2001      	movs	r0, #1
 801422e:	f7ed fe37 	bl	8001ea0 <_exit>

08014232 <_raise_r>:
 8014232:	291f      	cmp	r1, #31
 8014234:	b538      	push	{r3, r4, r5, lr}
 8014236:	4605      	mov	r5, r0
 8014238:	460c      	mov	r4, r1
 801423a:	d904      	bls.n	8014246 <_raise_r+0x14>
 801423c:	2316      	movs	r3, #22
 801423e:	6003      	str	r3, [r0, #0]
 8014240:	f04f 30ff 	mov.w	r0, #4294967295
 8014244:	bd38      	pop	{r3, r4, r5, pc}
 8014246:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014248:	b112      	cbz	r2, 8014250 <_raise_r+0x1e>
 801424a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801424e:	b94b      	cbnz	r3, 8014264 <_raise_r+0x32>
 8014250:	4628      	mov	r0, r5
 8014252:	f000 f831 	bl	80142b8 <_getpid_r>
 8014256:	4622      	mov	r2, r4
 8014258:	4601      	mov	r1, r0
 801425a:	4628      	mov	r0, r5
 801425c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014260:	f000 b818 	b.w	8014294 <_kill_r>
 8014264:	2b01      	cmp	r3, #1
 8014266:	d00a      	beq.n	801427e <_raise_r+0x4c>
 8014268:	1c59      	adds	r1, r3, #1
 801426a:	d103      	bne.n	8014274 <_raise_r+0x42>
 801426c:	2316      	movs	r3, #22
 801426e:	6003      	str	r3, [r0, #0]
 8014270:	2001      	movs	r0, #1
 8014272:	e7e7      	b.n	8014244 <_raise_r+0x12>
 8014274:	2100      	movs	r1, #0
 8014276:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801427a:	4620      	mov	r0, r4
 801427c:	4798      	blx	r3
 801427e:	2000      	movs	r0, #0
 8014280:	e7e0      	b.n	8014244 <_raise_r+0x12>
	...

08014284 <raise>:
 8014284:	4b02      	ldr	r3, [pc, #8]	@ (8014290 <raise+0xc>)
 8014286:	4601      	mov	r1, r0
 8014288:	6818      	ldr	r0, [r3, #0]
 801428a:	f7ff bfd2 	b.w	8014232 <_raise_r>
 801428e:	bf00      	nop
 8014290:	20000818 	.word	0x20000818

08014294 <_kill_r>:
 8014294:	b538      	push	{r3, r4, r5, lr}
 8014296:	4d07      	ldr	r5, [pc, #28]	@ (80142b4 <_kill_r+0x20>)
 8014298:	2300      	movs	r3, #0
 801429a:	4604      	mov	r4, r0
 801429c:	4608      	mov	r0, r1
 801429e:	4611      	mov	r1, r2
 80142a0:	602b      	str	r3, [r5, #0]
 80142a2:	f7ed fded 	bl	8001e80 <_kill>
 80142a6:	1c43      	adds	r3, r0, #1
 80142a8:	d102      	bne.n	80142b0 <_kill_r+0x1c>
 80142aa:	682b      	ldr	r3, [r5, #0]
 80142ac:	b103      	cbz	r3, 80142b0 <_kill_r+0x1c>
 80142ae:	6023      	str	r3, [r4, #0]
 80142b0:	bd38      	pop	{r3, r4, r5, pc}
 80142b2:	bf00      	nop
 80142b4:	20005fd4 	.word	0x20005fd4

080142b8 <_getpid_r>:
 80142b8:	f7ed bdda 	b.w	8001e70 <_getpid>

080142bc <_init>:
 80142bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80142be:	bf00      	nop
 80142c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80142c2:	bc08      	pop	{r3}
 80142c4:	469e      	mov	lr, r3
 80142c6:	4770      	bx	lr

080142c8 <_fini>:
 80142c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80142ca:	bf00      	nop
 80142cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80142ce:	bc08      	pop	{r3}
 80142d0:	469e      	mov	lr, r3
 80142d2:	4770      	bx	lr
