# Synopsys-VLSI-flow-Learning-RTL2GDS
ğŸ§  VLSI EXPERT PVT. LTD X Synopsys 3 DAYS WORKSHOP VLSI Flow Learning

This repository documents my hands-on learning journey of the *Synopsys Digital Design Flow, covering end-to-end RTL-to-GDSII stages â€” from **synthesis to STA and PnR*. 

ğŸ§© Tools Covered
<img width="1340" height="537" alt="image" src="https://github.com/user-attachments/assets/f377291b-6f79-4fa5-a06c-2279cfca07ea" />

ğŸš€ Learning Flow
<img width="1212" height="480" alt="image" src="https://github.com/user-attachments/assets/1eb31e96-5b6b-4980-b951-595062a73bba" />

âš™ï¸ Topics Documented
<img width="1006" height="641" alt="image" src="https://github.com/user-attachments/assets/54b1bf43-ee38-4262-b784-9bd9d1b12abe" />
