--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml fmc_dvidp_dvi_passthrough_demo.twx
fmc_dvidp_dvi_passthrough_demo.ncd -o fmc_dvidp_dvi_passthrough_demo.twr
fmc_dvidp_dvi_passthrough_demo.pcf -ucf
fmc_dvidp_dvi_passthrough_demo_s6ivk.ucf

Design file:              fmc_dvidp_dvi_passthrough_demo.ncd
Physical constraint file: fmc_dvidp_dvi_passthrough_demo.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y5.CLKIN
  Clock network: DCM_SP_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y5.CLKIN
  Clock network: DCM_SP_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y5.CLKIN
  Clock network: DCM_SP_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_dv = PERIOD TIMEGRP "sys_clk_dv" TS_sys_clk * 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4673 paths analyzed, 644 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.620ns.
--------------------------------------------------------------------------------

Paths for end point fmc_dvidp_config_l/cpu/zero_flag_flop (SLICE_X52Y92.A1), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fmc_dvidp_config_l/prog/rom (RAM)
  Destination:          fmc_dvidp_config_l/cpu/zero_flag_flop (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.412ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (1.010 - 1.033)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fmc_dvidp_config_l/prog/rom to fmc_dvidp_config_l/cpu/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y50.DOA6    Trcko_DOA             1.850   fmc_dvidp_config_l/prog/rom
                                                       fmc_dvidp_config_l/prog/rom
    SLICE_X52Y91.A4      net (fanout=6)        2.292   fmc_dvidp_config_l/instruction<6>
    SLICE_X52Y91.AMUX    Tilo                  0.261   fmc_dvidp_config_l/wr_dat<0>
                                                       fmc_dvidp_config_l/cpu/reg_loop[3].reg_loop_register_bit/DP
    SLICE_X55Y91.C1      net (fanout=1)        0.633   fmc_dvidp_config_l/cpu/sy<3>
    SLICE_X55Y91.C       Tilo                  0.259   fmc_dvidp_config_l/cpu/logical_result<3>
                                                       fmc_dvidp_config_l/cpu/reg_loop[3].operand_select_mux
    SLICE_X69Y88.D1      net (fanout=12)       1.553   fmc_dvidp_config_l/adr<3>
    SLICE_X69Y88.D       Tilo                  0.259   fmc_dvidp_config_l/_n0039
                                                       fmc_dvidp_config_l/_n0039<7>1
    SLICE_X87Y105.C6     net (fanout=4)        1.756   fmc_dvidp_config_l/_n0039
    SLICE_X87Y105.C      Tilo                  0.259   fmc_dvidp_config_l/rd_dat<1>
                                                       fmc_dvidp_config_l/rd_dat<1>1
    SLICE_X61Y91.C4      net (fanout=1)        2.273   fmc_dvidp_config_l/rd_dat<1>
    SLICE_X61Y91.C       Tilo                  0.259   fmc_dvidp_config_l/cpu/alu_group<1>
                                                       fmc_dvidp_config_l/cpu/alu_mux_loop[1].shift_in_muxf5
    SLICE_X52Y92.A1      net (fanout=2)        1.180   fmc_dvidp_config_l/cpu/alu_result<1>
    SLICE_X52Y92.CLK     Tas                   0.578   fmc_dvidp_config_l/cpu/zero_flag
                                                       fmc_dvidp_config_l/cpu/low_zero_lut
                                                       fmc_dvidp_config_l/cpu/zero_xor
                                                       fmc_dvidp_config_l/cpu/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     13.412ns (3.725ns logic, 9.687ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fmc_dvidp_config_l/prog/rom (RAM)
  Destination:          fmc_dvidp_config_l/cpu/zero_flag_flop (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.129ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (1.010 - 1.033)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fmc_dvidp_config_l/prog/rom to fmc_dvidp_config_l/cpu/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y50.DOA4    Trcko_DOA             1.850   fmc_dvidp_config_l/prog/rom
                                                       fmc_dvidp_config_l/prog/rom
    SLICE_X52Y91.A2      net (fanout=6)        2.009   fmc_dvidp_config_l/instruction<4>
    SLICE_X52Y91.AMUX    Tilo                  0.261   fmc_dvidp_config_l/wr_dat<0>
                                                       fmc_dvidp_config_l/cpu/reg_loop[3].reg_loop_register_bit/DP
    SLICE_X55Y91.C1      net (fanout=1)        0.633   fmc_dvidp_config_l/cpu/sy<3>
    SLICE_X55Y91.C       Tilo                  0.259   fmc_dvidp_config_l/cpu/logical_result<3>
                                                       fmc_dvidp_config_l/cpu/reg_loop[3].operand_select_mux
    SLICE_X69Y88.D1      net (fanout=12)       1.553   fmc_dvidp_config_l/adr<3>
    SLICE_X69Y88.D       Tilo                  0.259   fmc_dvidp_config_l/_n0039
                                                       fmc_dvidp_config_l/_n0039<7>1
    SLICE_X87Y105.C6     net (fanout=4)        1.756   fmc_dvidp_config_l/_n0039
    SLICE_X87Y105.C      Tilo                  0.259   fmc_dvidp_config_l/rd_dat<1>
                                                       fmc_dvidp_config_l/rd_dat<1>1
    SLICE_X61Y91.C4      net (fanout=1)        2.273   fmc_dvidp_config_l/rd_dat<1>
    SLICE_X61Y91.C       Tilo                  0.259   fmc_dvidp_config_l/cpu/alu_group<1>
                                                       fmc_dvidp_config_l/cpu/alu_mux_loop[1].shift_in_muxf5
    SLICE_X52Y92.A1      net (fanout=2)        1.180   fmc_dvidp_config_l/cpu/alu_result<1>
    SLICE_X52Y92.CLK     Tas                   0.578   fmc_dvidp_config_l/cpu/zero_flag
                                                       fmc_dvidp_config_l/cpu/low_zero_lut
                                                       fmc_dvidp_config_l/cpu/zero_xor
                                                       fmc_dvidp_config_l/cpu/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     13.129ns (3.725ns logic, 9.404ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fmc_dvidp_config_l/prog/rom (RAM)
  Destination:          fmc_dvidp_config_l/cpu/zero_flag_flop (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.095ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (1.010 - 1.033)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fmc_dvidp_config_l/prog/rom to fmc_dvidp_config_l/cpu/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y50.DOA6    Trcko_DOA             1.850   fmc_dvidp_config_l/prog/rom
                                                       fmc_dvidp_config_l/prog/rom
    SLICE_X52Y91.A4      net (fanout=6)        2.292   fmc_dvidp_config_l/instruction<6>
    SLICE_X52Y91.A       Tilo                  0.203   fmc_dvidp_config_l/wr_dat<0>
                                                       fmc_dvidp_config_l/cpu/reg_loop[2].reg_loop_register_bit/DP
    SLICE_X55Y91.A5      net (fanout=1)        0.373   fmc_dvidp_config_l/cpu/sy<2>
    SLICE_X55Y91.A       Tilo                  0.259   fmc_dvidp_config_l/cpu/logical_result<3>
                                                       fmc_dvidp_config_l/cpu/reg_loop[2].operand_select_mux
    SLICE_X69Y88.D5      net (fanout=12)       1.554   fmc_dvidp_config_l/adr<2>
    SLICE_X69Y88.D       Tilo                  0.259   fmc_dvidp_config_l/_n0039
                                                       fmc_dvidp_config_l/_n0039<7>1
    SLICE_X87Y105.C6     net (fanout=4)        1.756   fmc_dvidp_config_l/_n0039
    SLICE_X87Y105.C      Tilo                  0.259   fmc_dvidp_config_l/rd_dat<1>
                                                       fmc_dvidp_config_l/rd_dat<1>1
    SLICE_X61Y91.C4      net (fanout=1)        2.273   fmc_dvidp_config_l/rd_dat<1>
    SLICE_X61Y91.C       Tilo                  0.259   fmc_dvidp_config_l/cpu/alu_group<1>
                                                       fmc_dvidp_config_l/cpu/alu_mux_loop[1].shift_in_muxf5
    SLICE_X52Y92.A1      net (fanout=2)        1.180   fmc_dvidp_config_l/cpu/alu_result<1>
    SLICE_X52Y92.CLK     Tas                   0.578   fmc_dvidp_config_l/cpu/zero_flag
                                                       fmc_dvidp_config_l/cpu/low_zero_lut
                                                       fmc_dvidp_config_l/cpu/zero_xor
                                                       fmc_dvidp_config_l/cpu/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     13.095ns (3.667ns logic, 9.428ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point fmc_dvidp_config_l/cpu/zero_flag_flop (SLICE_X52Y92.A4), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fmc_dvidp_config_l/prog/rom (RAM)
  Destination:          fmc_dvidp_config_l/cpu/zero_flag_flop (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.247ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (1.010 - 1.033)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fmc_dvidp_config_l/prog/rom to fmc_dvidp_config_l/cpu/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y50.DOA6    Trcko_DOA             1.850   fmc_dvidp_config_l/prog/rom
                                                       fmc_dvidp_config_l/prog/rom
    SLICE_X52Y91.A4      net (fanout=6)        2.292   fmc_dvidp_config_l/instruction<6>
    SLICE_X52Y91.AMUX    Tilo                  0.261   fmc_dvidp_config_l/wr_dat<0>
                                                       fmc_dvidp_config_l/cpu/reg_loop[3].reg_loop_register_bit/DP
    SLICE_X55Y91.C1      net (fanout=1)        0.633   fmc_dvidp_config_l/cpu/sy<3>
    SLICE_X55Y91.C       Tilo                  0.259   fmc_dvidp_config_l/cpu/logical_result<3>
                                                       fmc_dvidp_config_l/cpu/reg_loop[3].operand_select_mux
    SLICE_X69Y88.D1      net (fanout=12)       1.553   fmc_dvidp_config_l/adr<3>
    SLICE_X69Y88.D       Tilo                  0.259   fmc_dvidp_config_l/_n0039
                                                       fmc_dvidp_config_l/_n0039<7>1
    SLICE_X87Y105.A3     net (fanout=4)        1.929   fmc_dvidp_config_l/_n0039
    SLICE_X87Y105.A      Tilo                  0.259   fmc_dvidp_config_l/rd_dat<1>
                                                       fmc_dvidp_config_l/rd_dat<2>1
    SLICE_X60Y91.C6      net (fanout=1)        2.231   fmc_dvidp_config_l/rd_dat<2>
    SLICE_X60Y91.C       Tilo                  0.204   fmc_dvidp_config_l/cpu/alu_group<2>
                                                       fmc_dvidp_config_l/cpu/alu_mux_loop[2].shift_in_muxf5
    SLICE_X52Y92.A4      net (fanout=3)        0.939   fmc_dvidp_config_l/cpu/alu_result<2>
    SLICE_X52Y92.CLK     Tas                   0.578   fmc_dvidp_config_l/cpu/zero_flag
                                                       fmc_dvidp_config_l/cpu/low_zero_lut
                                                       fmc_dvidp_config_l/cpu/zero_xor
                                                       fmc_dvidp_config_l/cpu/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     13.247ns (3.670ns logic, 9.577ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fmc_dvidp_config_l/prog/rom (RAM)
  Destination:          fmc_dvidp_config_l/cpu/zero_flag_flop (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.964ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (1.010 - 1.033)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fmc_dvidp_config_l/prog/rom to fmc_dvidp_config_l/cpu/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y50.DOA4    Trcko_DOA             1.850   fmc_dvidp_config_l/prog/rom
                                                       fmc_dvidp_config_l/prog/rom
    SLICE_X52Y91.A2      net (fanout=6)        2.009   fmc_dvidp_config_l/instruction<4>
    SLICE_X52Y91.AMUX    Tilo                  0.261   fmc_dvidp_config_l/wr_dat<0>
                                                       fmc_dvidp_config_l/cpu/reg_loop[3].reg_loop_register_bit/DP
    SLICE_X55Y91.C1      net (fanout=1)        0.633   fmc_dvidp_config_l/cpu/sy<3>
    SLICE_X55Y91.C       Tilo                  0.259   fmc_dvidp_config_l/cpu/logical_result<3>
                                                       fmc_dvidp_config_l/cpu/reg_loop[3].operand_select_mux
    SLICE_X69Y88.D1      net (fanout=12)       1.553   fmc_dvidp_config_l/adr<3>
    SLICE_X69Y88.D       Tilo                  0.259   fmc_dvidp_config_l/_n0039
                                                       fmc_dvidp_config_l/_n0039<7>1
    SLICE_X87Y105.A3     net (fanout=4)        1.929   fmc_dvidp_config_l/_n0039
    SLICE_X87Y105.A      Tilo                  0.259   fmc_dvidp_config_l/rd_dat<1>
                                                       fmc_dvidp_config_l/rd_dat<2>1
    SLICE_X60Y91.C6      net (fanout=1)        2.231   fmc_dvidp_config_l/rd_dat<2>
    SLICE_X60Y91.C       Tilo                  0.204   fmc_dvidp_config_l/cpu/alu_group<2>
                                                       fmc_dvidp_config_l/cpu/alu_mux_loop[2].shift_in_muxf5
    SLICE_X52Y92.A4      net (fanout=3)        0.939   fmc_dvidp_config_l/cpu/alu_result<2>
    SLICE_X52Y92.CLK     Tas                   0.578   fmc_dvidp_config_l/cpu/zero_flag
                                                       fmc_dvidp_config_l/cpu/low_zero_lut
                                                       fmc_dvidp_config_l/cpu/zero_xor
                                                       fmc_dvidp_config_l/cpu/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     12.964ns (3.670ns logic, 9.294ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fmc_dvidp_config_l/prog/rom (RAM)
  Destination:          fmc_dvidp_config_l/cpu/zero_flag_flop (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.930ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (1.010 - 1.033)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fmc_dvidp_config_l/prog/rom to fmc_dvidp_config_l/cpu/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y50.DOA6    Trcko_DOA             1.850   fmc_dvidp_config_l/prog/rom
                                                       fmc_dvidp_config_l/prog/rom
    SLICE_X52Y91.A4      net (fanout=6)        2.292   fmc_dvidp_config_l/instruction<6>
    SLICE_X52Y91.A       Tilo                  0.203   fmc_dvidp_config_l/wr_dat<0>
                                                       fmc_dvidp_config_l/cpu/reg_loop[2].reg_loop_register_bit/DP
    SLICE_X55Y91.A5      net (fanout=1)        0.373   fmc_dvidp_config_l/cpu/sy<2>
    SLICE_X55Y91.A       Tilo                  0.259   fmc_dvidp_config_l/cpu/logical_result<3>
                                                       fmc_dvidp_config_l/cpu/reg_loop[2].operand_select_mux
    SLICE_X69Y88.D5      net (fanout=12)       1.554   fmc_dvidp_config_l/adr<2>
    SLICE_X69Y88.D       Tilo                  0.259   fmc_dvidp_config_l/_n0039
                                                       fmc_dvidp_config_l/_n0039<7>1
    SLICE_X87Y105.A3     net (fanout=4)        1.929   fmc_dvidp_config_l/_n0039
    SLICE_X87Y105.A      Tilo                  0.259   fmc_dvidp_config_l/rd_dat<1>
                                                       fmc_dvidp_config_l/rd_dat<2>1
    SLICE_X60Y91.C6      net (fanout=1)        2.231   fmc_dvidp_config_l/rd_dat<2>
    SLICE_X60Y91.C       Tilo                  0.204   fmc_dvidp_config_l/cpu/alu_group<2>
                                                       fmc_dvidp_config_l/cpu/alu_mux_loop[2].shift_in_muxf5
    SLICE_X52Y92.A4      net (fanout=3)        0.939   fmc_dvidp_config_l/cpu/alu_result<2>
    SLICE_X52Y92.CLK     Tas                   0.578   fmc_dvidp_config_l/cpu/zero_flag
                                                       fmc_dvidp_config_l/cpu/low_zero_lut
                                                       fmc_dvidp_config_l/cpu/zero_xor
                                                       fmc_dvidp_config_l/cpu/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     12.930ns (3.612ns logic, 9.318ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point fmc_dvidp_config_l/cpu/zero_flag_flop (SLICE_X52Y92.A5), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fmc_dvidp_config_l/prog/rom (RAM)
  Destination:          fmc_dvidp_config_l/cpu/zero_flag_flop (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.220ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (1.010 - 1.033)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fmc_dvidp_config_l/prog/rom to fmc_dvidp_config_l/cpu/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y50.DOA6    Trcko_DOA             1.850   fmc_dvidp_config_l/prog/rom
                                                       fmc_dvidp_config_l/prog/rom
    SLICE_X52Y91.A4      net (fanout=6)        2.292   fmc_dvidp_config_l/instruction<6>
    SLICE_X52Y91.AMUX    Tilo                  0.261   fmc_dvidp_config_l/wr_dat<0>
                                                       fmc_dvidp_config_l/cpu/reg_loop[3].reg_loop_register_bit/DP
    SLICE_X55Y91.C1      net (fanout=1)        0.633   fmc_dvidp_config_l/cpu/sy<3>
    SLICE_X55Y91.C       Tilo                  0.259   fmc_dvidp_config_l/cpu/logical_result<3>
                                                       fmc_dvidp_config_l/cpu/reg_loop[3].operand_select_mux
    SLICE_X69Y88.D1      net (fanout=12)       1.553   fmc_dvidp_config_l/adr<3>
    SLICE_X69Y88.D       Tilo                  0.259   fmc_dvidp_config_l/_n0039
                                                       fmc_dvidp_config_l/_n0039<7>1
    SLICE_X87Y108.C5     net (fanout=4)        1.994   fmc_dvidp_config_l/_n0039
    SLICE_X87Y108.C      Tilo                  0.259   fmc_dvidp_config_l/rd_dat<3>
                                                       fmc_dvidp_config_l/rd_dat<3>1
    SLICE_X59Y91.C6      net (fanout=1)        2.316   fmc_dvidp_config_l/rd_dat<3>
    SLICE_X59Y91.C       Tilo                  0.259   fmc_dvidp_config_l/cpu/alu_group<3>
                                                       fmc_dvidp_config_l/cpu/alu_mux_loop[3].shift_in_muxf5
    SLICE_X52Y92.A5      net (fanout=3)        0.707   fmc_dvidp_config_l/cpu/alu_result<3>
    SLICE_X52Y92.CLK     Tas                   0.578   fmc_dvidp_config_l/cpu/zero_flag
                                                       fmc_dvidp_config_l/cpu/low_zero_lut
                                                       fmc_dvidp_config_l/cpu/zero_xor
                                                       fmc_dvidp_config_l/cpu/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     13.220ns (3.725ns logic, 9.495ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fmc_dvidp_config_l/prog/rom (RAM)
  Destination:          fmc_dvidp_config_l/cpu/zero_flag_flop (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.998ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (1.010 - 1.033)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fmc_dvidp_config_l/prog/rom to fmc_dvidp_config_l/cpu/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y50.DOA4    Trcko_DOA             1.850   fmc_dvidp_config_l/prog/rom
                                                       fmc_dvidp_config_l/prog/rom
    SLICE_X52Y91.B2      net (fanout=6)        2.000   fmc_dvidp_config_l/instruction<4>
    SLICE_X52Y91.BMUX    Tilo                  0.261   fmc_dvidp_config_l/wr_dat<0>
                                                       fmc_dvidp_config_l/cpu/reg_loop[1].reg_loop_register_bit/DP
    SLICE_X55Y92.C6      net (fanout=1)        0.356   fmc_dvidp_config_l/cpu/sy<1>
    SLICE_X55Y92.C       Tilo                  0.259   fmc_dvidp_config_l/cpu/logical_result<1>
                                                       fmc_dvidp_config_l/cpu/reg_loop[1].operand_select_mux
    SLICE_X87Y108.C2     net (fanout=15)       4.153   fmc_dvidp_config_l/adr<1>
    SLICE_X87Y108.C      Tilo                  0.259   fmc_dvidp_config_l/rd_dat<3>
                                                       fmc_dvidp_config_l/rd_dat<3>1
    SLICE_X59Y91.C6      net (fanout=1)        2.316   fmc_dvidp_config_l/rd_dat<3>
    SLICE_X59Y91.C       Tilo                  0.259   fmc_dvidp_config_l/cpu/alu_group<3>
                                                       fmc_dvidp_config_l/cpu/alu_mux_loop[3].shift_in_muxf5
    SLICE_X52Y92.A5      net (fanout=3)        0.707   fmc_dvidp_config_l/cpu/alu_result<3>
    SLICE_X52Y92.CLK     Tas                   0.578   fmc_dvidp_config_l/cpu/zero_flag
                                                       fmc_dvidp_config_l/cpu/low_zero_lut
                                                       fmc_dvidp_config_l/cpu/zero_xor
                                                       fmc_dvidp_config_l/cpu/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     12.998ns (3.466ns logic, 9.532ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fmc_dvidp_config_l/prog/rom (RAM)
  Destination:          fmc_dvidp_config_l/cpu/zero_flag_flop (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.939ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (1.010 - 1.033)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fmc_dvidp_config_l/prog/rom to fmc_dvidp_config_l/cpu/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y50.DOA5    Trcko_DOA             1.850   fmc_dvidp_config_l/prog/rom
                                                       fmc_dvidp_config_l/prog/rom
    SLICE_X52Y91.B3      net (fanout=6)        1.941   fmc_dvidp_config_l/instruction<5>
    SLICE_X52Y91.BMUX    Tilo                  0.261   fmc_dvidp_config_l/wr_dat<0>
                                                       fmc_dvidp_config_l/cpu/reg_loop[1].reg_loop_register_bit/DP
    SLICE_X55Y92.C6      net (fanout=1)        0.356   fmc_dvidp_config_l/cpu/sy<1>
    SLICE_X55Y92.C       Tilo                  0.259   fmc_dvidp_config_l/cpu/logical_result<1>
                                                       fmc_dvidp_config_l/cpu/reg_loop[1].operand_select_mux
    SLICE_X87Y108.C2     net (fanout=15)       4.153   fmc_dvidp_config_l/adr<1>
    SLICE_X87Y108.C      Tilo                  0.259   fmc_dvidp_config_l/rd_dat<3>
                                                       fmc_dvidp_config_l/rd_dat<3>1
    SLICE_X59Y91.C6      net (fanout=1)        2.316   fmc_dvidp_config_l/rd_dat<3>
    SLICE_X59Y91.C       Tilo                  0.259   fmc_dvidp_config_l/cpu/alu_group<3>
                                                       fmc_dvidp_config_l/cpu/alu_mux_loop[3].shift_in_muxf5
    SLICE_X52Y92.A5      net (fanout=3)        0.707   fmc_dvidp_config_l/cpu/alu_result<3>
    SLICE_X52Y92.CLK     Tas                   0.578   fmc_dvidp_config_l/cpu/zero_flag
                                                       fmc_dvidp_config_l/cpu/low_zero_lut
                                                       fmc_dvidp_config_l/cpu/zero_xor
                                                       fmc_dvidp_config_l/cpu/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     12.939ns (3.466ns logic, 9.473ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_dv = PERIOD TIMEGRP "sys_clk_dv" TS_sys_clk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fmc_dvidp_config_l/cpu/stack_ram_loop[8].stack_bit (SLICE_X40Y102.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fmc_dvidp_config_l/cpu/pc_loop[8].register_bit (FF)
  Destination:          fmc_dvidp_config_l/cpu/stack_ram_loop[8].stack_bit (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.332ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         pb_clk rising at 20.000ns
  Destination Clock:    pb_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fmc_dvidp_config_l/cpu/pc_loop[8].register_bit to fmc_dvidp_config_l/cpu/stack_ram_loop[8].stack_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.AQ     Tcko                  0.198   fmc_dvidp_config_l/instruction_address<9>
                                                       fmc_dvidp_config_l/cpu/pc_loop[8].register_bit
    SLICE_X40Y102.BX     net (fanout=4)        0.245   fmc_dvidp_config_l/instruction_address<8>
    SLICE_X40Y102.CLK    Tdh         (-Th)     0.111   fmc_dvidp_config_l/cpu/stack_pop_data<1>
                                                       fmc_dvidp_config_l/cpu/stack_ram_loop[8].stack_bit
    -------------------------------------------------  ---------------------------
    Total                                      0.332ns (0.087ns logic, 0.245ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point fmc_dvidp_config_l/cpu/stack_ram_loop[4].stack_bit (SLICE_X40Y102.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fmc_dvidp_config_l/cpu/pc_loop[4].register_bit (FF)
  Destination:          fmc_dvidp_config_l/cpu/stack_ram_loop[4].stack_bit (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.067 - 0.065)
  Source Clock:         pb_clk rising at 20.000ns
  Destination Clock:    pb_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fmc_dvidp_config_l/cpu/pc_loop[4].register_bit to fmc_dvidp_config_l/cpu/stack_ram_loop[4].stack_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y101.AQ     Tcko                  0.198   fmc_dvidp_config_l/instruction_address<7>
                                                       fmc_dvidp_config_l/cpu/pc_loop[4].register_bit
    SLICE_X40Y102.AI     net (fanout=4)        0.167   fmc_dvidp_config_l/instruction_address<4>
    SLICE_X40Y102.CLK    Tdh         (-Th)     0.004   fmc_dvidp_config_l/cpu/stack_pop_data<1>
                                                       fmc_dvidp_config_l/cpu/stack_ram_loop[4].stack_bit
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.194ns logic, 0.167ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point fmc_dvidp_config_l/cpu/stack_ram_loop[9].stack_bit (SLICE_X40Y102.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fmc_dvidp_config_l/cpu/stack_count_loop[0].stack_count_loop_register_bit (FF)
  Destination:          fmc_dvidp_config_l/cpu/stack_ram_loop[9].stack_bit (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.067 - 0.065)
  Source Clock:         pb_clk rising at 20.000ns
  Destination Clock:    pb_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fmc_dvidp_config_l/cpu/stack_count_loop[0].stack_count_loop_register_bit to fmc_dvidp_config_l/cpu/stack_ram_loop[9].stack_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y101.AQ     Tcko                  0.200   fmc_dvidp_config_l/cpu/stack_address<3>
                                                       fmc_dvidp_config_l/cpu/stack_count_loop[0].stack_count_loop_register_bit
    SLICE_X40Y102.D1     net (fanout=8)        0.468   fmc_dvidp_config_l/cpu/stack_address<0>
    SLICE_X40Y102.CLK    Tah         (-Th)     0.293   fmc_dvidp_config_l/cpu/stack_pop_data<1>
                                                       fmc_dvidp_config_l/cpu/stack_ram_loop[9].stack_bit
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (-0.093ns logic, 0.468ns route)
                                                       (-24.8% logic, 124.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_dv = PERIOD TIMEGRP "sys_clk_dv" TS_sys_clk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: fmc_dvidp_config_l/prog/rom/CLKA
  Logical resource: fmc_dvidp_config_l/prog/rom/CLKA
  Location pin: RAMB16_X2Y50.CLKA
  Clock network: pb_clk
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: pb_clk_l/I0
  Logical resource: pb_clk_l/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: sys_clk_dv
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: fmc_dvidp_config_l/cpu/stack_pop_data<0>/CLK
  Logical resource: fmc_dvidp_config_l/cpu/stack_ram_loop[7].stack_bit/CLK
  Location pin: SLICE_X40Y101.CLK
  Clock network: pb_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     10.000ns|      5.340ns|      6.810ns|            0|            0|            0|         4673|
| TS_sys_clk_dv                 |     20.000ns|     13.620ns|          N/A|            0|            0|         4673|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |   13.620|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4673 paths, 0 nets, and 627 connections

Design statistics:
   Minimum period:  13.620ns{1}   (Maximum frequency:  73.421MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun  7 17:36:08 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 587 MB



