Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Nov 08 16:22:42 2017
| Host         : DESKTOP-RI3VCCC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file superscalar_control_sets_placed.rpt
| Design       : superscalar
| Device       : xc7k70t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9278 |         5373 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           48 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+---------------------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+---------------+---------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |               | processor/data/p_0_in__0              |               32 |             32 |
|  clk_IBUF_BUFG |               | processor/data/read_data1[31]_i_1_n_0 |               16 |             32 |
|  clk_IBUF_BUFG |               |                                       |             5373 |           9278 |
+----------------+---------------+---------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                     3 |
+--------+-----------------------+


