

================================================================
== Vivado HLS Report for 'backward'
================================================================
* Date:           Mon Oct 31 21:59:13 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.117|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+------------------------+-----+-----+-----+-----+---------+
        |                                    |                        |  Latency  |  Interval | Pipeline|
        |              Instance              |         Module         | min | max | min | max |   Type  |
        +------------------------------------+------------------------+-----+-----+-----+-----+---------+
        |grp_Conv2d_1_fu_984                 |Conv2d_1                |    ?|    ?|    ?|    ?|   none  |
        |grp_Conv2d_3_fu_991                 |Conv2d_3                |    ?|    ?|    ?|    ?|   none  |
        |grp_Conv2d_fu_998                   |Conv2d                  |  388|  388|  388|  388|   none  |
        |grp_Conv2d_4_fu_1006                |Conv2d_4                |  388|  388|  388|  388|   none  |
        |grp_Conv2d_2_fu_1014                |Conv2d_2                |  388|  388|  388|  388|   none  |
        |grp_MatrixBackPropagatio_1_fu_1022  |MatrixBackPropagatio_1  |   88|   88|   88|   88|   none  |
        |grp_Padding_1_fu_1032               |Padding_1               |  786|  786|  786|  786|   none  |
        |grp_Padding_fu_1038                 |Padding                 |  902|  902|  902|  902|   none  |
        |grp_OverturnKernel_fu_1044          |OverturnKernel          |   25|   25|   25|   25|   none  |
        |grp_OverturnKernel_fu_1051          |OverturnKernel          |   25|   25|   25|   25|   none  |
        +------------------------------------+------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                          |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1                                  |       20|       20|         2|          -|          -|      10|    no    |
        |- MatrixBackPropagationMultiply_label2_L  |      454|      454|         6|          1|          1|     450|    yes   |
        |- Loop 3                                  |     4590|     4590|       102|          -|          -|      45|    no    |
        | + Loop 3.1                               |      100|      100|        10|          -|          -|      10|    no    |
        |- Loop 4                                  |      180|      495|  4 ~ 11  |          -|          -|      45|    no    |
        |- MatrixBackPropagationMultiply_label2_L  |     8104|     8104|         6|          1|          1|    8100|    yes   |
        |- Loop 6                                  |    73260|    73260|       407|          -|          -|     180|    no    |
        | + Loop 6.1                               |      405|      405|         9|          -|          -|      45|    no    |
        |- Loop 7                                  |      720|     1980|  4 ~ 11  |          -|          -|     180|    no    |
        |- MatrixBackPropagationMultiply_label2_L  |   103684|   103684|         6|          1|          1|  103680|    yes   |
        |- Loop 9                                  |   934272|   934272|      1622|          -|          -|     576|    no    |
        | + Loop 9.1                               |     1620|     1620|         9|          -|          -|     180|    no    |
        |- Loop 10                                 |  1037952|  1037952|      1802|          -|          -|     576|    no    |
        | + Loop 10.1                              |     1800|     1800|        10|          -|          -|     180|    no    |
        |- Loop 11                                 |    73260|    73260|       407|          -|          -|     180|    no    |
        | + Loop 11.1                              |      405|      405|         9|          -|          -|      45|    no    |
        |- Loop 12                                 |     4590|     4590|       102|          -|          -|      45|    no    |
        | + Loop 12.1                              |      100|      100|        10|          -|          -|      10|    no    |
        +------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|   1029|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     57|    5961|   9236|    -|
|Memory           |      216|      -|     384|     30|    0|
|Multiplexer      |        -|      -|       -|   1935|    -|
|Register         |        0|      -|    1897|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      216|     59|    8242|  12422|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       50|     16|       5|     17|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------+---------+-------+------+------+-----+
    |              Instance              |         Module         | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------------------+------------------------+---------+-------+------+------+-----+
    |grp_Conv2d_fu_998                   |Conv2d                  |        0|      5|   550|   875|    0|
    |grp_Conv2d_1_fu_984                 |Conv2d_1                |        0|      9|  1391|  2176|    0|
    |grp_Conv2d_2_fu_1014                |Conv2d_2                |        0|      6|   550|   791|    0|
    |grp_Conv2d_3_fu_991                 |Conv2d_3                |        0|     10|  1391|  2111|    0|
    |grp_Conv2d_4_fu_1006                |Conv2d_4                |        0|      6|   550|   818|    0|
    |grp_MatrixBackPropagatio_1_fu_1022  |MatrixBackPropagatio_1  |        0|      5|   447|   487|    0|
    |grp_OverturnKernel_fu_1044          |OverturnKernel          |        0|      0|    27|   181|    0|
    |grp_OverturnKernel_fu_1051          |OverturnKernel          |        0|      0|    27|   181|    0|
    |grp_Padding_fu_1038                 |Padding                 |        0|      0|    43|   366|    0|
    |grp_Padding_1_fu_1032               |Padding_1               |        0|      0|    37|   393|    0|
    |forw_back_dmul_64ibs_U100           |forw_back_dmul_64ibs    |        0|     11|   299|   203|    0|
    |forw_back_faddfsuxdS_U95            |forw_back_faddfsuxdS    |        0|      2|   227|   214|    0|
    |forw_back_fcmp_32g8j_U99            |forw_back_fcmp_32g8j    |        0|      0|    66|    66|    0|
    |forw_back_fmul_32cud_U96            |forw_back_fmul_32cud    |        0|      3|   128|   138|    0|
    |forw_back_fpext_3fYi_U98            |forw_back_fpext_3fYi    |        0|      0|   100|   139|    0|
    |forw_back_fptrunceOg_U97            |forw_back_fptrunceOg    |        0|      0|   128|    97|    0|
    +------------------------------------+------------------------+---------+-------+------+------+-----+
    |Total                               |                        |        0|     57|  5961|  9236|    0|
    +------------------------------------+------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |forw_back_mac_mulyd2_U101  |forw_back_mac_mulyd2  | i0 + i1 * i2 |
    |forw_back_mac_mulzec_U102  |forw_back_mac_mulzec  | i0 + i1 * i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+----+----+-----+--------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+-----+--------+-----+------+-------------+
    |conv_grad_2_U           |backward_conv_grapcA  |        2|   0|   0|    0|     676|   32|     1|        21632|
    |conv_grad_3_padding_U   |backward_conv_grarcU  |        2|   0|   0|    0|     784|   32|     1|        25088|
    |conv_grad_1_U           |backward_conv_gratde  |        2|   0|   0|    0|     784|   32|     1|        25088|
    |conv_grad_2_padding_U   |backward_conv_gravdy  |        2|   0|   0|    0|     900|   32|     1|        28800|
    |grad_0_U                |backward_grad_0       |        2|   0|   0|    0|     576|   32|     1|        18432|
    |grad_2_U                |backward_grad_2       |        1|   0|   0|    0|     180|   32|     1|         5760|
    |rgrad_1_U               |backward_grad_2       |        1|   0|   0|    0|     180|   32|     1|         5760|
    |grad_1_U                |backward_grad_2       |        1|   0|   0|    0|     180|   32|     1|         5760|
    |grad_3_U                |backward_grad_3       |        0|  64|   5|    0|      10|   32|     1|          320|
    |kernel_grad_3_U         |backward_kernel_gocq  |        0|  64|   5|    0|       9|   32|     1|          288|
    |kernel_grad_3_overtu_U  |backward_kernel_gocq  |        0|  64|   5|    0|       9|   32|     1|          288|
    |kernel_grad_2_U         |backward_kernel_gocq  |        0|  64|   5|    0|       9|   32|     1|          288|
    |kernel_grad_2_overtu_U  |backward_kernel_gocq  |        0|  64|   5|    0|       9|   32|     1|          288|
    |kernel_grad_1_U         |backward_kernel_gocq  |        0|  64|   5|    0|       9|   32|     1|          288|
    |rgrad_2_U               |backward_rgrad_2      |        1|   0|   0|    0|      45|   32|     1|         1440|
    |wgrad_1_U               |backward_wgrad_1      |      186|   0|   0|    0|  103680|   32|     1|      3317760|
    |wgrad_2_U               |backward_wgrad_2      |       15|   0|   0|    0|    8100|   32|     1|       259200|
    |wgrad_3_U               |backward_wgrad_3      |        1|   0|   0|    0|     450|   32|     1|        14400|
    +------------------------+----------------------+---------+----+----+-----+--------+-----+------+-------------+
    |Total                   |                      |      216| 384|  30|    0|  116590|  576|    18|      3730880|
    +------------------------+----------------------+---------+----+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln101_1_fu_1812_p2            |     +    |      0|  0|  20|          13|          13|
    |add_ln101_2_fu_1868_p2            |     +    |      0|  0|  15|           7|           7|
    |add_ln101_3_fu_1877_p2            |     +    |      0|  0|  16|           9|           9|
    |add_ln101_4_fu_1732_p2            |     +    |      0|  0|  24|          17|           8|
    |add_ln101_5_fu_1778_p2            |     +    |      0|  0|  20|          13|           6|
    |add_ln101_fu_1766_p2              |     +    |      0|  0|  24|          17|          17|
    |add_ln61_2_fu_1439_p2             |     +    |      0|  0|  20|          13|           1|
    |add_ln61_4_fu_1617_p2             |     +    |      0|  0|  24|          17|           1|
    |add_ln61_fu_1216_p2               |     +    |      0|  0|  16|           9|           1|
    |add_ln63_1_fu_1293_p2             |     +    |      0|  0|  16|           9|           9|
    |add_ln63_fu_1283_p2               |     +    |      0|  0|  15|           7|           7|
    |add_ln70_1_fu_1361_p2             |     +    |      0|  0|  16|           9|           9|
    |add_ln70_2_fu_1538_p2             |     +    |      0|  0|  20|          13|          13|
    |add_ln70_3_fu_1716_p2             |     +    |      0|  0|  24|          17|          17|
    |add_ln70_4_fu_1499_p2             |     +    |      0|  0|  20|          13|           6|
    |add_ln70_5_fu_1677_p2             |     +    |      0|  0|  24|          17|           8|
    |add_ln70_fu_1352_p2               |     +    |      0|  0|  15|           7|           7|
    |i_10_fu_1623_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_11_fu_1560_p2                   |     +    |      0|  0|  15|           8|           1|
    |i_12_fu_1689_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_13_fu_1744_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_14_fu_1790_p2                   |     +    |      0|  0|  15|           8|           1|
    |i_15_fu_1830_p2                   |     +    |      0|  0|  15|           6|           1|
    |i_5_fu_1194_p2                    |     +    |      0|  0|  12|           4|           1|
    |i_6_fu_1309_p2                    |     +    |      0|  0|  15|           6|           1|
    |i_7_fu_1445_p2                    |     +    |      0|  0|  15|           8|           1|
    |i_8_fu_1382_p2                    |     +    |      0|  0|  15|           6|           1|
    |i_9_fu_1511_p2                    |     +    |      0|  0|  15|           8|           1|
    |i_fu_1222_p2                      |     +    |      0|  0|  15|           6|           1|
    |j_15_fu_1346_p2                   |     +    |      0|  0|  12|           4|           1|
    |j_16_fu_1483_p2                   |     +    |      0|  0|  15|           6|           1|
    |j_17_fu_1532_p2                   |     +    |      0|  0|  15|           6|           1|
    |j_18_fu_1661_p2                   |     +    |      0|  0|  15|           8|           1|
    |j_19_fu_1710_p2                   |     +    |      0|  0|  15|           8|           1|
    |j_20_fu_1760_p2                   |     +    |      0|  0|  15|           8|           1|
    |j_21_fu_1806_p2                   |     +    |      0|  0|  15|           6|           1|
    |j_22_fu_1862_p2                   |     +    |      0|  0|  12|           4|           1|
    |j_fu_1260_p2                      |     +    |      0|  0|  12|           4|           1|
    |and_ln76_1_fu_1605_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln76_fu_1427_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state72_io               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln100_1_fu_1800_p2           |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln100_2_fu_1856_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln100_fu_1754_p2             |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln129_fu_1188_p2             |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln130_fu_1200_p2             |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln61_1_fu_1433_p2            |   icmp   |      0|  0|  13|          13|           8|
    |icmp_ln61_2_fu_1611_p2            |   icmp   |      0|  0|  20|          17|          16|
    |icmp_ln61_fu_1210_p2              |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln62_1_fu_1451_p2            |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln62_2_fu_1629_p2            |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln62_fu_1228_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln67_1_fu_1505_p2            |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln67_2_fu_1683_p2            |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln67_fu_1303_p2              |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln69_1_fu_1526_p2            |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln69_2_fu_1704_p2            |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln69_fu_1340_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln75_1_fu_1554_p2            |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln75_fu_1376_p2              |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln76_1_fu_1417_p2            |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln76_2_fu_1589_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln76_3_fu_1595_p2            |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln76_fu_1411_p2              |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln99_1_fu_1784_p2            |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln99_2_fu_1824_p2            |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln99_fu_1738_p2              |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_state83_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state91_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state93_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |or_ln76_1_fu_1601_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln76_fu_1423_p2                |    or    |      0|  0|   2|           1|           1|
    |j_0_i_mid2_fu_1234_p3             |  select  |      0|  0|   4|           1|           1|
    |select_ln63_1_fu_1465_p3          |  select  |      0|  0|   8|           1|           8|
    |select_ln63_2_fu_1635_p3          |  select  |      0|  0|   8|           1|           1|
    |select_ln63_3_fu_1643_p3          |  select  |      0|  0|   9|           1|          10|
    |select_ln63_fu_1457_p3            |  select  |      0|  0|   6|           1|           1|
    |shl_ln63_mid2_v_v_fu_1242_p3      |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1029|         627|         393|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |                         Name                        | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                            |  506|        115|    1|        115|
    |ap_enable_reg_pp0_iter1                              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                              |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                              |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter5                              |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                              |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter5                              |    9|          2|    1|          2|
    |ap_phi_mux_i_0_i16_phi_fu_738_p4                     |    9|          2|    8|         16|
    |ap_phi_mux_i_0_i60_phi_fu_829_p4                     |    9|          2|   10|         20|
    |ap_phi_mux_i_0_i_phi_fu_660_p4                       |    9|          2|    6|         12|
    |conv_grad_1_address0                                 |   15|          3|   10|         30|
    |conv_grad_1_ce0                                      |   15|          3|    1|          3|
    |conv_grad_1_we0                                      |    9|          2|    1|          2|
    |conv_grad_2_address0                                 |   21|          4|   10|         40|
    |conv_grad_2_ce0                                      |   21|          4|    1|          4|
    |conv_grad_2_padding_address0                         |   15|          3|   10|         30|
    |conv_grad_2_padding_ce0                              |   15|          3|    1|          3|
    |conv_grad_2_padding_ce1                              |    9|          2|    1|          2|
    |conv_grad_2_padding_we0                              |    9|          2|    1|          2|
    |conv_grad_2_padding_we1                              |    9|          2|    1|          2|
    |conv_grad_2_we0                                      |    9|          2|    1|          2|
    |conv_grad_3_padding_address0                         |   15|          3|   10|         30|
    |conv_grad_3_padding_ce0                              |   15|          3|    1|          3|
    |conv_grad_3_padding_ce1                              |    9|          2|    1|          2|
    |conv_grad_3_padding_we0                              |    9|          2|    1|          2|
    |conv_grad_3_padding_we1                              |    9|          2|    1|          2|
    |conv_kernel_1_ce0                                    |    9|          2|    1|          2|
    |conv_kernel_1_we0                                    |    9|          2|    1|          2|
    |conv_kernel_2_address0                               |   15|          3|    4|         12|
    |conv_kernel_2_ce0                                    |   15|          3|    1|          3|
    |conv_kernel_2_we0                                    |    9|          2|    1|          2|
    |conv_kernel_3_address0                               |   15|          3|    4|         12|
    |conv_kernel_3_ce0                                    |   15|          3|    1|          3|
    |conv_kernel_3_we0                                    |    9|          2|    1|          2|
    |empty_46_reg_689                                     |    9|          2|   32|         64|
    |fc_hidden_layer1_address0                            |   15|          3|   17|         51|
    |fc_hidden_layer2_address0                            |   15|          3|   13|         39|
    |fc_hidden_layer3_address0                            |   15|          3|    9|         27|
    |grad_0_address0                                      |   21|          4|   10|         40|
    |grad_0_ce0                                           |   21|          4|    1|          4|
    |grad_1_address0                                      |   27|          5|    8|         40|
    |grad_1_d0                                            |   15|          3|   32|         96|
    |grad_2_address0                                      |   27|          5|    8|         40|
    |grad_2_d0                                            |   15|          3|   32|         96|
    |grad_3_address0                                      |   27|          5|    4|         20|
    |grad_3_d0                                            |   15|          3|   32|         96|
    |grp_MatrixBackPropagatio_1_fu_1022_input_matrix_q0   |   21|          4|   32|        128|
    |grp_MatrixBackPropagatio_1_fu_1022_lr                |   15|          3|   32|         96|
    |grp_MatrixBackPropagatio_1_fu_1022_output_matrix_q0  |   21|          4|   32|        128|
    |grp_fu_1058_opcode                                   |   15|          3|    2|          6|
    |grp_fu_1058_p0                                       |   41|          8|   32|        256|
    |grp_fu_1058_p1                                       |   15|          3|   32|         96|
    |grp_fu_1069_p0                                       |   47|         10|   32|        320|
    |grp_fu_1069_p1                                       |   27|          5|   32|        160|
    |grp_fu_1078_p0                                       |   15|          3|   32|         96|
    |grp_fu_1083_p0                                       |   15|          3|   32|         96|
    |i_0_i101_reg_928                                     |    9|          2|    8|         16|
    |i_0_i118_reg_962                                     |    9|          2|    6|         12|
    |i_0_i16_reg_734                                      |    9|          2|    8|         16|
    |i_0_i1_reg_678                                       |    9|          2|    6|         12|
    |i_0_i31_reg_756                                      |    9|          2|    8|         16|
    |i_0_i49_reg_803                                      |    9|          2|    8|         16|
    |i_0_i60_reg_825                                      |    9|          2|   10|         20|
    |i_0_i74_reg_847                                      |    9|          2|   10|         20|
    |i_0_i8_reg_712                                       |    9|          2|    6|         12|
    |i_0_i92_reg_894                                      |    9|          2|   10|         20|
    |i_0_i_reg_656                                        |    9|          2|    6|         12|
    |i_0_reg_634                                          |    9|          2|    4|          8|
    |indvar_flatten13_reg_723                             |    9|          2|   13|         26|
    |indvar_flatten26_reg_814                             |    9|          2|   17|         34|
    |indvar_flatten_reg_645                               |    9|          2|    9|         18|
    |j_0_i105_reg_951                                     |    9|          2|    6|         12|
    |j_0_i122_reg_973                                     |    9|          2|    4|          8|
    |j_0_i21_reg_745                                      |    9|          2|    6|         12|
    |j_0_i2_reg_701                                       |    9|          2|    4|          8|
    |j_0_i36_reg_792                                      |    9|          2|    6|         12|
    |j_0_i64_reg_836                                      |    9|          2|    8|         16|
    |j_0_i79_reg_883                                      |    9|          2|    8|         16|
    |j_0_i93_reg_917                                      |    9|          2|    8|         16|
    |j_0_i_reg_667                                        |    9|          2|    4|          8|
    |kernel_grad_1_address0                               |   15|          3|    4|         12|
    |kernel_grad_1_ce0                                    |   15|          3|    1|          3|
    |kernel_grad_1_we0                                    |    9|          2|    1|          2|
    |kernel_grad_2_address0                               |   15|          3|    4|         12|
    |kernel_grad_2_ce0                                    |   15|          3|    1|          3|
    |kernel_grad_2_overtu_address0                        |   15|          3|    4|         12|
    |kernel_grad_2_overtu_ce0                             |   15|          3|    1|          3|
    |kernel_grad_2_overtu_we0                             |    9|          2|    1|          2|
    |kernel_grad_2_we0                                    |    9|          2|    1|          2|
    |kernel_grad_3_address0                               |   15|          3|    4|         12|
    |kernel_grad_3_ce0                                    |   15|          3|    1|          3|
    |kernel_grad_3_overtu_address0                        |   15|          3|    4|         12|
    |kernel_grad_3_overtu_ce0                             |   15|          3|    1|          3|
    |kernel_grad_3_overtu_we0                             |    9|          2|    1|          2|
    |kernel_grad_3_we0                                    |    9|          2|    1|          2|
    |lr_in_blk_n_AR                                       |    9|          2|    1|          2|
    |lr_in_blk_n_R                                        |    9|          2|    1|          2|
    |phi_mul234_reg_858                                   |    9|          2|   17|         34|
    |phi_mul236_reg_905                                   |    9|          2|   17|         34|
    |phi_mul238_reg_939                                   |    9|          2|   13|         26|
    |phi_mul_reg_767                                      |    9|          2|   13|         26|
    |probability_result_address0                          |   15|          3|    4|         12|
    |rgrad_1_address0                                     |   15|          3|    8|         24|
    |rgrad_2_address0                                     |   21|          4|    6|         24|
    |rgrad_2_d0                                           |   15|          3|   32|         96|
    |storemerge240_reg_870                                |    9|          2|   32|         64|
    |storemerge_reg_779                                   |    9|          2|   32|         64|
    |wgrad_1_address0                                     |   15|          3|   17|         51|
    |wgrad_2_address0                                     |   15|          3|   13|         39|
    |wgrad_3_address0                                     |   15|          3|    9|         27|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                | 1935|        410| 1013|       3343|
    +-----------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+-----+----+-----+-----------+
    |                       Name                      |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+-----+----+-----+-----------+
    |add_ln101_4_reg_2302                             |   17|   0|   17|          0|
    |add_ln101_5_reg_2338                             |   13|   0|   13|          0|
    |add_ln63_1_reg_1994                              |    9|   0|    9|          0|
    |add_ln63_2_reg_2130                              |   13|   0|   13|          0|
    |add_ln63_3_reg_2261                              |   17|   0|   17|          0|
    |add_ln70_4_reg_2135                              |   13|   0|   13|          0|
    |add_ln70_5_reg_2266                              |   17|   0|   17|          0|
    |and_ln76_1_reg_2212                              |    1|   0|    1|          0|
    |and_ln76_reg_2081                                |    1|   0|    1|          0|
    |ap_CS_fsm                                        |  114|   0|  114|          0|
    |ap_enable_reg_pp0_iter0                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                          |    1|   0|    1|          0|
    |empty_46_reg_689                                 |   32|   0|   32|          0|
    |fc_hidden_layer1_add_2_reg_2323                  |   17|   0|   17|          0|
    |fc_hidden_layer2_add_2_reg_2359                  |   13|   0|   13|          0|
    |fc_hidden_layer3_add_2_reg_2401                  |    9|   0|    9|          0|
    |fc_in_1_0_load_reg_2256                          |   32|   0|   32|          0|
    |fc_in_2_relu1_0_load_reg_2125                    |   32|   0|   32|          0|
    |fc_in_3_relu2_0_load_reg_1989                    |   32|   0|   32|          0|
    |grad_0_addr_reg_2279                             |   10|   0|   10|          0|
    |grad_3_addr_reg_1914                             |    4|   0|    4|          0|
    |grp_Conv2d_1_fu_984_ap_start_reg                 |    1|   0|    1|          0|
    |grp_Conv2d_2_fu_1014_ap_start_reg                |    1|   0|    1|          0|
    |grp_Conv2d_3_fu_991_ap_start_reg                 |    1|   0|    1|          0|
    |grp_Conv2d_4_fu_1006_ap_start_reg                |    1|   0|    1|          0|
    |grp_Conv2d_fu_998_ap_start_reg                   |    1|   0|    1|          0|
    |grp_MatrixBackPropagatio_1_fu_1022_ap_start_reg  |    1|   0|    1|          0|
    |grp_OverturnKernel_fu_1044_ap_start_reg          |    1|   0|    1|          0|
    |grp_OverturnKernel_fu_1051_ap_start_reg          |    1|   0|    1|          0|
    |grp_Padding_1_fu_1032_ap_start_reg               |    1|   0|    1|          0|
    |grp_Padding_fu_1038_ap_start_reg                 |    1|   0|    1|          0|
    |i_0_i101_reg_928                                 |    8|   0|    8|          0|
    |i_0_i118_reg_962                                 |    6|   0|    6|          0|
    |i_0_i16_reg_734                                  |    8|   0|    8|          0|
    |i_0_i1_reg_678                                   |    6|   0|    6|          0|
    |i_0_i31_reg_756                                  |    8|   0|    8|          0|
    |i_0_i49_reg_803                                  |    8|   0|    8|          0|
    |i_0_i60_reg_825                                  |   10|   0|   10|          0|
    |i_0_i74_reg_847                                  |   10|   0|   10|          0|
    |i_0_i8_reg_712                                   |    6|   0|    6|          0|
    |i_0_i92_reg_894                                  |   10|   0|   10|          0|
    |i_0_i_reg_656                                    |    6|   0|    6|          0|
    |i_0_reg_634                                      |    4|   0|    4|          0|
    |i_11_reg_2175                                    |    8|   0|    8|          0|
    |i_12_reg_2274                                    |   10|   0|   10|          0|
    |i_13_reg_2310                                    |   10|   0|   10|          0|
    |i_14_reg_2346                                    |    8|   0|    8|          0|
    |i_15_reg_2378                                    |    6|   0|    6|          0|
    |i_5_reg_1934                                     |    4|   0|    4|          0|
    |i_6_reg_2002                                     |    6|   0|    6|          0|
    |i_8_reg_2044                                     |    6|   0|    6|          0|
    |i_9_reg_2143                                     |    8|   0|    8|          0|
    |icmp_ln130_reg_1939                              |    1|   0|    1|          0|
    |icmp_ln61_1_reg_2090                             |    1|   0|    1|          0|
    |icmp_ln61_2_reg_2221                             |    1|   0|    1|          0|
    |icmp_ln61_reg_1953                               |    1|   0|    1|          0|
    |icmp_ln76_1_reg_2071                             |    1|   0|    1|          0|
    |icmp_ln76_2_reg_2197                             |    1|   0|    1|          0|
    |icmp_ln76_3_reg_2202                             |    1|   0|    1|          0|
    |icmp_ln76_reg_2066                               |    1|   0|    1|          0|
    |indvar_flatten13_reg_723                         |   13|   0|   13|          0|
    |indvar_flatten26_reg_814                         |   17|   0|   17|          0|
    |indvar_flatten_reg_645                           |    9|   0|    9|          0|
    |j_0_i105_reg_951                                 |    6|   0|    6|          0|
    |j_0_i122_reg_973                                 |    4|   0|    4|          0|
    |j_0_i21_reg_745                                  |    6|   0|    6|          0|
    |j_0_i2_reg_701                                   |    4|   0|    4|          0|
    |j_0_i36_reg_792                                  |    6|   0|    6|          0|
    |j_0_i64_reg_836                                  |    8|   0|    8|          0|
    |j_0_i79_reg_883                                  |    8|   0|    8|          0|
    |j_0_i93_reg_917                                  |    8|   0|    8|          0|
    |j_0_i_mid2_reg_1962                              |    4|   0|    4|          0|
    |j_0_i_reg_667                                    |    4|   0|    4|          0|
    |j_15_reg_2025                                    |    4|   0|    4|          0|
    |j_17_reg_2156                                    |    6|   0|    6|          0|
    |j_19_reg_2287                                    |    8|   0|    8|          0|
    |j_20_reg_2318                                    |    8|   0|    8|          0|
    |j_21_reg_2354                                    |    6|   0|    6|          0|
    |j_22_reg_2396                                    |    4|   0|    4|          0|
    |lr_in_addr_reg_1924                              |   30|   0|   32|          2|
    |phi_mul234_reg_858                               |   17|   0|   17|          0|
    |phi_mul236_reg_905                               |   17|   0|   17|          0|
    |phi_mul238_reg_939                               |   13|   0|   13|          0|
    |phi_mul_reg_767                                  |   13|   0|   13|          0|
    |reg_1095                                         |   32|   0|   32|          0|
    |reg_1106                                         |   32|   0|   32|          0|
    |reg_1111                                         |   32|   0|   32|          0|
    |reg_1119                                         |   32|   0|   32|          0|
    |reg_1125                                         |   64|   0|   64|          0|
    |reg_1130                                         |   64|   0|   64|          0|
    |reg_1135                                         |   32|   0|   32|          0|
    |reg_1140                                         |   32|   0|   32|          0|
    |reg_1146                                         |   32|   0|   32|          0|
    |reg_1151                                         |   32|   0|   32|          0|
    |reg_1157                                         |   32|   0|   32|          0|
    |reg_1163                                         |   32|   0|   32|          0|
    |rgrad_1_addr_reg_2148                            |    8|   0|    8|          0|
    |rgrad_2_addr_reg_2007                            |    6|   0|    6|          0|
    |select_ln63_1_reg_2104                           |    8|   0|    8|          0|
    |select_ln63_2_reg_2230                           |    8|   0|    8|          0|
    |select_ln63_3_reg_2235                           |   10|   0|   10|          0|
    |select_ln63_reg_2099                             |    6|   0|    6|          0|
    |shl_ln101_1_reg_2388                             |    6|   0|    7|          1|
    |shl_ln2_reg_2383                                 |    6|   0|    9|          3|
    |shl_ln63_mid2_v_v_reg_1967                       |    6|   0|    6|          0|
    |shl_ln70_1_reg_2017                              |    6|   0|    7|          1|
    |shl_ln_reg_2012                                  |    6|   0|    9|          3|
    |storemerge240_reg_870                            |   32|   0|   32|          0|
    |storemerge_reg_779                               |   32|   0|   32|          0|
    |wgrad_1_load_reg_2333                            |   32|   0|   32|          0|
    |wgrad_2_load_reg_2370                            |   32|   0|   32|          0|
    |wgrad_3_load_reg_2411                            |   32|   0|   32|          0|
    |zext_ln131_reg_1943                              |    4|   0|   64|         60|
    |zext_ln76_1_reg_2180                             |    8|   0|   64|         56|
    |zext_ln76_reg_2049                               |    6|   0|   64|         58|
    |add_ln63_1_reg_1994                              |   64|  32|    9|          0|
    |add_ln63_2_reg_2130                              |   64|  32|   13|          0|
    |add_ln63_3_reg_2261                              |   64|  32|   17|          0|
    |icmp_ln61_1_reg_2090                             |   64|  32|    1|          0|
    |icmp_ln61_2_reg_2221                             |   64|  32|    1|          0|
    |icmp_ln61_reg_1953                               |   64|  32|    1|          0|
    +-------------------------------------------------+-----+----+-----+-----------+
    |Total                                            | 1897| 192| 1739|        184|
    +-------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      backward      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      backward      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      backward      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      backward      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      backward      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      backward      | return value |
|label_r                      |  in |   32|   ap_none  |       label_r      |    scalar    |
|m_axi_lr_in_AWVALID          | out |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_AWREADY          |  in |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_AWADDR           | out |   32|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_AWID             | out |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_AWLEN            | out |   32|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_AWSIZE           | out |    3|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_AWBURST          | out |    2|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_AWLOCK           | out |    2|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_AWCACHE          | out |    4|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_AWPROT           | out |    3|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_AWQOS            | out |    4|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_AWREGION         | out |    4|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_AWUSER           | out |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_WVALID           | out |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_WREADY           |  in |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_WDATA            | out |   32|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_WSTRB            | out |    4|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_WLAST            | out |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_WID              | out |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_WUSER            | out |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_ARVALID          | out |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_ARREADY          |  in |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_ARADDR           | out |   32|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_ARID             | out |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_ARLEN            | out |   32|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_ARSIZE           | out |    3|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_ARBURST          | out |    2|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_ARLOCK           | out |    2|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_ARCACHE          | out |    4|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_ARPROT           | out |    3|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_ARQOS            | out |    4|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_ARREGION         | out |    4|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_ARUSER           | out |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_RVALID           |  in |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_RREADY           | out |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_RDATA            |  in |   32|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_RLAST            |  in |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_RID              |  in |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_RUSER            |  in |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_RRESP            |  in |    2|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_BVALID           |  in |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_BREADY           | out |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_BRESP            |  in |    2|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_BID              |  in |    1|    m_axi   |        lr_in       |    pointer   |
|m_axi_lr_in_BUSER            |  in |    1|    m_axi   |        lr_in       |    pointer   |
|lr_in_offset                 |  in |   30|   ap_none  |    lr_in_offset    |    scalar    |
|probability_result_address0  | out |    4|  ap_memory | probability_result |     array    |
|probability_result_ce0       | out |    1|  ap_memory | probability_result |     array    |
|probability_result_q0        |  in |   32|  ap_memory | probability_result |     array    |
|fc_in_3_relu2_0_address0     | out |    6|  ap_memory |   fc_in_3_relu2_0  |     array    |
|fc_in_3_relu2_0_ce0          | out |    1|  ap_memory |   fc_in_3_relu2_0  |     array    |
|fc_in_3_relu2_0_q0           |  in |   32|  ap_memory |   fc_in_3_relu2_0  |     array    |
|fc_hidden_layer3_address0    | out |    9|  ap_memory |  fc_hidden_layer3  |     array    |
|fc_hidden_layer3_ce0         | out |    1|  ap_memory |  fc_hidden_layer3  |     array    |
|fc_hidden_layer3_we0         | out |    1|  ap_memory |  fc_hidden_layer3  |     array    |
|fc_hidden_layer3_d0          | out |   32|  ap_memory |  fc_hidden_layer3  |     array    |
|fc_hidden_layer3_q0          |  in |   32|  ap_memory |  fc_hidden_layer3  |     array    |
|fc_out_2_0_address0          | out |    6|  ap_memory |     fc_out_2_0     |     array    |
|fc_out_2_0_ce0               | out |    1|  ap_memory |     fc_out_2_0     |     array    |
|fc_out_2_0_q0                |  in |   32|  ap_memory |     fc_out_2_0     |     array    |
|fc_in_2_relu1_0_address0     | out |    8|  ap_memory |   fc_in_2_relu1_0  |     array    |
|fc_in_2_relu1_0_ce0          | out |    1|  ap_memory |   fc_in_2_relu1_0  |     array    |
|fc_in_2_relu1_0_q0           |  in |   32|  ap_memory |   fc_in_2_relu1_0  |     array    |
|fc_hidden_layer2_address0    | out |   13|  ap_memory |  fc_hidden_layer2  |     array    |
|fc_hidden_layer2_ce0         | out |    1|  ap_memory |  fc_hidden_layer2  |     array    |
|fc_hidden_layer2_q0          |  in |   32|  ap_memory |  fc_hidden_layer2  |     array    |
|fc_hidden_layer2_address1    | out |   13|  ap_memory |  fc_hidden_layer2  |     array    |
|fc_hidden_layer2_ce1         | out |    1|  ap_memory |  fc_hidden_layer2  |     array    |
|fc_hidden_layer2_we1         | out |    1|  ap_memory |  fc_hidden_layer2  |     array    |
|fc_hidden_layer2_d1          | out |   32|  ap_memory |  fc_hidden_layer2  |     array    |
|fc_out_1_0_address0          | out |    8|  ap_memory |     fc_out_1_0     |     array    |
|fc_out_1_0_ce0               | out |    1|  ap_memory |     fc_out_1_0     |     array    |
|fc_out_1_0_q0                |  in |   32|  ap_memory |     fc_out_1_0     |     array    |
|fc_in_1_0_address0           | out |   10|  ap_memory |      fc_in_1_0     |     array    |
|fc_in_1_0_ce0                | out |    1|  ap_memory |      fc_in_1_0     |     array    |
|fc_in_1_0_q0                 |  in |   32|  ap_memory |      fc_in_1_0     |     array    |
|fc_hidden_layer1_address0    | out |   17|  ap_memory |  fc_hidden_layer1  |     array    |
|fc_hidden_layer1_ce0         | out |    1|  ap_memory |  fc_hidden_layer1  |     array    |
|fc_hidden_layer1_we0         | out |    1|  ap_memory |  fc_hidden_layer1  |     array    |
|fc_hidden_layer1_d0          | out |   32|  ap_memory |  fc_hidden_layer1  |     array    |
|fc_hidden_layer1_q0          |  in |   32|  ap_memory |  fc_hidden_layer1  |     array    |
|conv_out_2_address0          | out |   10|  ap_memory |     conv_out_2     |     array    |
|conv_out_2_ce0               | out |    1|  ap_memory |     conv_out_2     |     array    |
|conv_out_2_q0                |  in |   32|  ap_memory |     conv_out_2     |     array    |
|conv_kernel_3_address0       | out |    4|  ap_memory |    conv_kernel_3   |     array    |
|conv_kernel_3_ce0            | out |    1|  ap_memory |    conv_kernel_3   |     array    |
|conv_kernel_3_we0            | out |    1|  ap_memory |    conv_kernel_3   |     array    |
|conv_kernel_3_d0             | out |   32|  ap_memory |    conv_kernel_3   |     array    |
|conv_kernel_3_q0             |  in |   32|  ap_memory |    conv_kernel_3   |     array    |
|conv_out_1_address0          | out |   10|  ap_memory |     conv_out_1     |     array    |
|conv_out_1_ce0               | out |    1|  ap_memory |     conv_out_1     |     array    |
|conv_out_1_q0                |  in |   32|  ap_memory |     conv_out_1     |     array    |
|conv_kernel_2_address0       | out |    4|  ap_memory |    conv_kernel_2   |     array    |
|conv_kernel_2_ce0            | out |    1|  ap_memory |    conv_kernel_2   |     array    |
|conv_kernel_2_we0            | out |    1|  ap_memory |    conv_kernel_2   |     array    |
|conv_kernel_2_d0             | out |   32|  ap_memory |    conv_kernel_2   |     array    |
|conv_kernel_2_q0             |  in |   32|  ap_memory |    conv_kernel_2   |     array    |
|mnist_data_address0          | out |   10|  ap_memory |     mnist_data     |     array    |
|mnist_data_ce0               | out |    1|  ap_memory |     mnist_data     |     array    |
|mnist_data_q0                |  in |   32|  ap_memory |     mnist_data     |     array    |
|conv_kernel_1_address0       | out |    4|  ap_memory |    conv_kernel_1   |     array    |
|conv_kernel_1_ce0            | out |    1|  ap_memory |    conv_kernel_1   |     array    |
|conv_kernel_1_we0            | out |    1|  ap_memory |    conv_kernel_1   |     array    |
|conv_kernel_1_d0             | out |   32|  ap_memory |    conv_kernel_1   |     array    |
|conv_kernel_1_q0             |  in |   32|  ap_memory |    conv_kernel_1   |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

