# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Decoder_A01706450_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {Decoder_A01706450.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:24 on Feb 13,2021
# vcom -reportprogress 300 -93 -work work Decoder_A01706450.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity Decoder_A01706450
# -- Compiling architecture structure of Decoder_A01706450
# End time: 18:26:24 on Feb 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.decoder_a01706450(structure)
# vsim work.decoder_a01706450(structure) 
# Start time: 18:26:29 on Feb 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.decoder_a01706450(structure)
# Loading work.hard_block(structure)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_unvm(behavior)
# Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)
add wave -position end  sim:/decoder_a01706450/entrada
add wave -position end  sim:/decoder_a01706450/salida
force entrada(0) 0 0, 1 2 -repeat 4
force entrada(1) 0 0, 1 4 -repeat 8
force entrada(2) 0 0, 1 8 -repeat 16
force entrada(3) 0 0, 1 16 -repeat 32
force entrada(4) 0 0, 1 32 -repeat 64
force entrada(4) 0 0, 1 32 -repeat 128
force entrada(5) 0 0, 1 128 -repeat 256
force entrada(6) 0 0, 1 256 -repeat 512
run
# End time: 18:30:14 on Feb 13,2021, Elapsed time: 0:03:45
# Errors: 0, Warnings: 0
