<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>SMT_Oven: PDB_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SMT_Oven
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_p_d_b___type.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_p_d_b___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">PDB_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_d_b___peripheral__access__layer___g_r_o_u_p.html">PDB Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_d_b__structs___g_r_o_u_p.html">PDB struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k22_d5_8h_source.html">MK22D5.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a27b752c3fb14fa47cda9b911dda18eb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a27b752c3fb14fa47cda9b911dda18eb5">SC</a></td></tr>
<tr class="memdesc:a27b752c3fb14fa47cda9b911dda18eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Status and Control Register  <a href="#a27b752c3fb14fa47cda9b911dda18eb5">More...</a><br /></td></tr>
<tr class="separator:a27b752c3fb14fa47cda9b911dda18eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae69113e63275302871696253eb33d1aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#ae69113e63275302871696253eb33d1aa">MOD</a></td></tr>
<tr class="memdesc:ae69113e63275302871696253eb33d1aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: Modulus Register  <a href="#ae69113e63275302871696253eb33d1aa">More...</a><br /></td></tr>
<tr class="separator:ae69113e63275302871696253eb33d1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0196244d0c47eaf8fb40c53a3babd8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#ac0196244d0c47eaf8fb40c53a3babd8e">CNT</a></td></tr>
<tr class="memdesc:ac0196244d0c47eaf8fb40c53a3babd8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: Counter Register  <a href="#ac0196244d0c47eaf8fb40c53a3babd8e">More...</a><br /></td></tr>
<tr class="separator:ac0196244d0c47eaf8fb40c53a3babd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc0a5fd26a50498ff744ccfc90425a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a0cc0a5fd26a50498ff744ccfc90425a9">IDLY</a></td></tr>
<tr class="memdesc:a0cc0a5fd26a50498ff744ccfc90425a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: Interrupt Delay Register  <a href="#a0cc0a5fd26a50498ff744ccfc90425a9">More...</a><br /></td></tr>
<tr class="separator:a0cc0a5fd26a50498ff744ccfc90425a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f7ae3eb48f917b3bb878326139a3e6"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a5f4dd54e6e0c36613341022caa155932"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#a08fc04ae996dc8dcbb0d61921b486a68">C1</a></td></tr>
<tr class="memdesc:a5f4dd54e6e0c36613341022caa155932"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: Channel Control Register 1  <a href="#a5f4dd54e6e0c36613341022caa155932">More...</a><br /></td></tr>
<tr class="separator:a5f4dd54e6e0c36613341022caa155932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bdfe45c754b885a4c667769b96562b6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#ac3e33b249de9772accd3ea93c70ea9a3">S</a></td></tr>
<tr class="memdesc:a6bdfe45c754b885a4c667769b96562b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0014: Channel Status Register  <a href="#a6bdfe45c754b885a4c667769b96562b6">More...</a><br /></td></tr>
<tr class="separator:a6bdfe45c754b885a4c667769b96562b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4304f05b1b95c0de552ff2171b30ea"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#a313f3125147793d214f81d5bb45f04c3">DLY</a> [2]</td></tr>
<tr class="memdesc:abd4304f05b1b95c0de552ff2171b30ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">0018: Channel Delay Register  <a href="#abd4304f05b1b95c0de552ff2171b30ea">More...</a><br /></td></tr>
<tr class="separator:abd4304f05b1b95c0de552ff2171b30ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21b6e09648a6ea32839aed3266e6d27"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#a1c139575b8a505f5cc699a5daad9e970">RESERVED0</a> [6]</td></tr>
<tr class="separator:ac21b6e09648a6ea32839aed3266e6d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f7ae3eb48f917b3bb878326139a3e6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a00f7ae3eb48f917b3bb878326139a3e6">CH</a> [2]</td></tr>
<tr class="memdesc:a00f7ae3eb48f917b3bb878326139a3e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: (cluster: size=0x0050, 80)  <a href="#a00f7ae3eb48f917b3bb878326139a3e6">More...</a><br /></td></tr>
<tr class="separator:a00f7ae3eb48f917b3bb878326139a3e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5febeecf7b0283a156e0012cfa4d14a4"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ae49b7d75638512df2c3417aa403a0fd5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#a7243b34a966694845cbbd4f5c614e986">INTC</a></td></tr>
<tr class="memdesc:ae49b7d75638512df2c3417aa403a0fd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0150: DAC Interval Trigger n Control Register  <a href="#ae49b7d75638512df2c3417aa403a0fd5">More...</a><br /></td></tr>
<tr class="separator:ae49b7d75638512df2c3417aa403a0fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7865e9ff49fbd75265b261f5a5970e6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#ae769221841ab03c4c16643108c5f5a0c">INT</a></td></tr>
<tr class="memdesc:ae7865e9ff49fbd75265b261f5a5970e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0154: DAC Interval n Register  <a href="#ae7865e9ff49fbd75265b261f5a5970e6">More...</a><br /></td></tr>
<tr class="separator:ae7865e9ff49fbd75265b261f5a5970e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5febeecf7b0283a156e0012cfa4d14a4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a5febeecf7b0283a156e0012cfa4d14a4">DAC</a> [1]</td></tr>
<tr class="memdesc:a5febeecf7b0283a156e0012cfa4d14a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0150: (cluster: size=0x0008, 8)  <a href="#a5febeecf7b0283a156e0012cfa4d14a4">More...</a><br /></td></tr>
<tr class="separator:a5febeecf7b0283a156e0012cfa4d14a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c78ff798daf3619c3bf7210da73af96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a0c78ff798daf3619c3bf7210da73af96">RESERVED1</a> [14]</td></tr>
<tr class="separator:a0c78ff798daf3619c3bf7210da73af96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cea78677c2f36e8ad10791dfcb9b086"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a5cea78677c2f36e8ad10791dfcb9b086">POEN</a></td></tr>
<tr class="memdesc:a5cea78677c2f36e8ad10791dfcb9b086"><td class="mdescLeft">&#160;</td><td class="mdescRight">0190: Pulse-Out Enable Register  <a href="#a5cea78677c2f36e8ad10791dfcb9b086">More...</a><br /></td></tr>
<tr class="separator:a5cea78677c2f36e8ad10791dfcb9b086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d3c8b90b8b9793e9620a5ed63280de0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a3d3c8b90b8b9793e9620a5ed63280de0">PODLY</a> [2]</td></tr>
<tr class="memdesc:a3d3c8b90b8b9793e9620a5ed63280de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0194: Pulse-Out Delay Register  <a href="#a3d3c8b90b8b9793e9620a5ed63280de0">More...</a><br /></td></tr>
<tr class="separator:a3d3c8b90b8b9793e9620a5ed63280de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a08fc04ae996dc8dcbb0d61921b486a68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::C1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: Channel Control Register 1 </p>

</div>
</div>
<a class="anchor" id="a00f7ae3eb48f917b3bb878326139a3e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   PDB_Type::CH[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: (cluster: size=0x0050, 80) </p>

</div>
</div>
<a class="anchor" id="ac0196244d0c47eaf8fb40c53a3babd8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PDB_Type::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: Counter Register </p>

</div>
</div>
<a class="anchor" id="a5febeecf7b0283a156e0012cfa4d14a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   PDB_Type::DAC[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0150: (cluster: size=0x0008, 8) </p>

</div>
</div>
<a class="anchor" id="a313f3125147793d214f81d5bb45f04c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::DLY[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0018: Channel Delay Register </p>

</div>
</div>
<a class="anchor" id="a0cc0a5fd26a50498ff744ccfc90425a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::IDLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: Interrupt Delay Register </p>

</div>
</div>
<a class="anchor" id="ae769221841ab03c4c16643108c5f5a0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0154: DAC Interval n Register </p>

</div>
</div>
<a class="anchor" id="a7243b34a966694845cbbd4f5c614e986"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::INTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0150: DAC Interval Trigger n Control Register </p>

</div>
</div>
<a class="anchor" id="ae69113e63275302871696253eb33d1aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::MOD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: Modulus Register </p>

</div>
</div>
<a class="anchor" id="a3d3c8b90b8b9793e9620a5ed63280de0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::PODLY[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0194: Pulse-Out Delay Register </p>

</div>
</div>
<a class="anchor" id="a5cea78677c2f36e8ad10791dfcb9b086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::POEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0190: Pulse-Out Enable Register </p>

</div>
</div>
<a class="anchor" id="a1c139575b8a505f5cc699a5daad9e970"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PDB_Type::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c78ff798daf3619c3bf7210da73af96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PDB_Type::RESERVED1[14]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3e33b249de9772accd3ea93c70ea9a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::S</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0014: Channel Status Register </p>

</div>
</div>
<a class="anchor" id="a27b752c3fb14fa47cda9b911dda18eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::SC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Status and Control Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_m_k22_d5_8h_source.html">MK22D5.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_p_d_b___type.html">PDB_Type</a></li>
    <li class="footer">Generated on Tue Sep 27 2016 09:56:30 for SMT_Oven by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
