// Seed: 1068380346
module module_0 (
    input  uwire id_0,
    output tri1  id_1,
    output tri   id_2
);
  id_4(
      1, id_2, id_1
  );
  wire id_5;
  assign id_1 = 1;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    output tri id_2,
    input wor id_3,
    input wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply1 void id_7,
    output wor id_8,
    input uwire id_9,
    id_34,
    input wor id_10,
    input uwire id_11,
    output tri0 id_12,
    output wor id_13,
    output wand id_14,
    input wand id_15,
    input wire id_16,
    input wand id_17,
    input uwire id_18,
    input tri1 id_19,
    input wor id_20,
    output tri0 id_21,
    input supply1 id_22,
    input tri id_23,
    input tri id_24,
    input supply1 id_25,
    input supply0 id_26,
    input wire id_27,
    input uwire id_28,
    output wand id_29,
    output wire id_30,
    output wor id_31,
    input uwire id_32
);
  wire id_35;
  integer
      id_36 (
          -1,
          id_28,
          -1
      ),
      id_37;
  module_0 modCall_1 (
      id_19,
      id_21,
      id_30
  );
  assign modCall_1.type_1 = 0;
endmodule
