Classic Timing Analyzer report for UAZHL
Sun Dec 11 20:10:24 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                     ; To                                                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.647 ns                         ; Start                                                                    ; UA:inst1|inst17                                                          ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.569 ns                         ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; P_hi[3]                                                                  ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.219 ns                         ; Ain[0]                                                                   ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]        ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 126.29 MHz ( period = 7.918 ns ) ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]        ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                          ;                                                                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                            ; To                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 126.29 MHz ( period = 7.918 ns )               ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                               ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.838 ns                ;
; N/A   ; 127.42 MHz ( period = 7.848 ns )               ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                               ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.803 ns                ;
; N/A   ; 128.11 MHz ( period = 7.806 ns )               ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                               ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.780 ns                ;
; N/A   ; 128.57 MHz ( period = 7.778 ns )               ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                               ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.768 ns                ;
; N/A   ; 129.27 MHz ( period = 7.736 ns )               ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                               ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; 129.27 MHz ( period = 7.736 ns )               ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                               ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; 130.68 MHz ( period = 7.652 ns )               ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                               ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.705 ns                ;
; N/A   ; 131.41 MHz ( period = 7.610 ns )               ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                               ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 131.41 MHz ( period = 7.610 ns )               ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                               ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.682 ns                ;
; N/A   ; 131.51 MHz ( period = 7.604 ns )               ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                               ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; UA:inst1|inst17                                                                                 ; Clock      ; Clock    ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; UA:inst1|inst17                                                                                 ; Clock      ; Clock    ; None                        ; None                      ; 1.112 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; UA:inst1|inst17                                                                                 ; Clock      ; Clock    ; None                        ; None                      ; 1.026 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst16                                                                                 ; UA:inst1|inst17                                                                                 ; Clock      ; Clock    ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; UA:inst1|inst16                                                                                 ; Clock      ; Clock    ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; UA:inst1|inst17                                                                                 ; Clock      ; Clock    ; None                        ; None                      ; 0.852 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst17                                                                                 ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.614 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst17                                                                                 ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.614 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst17                                                                                 ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.614 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst17                                                                                 ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.614 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst17                                                                                 ; UA:inst1|inst17                                                                                 ; Clock      ; Clock    ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; UA:inst1|inst16                                                                                 ; Clock      ; Clock    ; None                        ; None                      ; 0.726 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst17                                                                                 ; UA:inst1|inst16                                                                                 ; Clock      ; Clock    ; None                        ; None                      ; 1.050 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst16                                                                                 ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst16                                                                                 ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; Clock      ; Clock    ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst16                                                                                 ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst17                                                                                 ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst17                                                                                 ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst17                                                                                 ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst17                                                                                 ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst16                                                                                 ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.045 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst16                                                                                 ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.045 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst16                                                                                 ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.045 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst16                                                                                 ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.045 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst17                                                                                 ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.202 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst17                                                                                 ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; Clock      ; Clock    ; None                        ; None                      ; 1.202 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst17                                                                                 ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.202 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; UA:inst1|inst16                                                                                 ; Clock      ; Clock    ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.640 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; OA1:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst16                                                                                 ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.861 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst16                                                                                 ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.859 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.602 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst16                                                                                 ; UA:inst1|inst16                                                                                 ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst16                                                                                 ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.490 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst1|inst16                                                                                 ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.484 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                              ;
+-------+--------------+------------+--------+--------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                       ; To Clock ;
+-------+--------------+------------+--------+--------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.647 ns   ; Start  ; UA:inst1|inst17                                                          ; Clock    ;
; N/A   ; None         ; 3.492 ns   ; Bin[3] ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Clock    ;
; N/A   ; None         ; 3.408 ns   ; Bin[0] ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Clock    ;
; N/A   ; None         ; 3.227 ns   ; Bin[1] ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; Clock    ;
; N/A   ; None         ; 2.695 ns   ; Bin[2] ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; Clock    ;
; N/A   ; None         ; 0.750 ns   ; Ain[3] ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]        ; Clock    ;
; N/A   ; None         ; 0.613 ns   ; Ain[1] ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]        ; Clock    ;
; N/A   ; None         ; 0.515 ns   ; Ain[2] ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]        ; Clock    ;
; N/A   ; None         ; 0.449 ns   ; Ain[0] ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]        ; Clock    ;
+-------+--------------+------------+--------+--------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                  ;
+-------+--------------+------------+--------------------------------------------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                     ; To       ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------+----------+------------+
; N/A   ; None         ; 7.569 ns   ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; P_hi[3]  ; Clock      ;
; N/A   ; None         ; 6.698 ns   ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; P_low[2] ; Clock      ;
; N/A   ; None         ; 6.485 ns   ; UA:inst1|inst16                                                          ; Done     ; Clock      ;
; N/A   ; None         ; 6.384 ns   ; UA:inst1|inst17                                                          ; Done     ; Clock      ;
; N/A   ; None         ; 6.253 ns   ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; P_low[0] ; Clock      ;
; N/A   ; None         ; 6.046 ns   ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; P_low[3] ; Clock      ;
; N/A   ; None         ; 5.850 ns   ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; P_hi[2]  ; Clock      ;
; N/A   ; None         ; 5.849 ns   ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; P_hi[0]  ; Clock      ;
; N/A   ; None         ; 5.677 ns   ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; P_low[1] ; Clock      ;
; N/A   ; None         ; 5.632 ns   ; OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; P_hi[1]  ; Clock      ;
+-------+--------------+------------+--------------------------------------------------------------------------+----------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                     ;
+---------------+-------------+-----------+--------+--------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                       ; To Clock ;
+---------------+-------------+-----------+--------+--------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.219 ns  ; Ain[0] ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]        ; Clock    ;
; N/A           ; None        ; 0.192 ns  ; Ain[2] ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]        ; Clock    ;
; N/A           ; None        ; -0.031 ns ; Ain[1] ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]        ; Clock    ;
; N/A           ; None        ; -0.167 ns ; Ain[3] ; OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]        ; Clock    ;
; N/A           ; None        ; -2.456 ns ; Bin[2] ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; Clock    ;
; N/A           ; None        ; -2.988 ns ; Bin[1] ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; Clock    ;
; N/A           ; None        ; -3.169 ns ; Bin[0] ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Clock    ;
; N/A           ; None        ; -3.253 ns ; Bin[3] ; OA1:inst|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Clock    ;
; N/A           ; None        ; -3.408 ns ; Start  ; UA:inst1|inst17                                                          ; Clock    ;
+---------------+-------------+-----------+--------+--------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 11 20:10:23 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UAZHL -c UAZHL --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "UA:inst1|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]" as buffer
    Info: Detected ripple clock "UA:inst1|inst17" as buffer
    Info: Detected ripple clock "UA:inst1|inst16" as buffer
Info: Clock "Clock" has Internal fmax of 126.29 MHz between source register "OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]" and destination register "OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]" (period= 7.918 ns)
    Info: + Longest register to register delay is 0.838 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 2; REG Node = 'OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(0.237 ns) + CELL(0.309 ns) = 0.546 ns; Loc. = LCCOMB_X2_Y10_N16; Fanout = 2; COMB Node = 'OA1:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.581 ns; Loc. = LCCOMB_X2_Y10_N18; Fanout = 2; COMB Node = 'OA1:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.616 ns; Loc. = LCCOMB_X2_Y10_N20; Fanout = 1; COMB Node = 'OA1:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.741 ns; Loc. = LCCOMB_X2_Y10_N22; Fanout = 1; COMB Node = 'OA1:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~13'
        Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.838 ns; Loc. = LCFF_X2_Y10_N23; Fanout = 3; REG Node = 'OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: Total cell delay = 0.601 ns ( 71.72 % )
        Info: Total interconnect delay = 0.237 ns ( 28.28 % )
    Info: - Smallest clock skew is -3.031 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.472 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X2_Y10_N23; Fanout = 3; REG Node = 'OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
            Info: Total cell delay = 1.472 ns ( 59.55 % )
            Info: Total interconnect delay = 1.000 ns ( 40.45 % )
        Info: - Longest clock path from clock "Clock" to source register is 5.503 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'
            Info: 2: + IC(0.747 ns) + CELL(0.712 ns) = 2.313 ns; Loc. = LCFF_X2_Y10_N27; Fanout = 13; REG Node = 'UA:inst1|inst16'
            Info: 3: + IC(0.310 ns) + CELL(0.053 ns) = 2.676 ns; Loc. = LCCOMB_X1_Y10_N26; Fanout = 4; COMB Node = 'UA:inst1|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]'
            Info: 4: + IC(1.868 ns) + CELL(0.000 ns) = 4.544 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'UA:inst1|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl'
            Info: 5: + IC(0.906 ns) + CELL(0.053 ns) = 5.503 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 2; REG Node = 'OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 1.672 ns ( 30.38 % )
            Info: Total interconnect delay = 3.831 ns ( 69.62 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "UA:inst1|inst17" (data pin = "Start", clock pin = "Clock") is 3.647 ns
    Info: + Longest pin to register delay is 5.611 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 1; PIN Node = 'Start'
        Info: 2: + IC(4.058 ns) + CELL(0.234 ns) = 5.109 ns; Loc. = LCCOMB_X2_Y10_N4; Fanout = 1; COMB Node = 'UA:inst1|inst15~0'
        Info: 3: + IC(0.294 ns) + CELL(0.053 ns) = 5.456 ns; Loc. = LCCOMB_X1_Y10_N16; Fanout = 1; COMB Node = 'UA:inst1|inst17~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.611 ns; Loc. = LCFF_X1_Y10_N17; Fanout = 16; REG Node = 'UA:inst1|inst17'
        Info: Total cell delay = 1.259 ns ( 22.44 % )
        Info: Total interconnect delay = 4.352 ns ( 77.56 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.054 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'
        Info: 2: + IC(0.582 ns) + CELL(0.618 ns) = 2.054 ns; Loc. = LCFF_X1_Y10_N17; Fanout = 16; REG Node = 'UA:inst1|inst17'
        Info: Total cell delay = 1.472 ns ( 71.67 % )
        Info: Total interconnect delay = 0.582 ns ( 28.33 % )
Info: tco from clock "Clock" to destination pin "P_hi[3]" through register "OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]" is 7.569 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X2_Y10_N23; Fanout = 3; REG Node = 'OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: Total cell delay = 1.472 ns ( 59.55 % )
        Info: Total interconnect delay = 1.000 ns ( 40.45 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.003 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N23; Fanout = 3; REG Node = 'OA1:inst|lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: 2: + IC(2.869 ns) + CELL(2.134 ns) = 5.003 ns; Loc. = PIN_U5; Fanout = 0; PIN Node = 'P_hi[3]'
        Info: Total cell delay = 2.134 ns ( 42.65 % )
        Info: Total interconnect delay = 2.869 ns ( 57.35 % )
Info: th for register "OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]" (data pin = "Ain[0]", clock pin = "Clock") is 0.219 ns
    Info: + Longest clock path from clock "Clock" to destination register is 5.503 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'
        Info: 2: + IC(0.747 ns) + CELL(0.712 ns) = 2.313 ns; Loc. = LCFF_X2_Y10_N27; Fanout = 13; REG Node = 'UA:inst1|inst16'
        Info: 3: + IC(0.310 ns) + CELL(0.053 ns) = 2.676 ns; Loc. = LCCOMB_X1_Y10_N26; Fanout = 4; COMB Node = 'UA:inst1|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]'
        Info: 4: + IC(1.868 ns) + CELL(0.000 ns) = 4.544 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'UA:inst1|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl'
        Info: 5: + IC(0.906 ns) + CELL(0.053 ns) = 5.503 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 2; REG Node = 'OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 1.672 ns ( 30.38 % )
        Info: Total interconnect delay = 3.831 ns ( 69.62 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R14; Fanout = 1; PIN Node = 'Ain[0]'
        Info: 2: + IC(4.249 ns) + CELL(0.228 ns) = 5.284 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 2; REG Node = 'OA1:inst|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 1.035 ns ( 19.59 % )
        Info: Total interconnect delay = 4.249 ns ( 80.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Sun Dec 11 20:10:24 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


