

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_in_channels_kh_kw'
================================================================
* Date:           Sun Dec 18 21:49:21 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        conv2d_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- in_channels_kh_kw  |        ?|        ?|         6|          6|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1"   --->   Operation 9 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kw = alloca i32 1"   --->   Operation 10 'alloca' 'kw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kh = alloca i32 1"   --->   Operation 11 'alloca' 'kh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mul_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mul"   --->   Operation 14 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln23_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln23_1"   --->   Operation 15 'read' 'sext_ln23_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln"   --->   Operation 16 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln38_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %sext_ln38"   --->   Operation 17 'read' 'sext_ln38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%icmp_ln35_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln35_1"   --->   Operation 18 'read' 'icmp_ln35_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ksize_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ksize"   --->   Operation 19 'read' 'ksize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cmp31_mid122_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp31_mid122"   --->   Operation 20 'read' 'cmp31_mid122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul_ln20_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln20"   --->   Operation 21 'read' 'mul_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mul_ln20_1_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln20_1"   --->   Operation 22 'read' 'mul_ln20_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_cast_mid2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_cast_mid2"   --->   Operation 23 'read' 'p_cast_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln23_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln23_2"   --->   Operation 24 'read' 'sext_ln23_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln25_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %sext_ln25"   --->   Operation 25 'read' 'sext_ln25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln23_1_cast = sext i32 %sext_ln23_1_read"   --->   Operation 26 'sext' 'sext_ln23_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln38_cast = sext i33 %sext_ln38_read"   --->   Operation 27 'sext' 'sext_ln38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln23_2_cast = sext i32 %sext_ln23_2_read"   --->   Operation 28 'sext' 'sext_ln23_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln25_cast = sext i33 %sext_ln25_read"   --->   Operation 29 'sext' 'sext_ln25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten29"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %kh"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %kw"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %sum_1"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body26"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%kh_1 = load i31 %kh" [conv2d_ip/src/conv2d.c:33]   --->   Operation 36 'load' 'kh_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i96 %indvar_flatten29" [conv2d_ip/src/conv2d.c:31]   --->   Operation 37 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i31 %kh_1" [conv2d_ip/src/conv2d.c:33]   --->   Operation 38 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i31 %kh_1" [conv2d_ip/src/conv2d.c:33]   --->   Operation 39 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.59ns)   --->   "%empty = add i34 %zext_ln33, i34 %sext_ln25_cast" [conv2d_ip/src/conv2d.c:33]   --->   Operation 40 'add' 'empty' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.48ns)   --->   "%slt = icmp_slt  i34 %empty, i34 %sext_ln23_2_cast" [conv2d_ip/src/conv2d.c:33]   --->   Operation 41 'icmp' 'slt' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%rev23 = xor i1 %slt, i1 1" [conv2d_ip/src/conv2d.c:33]   --->   Operation 42 'xor' 'rev23' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (2.55ns)   --->   "%add_ln41 = add i32 %zext_ln33_2, i32 %p_cast_mid2_read" [conv2d_ip/src/conv2d.c:41]   --->   Operation 43 'add' 'add_ln41' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.12ns)   --->   "%icmp_ln31 = icmp_eq  i96 %indvar_flatten29_load, i96 %mul_ln20_1_read" [conv2d_ip/src/conv2d.c:31]   --->   Operation 45 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (4.43ns)   --->   "%add_ln31 = add i96 %indvar_flatten29_load, i96 1" [conv2d_ip/src/conv2d.c:31]   --->   Operation 46 'add' 'add_ln31' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc55.loopexit, void %for.inc67.loopexit.exitStub" [conv2d_ip/src/conv2d.c:31]   --->   Operation 47 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sum_1_load_1 = load i32 %sum_1" [conv2d_ip/src/conv2d.c:49]   --->   Operation 48 'load' 'sum_1_load_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%kw_load = load i32 %kw" [conv2d_ip/src/conv2d.c:35]   --->   Operation 49 'load' 'kw_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [conv2d_ip/src/conv2d.c:33]   --->   Operation 50 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.77ns)   --->   "%icmp_ln33 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln20_read" [conv2d_ip/src/conv2d.c:33]   --->   Operation 51 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp_eq  i32 %kw_load, i32 %ksize_read" [conv2d_ip/src/conv2d.c:35]   --->   Operation 52 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln31)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [5/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %mul_read" [conv2d_ip/src/conv2d.c:49]   --->   Operation 53 'fadd' 'sum_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln35 = store i96 %add_ln31, i96 %indvar_flatten29" [conv2d_ip/src/conv2d.c:35]   --->   Operation 54 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sum_1_load = load i32 %sum_1"   --->   Operation 98 'load' 'sum_1_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_2_out, i32 %sum_1_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 55 [1/1] (0.99ns)   --->   "%select_ln29_3 = select i1 %icmp_ln33, i1 %icmp_ln35_1_read, i1 %icmp_ln35" [conv2d_ip/src/conv2d.c:29]   --->   Operation 55 'select' 'select_ln29_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33 = or i1 %select_ln29_3, i1 %icmp_ln33" [conv2d_ip/src/conv2d.c:33]   --->   Operation 56 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %or_ln33, i32 0, i32 %kw_load" [conv2d_ip/src/conv2d.c:33]   --->   Operation 57 'select' 'select_ln33' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln38_1_cast = zext i32 %select_ln33" [conv2d_ip/src/conv2d.c:33]   --->   Operation 58 'zext' 'trunc_ln38_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.59ns)   --->   "%add_ln38 = add i34 %trunc_ln38_1_cast, i34 %sext_ln38_cast" [conv2d_ip/src/conv2d.c:38]   --->   Operation 59 'add' 'add_ln38' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (2.48ns)   --->   "%icmp_ln41 = icmp_slt  i34 %add_ln38, i34 %sext_ln23_1_cast" [conv2d_ip/src/conv2d.c:41]   --->   Operation 60 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [4/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %mul_read" [conv2d_ip/src/conv2d.c:49]   --->   Operation 61 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 62 [3/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %mul_read" [conv2d_ip/src/conv2d.c:49]   --->   Operation 62 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 63 [2/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %mul_read" [conv2d_ip/src/conv2d.c:49]   --->   Operation 63 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 64 [1/1] (0.73ns)   --->   "%select_ln29 = select i1 %icmp_ln33, i31 0, i31 %kh_1" [conv2d_ip/src/conv2d.c:29]   --->   Operation 64 'select' 'select_ln29' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (2.52ns)   --->   "%add_ln33 = add i31 %select_ln29, i31 1" [conv2d_ip/src/conv2d.c:33]   --->   Operation 65 'add' 'add_ln33' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i31 %add_ln33" [conv2d_ip/src/conv2d.c:33]   --->   Operation 66 'zext' 'zext_ln33_3' <Predicate = (select_ln29_3)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (2.59ns)   --->   "%p_mid13 = add i34 %zext_ln33_3, i34 %sext_ln25_cast" [conv2d_ip/src/conv2d.c:33]   --->   Operation 67 'add' 'p_mid13' <Predicate = (select_ln29_3)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %mul_read" [conv2d_ip/src/conv2d.c:49]   --->   Operation 68 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.58>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @in_channels_kh_kw_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln41_1)   --->   "%select_ln29_1 = select i1 %icmp_ln33, i1 %cmp31_mid122_read, i1 %rev23" [conv2d_ip/src/conv2d.c:29]   --->   Operation 70 'select' 'select_ln29_1' <Predicate = (!select_ln29_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln29_2 = select i1 %icmp_ln33, i32 %p_cast_mid2_read, i32 %add_ln41" [conv2d_ip/src/conv2d.c:29]   --->   Operation 71 'select' 'select_ln29_2' <Predicate = (!select_ln29_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i31 %add_ln33" [conv2d_ip/src/conv2d.c:33]   --->   Operation 73 'zext' 'zext_ln33_1' <Predicate = (select_ln29_3)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @kh_kw_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (2.48ns)   --->   "%slt24 = icmp_slt  i34 %p_mid13, i34 %sext_ln23_2_cast" [conv2d_ip/src/conv2d.c:33]   --->   Operation 75 'icmp' 'slt24' <Predicate = (select_ln29_3)> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln41_1)   --->   "%rev25 = xor i1 %slt24, i1 1" [conv2d_ip/src/conv2d.c:33]   --->   Operation 76 'xor' 'rev25' <Predicate = (select_ln29_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln41_1)   --->   "%select_ln33_1 = select i1 %select_ln29_3, i1 %rev25, i1 %select_ln29_1" [conv2d_ip/src/conv2d.c:33]   --->   Operation 77 'select' 'select_ln33_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln41_2 = add i32 %zext_ln33_1, i32 %p_cast_mid2_read" [conv2d_ip/src/conv2d.c:41]   --->   Operation 78 'add' 'add_ln41_2' <Predicate = (select_ln29_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln33_2 = select i1 %select_ln29_3, i32 %add_ln41_2, i32 %select_ln29_2" [conv2d_ip/src/conv2d.c:33]   --->   Operation 79 'select' 'select_ln33_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 80 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.73ns)   --->   "%select_ln33_3 = select i1 %select_ln29_3, i31 %add_ln33, i31 %select_ln29" [conv2d_ip/src/conv2d.c:33]   --->   Operation 81 'select' 'select_ln33_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [conv2d_ip/src/conv2d.c:29]   --->   Operation 82 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln41_1 = add i32 %select_ln33, i32 %trunc_ln_read" [conv2d_ip/src/conv2d.c:41]   --->   Operation 83 'add' 'add_ln41_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln41 = or i32 %add_ln41_1, i32 %select_ln33_2" [conv2d_ip/src/conv2d.c:41]   --->   Operation 84 'or' 'or_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln41, i32 31" [conv2d_ip/src/conv2d.c:41]   --->   Operation 85 'bitselect' 'tmp' <Predicate = true> <Delay = 0.99>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln41_1)   --->   "%xor_ln41 = xor i1 %icmp_ln41, i1 1" [conv2d_ip/src/conv2d.c:41]   --->   Operation 86 'xor' 'xor_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln41_1 = or i1 %xor_ln41, i1 %select_ln33_1" [conv2d_ip/src/conv2d.c:41]   --->   Operation 87 'or' 'or_ln41_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sum)   --->   "%or_ln41_2 = or i1 %or_ln41_1, i1 %tmp" [conv2d_ip/src/conv2d.c:41]   --->   Operation 88 'or' 'or_ln41_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%sum = select i1 %or_ln41_2, i32 %sum_1_load_1, i32 %sum_2" [conv2d_ip/src/conv2d.c:41]   --->   Operation 89 'select' 'sum' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln35 = add i32 %select_ln33, i32 1" [conv2d_ip/src/conv2d.c:35]   --->   Operation 90 'add' 'add_ln35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (3.52ns)   --->   "%add_ln33_1 = add i64 %indvar_flatten_load, i64 1" [conv2d_ip/src/conv2d.c:33]   --->   Operation 91 'add' 'add_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (1.48ns)   --->   "%select_ln33_4 = select i1 %icmp_ln33, i64 1, i64 %add_ln33_1" [conv2d_ip/src/conv2d.c:33]   --->   Operation 92 'select' 'select_ln33_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln35 = store i64 %select_ln33_4, i64 %indvar_flatten" [conv2d_ip/src/conv2d.c:35]   --->   Operation 93 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln35 = store i31 %select_ln33_3, i31 %kh" [conv2d_ip/src/conv2d.c:35]   --->   Operation 94 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 %add_ln35, i32 %kw" [conv2d_ip/src/conv2d.c:35]   --->   Operation 95 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 %sum, i32 %sum_1" [conv2d_ip/src/conv2d.c:35]   --->   Operation 96 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.body26" [conv2d_ip/src/conv2d.c:35]   --->   Operation 97 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten29') [18]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten29' [35]  (1.59 ns)

 <State 2>: 7.26ns
The critical path consists of the following:
	'load' operation ('sum_1_load_1', conv2d_ip/src/conv2d.c:49) on local variable 'sum' [55]  (0 ns)
	'fadd' operation ('sum', conv2d_ip/src/conv2d.c:49) [90]  (7.26 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv2d_ip/src/conv2d.c:49) [90]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv2d_ip/src/conv2d.c:49) [90]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv2d_ip/src/conv2d.c:49) [90]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv2d_ip/src/conv2d.c:49) [90]  (7.26 ns)

 <State 7>: 6.59ns
The critical path consists of the following:
	'add' operation ('add_ln33_1', conv2d_ip/src/conv2d.c:33) [93]  (3.52 ns)
	'select' operation ('select_ln33_4', conv2d_ip/src/conv2d.c:33) [94]  (1.48 ns)
	'store' operation ('store_ln35', conv2d_ip/src/conv2d.c:35) of variable 'select_ln33_4', conv2d_ip/src/conv2d.c:33 on local variable 'indvar_flatten' [96]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
