// Seed: 4158071815
module module_0 (
    id_1,
    id_2,
    id_3
);
  input logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  localparam id_4 = 1;
  always @(posedge id_3[-1 :-1] or "" - id_3);
  logic id_5, id_6;
  assign id_6 = id_6;
  parameter id_7 = id_4;
endmodule
module module_1 #(
    parameter id_14 = 32'd33,
    parameter id_16 = 32'd81,
    parameter id_20 = 32'd26,
    parameter id_6  = 32'd94
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15
);
  inout wire id_15;
  inout wire _id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input logic [7:0] id_9;
  inout wire id_8;
  output wire id_7;
  input wire _id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  wire [id_6 : (  1  )] _id_16;
  wire ["" : id_16] id_17;
  wire id_18;
  wire id_19 = id_17;
  logic _id_20 = id_9[-1];
  localparam id_21 = 1;
  always @(posedge id_9 + -1 or(id_16));
  logic [id_20 : 1] id_22 = id_16;
  module_0 modCall_1 (
      id_3,
      id_19,
      id_2
  );
  wire id_23;
endmodule
