// SPDX-License-Identifier: (GPL-2.0 OR MIT)

#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/reset/ti-syscon.h>
#include <dt-bindings/clock/mediatek,mt7987-clk.h>
#include <dt-bindings/pinctrl/mt65xx.h>

&netsys {
	ethwarp: syscon@15031000 {
		compatible = "mediatek,mt7988-ethwarp", "syscon";
		reg = <0 0x15031000 0 0x1000>;
		#clock-cells = <1>;
	};

	eth: ethernet@15100000 {
		compatible = "mediatek,mt7987-eth";
		reg = <0 0x15100000 0 0x80000>,
		      <0 0x15400000 0 0x20000>;
		interrupts = <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&ethsys CLK_ETHDMA_FE_EN>,
			 <&ethsys CLK_ETHDMA_GP2_EN>,
			 <&ethsys CLK_ETHDMA_GP1_EN>,
			 <&ethsys CLK_ETHDMA_GP3_EN>,
			 <&sgmiisys0 CLK_SGM0_TX_EN>,
			 <&sgmiisys0 CLK_SGM0_RX_EN>,
			 <&sgmiisys1 CLK_SGM1_TX_EN>,
			 <&sgmiisys1 CLK_SGM1_RX_EN>,
			 <&topckgen CLK_TOP_SGM_0_SEL>,
			 <&topckgen CLK_TOP_SGM_1_SEL>,
			 <&topckgen CLK_TOP_ETH_GMII_SEL>,
			 <&topckgen CLK_TOP_ETH_REFCK_50M_SEL>,
			 <&topckgen CLK_TOP_ETH_SYS_200M_SEL>,
			 <&topckgen CLK_TOP_ETH_SYS_SEL>,
			 <&topckgen CLK_TOP_ETH_XGMII_SEL>,
			 <&topckgen CLK_TOP_ETH_MII_SEL>,
			 <&topckgen CLK_TOP_NETSYS_SEL>,
			 <&topckgen CLK_TOP_NETSYS_500M_SEL>,
			 <&topckgen CLK_TOP_NETSYS_2X_SEL>;
		clock-names = "fe", "gp2", "gp1", "gp3", "sgmii_tx250m",
			      "sgmii_rx250m", "sgmii2_tx250m", "sgmii2_rx250m",
			      "top_sgm0_sel", "top_sgm1_sel",
			      "top_eth_gmii_sel", "top_eth_refck_50m_sel",
			      "top_eth_sys_200m_sel", "top_eth_sys_sel",
			      "top_eth_xgmii_sel", "top_eth_mii_sel",
			      "top_netsys_sel", "top_netsys_500m_sel",
			      "top_netsys_pao_2x_sel";
		assigned-clocks = <&topckgen CLK_TOP_NETSYS_2X_SEL>,
				  <&topckgen CLK_TOP_SGM_0_SEL>,
				  <&topckgen CLK_TOP_SGM_1_SEL>;
		assigned-clock-parents = <&apmixedsys CLK_APMIXED_NET2PLL>,
					 <&apmixedsys CLK_APMIXED_SGMPLL>,
					 <&apmixedsys CLK_APMIXED_SGMPLL>;
		mediatek,ethsys = <&ethsys>;
		mediatek,sgmiisys = <&sgmiisys0>, <&sgmiisys1>;
		mediatek,infracfg = <&topmisc>;
		mediatek,toprgu = <&watchdog>;
		pinctrl-names = "default";
		pinctrl-0 = <&mdio0_pins>;
		#reset-cells = <1>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";

		gmac0: mac@0 {
			compatible = "mediatek,eth-mac";
			reg = <0>;
			mac-type = "gdm";
			phy-mode = "2500base-x";

			fixed-link {
				speed = <2500>;
				full-duplex;
				pause;
			};
		};

		gmac1: mac@1 {
			compatible = "mediatek,eth-mac";
			reg = <1>;
			mac-type = "xgdm";
			phy-mode = "internal";
			phy-handle = <&phy15>;
		};

		gmac2: mac@2 {
			compatible = "mediatek,eth-mac";
			reg = <2>;
			mac-type = "gdm";
			phy-mode = "2500base-x";
			phy-handle = <&phy11>;
		};

		mdio: mdio-bus {
			#address-cells = <1>;
			#size-cells = <0>;
			reset-gpios = <&pio 48 1>;
			reset-delay-us = <10000>;

			phy11: phy@11 {
				compatible = "ethernet-phy-id03a2.a411";
				reg = <11>;
				phy-mode = "2500base-x";
				airoha,polarity = <1>;
				airoha,surge = <0>;
				airoha,phy-handle;
			};

			phy15: phy@15 {
				pinctrl-names = "i2p5gbe-led";
				pinctrl-0 = <&i2p5gbe_led0_pins>;
				compatible = "ethernet-phy-ieee802.3-c45";
				reg = <15>;
				phy-mode = "internal";
			};

			mfd: mfd@1 {
				compatible = "airoha,an8855-mfd";
				reg = <1>;
			};
		};
	};

	hnat: hnat@15000000 {
		compatible = "mediatek,mtk-hnat_v5";
		reg = <0 0x15100000 0 0x80000>;
		interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>;
		resets = <&ethsys 0>;
		reset-names = "mtketh";
		status = "disabled";
	};

	crypto: crypto@15600000 {
		compatible = "inside-secure,safexcel-eip197b",
			     "security-ip-197-srv";
		reg = <0 0x15600000 0 0x180000>;
		interrupts = <GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "ring0", "ring1", "ring2", "ring3";
		eth = <&eth>;
		status = "disabled";
	};
};

&crypto {
	status = "okay";
};

&eth {
	status = "okay";
};

&hnat {
	mtketh-wan = "eth1";
	mtketh-lan = "lan";
	mtketh-lan2 = "eth2";
	mtketh-max-gmac = <3>;
	mtketh-ppe-num = <1>;
	status = "okay";
};

&mfd {
	efuse {
		compatible = "airoha,an8855-efuse";
		#nvmem-cell-cells = <0>;

		nvmem-layout {
			compatible = "fixed-layout";
			#address-cells = <1>;
			#size-cells = <1>;

			shift_sel_port0_tx_a: shift-sel-port0-tx-a@c {
				reg = <0xc 0x4>;
			};

			shift_sel_port0_tx_b: shift-sel-port0-tx-b@10 {
				reg = <0x10 0x4>;
			};

			shift_sel_port0_tx_c: shift-sel-port0-tx-c@14 {
				reg = <0x14 0x4>;
			};

			shift_sel_port0_tx_d: shift-sel-port0-tx-d@18 {
				reg = <0x18 0x4>;
			};

			shift_sel_port1_tx_a: shift-sel-port1-tx-a@1c {
				reg = <0x1c 0x4>;
			};

			shift_sel_port1_tx_b: shift-sel-port1-tx-b@20 {
				reg = <0x20 0x4>;
			};

			shift_sel_port1_tx_c: shift-sel-port1-tx-c@24 {
				reg = <0x24 0x4>;
			};

			shift_sel_port1_tx_d: shift-sel-port1-tx-d@28 {
				reg = <0x28 0x4>;
			};

			shift_sel_port2_tx_a: shift-sel-port2-tx-a@2c {
				reg = <0x2c 0x4>;
			};

			shift_sel_port2_tx_b: shift-sel-port2-tx-b@30 {
				reg = <0x30 0x4>;
			};

			shift_sel_port2_tx_c: shift-sel-port2-tx-c@34 {
				reg = <0x34 0x4>;
			};

			shift_sel_port2_tx_d: shift-sel-port2-tx-d@38 {
				reg = <0x38 0x4>;
			};

			shift_sel_port3_tx_a: shift-sel-port3-tx-a@4c {
				reg = <0x4c 0x4>;
			};

			shift_sel_port3_tx_b: shift-sel-port3-tx-b@50 {
				reg = <0x50 0x4>;
			};

			shift_sel_port3_tx_c: shift-sel-port3-tx-c@54 {
				reg = <0x54 0x4>;
			};

			shift_sel_port3_tx_d: shift-sel-port3-tx-d@58 {
				reg = <0x58 0x4>;
			};
		};
	};

	ethernet-switch {
		compatible = "airoha,an8855-switch";
		reset-gpios = <&pio 42 GPIO_ACTIVE_HIGH>;
		airoha,ext-surge;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				label = "lan0";
				phy-mode = "internal";
				phy-handle = <&internal_phy1>;
			};

			port@1 {
				reg = <1>;
				label = "lan1";
				phy-mode = "internal";
				phy-handle = <&internal_phy2>;
			};

			port@2 {
				reg = <2>;
				label = "lan2";
				phy-mode = "internal";
				phy-handle = <&internal_phy3>;
			};

			port@3 {
				reg = <3>;
				label = "lan3";
				phy-mode = "internal";
				phy-handle = <&internal_phy4>;
			};

			port@5 {
				reg = <5>;
				ethernet = <&gmac0>;
				phy-mode = "2500base-x";

				fixed-link {
					speed = <2500>;
					full-duplex;
					pause;
				};
			};
		};
	};

	mdio {
		compatible = "airoha,an8855-mdio";
		#address-cells = <1>;
		#size-cells = <0>;

		internal_phy1: phy@1 {
			reg = <1>;

			nvmem-cells = <&shift_sel_port0_tx_a>,
					<&shift_sel_port0_tx_b>,
					<&shift_sel_port0_tx_c>,
					<&shift_sel_port0_tx_d>;
			nvmem-cell-names = "tx_a", "tx_b", "tx_c", "tx_d";
		};

		internal_phy2: phy@2 {
			reg = <2>;

			nvmem-cells = <&shift_sel_port1_tx_a>,
					<&shift_sel_port1_tx_b>,
					<&shift_sel_port1_tx_c>,
					<&shift_sel_port1_tx_d>;
			nvmem-cell-names = "tx_a", "tx_b", "tx_c", "tx_d";
		};

		internal_phy3: phy@3 {
			reg = <3>;

			nvmem-cells = <&shift_sel_port2_tx_a>,
					<&shift_sel_port2_tx_b>,
					<&shift_sel_port2_tx_c>,
					<&shift_sel_port2_tx_d>;
			nvmem-cell-names = "tx_a", "tx_b", "tx_c", "tx_d";
		};

		internal_phy4: phy@4 {
			reg = <4>;

			nvmem-cells = <&shift_sel_port3_tx_a>,
					<&shift_sel_port3_tx_b>,
					<&shift_sel_port3_tx_c>,
					<&shift_sel_port3_tx_d>;
			nvmem-cell-names = "tx_a", "tx_b", "tx_c", "tx_d";
		};
	};
};
