# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Progetto_Reti_Logiche_2018_2019.srcs/sources_1/new/code.vhd" \

# Do not sort compile order
nosort
