Command: /home/dvlachos/project/RISC-V-Core/core/simulation/simv -sml=verdi +UVM_VERDI_TRACE=UVM_AWARE +fsdb+gate=off -ucli2Proc -ucli -l /home/dvlachos/project/RISC-V-Core/core/simulation/verdiLog/sim.log
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06-SP2_Full64; Runtime version T-2022.06-SP2_Full64;  Jun  9 16:59 2024

ucli% loaddl -simv /eda/synopsys/2022-23/RHELx86/VERDI_2022.06-SP2/share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd
LoadFSDBDumpCmd success
ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};config followactivescope on;catch {setUcliVerdiConnected};set watch::resultTagsForVerdiBP {<ucli_break_bp_status_begin> <ucli_break_bp_status_end>};set ucliCore::support_restore_through_stask_in_verdi 1;cbug::config pretty_print auto;fsdbDumpfile {/home/dvlachos/project/RISC-V-Core/core/simulation/inter.fsdb} ;fsdbDumpflush ; 
*Verdi* Loading libsscore_vcs202206.so
FSDB Dumper for VCS, Release Verdi_T-2022.06-SP2, Linux x86_64/64bit, 11/22/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file '/home/dvlachos/project/RISC-V-Core/core/simulation/inter.fsdb'
*Verdi* : Flush all FSDB Files at 0 s.

ucli% fsdbDumpvars 1 "core_top.ex_s.ex_bus_o"  +all +trace_process;fsdbDumpflush 
*Verdi* : Dumping the signal (core_top.ex_s.ex_bus_o).
*Verdi* : Flush all FSDB Files at 0 s.

ucli% fsdbDumpvars 1 "core_top.clk"  +all +trace_process;fsdbDumpflush 
*Verdi* : Dumping the signal (core_top.clk).
*Verdi* : Flush all FSDB Files at 0 s.

ucli% synEnv::hasFataled
0
ucli% ucliCore::getToolPID
25279
ucli% sps_interactive
*Verdi* : Enable RPC Server(25279)

ucli% ucliCore::getToolPID
25279
ucli% ucliCore::getToolPID
25279
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
25279
ucli% pid
25290
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.dvlachos.25279 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\n<VERDI_Terminated>\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\n<VERDI_RESTORE>\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% proc checkpoint::beforeRecreate {} { sps_interactive }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% save::getUserdefinedProcs
::ipi_get_str ::fsdbDumpMDAByFile ::fsdbDumpMDA ::fsdbDumpMemNow ::fsdbAutoSwitchDumpfile ::sps_interactive ::fsdbDumpfile ::stateVerdiChangeCB ::fsdbDumpSingle ::ipi_begin ::fsdbDumpoff ::fsdbDumplimit ::fsdbDumpPattern ::ipi_handle ::ipi_get_prop ::fsdbDumpvarsByFile ::fsdbDumpMDAInScope ::ipi_sim_get ::fsdbAddRuntimeSignal ::fsdbDumpSC ::ridbDump ::fsdbDumpSVAoff ::fsdbSuppress ::fsdbDumpvars ::fsdbDumpMDAOnChange ::ipi_control ::fsdbDumpMem ::ipi_handle_by_name ::fsdbDumpMemInScope ::fsdbDumpFinish ::fsdbDumpon ::fsdbQueryInfo ::LoadFSDBDumpCmd ::fsdbDumpPSL ::fsdbDumpSVA ::ipi_end ::fsdbDumpSVAon ::fsdbDumpClassObjectByFile ::fsdbDumpPSLon ::ipi_get_int64 ::fsdbSubstituteHier ::ipi_get_value ::ipi_iterate ::fsdbDumpMemInFile ::fsdbDumpflush ::ipi_scan ::fsdbDumpPSLoff ::fsdbDumpClassObject ::fsdbDumpvarsToFile ::fsdbDumpStrength ::fsdbSwitchDumpfile ::ipi_set_prop ::fsdbDumpvarsES ::fsdbDisplay ::ipi_handle_free ::ipi_get ::fsdbDumpMDANow ::ipi_init_play_tcl ::fsdbDumpIO
ucli% set ucliCore::resultTagsForVerdi [list <?special_verdi_begin?> <?special_verdi_end?>]
<?special_verdi_begin?> <?special_verdi_end?>
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 0 s.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 0 s.

ucli% senv
activeDomain: Verilog
activeFile: ../include/core_pkg.sv
activeFrame: 
activeLine: 1
activeScope: core
activeThread: 
endCol: 0
file: ../include/core_pkg.sv
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 1
logFilename: /home/dvlachos/project/RISC-V-Core/core/simulation/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 25279
scope: core
startCol: 0
state: stopped
thread: 
time: 0
timePrecision: 1 s
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ../include/core_pkg.sv
../include/core_pkg.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run
<slp!&*()_+>
Flushing..

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: ../synthesis/id_stage.sv<sls!&*()_+>line: 27<sls!&*()_+>time: 0<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Flushing..

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: ../synthesis/id_stage.sv<sls!&*()_+>line: 27<sls!&*()_+>time: 0<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Illegal Instruction!/NOP
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: ../synthesis/decoder.sv<sls!&*()_+>line: 136<sls!&*()_+>time: 0<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 3 Stage : ID

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 85<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_AUIPC
Format: U_FORMAT
Imm:       49152
Rs1:  0
Rs2:  0
Rd:  2
Pc: 0x00000100
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 85<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 3 Stage : EX

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 85<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :Illegal Instruction!<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000100
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 85<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 3 Stage : MEM

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 85<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :NOP<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000000
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 85<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 3 Stage : WB

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 85<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :NOP<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000000
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          x
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 85<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>

 ---------------------------------------------------- 

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 92<sls!&*()_+>time: 85<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 4 Stage : ID

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 125<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :addi x2,x2,-264<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:        -264
Rs1:  2
Rs2:  0
Rd:  2
Pc: 0x00000104
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 125<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 4 Stage : EX

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 125<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_AUIPC
Format: U_FORMAT
Imm:       49152
Rs1:  0
Rs2:  0
Rd:  2
Pc: 0x00000100
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 125<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 4 Stage : MEM

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 125<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :Illegal Instruction!<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000100
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 125<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 4 Stage : WB

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 125<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :NOP<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000000
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 125<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>

 ---------------------------------------------------- 

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 92<sls!&*()_+>time: 125<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 5 Stage : ID

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 165<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_JAL
Format: J_FORMAT
Imm:          72
Rs1:  0
Rs2:  0
Rd:  1
Pc: 0x00000108
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 165<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 5 Stage : EX

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 165<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :addi x2,x2,-264<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:        -264
Rs1:  2
Rs2:  0
Rd:  2
Pc: 0x00000104
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 165<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 5 Stage : MEM

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 165<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_AUIPC
Format: U_FORMAT
Imm:       49152
Rs1:  0
Rs2:  0
Rd:  2
Pc: 0x00000100
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 165<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 5 Stage : WB

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 165<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :Illegal Instruction!<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000100
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 165<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>

 ---------------------------------------------------- 

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 92<sls!&*()_+>time: 165<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Flushing..

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: ../synthesis/id_stage.sv<sls!&*()_+>line: 27<sls!&*()_+>time: 200<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 6 Stage : ID

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 205<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :NOP<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000000
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 205<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 6 Stage : EX

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 205<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_JAL
Format: J_FORMAT
Imm:          72
Rs1:  0
Rs2:  0
Rd:  1
Pc: 0x00000108
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 205<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 6 Stage : MEM

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 205<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :addi x2,x2,-264<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:        -264
Rs1:  2
Rs2:  0
Rd:  2
Pc: 0x00000104
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 205<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 6 Stage : WB

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 205<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_AUIPC
Format: U_FORMAT
Imm:       49152
Rs1:  0
Rs2:  0
Rd:  2
Pc: 0x00000100
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 205<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>

 ---------------------------------------------------- 

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 92<sls!&*()_+>time: 205<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 7 Stage : ID

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 245<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :addi x6,x0,1<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:           1
Rs1:  0
Rs2:  0
Rd:  6
Pc: 0x00000150
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 245<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 7 Stage : EX

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 245<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :NOP<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000000
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 245<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 7 Stage : MEM

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 245<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_JAL
Format: J_FORMAT
Imm:          72
Rs1:  0
Rs2:  0
Rd:  1
Pc: 0x00000108
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 245<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 7 Stage : WB

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 245<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :addi x2,x2,-264<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:        -264
Rs1:  2
Rs2:  0
Rd:  2
Pc: 0x00000104
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 245<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>

 ---------------------------------------------------- 

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 92<sls!&*()_+>time: 245<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 8 Stage : ID

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 285<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :addi x7,x0,2<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:           2
Rs1:  0
Rs2:  0
Rd:  7
Pc: 0x00000154
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 285<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 8 Stage : EX

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 285<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :addi x6,x0,1<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:           1
Rs1:  0
Rs2:  0
Rd:  6
Pc: 0x00000150
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 285<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 8 Stage : MEM

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 285<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :NOP<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000000
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 285<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 8 Stage : WB

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 285<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_JAL
Format: J_FORMAT
Imm:          72
Rs1:  0
Rs2:  0
Rd:  1
Pc: 0x00000108
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 285<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>

 ---------------------------------------------------- 

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 92<sls!&*()_+>time: 285<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 9 Stage : ID

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 325<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :add x7,x6,x7<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: R_FORMAT
Imm:           0
Rs1:  6
Rs2:  7
Rd:  7
Pc: 0x00000158
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 325<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 9 Stage : EX

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 325<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :addi x7,x0,2<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:           2
Rs1:  0
Rs2:  0
Rd:  7
Pc: 0x00000154
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 325<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 9 Stage : MEM

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 325<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :addi x6,x0,1<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:           1
Rs1:  0
Rs2:  0
Rd:  6
Pc: 0x00000150
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 325<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 9 Stage : WB

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 325<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :NOP<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000000
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 325<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>

 ---------------------------------------------------- 

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 92<sls!&*()_+>time: 325<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 10 Stage : ID

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 365<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :add x0,x7,x10<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: R_FORMAT
Imm:           0
Rs1:  7
Rs2:  0
Rd: 10
Pc: 0x0000015c
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 365<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 10 Stage : EX

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 365<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :add x7,x6,x7<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: R_FORMAT
Imm:           0
Rs1:  6
Rs2:  7
Rd:  7
Pc: 0x00000158
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 365<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 10 Stage : MEM

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 365<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :addi x7,x0,2<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:           2
Rs1:  0
Rs2:  0
Rd:  7
Pc: 0x00000154
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 365<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 10 Stage : WB

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 365<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :addi x6,x0,1<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:           1
Rs1:  0
Rs2:  0
Rd:  6
Pc: 0x00000150
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 365<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>

 ---------------------------------------------------- 

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 92<sls!&*()_+>time: 365<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Illegal Instruction!/NOP
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: ../synthesis/decoder.sv<sls!&*()_+>line: 136<sls!&*()_+>time: 400<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Illegal Instruction!/NOP
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: ../synthesis/decoder.sv<sls!&*()_+>line: 136<sls!&*()_+>time: 400<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 11 Stage : ID

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 405<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_JALR
Format: J_FORMAT
Imm:           0
Rs1:  1
Rs2:  0
Rd:  0
Pc: 0x00000160
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 405<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 11 Stage : EX

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 405<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :add x0,x7,x10<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: R_FORMAT
Imm:           0
Rs1:  7
Rs2:  0
Rd: 10
Pc: 0x0000015c
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 405<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 11 Stage : MEM

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 405<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :add x7,x6,x7<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: R_FORMAT
Imm:           0
Rs1:  6
Rs2:  7
Rd:  7
Pc: 0x00000158
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 405<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 11 Stage : WB

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 405<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :addi x7,x0,2<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:           2
Rs1:  0
Rs2:  0
Rd:  7
Pc: 0x00000154
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 405<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>

 ---------------------------------------------------- 

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 92<sls!&*()_+>time: 405<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Flushing..

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: ../synthesis/id_stage.sv<sls!&*()_+>line: 27<sls!&*()_+>time: 440<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 12 Stage : ID

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 445<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :NOP<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000000
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 445<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 12 Stage : EX

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 445<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_JALR
Format: J_FORMAT
Imm:           0
Rs1:  1
Rs2:  0
Rd:  0
Pc: 0x00000160
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x        356
RF: 1

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 445<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 12 Stage : MEM

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 445<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :add x0,x7,x10<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: R_FORMAT
Imm:           0
Rs1:  7
Rs2:  0
Rd: 10
Pc: 0x0000015c
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 445<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Cycle : 12 Stage : WB

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 104<sls!&*()_+>time: 445<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
Instruction :add x7,x6,x7<slp!&*()_+>

MemOp: MEM_NOP
AluOp: ALU_ADD
Format: R_FORMAT
Imm:           0
Rs1:  6
Rs2:  7
Rd:  7
Pc: 0x00000158
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 106<sls!&*()_+>time: 445<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>

 ---------------------------------------------------- 

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: core_top.sv<sls!&*()_+>line: 92<sls!&*()_+>time: 445<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
$finish called from file "core_top.sv", line 96.
$finish at simulation time                  450
Simulation complete, time is 450.
core_top.sv, 96 :         $finish;

ucli% synEnv::hasFataled
0
ucli% ucliCore::getToolPID
25279
ucli% save::getUserdefinedProcs
::ipi_get_str ::fsdbDumpMDAByFile ::fsdbDumpMDA ::fsdbDumpMemNow ::fsdbAutoSwitchDumpfile ::sps_interactive ::fsdbDumpfile ::stateVerdiChangeCB ::fsdbDumpSingle ::ipi_begin ::fsdbDumpoff ::fsdbDumplimit ::fsdbDumpPattern ::ipi_handle ::ipi_get_prop ::fsdbDumpvarsByFile ::fsdbDumpMDAInScope ::ipi_sim_get ::fsdbAddRuntimeSignal ::fsdbDumpSC ::ridbDump ::fsdbDumpSVAoff ::fsdbSuppress ::fsdbDumpvars ::fsdbDumpMDAOnChange ::ipi_control ::fsdbDumpMem ::ipi_handle_by_name ::fsdbDumpMemInScope ::fsdbDumpFinish ::fsdbDumpon ::fsdbQueryInfo ::LoadFSDBDumpCmd ::fsdbDumpPSL ::fsdbDumpSVA ::ipi_end ::fsdbDumpSVAon ::fsdbDumpClassObjectByFile ::fsdbDumpPSLon ::ipi_get_int64 ::fsdbSubstituteHier ::ipi_get_value ::ipi_iterate ::fsdbDumpMemInFile ::fsdbDumpflush ::ipi_scan ::fsdbDumpPSLoff ::fsdbDumpClassObject ::fsdbDumpvarsToFile ::fsdbDumpStrength ::fsdbSwitchDumpfile ::ipi_set_prop ::fsdbDumpvarsES ::fsdbDisplay ::ipi_handle_free ::ipi_get ::fsdbDumpMDANow ::ipi_init_play_tcl ::fsdbDumpIO
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 450 s.

ucli% senv
activeDomain: Verilog
activeFile: core_top.sv
activeFrame: 
activeLine: 96
activeScope: core_top
activeThread: 
endCol: 0
file: core_top.sv
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 96
logFilename: /home/dvlachos/project/RISC-V-Core/core/simulation/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 25279
scope: core_top
startCol: 0
state: stopped
thread: 
time: 450
timePrecision: 1 s
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename core_top.sv
core_top.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% 