#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct 17 03:38:57 2024
# Process ID: 25916
# Current directory: /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_mmult_fpga_1_0_synth_1
# Command line: vivado -log u96v2_sbc_base_mmult_fpga_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source u96v2_sbc_base_mmult_fpga_1_0.tcl
# Log file: /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_mmult_fpga_1_0_synth_1/u96v2_sbc_base_mmult_fpga_1_0.vds
# Journal file: /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_mmult_fpga_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source u96v2_sbc_base_mmult_fpga_1_0.tcl -notrace
INFO: Dispatch client connection id - 45589
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/int/xo/ip_repo/xilinx_com_hls_mmult_fpga_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
Command: synth_design -top u96v2_sbc_base_mmult_fpga_1_0 -part xczu3eg-sbva484-1-i -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26478
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2763.848 ; gain = 29.906 ; free physical = 4429 ; free virtual = 12720
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_mmult_fpga_1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_mmult_fpga_1_0/synth/u96v2_sbc_base_mmult_fpga_1_0.vhd:194]
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_B0_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B0_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_B0_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_B0_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B0_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B0_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B0_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B0_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B0_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B0_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B0_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_B1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B1_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_B1_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_B1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B1_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B1_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_B2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B2_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_B2_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_B2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B2_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B2_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga.vhd:12' bound to instance 'U0' of component 'mmult_fpga' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_mmult_fpga_1_0/synth/u96v2_sbc_base_mmult_fpga_1_0.vhd:560]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga.vhd:216]
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_B0_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_B0_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B0_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B0_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_B0_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B0_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B0_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B0_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B1_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_B1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B1_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_B1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B2_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_B2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B2_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_B2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B0_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B0_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B0_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_B1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B1_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B1_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_B2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B2_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B2_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_control_s_axi' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_control_s_axi.vhd:9' bound to instance 'control_s_axi_U' of component 'mmult_fpga_control_s_axi' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga.vhd:1144]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_control_s_axi' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_control_s_axi.vhd:84]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_control_s_axi' (1#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_control_s_axi.vhd:84]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:9' bound to instance 'b0_m_axi_U' of component 'mmult_fpga_b0_m_axi' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga.vhd:1180]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b0_m_axi' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_throttl' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:953' bound to instance 'wreq_throttl' of component 'mmult_fpga_b0_m_axi_throttl' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:307]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b0_m_axi_throttl' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:1010]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:594' bound to instance 'req_fifo' of component 'mmult_fpga_b0_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:1151]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b0_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b0_m_axi_fifo' (2#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:611]
	Parameter n bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_reg_slice' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:470' bound to instance 'rs_req' of component 'mmult_fpga_b0_m_axi_reg_slice' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:1167]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b0_m_axi_reg_slice' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:487]
	Parameter N bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b0_m_axi_reg_slice' (3#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:594' bound to instance 'data_fifo' of component 'mmult_fpga_b0_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:1209]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b0_m_axi_fifo__parameterized1' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b0_m_axi_fifo__parameterized1' (3#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:611]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b0_m_axi_throttl' (4#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:1010]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_write' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:2176' bound to instance 'bus_write' of component 'mmult_fpga_b0_m_axi_write' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:346]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b0_m_axi_write' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:2264]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_reg_slice' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:470' bound to instance 'rs_wreq' of component 'mmult_fpga_b0_m_axi_reg_slice' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:2400]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b0_m_axi_reg_slice__parameterized1' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:487]
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b0_m_axi_reg_slice__parameterized1' (4#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:594' bound to instance 'fifo_wreq' of component 'mmult_fpga_b0_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:2413]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b0_m_axi_fifo__parameterized3' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b0_m_axi_fifo__parameterized3' (4#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:611]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_buffer' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:721' bound to instance 'buff_wdata' of component 'mmult_fpga_b0_m_axi_buffer' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:2812]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b0_m_axi_buffer' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b0_m_axi_buffer' (5#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:743]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:594' bound to instance 'fifo_burst' of component 'mmult_fpga_b0_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:2844]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b0_m_axi_fifo__parameterized5' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b0_m_axi_fifo__parameterized5' (5#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:594' bound to instance 'fifo_resp' of component 'mmult_fpga_b0_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:3276]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b0_m_axi_fifo__parameterized7' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b0_m_axi_fifo__parameterized7' (5#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:594' bound to instance 'fifo_resp_to_user' of component 'mmult_fpga_b0_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:3292]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b0_m_axi_fifo__parameterized9' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b0_m_axi_fifo__parameterized9' (5#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:611]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b0_m_axi_write' (6#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:2264]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_read' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:1233' bound to instance 'bus_read' of component 'mmult_fpga_b0_m_axi_read' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:410]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b0_m_axi_read' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:1311]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_reg_slice' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:470' bound to instance 'rs_rreq' of component 'mmult_fpga_b0_m_axi_reg_slice' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:1444]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:594' bound to instance 'fifo_rreq' of component 'mmult_fpga_b0_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:1457]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_buffer' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:721' bound to instance 'fifo_rdata' of component 'mmult_fpga_b0_m_axi_buffer' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:1834]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b0_m_axi_buffer__parameterized1' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b0_m_axi_buffer__parameterized1' (6#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:743]
	Parameter N bound to: 514 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_reg_slice' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:470' bound to instance 'rs_rdata' of component 'mmult_fpga_b0_m_axi_reg_slice' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:1852]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b0_m_axi_reg_slice__parameterized3' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:487]
	Parameter N bound to: 514 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b0_m_axi_reg_slice__parameterized3' (6#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b0_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:594' bound to instance 'fifo_rctl' of component 'mmult_fpga_b0_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:1865]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b0_m_axi_read' (7#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:1311]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b0_m_axi' (8#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b0_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:9' bound to instance 'b1_m_axi_U' of component 'mmult_fpga_b1_m_axi' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga.vhd:1296]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b1_m_axi' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_throttl' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:953' bound to instance 'wreq_throttl' of component 'mmult_fpga_b1_m_axi_throttl' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:307]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b1_m_axi_throttl' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:1010]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:594' bound to instance 'req_fifo' of component 'mmult_fpga_b1_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:1151]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b1_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b1_m_axi_fifo' (9#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:611]
	Parameter n bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_reg_slice' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:470' bound to instance 'rs_req' of component 'mmult_fpga_b1_m_axi_reg_slice' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:1167]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b1_m_axi_reg_slice' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:487]
	Parameter N bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b1_m_axi_reg_slice' (10#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:594' bound to instance 'data_fifo' of component 'mmult_fpga_b1_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:1209]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b1_m_axi_fifo__parameterized1' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b1_m_axi_fifo__parameterized1' (10#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:611]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b1_m_axi_throttl' (11#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:1010]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_write' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:2176' bound to instance 'bus_write' of component 'mmult_fpga_b1_m_axi_write' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:346]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b1_m_axi_write' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:2264]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_reg_slice' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:470' bound to instance 'rs_wreq' of component 'mmult_fpga_b1_m_axi_reg_slice' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:2400]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b1_m_axi_reg_slice__parameterized1' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:487]
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b1_m_axi_reg_slice__parameterized1' (11#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:594' bound to instance 'fifo_wreq' of component 'mmult_fpga_b1_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:2413]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b1_m_axi_fifo__parameterized3' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b1_m_axi_fifo__parameterized3' (11#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:611]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_buffer' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:721' bound to instance 'buff_wdata' of component 'mmult_fpga_b1_m_axi_buffer' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:2812]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b1_m_axi_buffer' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b1_m_axi_buffer' (12#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:743]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:594' bound to instance 'fifo_burst' of component 'mmult_fpga_b1_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:2844]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b1_m_axi_fifo__parameterized5' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b1_m_axi_fifo__parameterized5' (12#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:594' bound to instance 'fifo_resp' of component 'mmult_fpga_b1_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:3276]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b1_m_axi_fifo__parameterized7' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b1_m_axi_fifo__parameterized7' (12#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:594' bound to instance 'fifo_resp_to_user' of component 'mmult_fpga_b1_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:3292]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b1_m_axi_fifo__parameterized9' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b1_m_axi_fifo__parameterized9' (12#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:611]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b1_m_axi_write' (13#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:2264]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_read' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:1233' bound to instance 'bus_read' of component 'mmult_fpga_b1_m_axi_read' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:410]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b1_m_axi_read' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:1311]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_reg_slice' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:470' bound to instance 'rs_rreq' of component 'mmult_fpga_b1_m_axi_reg_slice' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:1444]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:594' bound to instance 'fifo_rreq' of component 'mmult_fpga_b1_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:1457]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_buffer' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:721' bound to instance 'fifo_rdata' of component 'mmult_fpga_b1_m_axi_buffer' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:1834]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b1_m_axi_buffer__parameterized1' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b1_m_axi_buffer__parameterized1' (13#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:743]
	Parameter N bound to: 514 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_reg_slice' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:470' bound to instance 'rs_rdata' of component 'mmult_fpga_b1_m_axi_reg_slice' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:1852]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b1_m_axi_reg_slice__parameterized3' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:487]
	Parameter N bound to: 514 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b1_m_axi_reg_slice__parameterized3' (13#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b1_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:594' bound to instance 'fifo_rctl' of component 'mmult_fpga_b1_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:1865]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b1_m_axi_read' (14#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:1311]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b1_m_axi' (15#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b1_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:9' bound to instance 'b2_m_axi_U' of component 'mmult_fpga_b2_m_axi' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga.vhd:1412]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b2_m_axi' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_throttl' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:953' bound to instance 'wreq_throttl' of component 'mmult_fpga_b2_m_axi_throttl' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:307]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b2_m_axi_throttl' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:1010]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:594' bound to instance 'req_fifo' of component 'mmult_fpga_b2_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:1151]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b2_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b2_m_axi_fifo' (16#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:611]
	Parameter n bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_reg_slice' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:470' bound to instance 'rs_req' of component 'mmult_fpga_b2_m_axi_reg_slice' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:1167]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b2_m_axi_reg_slice' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:487]
	Parameter N bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b2_m_axi_reg_slice' (17#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:594' bound to instance 'data_fifo' of component 'mmult_fpga_b2_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:1209]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b2_m_axi_fifo__parameterized1' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b2_m_axi_fifo__parameterized1' (17#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:611]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b2_m_axi_throttl' (18#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:1010]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_write' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:2176' bound to instance 'bus_write' of component 'mmult_fpga_b2_m_axi_write' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:346]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b2_m_axi_write' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:2264]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_reg_slice' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:470' bound to instance 'rs_wreq' of component 'mmult_fpga_b2_m_axi_reg_slice' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:2400]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b2_m_axi_reg_slice__parameterized1' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:487]
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b2_m_axi_reg_slice__parameterized1' (18#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:594' bound to instance 'fifo_wreq' of component 'mmult_fpga_b2_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:2413]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b2_m_axi_fifo__parameterized3' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b2_m_axi_fifo__parameterized3' (18#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:611]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_buffer' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:721' bound to instance 'buff_wdata' of component 'mmult_fpga_b2_m_axi_buffer' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:2812]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b2_m_axi_buffer' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b2_m_axi_buffer' (19#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:743]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:594' bound to instance 'fifo_burst' of component 'mmult_fpga_b2_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:2844]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b2_m_axi_fifo__parameterized5' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b2_m_axi_fifo__parameterized5' (19#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:594' bound to instance 'fifo_resp' of component 'mmult_fpga_b2_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:3276]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b2_m_axi_fifo__parameterized7' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b2_m_axi_fifo__parameterized7' (19#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:594' bound to instance 'fifo_resp_to_user' of component 'mmult_fpga_b2_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:3292]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b2_m_axi_fifo__parameterized9' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b2_m_axi_fifo__parameterized9' (19#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:611]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b2_m_axi_write' (20#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:2264]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_read' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:1233' bound to instance 'bus_read' of component 'mmult_fpga_b2_m_axi_read' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:410]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b2_m_axi_read' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:1311]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_reg_slice' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:470' bound to instance 'rs_rreq' of component 'mmult_fpga_b2_m_axi_reg_slice' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:1444]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:594' bound to instance 'fifo_rreq' of component 'mmult_fpga_b2_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:1457]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_buffer' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:721' bound to instance 'fifo_rdata' of component 'mmult_fpga_b2_m_axi_buffer' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:1834]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b2_m_axi_buffer__parameterized1' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b2_m_axi_buffer__parameterized1' (20#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:743]
	Parameter N bound to: 514 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_reg_slice' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:470' bound to instance 'rs_rdata' of component 'mmult_fpga_b2_m_axi_reg_slice' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:1852]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_b2_m_axi_reg_slice__parameterized3' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:487]
	Parameter N bound to: 514 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b2_m_axi_reg_slice__parameterized3' (20#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_b2_m_axi_fifo' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:594' bound to instance 'fifo_rctl' of component 'mmult_fpga_b2_m_axi_fifo' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:1865]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b2_m_axi_read' (21#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:1311]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_b2_m_axi' (22#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_b2_m_axi.vhd:140]
INFO: [Synth 8-3491] module 'mmult_fpga_read3' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_read3.vhd:12' bound to instance 'read3_U0' of component 'mmult_fpga_read3' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga.vhd:1528]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_read3' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_read3.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_read3' (23#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_read3.vhd:132]
INFO: [Synth 8-3491] module 'mmult_fpga_execution' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:12' bound to instance 'execution_U0' of component 'mmult_fpga_execution' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga.vhd:1646]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_execution' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:36]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_0_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2028]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:82]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0_ram' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:10' bound to instance 'mmult_fpga_execution_A_temp1_0_ram_U' of component 'mmult_fpga_execution_A_temp1_0_ram' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_execution_A_temp1_0_ram' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:27]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_execution_A_temp1_0_ram' (24#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_execution_A_temp1_0' (25#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:82]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_1_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2042]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_2_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2056]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_3_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2070]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_4_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2084]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_5_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2098]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_6_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2112]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_7_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2126]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_8_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2140]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_9_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2154]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_10_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2168]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_11_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2182]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_12_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2196]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_13_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2210]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_14_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2224]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_15_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2238]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_16_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2252]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_17_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2266]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_18_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2280]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_19_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2294]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_20_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2308]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_21_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2322]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_22_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2336]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_23_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2350]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_24_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2364]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_25_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2378]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_26_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2392]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_27_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2406]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_28_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2420]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_29_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2434]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_30_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2448]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'A_temp1_31_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2462]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'B_temp1_0_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2476]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'B_temp1_1_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2490]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'B_temp1_2_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2504]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'B_temp1_3_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2518]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'B_temp1_4_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2532]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'B_temp1_5_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2546]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'B_temp1_6_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2560]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'B_temp1_7_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2574]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_fpga_execution_A_temp1_0' declared at '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution_A_temp1_0.vhd:67' bound to instance 'B_temp1_8_U' of component 'mmult_fpga_execution_A_temp1_0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:2588]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mmult_fpga_ap_fadd_6_full_dsp_32' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/ip/mmult_fpga_ap_fadd_6_full_dsp_32.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (26#1) [/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'mmult_fpga_ap_fadd_6_full_dsp_32' (45#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/ip/mmult_fpga_ap_fadd_6_full_dsp_32.v:60]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1' (46#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_fmul_32ns_32ns_32_4_max_dsp_1' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fmul_32ns_32ns_32_4_max_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mmult_fpga_ap_fmul_2_max_dsp_32' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/ip/mmult_fpga_ap_fmul_2_max_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'mmult_fpga_ap_fmul_2_max_dsp_32' (54#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/ip/mmult_fpga_ap_fmul_2_max_dsp_32.v:60]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_fmul_32ns_32ns_32_4_max_dsp_1' (55#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fmul_32ns_32ns_32_4_max_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_execution' (56#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_execution.vhd:36]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_write_r' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_write_r.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_write_r' (57#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_write_r.vhd:78]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_fifo_w32_d2_S' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fifo_w32_d2_S.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_fifo_w32_d2_S_shiftReg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fifo_w32_d2_S.vhd:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_fifo_w32_d2_S_shiftReg' (58#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fifo_w32_d2_S.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_fifo_w32_d2_S' (59#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fifo_w32_d2_S.vhd:66]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_fifo_w64_d3_S' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fifo_w64_d3_S.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_fifo_w64_d3_S_shiftReg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fifo_w64_d3_S.vhd:23]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_fifo_w64_d3_S_shiftReg' (60#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fifo_w64_d3_S.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_fifo_w64_d3_S' (61#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fifo_w64_d3_S.vhd:66]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_start_for_execution_U0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_start_for_execution_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_start_for_execution_U0_shiftReg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_start_for_execution_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_start_for_execution_U0_shiftReg' (62#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_start_for_execution_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_start_for_execution_U0' (63#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_start_for_execution_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_start_for_write_U0' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_start_for_write_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_fpga_start_for_write_U0_shiftReg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_start_for_write_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_start_for_write_U0_shiftReg' (64#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_start_for_write_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga_start_for_write_U0' (65#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_start_for_write_U0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'mmult_fpga' (66#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base_mmult_fpga_1_0' (67#1) [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_mmult_fpga_1_0/synth/u96v2_sbc_base_mmult_fpga_1_0.vhd:194]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.723 ; gain = 342.781 ; free physical = 3454 ; free virtual = 11761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3085.629 ; gain = 351.688 ; free physical = 4152 ; free virtual = 12466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3085.629 ; gain = 351.688 ; free physical = 4152 ; free virtual = 12466
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3142.027 ; gain = 2.000 ; free physical = 3150 ; free virtual = 11462
INFO: [Netlist 29-17] Analyzing 3520 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_mmult_fpga_1_0/constraints/mmult_fpga_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_mmult_fpga_1_0/constraints/mmult_fpga_ooc.xdc] for cell 'U0'
Parsing XDC File [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_mmult_fpga_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_mmult_fpga_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3653.160 ; gain = 0.000 ; free physical = 455 ; free virtual = 8798
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 160 instances
  FDE => FDRE: 96 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3696.129 ; gain = 42.969 ; free physical = 1523 ; free virtual = 9869
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 3696.129 ; gain = 962.188 ; free physical = 1737 ; free virtual = 10075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 3708.051 ; gain = 974.109 ; free physical = 1731 ; free virtual = 10069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_mmult_fpga_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 3708.051 ; gain = 974.109 ; free physical = 1729 ; free virtual = 10067
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mmult_fpga_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'mmult_fpga_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_fpga_b0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_fpga_b0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_fpga_b0_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_fpga_b1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_fpga_b1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_fpga_b1_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_fpga_b2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_fpga_b2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_fpga_b2_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mmult_fpga_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'mmult_fpga_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_fpga_b0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_fpga_b0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_fpga_b0_m_axi_reg_slice__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_fpga_b1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_fpga_b1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_fpga_b1_m_axi_reg_slice__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_fpga_b2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_fpga_b2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_fpga_b2_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution_A_temp1_0_ram:/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 3708.051 ; gain = 974.109 ; free physical = 841 ; free virtual = 9218
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1:/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1:/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1:/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1:/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1:/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1:/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mmult_fpga_fmul_32ns_32ns_32_4_max_dsp_1:/mmult_fpga_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mmult_fpga_fmul_32ns_32ns_32_4_max_dsp_1:/mmult_fpga_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mmult_fpga_fmul_32ns_32ns_32_4_max_dsp_1:/mmult_fpga_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mmult_fpga_fmul_32ns_32ns_32_4_max_dsp_1:/mmult_fpga_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_3_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_0_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_0_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_4_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_4_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_8_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_8_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_9_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_9_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_10_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_10_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_11_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_11_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_12_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_12_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_13_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_13_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_14_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_14_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_15_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_15_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_7_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_7_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_3_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_17_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_17_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_18_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_18_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_19_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_19_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_20_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_20_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_21_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_21_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_2_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_2_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_22_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_22_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_6_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_6_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_23_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_23_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_24_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_24_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_25_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_25_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_31_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_31_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_1_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_1_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_30_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_30_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_29_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_29_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_28_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_28_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_27_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_27_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_5_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_5_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_11_viv__parameterized1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module mmult_fpga_fmul_32ns_32ns_32_4_max_dsp_1__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_11_viv__parameterized1__28 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_3_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_0_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_0_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_4_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_4_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_8_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_8_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_9_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_9_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_10_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_10_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_11_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_11_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_12_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_12_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_13_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_13_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_14_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_14_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_15_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_15_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_7_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_7_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_3_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_17_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_17_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_18_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_18_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_19_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_19_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_20_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_20_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_21_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_21_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_2_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_2_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/B_temp1_22_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_22_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mmult_fpga_execution__GB0/A_temp1_6_U/mmult_fpga_execution_A_temp1_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/din1_buf1_reg[23] )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_8_full_dsp_1_U9/mmult_fpga_ap_fadd_6_full_dsp_32_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__7.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U34/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U56/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U33/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U56/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U32/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U56/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U31/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U56/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U30/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U56/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U24/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U56/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U23/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U56/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U22/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U56/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__22.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U57/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U67/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fmul_32ns_32ns_32_4_max_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U39/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U67/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U38/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U67/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U37/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U67/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U36/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U67/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U35/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U67/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U29/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U67/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U28/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U67/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U27/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U67/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U26/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U67/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_8_full_dsp_1_U25/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U67/ce_r_reg' [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/1bf4/hdl/vhdl/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd:70]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv.
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARID[0] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[31] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[30] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[29] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[28] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[27] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[26] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[25] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[24] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[23] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[22] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[21] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[20] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[19] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[18] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[17] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[16] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[15] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[14] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[13] driven by constant 1
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[12] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[11] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[10] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[9] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[8] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[7] driven by constant 1
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[6] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[5] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[4] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[3] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[2] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[1] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLEN[0] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARSIZE[2] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARSIZE[1] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARSIZE[0] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARBURST[1] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARBURST[0] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLOCK[1] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARLOCK[0] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARCACHE[3] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARCACHE[2] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARCACHE[1] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARCACHE[0] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARPROT[2] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARPROT[1] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARPROT[0] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port m_axi_b0_ARUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB0 has port ap_str_blocking_n driven by constant 1
warning: Removed RAM buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[34] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[94]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[93]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[92]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[91]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[90]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[89]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[88]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[87]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[86]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[85]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[84]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[83]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[82]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[81]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[80]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[79]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[78]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[77]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[71]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[76]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[75]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[74]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[73]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[72]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[70]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[69]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[68]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[67]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]' (FDE) to 'b1_m_axi_U/bus_read/rs_rreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'b1_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'b1_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'b1_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/align_len_reg[1]' (FDRE) to 'b1_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/start_addr_reg[2]' (FDRE) to 'b1_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/align_len_reg[2]' (FDRE) to 'b1_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/start_addr_reg[3]' (FDRE) to 'b1_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/align_len_reg[3]' (FDRE) to 'b1_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/start_addr_reg[4]' (FDRE) to 'b1_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[512]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[513]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[514]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[515]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[516]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[517]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[518]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[519]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[520]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[521]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[522]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[523]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[524]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[525]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[526]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[527]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[528]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[529]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[530]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[531]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[532]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[533]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[534]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[535]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[536]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[537]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[538]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[539]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[540]' (FD) to 'b1_m_axi_U/bus_write/i_4/buff_wdata/q_buf_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (aggressive_gen.rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module mmult_fpga_b1_m_axi_throttl.
WARNING: [Synth 8-3332] Sequential element (aggressive_gen.rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module mmult_fpga_b1_m_axi_throttl.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module mmult_fpga_b1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module mmult_fpga_b1_m_axi_write.
WARNING: [Synth 8-3917] design mmult_fpga_b0_m_axi has port I_BID[0] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga_b0_m_axi has port I_BUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga_b0_m_axi has port I_RID[0] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga_b0_m_axi has port I_RLAST driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga_b0_m_axi has port I_RUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB2 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB2 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB2 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design mmult_fpga__GCB2 has port s_axi_control_RRESP[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module mmult_fpga_b2_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module mmult_fpga_b2_m_axi_read.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:52 . Memory (MB): peak = 3724.062 ; gain = 990.121 ; free physical = 7111 ; free virtual = 15591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:02:12 . Memory (MB): peak = 3724.062 ; gain = 990.121 ; free physical = 9631 ; free virtual = 18165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:02:34 . Memory (MB): peak = 3844.156 ; gain = 1110.215 ; free physical = 11241 ; free virtual = 19776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/b0_m_axi_U/bus_read/fifo_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b0_m_axi_U/bus_read/fifo_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b0_m_axi_U/bus_read/fifo_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b0_m_axi_U/bus_read/fifo_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b0_m_axi_U/bus_read/fifo_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b0_m_axi_U/bus_read/fifo_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b0_m_axi_U/bus_read/fifo_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b0_m_axi_U/bus_read/fifo_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_1/b2_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_1/b2_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_1/b2_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_1/b2_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_1/b2_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_1/b2_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_1/b2_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_1/b2_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_2/b1_m_axi_U/bus_read/fifo_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_2/b1_m_axi_U/bus_read/fifo_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_2/b1_m_axi_U/bus_read/fifo_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_2/b1_m_axi_U/bus_read/fifo_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_2/b1_m_axi_U/bus_read/fifo_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_2/b1_m_axi_U/bus_read/fifo_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_2/b1_m_axi_U/bus_read/fifo_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_2/b1_m_axi_U/bus_read/fifo_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:03:07 . Memory (MB): peak = 3856.082 ; gain = 1122.141 ; free physical = 10049 ; free virtual = 18601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/b0_m_axi_U/bus_read/fifo_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b0_m_axi_U/bus_read/fifo_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b0_m_axi_U/bus_read/fifo_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b0_m_axi_U/bus_read/fifo_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b0_m_axi_U/bus_read/fifo_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b0_m_axi_U/bus_read/fifo_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b0_m_axi_U/bus_read/fifo_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b0_m_axi_U/bus_read/fifo_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b2_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b2_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b2_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b2_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b2_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b2_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b2_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b2_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b1_m_axi_U/bus_read/fifo_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b1_m_axi_U/bus_read/fifo_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b1_m_axi_U/bus_read/fifo_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b1_m_axi_U/bus_read/fifo_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b1_m_axi_U/bus_read/fifo_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b1_m_axi_U/bus_read/fifo_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b1_m_axi_U/bus_read/fifo_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/b1_m_axi_U/bus_read/fifo_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:03:13 . Memory (MB): peak = 3856.082 ; gain = 1122.141 ; free physical = 10200 ; free virtual = 18792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:03:13 . Memory (MB): peak = 3856.082 ; gain = 1122.141 ; free physical = 10200 ; free virtual = 18792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:03:16 . Memory (MB): peak = 3856.082 ; gain = 1122.141 ; free physical = 10185 ; free virtual = 18777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:03:16 . Memory (MB): peak = 3856.082 ; gain = 1122.141 ; free physical = 10185 ; free virtual = 18777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:08 ; elapsed = 00:03:18 . Memory (MB): peak = 3856.082 ; gain = 1122.141 ; free physical = 10181 ; free virtual = 18772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:08 ; elapsed = 00:03:18 . Memory (MB): peak = 3856.082 ; gain = 1122.141 ; free physical = 10181 ; free virtual = 18772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |   108|
|2     |DSP48E1  |   160|
|3     |LUT1     |   115|
|4     |LUT2     |  1637|
|5     |LUT3     |  7605|
|6     |LUT4     |  4063|
|7     |LUT5     |  2744|
|8     |LUT6     |  3320|
|9     |MUXCY    |  2368|
|10    |MUXF7    |   214|
|11    |RAM32X1S |  2048|
|12    |RAMB18E2 |     2|
|13    |RAMB36E2 |    22|
|14    |SRL16E   |  1778|
|15    |SRLC32E  |   642|
|16    |XORCY    |   800|
|17    |FDE      |    96|
|18    |FDRE     | 34555|
|19    |FDSE     |    25|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:03:19 . Memory (MB): peak = 3856.082 ; gain = 1122.141 ; free physical = 10181 ; free virtual = 18772
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 173 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:55 ; elapsed = 00:03:04 . Memory (MB): peak = 3856.082 ; gain = 511.641 ; free physical = 14615 ; free virtual = 23206
Synthesis Optimization Complete : Time (s): cpu = 00:02:11 ; elapsed = 00:03:22 . Memory (MB): peak = 3856.082 ; gain = 1122.141 ; free physical = 14605 ; free virtual = 23186
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3856.082 ; gain = 0.000 ; free physical = 14142 ; free virtual = 22722
INFO: [Netlist 29-17] Analyzing 5794 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3892.090 ; gain = 0.000 ; free physical = 13436 ; free virtual = 22016
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2720 instances were transformed.
  (CARRY4) => CARRY8: 416 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 160 instances
  FDE => FDRE: 96 instances
  RAM32X1S => RAM32X1S (RAMS32): 2048 instances

INFO: [Common 17-83] Releasing license: Synthesis
787 Infos, 191 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:24 ; elapsed = 00:03:40 . Memory (MB): peak = 3892.090 ; gain = 1516.547 ; free physical = 13639 ; free virtual = 22219
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_mmult_fpga_1_0_synth_1/u96v2_sbc_base_mmult_fpga_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3892.090 ; gain = 0.000 ; free physical = 14666 ; free virtual = 23267
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP u96v2_sbc_base_mmult_fpga_1_0, cache-ID = 109a0792bb1ad0e3
INFO: [Coretcl 2-1174] Renamed 3750 cell refs.
INFO: [Common 17-1381] The checkpoint '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_mmult_fpga_1_0_synth_1/u96v2_sbc_base_mmult_fpga_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3903.395 ; gain = 0.000 ; free physical = 14609 ; free virtual = 23272
INFO: [runtcl-4] Executing : report_utilization -file u96v2_sbc_base_mmult_fpga_1_0_utilization_synth.rpt -pb u96v2_sbc_base_mmult_fpga_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 17 03:43:25 2024...
