Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb 17 16:53:00 2023
| Host         : winvdi1008 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  165         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (114)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (114)
--------------------------------
 There are 114 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.354        0.000                      0                  228        0.090        0.000                      0                  228        1.358        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.354        0.000                      0                  228        0.090        0.000                      0                  228        1.358        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_572_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.362ns (26.311%)  route 1.014ns (73.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y111        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_572_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.236     0.773 f  bd_0_i/hls_inst/inst/icmp_ln14_reg_572_pp0_iter5_reg_reg[0]/Q
                         net (fo=16, routed)          0.699     1.472    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/icmp_ln14_reg_572_pp0_iter5_reg
    SLICE_X21Y113        LUT4 (Prop_lut4_I2_O)        0.126     1.598 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_34/O
                         net (fo=1, routed)           0.315     1.913    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/grp_fu_491_p2[14]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     4.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X1Y44          DSP48E1 (Setup_dsp48e1_CLK_C[14])
                                                     -1.208     3.267    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                          -1.913    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_572_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.362ns (28.120%)  route 0.925ns (71.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y111        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_572_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.236     0.773 f  bd_0_i/hls_inst/inst/icmp_ln14_reg_572_pp0_iter5_reg_reg[0]/Q
                         net (fo=16, routed)          0.620     1.393    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/icmp_ln14_reg_572_pp0_iter5_reg
    SLICE_X20Y112        LUT4 (Prop_lut4_I2_O)        0.126     1.519 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_35/O
                         net (fo=1, routed)           0.305     1.824    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/grp_fu_491_p2[13]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     4.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X1Y44          DSP48E1 (Setup_dsp48e1_CLK_C[13])
                                                     -1.208     3.267    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                          -1.824    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_572_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.362ns (28.147%)  route 0.924ns (71.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y111        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_572_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.236     0.773 f  bd_0_i/hls_inst/inst/icmp_ln14_reg_572_pp0_iter5_reg_reg[0]/Q
                         net (fo=16, routed)          0.701     1.474    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/icmp_ln14_reg_572_pp0_iter5_reg
    SLICE_X21Y113        LUT4 (Prop_lut4_I2_O)        0.126     1.600 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_36/O
                         net (fo=1, routed)           0.223     1.823    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/grp_fu_491_p2[12]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     4.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X1Y44          DSP48E1 (Setup_dsp48e1_CLK_C[12])
                                                     -1.208     3.267    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.391ns (30.406%)  route 0.895ns (69.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.348     0.885 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[7]
                         net (fo=3, routed)           0.583     1.468    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/D[7]
    SLICE_X20Y112        LUT4 (Prop_lut4_I0_O)        0.043     1.511 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_41/O
                         net (fo=1, routed)           0.312     1.823    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/grp_fu_491_p2[7]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     4.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X1Y44          DSP48E1 (Setup_dsp48e1_CLK_C[7])
                                                     -1.208     3.267    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.391ns (30.551%)  route 0.889ns (69.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.348     0.885 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[8]
                         net (fo=3, routed)           0.666     1.551    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/D[8]
    SLICE_X21Y112        LUT4 (Prop_lut4_I0_O)        0.043     1.594 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_40/O
                         net (fo=1, routed)           0.223     1.817    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/grp_fu_491_p2[8]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     4.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X1Y44          DSP48E1 (Setup_dsp48e1_CLK_C[8])
                                                     -1.208     3.267    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                          -1.817    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_572_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.362ns (28.301%)  route 0.917ns (71.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y111        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_572_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.236     0.773 f  bd_0_i/hls_inst/inst/icmp_ln14_reg_572_pp0_iter5_reg_reg[0]/Q
                         net (fo=16, routed)          0.700     1.473    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/icmp_ln14_reg_572_pp0_iter5_reg
    SLICE_X21Y113        LUT4 (Prop_lut4_I2_O)        0.126     1.599 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_33/O
                         net (fo=1, routed)           0.217     1.816    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/grp_fu_491_p2[15]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     4.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X1Y44          DSP48E1 (Setup_dsp48e1_CLK_C[15])
                                                     -1.208     3.267    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.391ns (30.606%)  route 0.887ns (69.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.348     0.885 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[1]
                         net (fo=3, routed)           0.567     1.452    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/D[1]
    SLICE_X21Y111        LUT4 (Prop_lut4_I0_O)        0.043     1.495 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_47/O
                         net (fo=1, routed)           0.320     1.815    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/grp_fu_491_p2[1]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     4.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X1Y44          DSP48E1 (Setup_dsp48e1_CLK_C[1])
                                                     -1.208     3.267    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                          -1.815    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.391ns (32.078%)  route 0.828ns (67.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.348     0.885 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[0]
                         net (fo=3, routed)           0.588     1.473    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/D[0]
    SLICE_X18Y111        LUT4 (Prop_lut4_I0_O)        0.043     1.516 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_48/O
                         net (fo=1, routed)           0.240     1.756    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/grp_fu_491_p2[0]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     4.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X1Y44          DSP48E1 (Setup_dsp48e1_CLK_C[0])
                                                     -1.208     3.267    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                          -1.756    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.391ns (32.325%)  route 0.819ns (67.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.348     0.885 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[4]
                         net (fo=3, routed)           0.481     1.366    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/D[4]
    SLICE_X20Y111        LUT4 (Prop_lut4_I0_O)        0.043     1.409 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_44/O
                         net (fo=1, routed)           0.338     1.747    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/grp_fu_491_p2[4]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     4.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X1Y44          DSP48E1 (Setup_dsp48e1_CLK_C[4])
                                                     -1.208     3.267    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                          -1.747    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter7_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.266ns (22.247%)  route 0.930ns (77.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter7_reg/Q
                         net (fo=50, routed)          0.713     1.473    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_enable_reg_pp0_iter7
    SLICE_X21Y112        LUT4 (Prop_lut4_I3_O)        0.043     1.516 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_39/O
                         net (fo=1, routed)           0.217     1.733    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/grp_fu_491_p2[9]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     4.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X1Y44          DSP48E1 (Setup_dsp48e1_CLK_C[9])
                                                     -1.208     3.267    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                          -1.733    
  -------------------------------------------------------------------
                         slack                                  1.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/select_ln10_1_reg_566_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.890%)  route 0.097ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y111        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_1_reg_566_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y111        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/select_ln10_1_reg_566_reg[0]/Q
                         net (fo=1, routed)           0.097     0.463    bd_0_i/hls_inst/inst/b_3_address0[0]
    SLICE_X18Y110        SRL16E                                       r  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y110        SRL16E                                       r  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[0]_srl5/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X18Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.372    bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[0]_srl5
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_fu_94_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.183%)  route 0.113ns (46.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y112        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y112        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/Q
                         net (fo=18, routed)          0.113     0.479    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/k_fu_94_reg[2]_0
    SLICE_X16Y112        LUT5 (Prop_lut5_I1_O)        0.028     0.507 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/k_fu_94[1]_i_1/O
                         net (fo=1, routed)           0.000     0.507    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_1
    SLICE_X16Y112        FDRE                                         r  bd_0_i/hls_inst/inst/k_fu_94_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y112        FDRE                                         r  bd_0_i/hls_inst/inst/k_fu_94_reg[1]/C
                         clock pessimism              0.000     0.280    
    SLICE_X16Y112        FDRE (Hold_fdre_C_D)         0.087     0.367    bd_0_i/hls_inst/inst/k_fu_94_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.132%)  route 0.099ns (49.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y112        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y112        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=7, routed)           0.099     0.466    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1
    SLICE_X17Y112        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y112        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/C
                         clock pessimism              0.000     0.280    
    SLICE_X17Y112        FDRE (Hold_fdre_C_D)         0.040     0.320    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/select_ln8_1_reg_553_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln8_1_reg_553_pp0_iter2_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.091ns (57.593%)  route 0.067ns (42.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y110        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln8_1_reg_553_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y110        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/select_ln8_1_reg_553_reg[1]/Q
                         net (fo=4, routed)           0.067     0.424    bd_0_i/hls_inst/inst/tmp_2_fu_399_p3[4]
    SLICE_X19Y110        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln8_1_reg_553_pp0_iter2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y110        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln8_1_reg_553_pp0_iter2_reg_reg[1]/C
                         clock pessimism              0.000     0.280    
    SLICE_X19Y110        FDRE (Hold_fdre_C_D)        -0.003     0.277    bd_0_i/hls_inst/inst/select_ln8_1_reg_553_pp0_iter2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.277    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln10_reg_545_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.148ns (61.735%)  route 0.092ns (38.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y112        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln10_reg_545_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y112        FDRE (Prop_fdre_C_Q)         0.118     0.384 f  bd_0_i/hls_inst/inst/icmp_ln10_reg_545_reg[0]/Q
                         net (fo=13, routed)          0.092     0.476    bd_0_i/hls_inst/inst/icmp_ln10_reg_545
    SLICE_X19Y112        LUT5 (Prop_lut5_I4_O)        0.030     0.506 r  bd_0_i/hls_inst/inst/select_ln10_reg_560[0]_i_1/O
                         net (fo=1, routed)           0.000     0.506    bd_0_i/hls_inst/inst/select_ln10_fu_355_p3[0]
    SLICE_X19Y112        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y112        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[0]/C
                         clock pessimism              0.000     0.280    
    SLICE_X19Y112        FDRE (Hold_fdre_C_D)         0.075     0.355    bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.355    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln10_reg_545_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln12_reg_581_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.146ns (61.414%)  route 0.092ns (38.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y112        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln10_reg_545_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y112        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/icmp_ln10_reg_545_reg[0]/Q
                         net (fo=13, routed)          0.092     0.476    bd_0_i/hls_inst/inst/icmp_ln10_reg_545
    SLICE_X19Y112        LUT5 (Prop_lut5_I0_O)        0.028     0.504 r  bd_0_i/hls_inst/inst/add_ln12_reg_581[0]_i_1/O
                         net (fo=1, routed)           0.000     0.504    bd_0_i/hls_inst/inst/add_ln12_fu_383_p2[0]
    SLICE_X19Y112        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln12_reg_581_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y112        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln12_reg_581_reg[0]/C
                         clock pessimism              0.000     0.280    
    SLICE_X19Y112        FDRE (Hold_fdre_C_D)         0.060     0.340    bd_0_i/hls_inst/inst/add_ln12_reg_581_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/indvar_flatten36_fu_110_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten36_fu_110_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.594%)  route 0.141ns (52.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y113        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten36_fu_110_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/indvar_flatten36_fu_110_reg[4]/Q
                         net (fo=4, routed)           0.141     0.507    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/Q[4]
    SLICE_X16Y113        LUT5 (Prop_lut5_I0_O)        0.028     0.535 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten36_fu_110[5]_i_1/O
                         net (fo=1, routed)           0.000     0.535    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_4
    SLICE_X16Y113        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten36_fu_110_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y113        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten36_fu_110_reg[5]/C
                         clock pessimism              0.000     0.280    
    SLICE_X16Y113        FDRE (Hold_fdre_C_D)         0.087     0.367    bd_0_i/hls_inst/inst/indvar_flatten36_fu_110_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_fu_94_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.155ns (61.728%)  route 0.096ns (38.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X19Y112        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y112        FDRE (Prop_fdre_C_Q)         0.091     0.357 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=22, routed)          0.096     0.453    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X19Y112        LUT5 (Prop_lut5_I3_O)        0.064     0.517 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/k_fu_94[0]_i_1/O
                         net (fo=1, routed)           0.000     0.517    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_2
    SLICE_X19Y112        FDRE                                         r  bd_0_i/hls_inst/inst/k_fu_94_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y112        FDRE                                         r  bd_0_i/hls_inst/inst/k_fu_94_reg[0]/C
                         clock pessimism              0.000     0.280    
    SLICE_X19Y112        FDRE (Hold_fdre_C_D)         0.061     0.341    bd_0_i/hls_inst/inst/k_fu_94_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/indvar_flatten_fu_102_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten_fu_102_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.171ns (60.708%)  route 0.111ns (39.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y114        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_102_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_fdre_C_Q)         0.107     0.373 r  bd_0_i/hls_inst/inst/indvar_flatten_fu_102_reg[2]/Q
                         net (fo=4, routed)           0.111     0.484    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_102_reg[3]_0
    SLICE_X18Y113        LUT6 (Prop_lut6_I2_O)        0.064     0.548 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_102[3]_i_1/O
                         net (fo=1, routed)           0.000     0.548    bd_0_i/hls_inst/inst/select_ln10_2_fu_280_p3[3]
    SLICE_X18Y113        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_102_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y113        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_102_reg[3]/C
                         clock pessimism              0.000     0.280    
    SLICE_X18Y113        FDRE (Hold_fdre_C_D)         0.087     0.367    bd_0_i/hls_inst/inst/indvar_flatten_fu_102_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter4_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter5_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.263%)  route 0.117ns (49.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter4_reg/Q
                         net (fo=2, routed)           0.117     0.501    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter4
    SLICE_X15Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter5_reg/C
                         clock pessimism              0.000     0.280    
    SLICE_X15Y111        FDRE (Hold_fdre_C_D)         0.040     0.320    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter5_reg
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         4.000       2.462      DSP48_X1Y44    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X20Y111  bd_0_i/hls_inst/inst/acc_V_1_fu_90_reg[9]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X18Y111  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter7_reg_reg/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X18Y110  bd_0_i/hls_inst/inst/c_addr_reg_641_reg[4]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X18Y111  bd_0_i/hls_inst/inst/icmp_ln14_reg_572_pp0_iter5_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X18Y111  bd_0_i/hls_inst/inst/icmp_ln16_reg_577_pp0_iter7_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X16Y113  bd_0_i/hls_inst/inst/indvar_flatten36_fu_110_reg[2]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X17Y113  bd_0_i/hls_inst/inst/indvar_flatten36_fu_110_reg[6]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X18Y114  bd_0_i/hls_inst/inst/indvar_flatten_fu_102_reg[2]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X18Y113  bd_0_i/hls_inst/inst/indvar_flatten_fu_102_reg[5]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X18Y110  bd_0_i/hls_inst/inst/add_ln16_reg_586_pp0_iter6_reg_reg[4]_srl5/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.309ns  (logic 0.086ns (6.569%)  route 1.223ns (93.431%))
  Logic Levels:           2  (LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X15Y111        LUT6 (Prop_lut6_I4_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/ap_idle_INST_0_i_1/O
                         net (fo=1, routed)           0.149     0.729    bd_0_i/hls_inst/inst/ap_idle_INST_0_i_1_n_0
    SLICE_X15Y111        LUT4 (Prop_lut4_I0_O)        0.043     0.772 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.537     1.309    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.117ns  (logic 0.043ns (3.850%)  route 1.074ns (96.150%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.537     0.537    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X19Y113        LUT4 (Prop_lut4_I2_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0/O
                         net (fo=1, unset)            0.537     1.117    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.266     0.266    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X19Y113        LUT4 (Prop_lut4_I2_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0/O
                         net (fo=1, unset)            0.266     0.561    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.056ns (8.425%)  route 0.609ns (91.575%))
  Logic Levels:           2  (LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_start
    SLICE_X15Y111        LUT6 (Prop_lut6_I4_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/ap_idle_INST_0_i_1/O
                         net (fo=1, routed)           0.076     0.370    bd_0_i/hls_inst/inst/ap_idle_INST_0_i_1_n_0
    SLICE_X15Y111        LUT4 (Prop_lut4_I0_O)        0.028     0.398 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.266     0.665    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/indvar_flatten36_fu_110_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.868ns  (logic 0.309ns (16.541%)  route 1.559ns (83.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y113        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten36_fu_110_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/indvar_flatten36_fu_110_reg[0]/Q
                         net (fo=8, routed)           0.590     1.350    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/Q[0]
    SLICE_X17Y113        LUT6 (Prop_lut6_I2_O)        0.043     1.393 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_1/O
                         net (fo=5, routed)           0.432     1.825    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_1_n_0
    SLICE_X19Y113        LUT4 (Prop_lut4_I0_O)        0.043     1.868 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0/O
                         net (fo=1, unset)            0.537     2.405    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter7_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.745ns  (logic 0.309ns (17.703%)  route 1.436ns (82.297%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter7_reg/Q
                         net (fo=50, routed)          0.750     1.510    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter7
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.043     1.553 r  bd_0_i/hls_inst/inst/ap_idle_INST_0_i_1/O
                         net (fo=1, routed)           0.149     1.702    bd_0_i/hls_inst/inst/ap_idle_INST_0_i_1_n_0
    SLICE_X15Y111        LUT4 (Prop_lut4_I0_O)        0.043     1.745 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.537     2.282    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/icmp_ln16_reg_577_pp0_iter7_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.211ns  (logic 0.360ns (29.720%)  route 0.851ns (70.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y111        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln16_reg_577_pp0_iter7_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/icmp_ln16_reg_577_pp0_iter7_reg_reg[0]/Q
                         net (fo=1, routed)           0.314     1.087    bd_0_i/hls_inst/inst/icmp_ln16_reg_577_pp0_iter7_reg
    SLICE_X19Y111        LUT2 (Prop_lut2_I1_O)        0.124     1.211 r  bd_0_i/hls_inst/inst/c_we0_INST_0/O
                         net (fo=0)                   0.537     1.748    c_we0
                                                                      r  c_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_addr_reg_641_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y110        FDRE                                         r  bd_0_i/hls_inst/inst/c_addr_reg_641_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/c_addr_reg_641_reg[0]/Q
                         net (fo=0)                   0.537     1.333    c_address0[0]
                                                                      r  c_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_addr_reg_641_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y110        FDRE                                         r  bd_0_i/hls_inst/inst/c_addr_reg_641_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/c_addr_reg_641_reg[1]/Q
                         net (fo=0)                   0.537     1.333    c_address0[1]
                                                                      r  c_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_addr_reg_641_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y110        FDRE                                         r  bd_0_i/hls_inst/inst/c_addr_reg_641_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/c_addr_reg_641_reg[2]/Q
                         net (fo=0)                   0.537     1.333    c_address0[2]
                                                                      r  c_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_addr_reg_641_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y110        FDRE                                         r  bd_0_i/hls_inst/inst/c_addr_reg_641_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/c_addr_reg_641_reg[3]/Q
                         net (fo=0)                   0.537     1.333    c_address0[3]
                                                                      r  c_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/acc_V_reg_646_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y110        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_reg_646_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/acc_V_reg_646_reg[0]/Q
                         net (fo=0)                   0.537     1.333    c_d0[0]
                                                                      r  c_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/acc_V_reg_646_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y112        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_reg_646_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/acc_V_reg_646_reg[10]/Q
                         net (fo=0)                   0.537     1.333    c_d0[10]
                                                                      r  c_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/acc_V_reg_646_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y113        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_reg_646_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/acc_V_reg_646_reg[12]/Q
                         net (fo=0)                   0.537     1.333    c_d0[12]
                                                                      r  c_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_0_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y112        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y112        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[0]/Q
                         net (fo=1, unset)            0.266     0.624    a_0_address0[0]
                                                                      r  a_0_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_1_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y112        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y112        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[0]/Q
                         net (fo=1, unset)            0.266     0.624    a_1_address0[0]
                                                                      r  a_1_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_2_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y112        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y112        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[0]/Q
                         net (fo=1, unset)            0.266     0.624    a_2_address0[0]
                                                                      r  a_2_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_0_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y112        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y112        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[1]/Q
                         net (fo=1, unset)            0.266     0.633    a_0_address0[1]
                                                                      r  a_0_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_0_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y112        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y112        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/Q
                         net (fo=18, unset)           0.266     0.633    a_0_ce0
                                                                      r  a_0_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_1_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y112        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y112        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[1]/Q
                         net (fo=1, unset)            0.266     0.633    a_1_address0[1]
                                                                      r  a_1_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_1_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y112        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y112        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/Q
                         net (fo=18, unset)           0.266     0.633    a_1_ce0
                                                                      r  a_1_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_2_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y112        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y112        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/select_ln10_reg_560_reg[1]/Q
                         net (fo=1, unset)            0.266     0.633    a_2_address0[1]
                                                                      r  a_2_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_2_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y112        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y112        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/Q
                         net (fo=18, unset)           0.266     0.633    a_2_ce0
                                                                      r  a_2_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln10_1_reg_566_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b_0_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y111        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_1_reg_566_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y111        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/select_ln10_1_reg_566_reg[0]/Q
                         net (fo=1, unset)            0.266     0.633    b_0_address0[0]
                                                                      r  b_0_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten36_fu_110_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.484ns  (logic 0.238ns (16.038%)  route 1.246ns (83.962%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.537     0.537    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X18Y112        LUT2 (Prop_lut2_I0_O)        0.051     0.588 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/j_fu_98[2]_i_1/O
                         net (fo=25, routed)          0.354     0.942    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/p_1_in
    SLICE_X17Y113        LUT6 (Prop_lut6_I0_O)        0.138     1.080 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten36_fu_110[6]_i_3/O
                         net (fo=1, routed)           0.355     1.435    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten36_fu_110[6]_i_3_n_0
    SLICE_X17Y113        LUT4 (Prop_lut4_I0_O)        0.049     1.484 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten36_fu_110[6]_i_2/O
                         net (fo=1, routed)           0.000     1.484    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
    SLICE_X17Y113        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten36_fu_110_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y113        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten36_fu_110_reg[6]/C

Slack:                    inf
  Source:                 b_0_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.238ns  (logic 0.043ns (3.474%)  route 1.195ns (96.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_0_q0[15] (IN)
                         net (fo=0)                   0.537     0.537    bd_0_i/hls_inst/inst/mux_43_16_1_1_U2/b_0_q0[15]
    SLICE_X21Y112        LUT6 (Prop_lut6_I5_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U2/p_reg_reg_i_17/O
                         net (fo=15, routed)          0.658     1.238    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/A[15]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     0.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 b_0_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.238ns  (logic 0.043ns (3.474%)  route 1.195ns (96.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_0_q0[15] (IN)
                         net (fo=0)                   0.537     0.537    bd_0_i/hls_inst/inst/mux_43_16_1_1_U2/b_0_q0[15]
    SLICE_X21Y112        LUT6 (Prop_lut6_I5_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U2/p_reg_reg_i_17/O
                         net (fo=15, routed)          0.658     1.238    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/A[15]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     0.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 b_0_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.238ns  (logic 0.043ns (3.474%)  route 1.195ns (96.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_0_q0[15] (IN)
                         net (fo=0)                   0.537     0.537    bd_0_i/hls_inst/inst/mux_43_16_1_1_U2/b_0_q0[15]
    SLICE_X21Y112        LUT6 (Prop_lut6_I5_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U2/p_reg_reg_i_17/O
                         net (fo=15, routed)          0.658     1.238    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/A[15]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     0.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 b_0_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.238ns  (logic 0.043ns (3.474%)  route 1.195ns (96.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_0_q0[15] (IN)
                         net (fo=0)                   0.537     0.537    bd_0_i/hls_inst/inst/mux_43_16_1_1_U2/b_0_q0[15]
    SLICE_X21Y112        LUT6 (Prop_lut6_I5_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U2/p_reg_reg_i_17/O
                         net (fo=15, routed)          0.658     1.238    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/A[15]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     0.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 b_0_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.209ns  (logic 0.043ns (3.555%)  route 1.166ns (96.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_0_q0[15] (IN)
                         net (fo=0)                   0.537     0.537    bd_0_i/hls_inst/inst/mux_43_16_1_1_U2/b_0_q0[15]
    SLICE_X21Y112        LUT6 (Prop_lut6_I5_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U2/p_reg_reg_i_17/O
                         net (fo=15, routed)          0.629     1.209    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/A[15]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     0.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten_fu_102_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.206ns  (logic 0.189ns (15.669%)  route 1.017ns (84.331%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.537     0.537    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X18Y112        LUT2 (Prop_lut2_I0_O)        0.051     0.588 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/j_fu_98[2]_i_1/O
                         net (fo=25, routed)          0.480     1.068    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/p_1_in
    SLICE_X18Y113        LUT6 (Prop_lut6_I4_O)        0.138     1.206 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_102[3]_i_1/O
                         net (fo=1, routed)           0.000     1.206    bd_0_i/hls_inst/inst/select_ln10_2_fu_280_p3[3]
    SLICE_X18Y113        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_102_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y113        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_102_reg[3]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten_fu_102_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.175ns  (logic 0.129ns (10.975%)  route 1.046ns (89.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.537     0.537    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X16Y113        LUT3 (Prop_lut3_I1_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_102[4]_i_3/O
                         net (fo=1, routed)           0.247     0.827    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_102[4]_i_3_n_0
    SLICE_X18Y113        LUT6 (Prop_lut6_I4_O)        0.043     0.870 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_102[4]_i_2/O
                         net (fo=3, routed)           0.262     1.132    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_102[4]_i_2_n_0
    SLICE_X18Y113        LUT4 (Prop_lut4_I1_O)        0.043     1.175 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_102[4]_i_1/O
                         net (fo=1, routed)           0.000     1.175    bd_0_i/hls_inst/inst/select_ln10_2_fu_280_p3[4]
    SLICE_X18Y113        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_102_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y113        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_102_reg[4]/C

Slack:                    inf
  Source:                 b_0_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.140ns  (logic 0.043ns (3.771%)  route 1.097ns (96.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_0_q0[15] (IN)
                         net (fo=0)                   0.537     0.537    bd_0_i/hls_inst/inst/mux_43_16_1_1_U2/b_0_q0[15]
    SLICE_X21Y112        LUT6 (Prop_lut6_I5_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U2/p_reg_reg_i_17/O
                         net (fo=15, routed)          0.560     1.140    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/A[15]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     0.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 b_0_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.136ns  (logic 0.043ns (3.784%)  route 1.093ns (96.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_0_q0[15] (IN)
                         net (fo=0)                   0.537     0.537    bd_0_i/hls_inst/inst/mux_43_16_1_1_U2/b_0_q0[15]
    SLICE_X21Y112        LUT6 (Prop_lut6_I5_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U2/p_reg_reg_i_17/O
                         net (fo=15, routed)          0.556     1.136    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/A[15]
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.510     0.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y44          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=8, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X17Y112        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y112        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter3_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=8, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X14Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter3_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter4_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=8, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X14Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter4_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter5_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=8, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X15Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter5_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter5_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter6_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=8, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X15Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter6_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter6_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter7_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=8, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X15Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter7_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter7_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter8_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=8, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X15Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter8_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter8_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.028ns (9.514%)  route 0.266ns (90.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst (IN)
                         net (fo=8, unset)            0.266     0.266    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_rst
    SLICE_X19Y112        LUT5 (Prop_lut5_I4_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, routed)           0.000     0.294    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_19
    SLICE_X19Y112        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y112        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/icmp_ln10_reg_545_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.028ns (9.514%)  route 0.266ns (90.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.266     0.266    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X18Y112        LUT6 (Prop_lut6_I2_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln10_reg_545[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_20
    SLICE_X18Y112        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln10_reg_545_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y112        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln10_reg_545_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/k_fu_94_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.028ns (9.514%)  route 0.266ns (90.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.266     0.266    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X19Y112        LUT5 (Prop_lut5_I4_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/k_fu_94[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_2
    SLICE_X19Y112        FDRE                                         r  bd_0_i/hls_inst/inst/k_fu_94_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y112        FDRE                                         r  bd_0_i/hls_inst/inst/k_fu_94_reg[0]/C





