
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 66436 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.828 ; gain = 201.719 ; free physical = 150 ; free virtual = 16737
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/project_1/project_1.srcs/sources_1/new/top.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Logic_bits' [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/project_1/project_1.srcs/sources_1/new/Logic_bits.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Logic_bits' (1#1) [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/project_1/project_1.srcs/sources_1/new/Logic_bits.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/project_1/project_1.srcs/sources_1/new/top.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2141.578 ; gain = 263.469 ; free physical = 219 ; free virtual = 16741
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2144.547 ; gain = 266.438 ; free physical = 200 ; free virtual = 16722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2144.547 ; gain = 266.438 ; free physical = 200 ; free virtual = 16722
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.547 ; gain = 0.000 ; free physical = 200 ; free virtual = 16722
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_g'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_r'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_b'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_g'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_r'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_b'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_g'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_r'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3_b'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3_g'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3_r'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[4]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[5]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[6]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[0]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[1]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[2]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[3]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[4]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[5]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[6]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[7]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[0]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[1]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[2]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[3]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[4]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[5]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[6]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[7]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd[0]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd[1]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd[2]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd[3]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd[4]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd[5]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd[6]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd[7]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rxd_out'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_txd_in'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io0'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io1'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io2'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io3'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io4'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io5'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io6'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io7'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io8'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io9'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io10'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io11'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io12'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io13'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io26'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io27'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io28'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io29'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io30'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io31'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io32'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io33'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io34'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io35'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io36'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io37'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io38'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io39'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io40'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io41'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux4_n'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux4_p'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux5_n'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux5_p'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux6_n'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux6_p'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux7_n'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux7_p'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux15_n'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux15_p'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux0_n'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux0_p'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_a0'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_a1'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_a2'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:140]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/constraints/arty_a7-100t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.312 ; gain = 0.000 ; free physical = 130 ; free virtual = 16653
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.312 ; gain = 0.000 ; free physical = 130 ; free virtual = 16653
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2207.312 ; gain = 329.203 ; free physical = 185 ; free virtual = 16708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2207.312 ; gain = 329.203 ; free physical = 185 ; free virtual = 16708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2207.312 ; gain = 329.203 ; free physical = 188 ; free virtual = 16710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2207.312 ; gain = 329.203 ; free physical = 188 ; free virtual = 16711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2207.312 ; gain = 329.203 ; free physical = 184 ; free virtual = 16711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2216.312 ; gain = 338.203 ; free physical = 156 ; free virtual = 16675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2216.312 ; gain = 338.203 ; free physical = 156 ; free virtual = 16675
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2226.328 ; gain = 348.219 ; free physical = 148 ; free virtual = 16666
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2240.203 ; gain = 362.094 ; free physical = 132 ; free virtual = 16652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2240.203 ; gain = 362.094 ; free physical = 132 ; free virtual = 16652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2240.203 ; gain = 362.094 ; free physical = 132 ; free virtual = 16652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2240.203 ; gain = 362.094 ; free physical = 132 ; free virtual = 16652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2240.203 ; gain = 362.094 ; free physical = 132 ; free virtual = 16652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2240.203 ; gain = 362.094 ; free physical = 132 ; free virtual = 16652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     1|
|2     |IBUF |     4|
|3     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |     6|
|2     |  logic  |Logic_bits |     1|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2240.203 ; gain = 362.094 ; free physical = 132 ; free virtual = 16652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2240.203 ; gain = 299.328 ; free physical = 180 ; free virtual = 16699
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2240.211 ; gain = 362.094 ; free physical = 180 ; free virtual = 16699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2240.211 ; gain = 0.000 ; free physical = 260 ; free virtual = 16779
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2248.141 ; gain = 0.000 ; free physical = 213 ; free virtual = 16732
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 100 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 2248.141 ; gain = 562.195 ; free physical = 320 ; free virtual = 16839
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2248.141 ; gain = 0.000 ; free physical = 320 ; free virtual = 16839
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 17 02:40:15 2022...
