#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12271f790 .scope module, "reg_file_tb" "reg_file_tb" 2 3;
 .timescale -9 -12;
v0x6000035fc1b0_0 .var "clk", 0 0;
v0x6000035fc240_0 .var "dado_escrita", 31 0;
v0x6000035fc2d0_0 .net "dado_fonte1", 31 0, L_0x600002cf58f0;  1 drivers
v0x6000035fc360_0 .net "dado_fonte2", 31 0, L_0x600002cf5880;  1 drivers
v0x6000035fc3f0_0 .var "endereco_destino", 4 0;
v0x6000035fc480_0 .var "endereco_fonte1", 4 0;
v0x6000035fc510_0 .var "endereco_fonte2", 4 0;
v0x6000035fc5a0_0 .var "habilita_escrita", 0 0;
v0x6000035fc630_0 .var "reset", 0 0;
S_0x122704e30 .scope module, "uut" "register_file" 2 16, 3 1 0, S_0x12271f790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 5 "endereco_fonte1";
    .port_info 3 /INPUT 5 "endereco_fonte2";
    .port_info 4 /INPUT 5 "endereco_destino";
    .port_info 5 /INPUT 32 "dado_escrita";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 32 "dado_fonte1";
    .port_info 8 /OUTPUT 32 "dado_fonte2";
L_0x600002cf58f0 .functor BUFZ 32, L_0x6000036f55e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600002cf5880 .functor BUFZ 32, L_0x6000036f5720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128050010 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000035f3600_0 .net/2u *"_ivl_31", 31 0, L_0x128050010;  1 drivers
v0x6000035f3690_0 .net *"_ivl_33", 31 0, L_0x6000036f54a0;  1 drivers
L_0x128050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f3720_0 .net/2u *"_ivl_35", 31 0, L_0x128050058;  1 drivers
v0x6000035f37b0_0 .net *"_ivl_44", 31 0, L_0x6000036f55e0;  1 drivers
v0x6000035f3840_0 .net *"_ivl_46", 6 0, L_0x6000036f5680;  1 drivers
L_0x128050130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000035f38d0_0 .net *"_ivl_49", 1 0, L_0x128050130;  1 drivers
v0x6000035f3960_0 .net *"_ivl_52", 31 0, L_0x6000036f5720;  1 drivers
v0x6000035f39f0_0 .net *"_ivl_54", 6 0, L_0x6000036f57c0;  1 drivers
L_0x128050178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000035f3a80_0 .net *"_ivl_57", 1 0, L_0x128050178;  1 drivers
v0x6000035f3b10_0 .net "clk", 0 0, v0x6000035fc1b0_0;  1 drivers
v0x6000035f3ba0_0 .net "dado_escrita", 31 0, v0x6000035fc240_0;  1 drivers
v0x6000035f3c30_0 .net "dado_fonte1", 31 0, L_0x600002cf58f0;  alias, 1 drivers
v0x6000035f3cc0_0 .net "dado_fonte2", 31 0, L_0x600002cf5880;  alias, 1 drivers
v0x6000035f3d50_0 .net "endereco_destino", 4 0, v0x6000035fc3f0_0;  1 drivers
v0x6000035f3de0_0 .net "endereco_fonte1", 4 0, v0x6000035fc480_0;  1 drivers
v0x6000035f3e70_0 .net "endereco_fonte2", 4 0, v0x6000035fc510_0;  1 drivers
v0x6000035f3f00_0 .net "habilita_escrita", 0 0, v0x6000035fc5a0_0;  1 drivers
v0x6000035fc000_0 .net "habilitacao_escrita", 31 0, L_0x6000036f5540;  1 drivers
v0x6000035fc090_0 .net "reset", 0 0, v0x6000035fc630_0;  1 drivers
v0x6000035fc120 .array "saidas", 0 31;
v0x6000035fc120_0 .net v0x6000035fc120 0, 31 0, v0x6000035f3450_0; 1 drivers
v0x6000035fc120_1 .net v0x6000035fc120 1, 31 0, v0x6000035f5cb0_0; 1 drivers
v0x6000035fc120_2 .net v0x6000035fc120 2, 31 0, v0x6000035f5f80_0; 1 drivers
v0x6000035fc120_3 .net v0x6000035fc120 3, 31 0, v0x6000035f6250_0; 1 drivers
v0x6000035fc120_4 .net v0x6000035fc120 4, 31 0, v0x6000035f6520_0; 1 drivers
v0x6000035fc120_5 .net v0x6000035fc120 5, 31 0, v0x6000035f67f0_0; 1 drivers
v0x6000035fc120_6 .net v0x6000035fc120 6, 31 0, v0x6000035f6ac0_0; 1 drivers
v0x6000035fc120_7 .net v0x6000035fc120 7, 31 0, v0x6000035f6d90_0; 1 drivers
v0x6000035fc120_8 .net v0x6000035fc120 8, 31 0, v0x6000035f7060_0; 1 drivers
v0x6000035fc120_9 .net v0x6000035fc120 9, 31 0, v0x6000035f7330_0; 1 drivers
v0x6000035fc120_10 .net v0x6000035fc120 10, 31 0, v0x6000035f7600_0; 1 drivers
v0x6000035fc120_11 .net v0x6000035fc120 11, 31 0, v0x6000035f78d0_0; 1 drivers
v0x6000035fc120_12 .net v0x6000035fc120 12, 31 0, v0x6000035f7ba0_0; 1 drivers
v0x6000035fc120_13 .net v0x6000035fc120 13, 31 0, v0x6000035f7e70_0; 1 drivers
v0x6000035fc120_14 .net v0x6000035fc120 14, 31 0, v0x6000035f01b0_0; 1 drivers
v0x6000035fc120_15 .net v0x6000035fc120 15, 31 0, v0x6000035f0480_0; 1 drivers
v0x6000035fc120_16 .net v0x6000035fc120 16, 31 0, v0x6000035f0750_0; 1 drivers
v0x6000035fc120_17 .net v0x6000035fc120 17, 31 0, v0x6000035f0a20_0; 1 drivers
v0x6000035fc120_18 .net v0x6000035fc120 18, 31 0, v0x6000035f0cf0_0; 1 drivers
v0x6000035fc120_19 .net v0x6000035fc120 19, 31 0, v0x6000035f0fc0_0; 1 drivers
v0x6000035fc120_20 .net v0x6000035fc120 20, 31 0, v0x6000035f1290_0; 1 drivers
v0x6000035fc120_21 .net v0x6000035fc120 21, 31 0, v0x6000035f1560_0; 1 drivers
v0x6000035fc120_22 .net v0x6000035fc120 22, 31 0, v0x6000035f1830_0; 1 drivers
v0x6000035fc120_23 .net v0x6000035fc120 23, 31 0, v0x6000035f1b00_0; 1 drivers
v0x6000035fc120_24 .net v0x6000035fc120 24, 31 0, v0x6000035f1dd0_0; 1 drivers
v0x6000035fc120_25 .net v0x6000035fc120 25, 31 0, v0x6000035f20a0_0; 1 drivers
v0x6000035fc120_26 .net v0x6000035fc120 26, 31 0, v0x6000035f2370_0; 1 drivers
v0x6000035fc120_27 .net v0x6000035fc120 27, 31 0, v0x6000035f2640_0; 1 drivers
v0x6000035fc120_28 .net v0x6000035fc120 28, 31 0, v0x6000035f2910_0; 1 drivers
v0x6000035fc120_29 .net v0x6000035fc120 29, 31 0, v0x6000035f2be0_0; 1 drivers
v0x6000035fc120_30 .net v0x6000035fc120 30, 31 0, v0x6000035f2eb0_0; 1 drivers
v0x6000035fc120_31 .net v0x6000035fc120 31, 31 0, v0x6000035f3180_0; 1 drivers
L_0x6000036f5400 .part L_0x6000036f5540, 1, 1;
L_0x6000036f5360 .part L_0x6000036f5540, 2, 1;
L_0x6000036f52c0 .part L_0x6000036f5540, 3, 1;
L_0x6000036f5220 .part L_0x6000036f5540, 4, 1;
L_0x6000036f5180 .part L_0x6000036f5540, 5, 1;
L_0x6000036f50e0 .part L_0x6000036f5540, 6, 1;
L_0x6000036f5040 .part L_0x6000036f5540, 7, 1;
L_0x6000036f4fa0 .part L_0x6000036f5540, 8, 1;
L_0x6000036f4f00 .part L_0x6000036f5540, 9, 1;
L_0x6000036f4e60 .part L_0x6000036f5540, 10, 1;
L_0x6000036f4dc0 .part L_0x6000036f5540, 11, 1;
L_0x6000036f4d20 .part L_0x6000036f5540, 12, 1;
L_0x6000036f4c80 .part L_0x6000036f5540, 13, 1;
L_0x6000036f4be0 .part L_0x6000036f5540, 14, 1;
L_0x6000036f4b40 .part L_0x6000036f5540, 15, 1;
L_0x6000036f4aa0 .part L_0x6000036f5540, 16, 1;
L_0x6000036f4a00 .part L_0x6000036f5540, 17, 1;
L_0x6000036f4960 .part L_0x6000036f5540, 18, 1;
L_0x6000036f48c0 .part L_0x6000036f5540, 19, 1;
L_0x6000036f4780 .part L_0x6000036f5540, 20, 1;
L_0x6000036f46e0 .part L_0x6000036f5540, 21, 1;
L_0x6000036f4820 .part L_0x6000036f5540, 22, 1;
L_0x6000036f4640 .part L_0x6000036f5540, 23, 1;
L_0x6000036f45a0 .part L_0x6000036f5540, 24, 1;
L_0x6000036f4500 .part L_0x6000036f5540, 25, 1;
L_0x6000036f4460 .part L_0x6000036f5540, 26, 1;
L_0x6000036f43c0 .part L_0x6000036f5540, 27, 1;
L_0x6000036f4320 .part L_0x6000036f5540, 28, 1;
L_0x6000036f4280 .part L_0x6000036f5540, 29, 1;
L_0x6000036f41e0 .part L_0x6000036f5540, 30, 1;
L_0x6000036f4140 .part L_0x6000036f5540, 31, 1;
L_0x6000036f54a0 .shift/l 32, L_0x128050010, v0x6000035fc3f0_0;
L_0x6000036f5540 .functor MUXZ 32, L_0x128050058, L_0x6000036f54a0, v0x6000035fc5a0_0, C4<>;
L_0x6000036f55e0 .array/port v0x6000035fc120, L_0x6000036f5680;
L_0x6000036f5680 .concat [ 5 2 0 0], v0x6000035fc480_0, L_0x128050130;
L_0x6000036f5720 .array/port v0x6000035fc120, L_0x6000036f57c0;
L_0x6000036f57c0 .concat [ 5 2 0 0], v0x6000035fc510_0, L_0x128050178;
S_0x122704fa0 .scope generate, "registradores[1]" "registradores[1]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f8700 .param/l "idx" 1 3 33, +C4<01>;
S_0x1227048b0 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x122704fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f5b90_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f5c20_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f5cb0_0 .var "dado_saida", 31 0;
v0x6000035f5d40_0 .net "habilita_escrita", 0 0, L_0x6000036f5400;  1 drivers
v0x6000035f5dd0_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
E_0x6000012f8780 .event posedge, v0x6000035f5b90_0;
S_0x122704a20 .scope generate, "registradores[2]" "registradores[2]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f8800 .param/l "idx" 1 3 33, +C4<010>;
S_0x1227041c0 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x122704a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f5e60_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f5ef0_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f5f80_0 .var "dado_saida", 31 0;
v0x6000035f6010_0 .net "habilita_escrita", 0 0, L_0x6000036f5360;  1 drivers
v0x6000035f60a0_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x122704330 .scope generate, "registradores[3]" "registradores[3]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f88c0 .param/l "idx" 1 3 33, +C4<011>;
S_0x12271eaa0 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x122704330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f6130_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f61c0_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f6250_0 .var "dado_saida", 31 0;
v0x6000035f62e0_0 .net "habilita_escrita", 0 0, L_0x6000036f52c0;  1 drivers
v0x6000035f6370_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271ec10 .scope generate, "registradores[4]" "registradores[4]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f8a40 .param/l "idx" 1 3 33, +C4<0100>;
S_0x12271a590 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271ec10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f6400_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f6490_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f6520_0 .var "dado_saida", 31 0;
v0x6000035f65b0_0 .net "habilita_escrita", 0 0, L_0x6000036f5220;  1 drivers
v0x6000035f6640_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271a700 .scope generate, "registradores[5]" "registradores[5]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f8b40 .param/l "idx" 1 3 33, +C4<0101>;
S_0x12271a870 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271a700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f66d0_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f6760_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f67f0_0 .var "dado_saida", 31 0;
v0x6000035f6880_0 .net "habilita_escrita", 0 0, L_0x6000036f5180;  1 drivers
v0x6000035f6910_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271a9e0 .scope generate, "registradores[6]" "registradores[6]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f8a00 .param/l "idx" 1 3 33, +C4<0110>;
S_0x12271ab50 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271a9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f69a0_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f6a30_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f6ac0_0 .var "dado_saida", 31 0;
v0x6000035f6b50_0 .net "habilita_escrita", 0 0, L_0x6000036f50e0;  1 drivers
v0x6000035f6be0_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271acc0 .scope generate, "registradores[7]" "registradores[7]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f8c00 .param/l "idx" 1 3 33, +C4<0111>;
S_0x12271ae30 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271acc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f6c70_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f6d00_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f6d90_0 .var "dado_saida", 31 0;
v0x6000035f6e20_0 .net "habilita_escrita", 0 0, L_0x6000036f5040;  1 drivers
v0x6000035f6eb0_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271afa0 .scope generate, "registradores[8]" "registradores[8]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f8cc0 .param/l "idx" 1 3 33, +C4<01000>;
S_0x12271b110 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f6f40_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f6fd0_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f7060_0 .var "dado_saida", 31 0;
v0x6000035f70f0_0 .net "habilita_escrita", 0 0, L_0x6000036f4fa0;  1 drivers
v0x6000035f7180_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271b280 .scope generate, "registradores[9]" "registradores[9]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f8b00 .param/l "idx" 1 3 33, +C4<01001>;
S_0x12271b3f0 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271b280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f7210_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f72a0_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f7330_0 .var "dado_saida", 31 0;
v0x6000035f73c0_0 .net "habilita_escrita", 0 0, L_0x6000036f4f00;  1 drivers
v0x6000035f7450_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271b560 .scope generate, "registradores[10]" "registradores[10]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f8e00 .param/l "idx" 1 3 33, +C4<01010>;
S_0x12271b6d0 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271b560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f74e0_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f7570_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f7600_0 .var "dado_saida", 31 0;
v0x6000035f7690_0 .net "habilita_escrita", 0 0, L_0x6000036f4e60;  1 drivers
v0x6000035f7720_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271b840 .scope generate, "registradores[11]" "registradores[11]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f8ec0 .param/l "idx" 1 3 33, +C4<01011>;
S_0x12271b9b0 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271b840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f77b0_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f7840_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f78d0_0 .var "dado_saida", 31 0;
v0x6000035f7960_0 .net "habilita_escrita", 0 0, L_0x6000036f4dc0;  1 drivers
v0x6000035f79f0_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271bb20 .scope generate, "registradores[12]" "registradores[12]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f8f80 .param/l "idx" 1 3 33, +C4<01100>;
S_0x12271bc90 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271bb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f7a80_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f7b10_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f7ba0_0 .var "dado_saida", 31 0;
v0x6000035f7c30_0 .net "habilita_escrita", 0 0, L_0x6000036f4d20;  1 drivers
v0x6000035f7cc0_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271be00 .scope generate, "registradores[13]" "registradores[13]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f9040 .param/l "idx" 1 3 33, +C4<01101>;
S_0x12271bf70 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271be00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f7d50_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f7de0_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f7e70_0 .var "dado_saida", 31 0;
v0x6000035f7f00_0 .net "habilita_escrita", 0 0, L_0x6000036f4c80;  1 drivers
v0x6000035f0000_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271c0e0 .scope generate, "registradores[14]" "registradores[14]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f9100 .param/l "idx" 1 3 33, +C4<01110>;
S_0x12271c250 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271c0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f0090_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f0120_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f01b0_0 .var "dado_saida", 31 0;
v0x6000035f0240_0 .net "habilita_escrita", 0 0, L_0x6000036f4be0;  1 drivers
v0x6000035f02d0_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271c3c0 .scope generate, "registradores[15]" "registradores[15]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f91c0 .param/l "idx" 1 3 33, +C4<01111>;
S_0x12271c530 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271c3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f0360_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f03f0_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f0480_0 .var "dado_saida", 31 0;
v0x6000035f0510_0 .net "habilita_escrita", 0 0, L_0x6000036f4b40;  1 drivers
v0x6000035f05a0_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271c6a0 .scope generate, "registradores[16]" "registradores[16]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f9280 .param/l "idx" 1 3 33, +C4<010000>;
S_0x12271c810 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271c6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f0630_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f06c0_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f0750_0 .var "dado_saida", 31 0;
v0x6000035f07e0_0 .net "habilita_escrita", 0 0, L_0x6000036f4aa0;  1 drivers
v0x6000035f0870_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271c980 .scope generate, "registradores[17]" "registradores[17]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f9340 .param/l "idx" 1 3 33, +C4<010001>;
S_0x12271caf0 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271c980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f0900_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f0990_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f0a20_0 .var "dado_saida", 31 0;
v0x6000035f0ab0_0 .net "habilita_escrita", 0 0, L_0x6000036f4a00;  1 drivers
v0x6000035f0b40_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271d260 .scope generate, "registradores[18]" "registradores[18]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f9400 .param/l "idx" 1 3 33, +C4<010010>;
S_0x12271d3d0 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271d260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f0bd0_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f0c60_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f0cf0_0 .var "dado_saida", 31 0;
v0x6000035f0d80_0 .net "habilita_escrita", 0 0, L_0x6000036f4960;  1 drivers
v0x6000035f0e10_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271d540 .scope generate, "registradores[19]" "registradores[19]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f94c0 .param/l "idx" 1 3 33, +C4<010011>;
S_0x12271d6b0 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271d540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f0ea0_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f0f30_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f0fc0_0 .var "dado_saida", 31 0;
v0x6000035f1050_0 .net "habilita_escrita", 0 0, L_0x6000036f48c0;  1 drivers
v0x6000035f10e0_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271d820 .scope generate, "registradores[20]" "registradores[20]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f9580 .param/l "idx" 1 3 33, +C4<010100>;
S_0x12271d990 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271d820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f1170_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f1200_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f1290_0 .var "dado_saida", 31 0;
v0x6000035f1320_0 .net "habilita_escrita", 0 0, L_0x6000036f4780;  1 drivers
v0x6000035f13b0_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271db00 .scope generate, "registradores[21]" "registradores[21]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f9640 .param/l "idx" 1 3 33, +C4<010101>;
S_0x12271dc70 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271db00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f1440_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f14d0_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f1560_0 .var "dado_saida", 31 0;
v0x6000035f15f0_0 .net "habilita_escrita", 0 0, L_0x6000036f46e0;  1 drivers
v0x6000035f1680_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271dde0 .scope generate, "registradores[22]" "registradores[22]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f9700 .param/l "idx" 1 3 33, +C4<010110>;
S_0x12271df50 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f1710_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f17a0_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f1830_0 .var "dado_saida", 31 0;
v0x6000035f18c0_0 .net "habilita_escrita", 0 0, L_0x6000036f4820;  1 drivers
v0x6000035f1950_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271e0c0 .scope generate, "registradores[23]" "registradores[23]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f97c0 .param/l "idx" 1 3 33, +C4<010111>;
S_0x12271e230 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271e0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f19e0_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f1a70_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f1b00_0 .var "dado_saida", 31 0;
v0x6000035f1b90_0 .net "habilita_escrita", 0 0, L_0x6000036f4640;  1 drivers
v0x6000035f1c20_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271e3a0 .scope generate, "registradores[24]" "registradores[24]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f9880 .param/l "idx" 1 3 33, +C4<011000>;
S_0x12271e510 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271e3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f1cb0_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f1d40_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f1dd0_0 .var "dado_saida", 31 0;
v0x6000035f1e60_0 .net "habilita_escrita", 0 0, L_0x6000036f45a0;  1 drivers
v0x6000035f1ef0_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271fb20 .scope generate, "registradores[25]" "registradores[25]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f9940 .param/l "idx" 1 3 33, +C4<011001>;
S_0x12271fc90 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271fb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f1f80_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f2010_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f20a0_0 .var "dado_saida", 31 0;
v0x6000035f2130_0 .net "habilita_escrita", 0 0, L_0x6000036f4500;  1 drivers
v0x6000035f21c0_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x12271fe00 .scope generate, "registradores[26]" "registradores[26]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f9a00 .param/l "idx" 1 3 33, +C4<011010>;
S_0x12271ff70 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x12271fe00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f2250_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f22e0_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f2370_0 .var "dado_saida", 31 0;
v0x6000035f2400_0 .net "habilita_escrita", 0 0, L_0x6000036f4460;  1 drivers
v0x6000035f2490_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x1227200e0 .scope generate, "registradores[27]" "registradores[27]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f9ac0 .param/l "idx" 1 3 33, +C4<011011>;
S_0x122720250 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x1227200e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f2520_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f25b0_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f2640_0 .var "dado_saida", 31 0;
v0x6000035f26d0_0 .net "habilita_escrita", 0 0, L_0x6000036f43c0;  1 drivers
v0x6000035f2760_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x1227203c0 .scope generate, "registradores[28]" "registradores[28]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f9b80 .param/l "idx" 1 3 33, +C4<011100>;
S_0x122720530 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x1227203c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f27f0_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f2880_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f2910_0 .var "dado_saida", 31 0;
v0x6000035f29a0_0 .net "habilita_escrita", 0 0, L_0x6000036f4320;  1 drivers
v0x6000035f2a30_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x1227206a0 .scope generate, "registradores[29]" "registradores[29]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f9c40 .param/l "idx" 1 3 33, +C4<011101>;
S_0x122720810 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x1227206a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f2ac0_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f2b50_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f2be0_0 .var "dado_saida", 31 0;
v0x6000035f2c70_0 .net "habilita_escrita", 0 0, L_0x6000036f4280;  1 drivers
v0x6000035f2d00_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x122720980 .scope generate, "registradores[30]" "registradores[30]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f9d00 .param/l "idx" 1 3 33, +C4<011110>;
S_0x122720af0 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x122720980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f2d90_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f2e20_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f2eb0_0 .var "dado_saida", 31 0;
v0x6000035f2f40_0 .net "habilita_escrita", 0 0, L_0x6000036f41e0;  1 drivers
v0x6000035f2fd0_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x122720c60 .scope generate, "registradores[31]" "registradores[31]" 3 33, 3 33 0, S_0x122704e30;
 .timescale -9 -12;
P_0x6000012f9dc0 .param/l "idx" 1 3 33, +C4<011111>;
S_0x122720dd0 .scope module, "registrador_instanciado" "registrador" 3 34, 4 1 0, S_0x122720c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f3060_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
v0x6000035f30f0_0 .net "dado_entrada", 31 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035f3180_0 .var "dado_saida", 31 0;
v0x6000035f3210_0 .net "habilita_escrita", 0 0, L_0x6000036f4140;  1 drivers
v0x6000035f32a0_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
S_0x122720f40 .scope module, "x0" "registrador" 3 22, 4 1 0, S_0x122704e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000035f3330_0 .net "clk", 0 0, v0x6000035fc1b0_0;  alias, 1 drivers
L_0x1280500e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f33c0_0 .net "dado_entrada", 31 0, L_0x1280500e8;  1 drivers
v0x6000035f3450_0 .var "dado_saida", 31 0;
L_0x1280500a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000035f34e0_0 .net "habilita_escrita", 0 0, L_0x1280500a0;  1 drivers
v0x6000035f3570_0 .net "reset", 0 0, v0x6000035fc630_0;  alias, 1 drivers
    .scope S_0x1227048b0;
T_0 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f5dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f5cb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000035f5d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x6000035f5c20_0;
    %assign/vec4 v0x6000035f5cb0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1227041c0;
T_1 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f60a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f5f80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000035f6010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x6000035f5ef0_0;
    %assign/vec4 v0x6000035f5f80_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12271eaa0;
T_2 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f6370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f6250_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000035f62e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000035f61c0_0;
    %assign/vec4 v0x6000035f6250_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12271a590;
T_3 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f6640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f6520_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000035f65b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x6000035f6490_0;
    %assign/vec4 v0x6000035f6520_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12271a870;
T_4 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f6910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f67f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000035f6880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x6000035f6760_0;
    %assign/vec4 v0x6000035f67f0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12271ab50;
T_5 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f6be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f6ac0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000035f6b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x6000035f6a30_0;
    %assign/vec4 v0x6000035f6ac0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12271ae30;
T_6 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f6d90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000035f6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x6000035f6d00_0;
    %assign/vec4 v0x6000035f6d90_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12271b110;
T_7 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f7060_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000035f70f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x6000035f6fd0_0;
    %assign/vec4 v0x6000035f7060_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12271b3f0;
T_8 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f7450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f7330_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000035f73c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000035f72a0_0;
    %assign/vec4 v0x6000035f7330_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12271b6d0;
T_9 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f7720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f7600_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000035f7690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000035f7570_0;
    %assign/vec4 v0x6000035f7600_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12271b9b0;
T_10 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f79f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f78d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000035f7960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000035f7840_0;
    %assign/vec4 v0x6000035f78d0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12271bc90;
T_11 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f7ba0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000035f7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000035f7b10_0;
    %assign/vec4 v0x6000035f7ba0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12271bf70;
T_12 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f0000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f7e70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000035f7f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000035f7de0_0;
    %assign/vec4 v0x6000035f7e70_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12271c250;
T_13 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f01b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000035f0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000035f0120_0;
    %assign/vec4 v0x6000035f01b0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12271c530;
T_14 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f0480_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000035f0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000035f03f0_0;
    %assign/vec4 v0x6000035f0480_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12271c810;
T_15 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f0750_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000035f07e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000035f06c0_0;
    %assign/vec4 v0x6000035f0750_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12271caf0;
T_16 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f0a20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000035f0ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000035f0990_0;
    %assign/vec4 v0x6000035f0a20_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12271d3d0;
T_17 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f0e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f0cf0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000035f0d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000035f0c60_0;
    %assign/vec4 v0x6000035f0cf0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12271d6b0;
T_18 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f10e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f0fc0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000035f1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000035f0f30_0;
    %assign/vec4 v0x6000035f0fc0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12271d990;
T_19 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f13b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f1290_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000035f1320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000035f1200_0;
    %assign/vec4 v0x6000035f1290_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12271dc70;
T_20 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f1560_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000035f15f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000035f14d0_0;
    %assign/vec4 v0x6000035f1560_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12271df50;
T_21 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f1830_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000035f18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000035f17a0_0;
    %assign/vec4 v0x6000035f1830_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12271e230;
T_22 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f1c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f1b00_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000035f1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000035f1a70_0;
    %assign/vec4 v0x6000035f1b00_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12271e510;
T_23 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f1ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f1dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000035f1e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000035f1d40_0;
    %assign/vec4 v0x6000035f1dd0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12271fc90;
T_24 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f21c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f20a0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000035f2130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x6000035f2010_0;
    %assign/vec4 v0x6000035f20a0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x12271ff70;
T_25 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f2490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f2370_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000035f2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x6000035f22e0_0;
    %assign/vec4 v0x6000035f2370_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x122720250;
T_26 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f2760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f2640_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000035f26d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x6000035f25b0_0;
    %assign/vec4 v0x6000035f2640_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x122720530;
T_27 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f2a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f2910_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000035f29a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x6000035f2880_0;
    %assign/vec4 v0x6000035f2910_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x122720810;
T_28 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f2be0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x6000035f2c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x6000035f2b50_0;
    %assign/vec4 v0x6000035f2be0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x122720af0;
T_29 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f2eb0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x6000035f2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x6000035f2e20_0;
    %assign/vec4 v0x6000035f2eb0_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x122720dd0;
T_30 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f32a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f3180_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x6000035f3210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x6000035f30f0_0;
    %assign/vec4 v0x6000035f3180_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x122720f40;
T_31 ;
    %wait E_0x6000012f8780;
    %load/vec4 v0x6000035f3570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f3450_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x6000035f34e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x6000035f33c0_0;
    %assign/vec4 v0x6000035f3450_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x12271f790;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035fc1b0_0, 0, 1;
T_32.0 ;
    %delay 5000, 0;
    %load/vec4 v0x6000035fc1b0_0;
    %inv;
    %store/vec4 v0x6000035fc1b0_0, 0, 1;
    %jmp T_32.0;
    %end;
    .thread T_32;
    .scope S_0x12271f790;
T_33 ;
    %vpi_call 2 37 "$dumpfile", "reg_file_tb.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12271f790 {0 0 0};
    %vpi_call 2 41 "$monitor", $time, " Reset=%b, WE=%b, AddrD=%d, DataIn=%h, AddrF1=%d, DataOut1=%h, AddrF2=%d, DataOut2=%h", v0x6000035fc630_0, v0x6000035fc5a0_0, v0x6000035fc3f0_0, v0x6000035fc240_0, v0x6000035fc480_0, v0x6000035fc2d0_0, v0x6000035fc510_0, v0x6000035fc360_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035fc630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035fc5a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000035fc480_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000035fc510_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000035fc3f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035fc240_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035fc630_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035fc5a0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x6000035fc3f0_0, 0, 5;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0x6000035fc240_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035fc5a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x6000035fc480_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035fc5a0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x6000035fc3f0_0, 0, 5;
    %pushi/vec4 1515870810, 0, 32;
    %store/vec4 v0x6000035fc240_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035fc5a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x6000035fc510_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000035fc480_0, 0, 5;
    %delay 50000, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "register_file_tb.v";
    "register_file.v";
    "registrador.v";
