# 1-to-2 Demultiplexer Project

## Description
This folder contains the VHDL implementation of a 1-to-2 demultiplexer.

## Files
- `demux_1to2.vhd` - Main VHDL source code (to be uploaded)
- `demux_1to2_tb.vhd` - Testbench for simulation (to be uploaded)
- `README.md` - This documentation file

## Truth Table
| I | S | Y0 | Y1 |
|---|---|----|----|
| 0 | 0 | 0  | 0  |
| 1 | 0 | 1  | 0  |
| 0 | 1 | 0  | 0  |
| 1 | 1 | 0  | 1  |

## Status
Placeholder created. Source and testbench files pending upload.
