;By Roudoudou, with small adaptations.

org 0
defs #40,#C9 ; RET x

;org #40     ;Execution.
;run #40
di : im 1 : nop : ld a,i : ld i,a : ld a,r : ld r,a
ld hl,#8080 : ld sp,hl
ld sp,#8080 : rst 0 : rst 8 : rst #10 : rst #18 : rst #20 : rst #28 : rst #30 : rst #38 : call 0
ld sp,#8080 : ld hl,next00 : push hl : xor a : add 1 : ret z : ret nz : next00
ld sp,#8080 : ld hl,next01 : push hl : xor a : ret nz : ret z : next01
ld sp,#8080 : ld hl,next02 : push hl : xor a : ret c : ret nc : next02
ld sp,#8080 : ld hl,next03 : push hl : xor a : add #FF : add #FF : ret nc : ret c : next03
jp next04 : next04
ld sp,#8080 : ld hl,next05 : push hl : ret : next05
ld hl,next06 : jp (hl) : next06
ld ix,next07 : jp (ix) : next07
ld iy,next08 : jp (iy) : next08

xor a : jp nz,$+3 : jp z,$+3
xor a : add 1 : jp z,$+3  : jp nz,$+3
xor a : jp nc,$+3 : jp c,$+3
sub 1 : jp c,$+3  : jp nc,$+3
ld hl,0 : ld de,hl : adc hl,de : jp m,$+3  : jp p,$+3
ld hl,#7000 : ld de,hl : adc hl,de : jp p,$+3  : jp m,$+3
ld a,120 : add 105 : jp pe,$+3 : jp po,$+3
ld a,10 : add 5 : jp po,$+3 : jp pe,$+3

ld a,120 : add 105 : ld hl,next09 : push hl : ret po : ret pe : next09
ld a,10 : add 5 : ld hl,next09b : push hl : ret pe : ret po : next09b
ld hl,next10 : push hl : ld hl,#7000 : ld de,hl : adc hl,de : ret p : ret m : next10
ld hl,next10b : push hl : ld hl,#0000 : ld de,hl : adc hl,de : ret m : ret p : next10b
ld hl,next11 : push hl : reti : next11
ld hl,next12 : push hl : retn : next12

xor a : call nz,0 : call z,0
add 1 : call nz,0 : call z,0
xor a : call nc,0 : call c,0
sub 1 : add a : call nc,0 : call c,0
xor a : ld hl,0 : ld de,hl : adc hl,de : call p,0 : call m,0
xor a : ld hl,#7000 : ld de,hl : adc hl,de : call p,0 : call m,0
ld a,120 : add 105 : call po,0 :call pe,0
ld a,10 : add 5 : call po,0 :call pe,0

ld sp,(#8080) : ld sp,#8080:push iy:push ix:push hl:push de:push bc: push af:pop af:pop bc:pop de:pop hl:pop ix:pop iy
ex (sp),hl:ex (sp),hl
ex (sp),ix:ex (sp),ix
ex (sp),iy:ex (sp),iy
exx : exx : ex af,af' : ex af,af'

ld (#8080),a:inc sp:inc (hl):dec (hl):ld (hl),#12:scf: add hl,sp:ld a,(#8080)

jr $+2
xor a : jr c,$ : jr nc,$+2
sub 1 : add 1 : jr c,$+2 : jr nc,$
xor a : jr z,$+2 : jr nz,$
add 1 : jr z,$ : jr nz,$+2
ld b,2 : djnz $

ld hl,#8080
	rlc (hl) : rrc (hl) : rr (hl) : rl (hl) : sla (hl) : sra (hl) : srl (hl) : sll (hl)
	res 0,(hl) : res 1,(hl) : res 2,(hl) : res 3,(hl) : res 4,(hl) : res 5,(hl) : res 6,(hl) : res 7,(hl)
	set 0,(hl) : set 1,(hl) : set 2,(hl) : set 3,(hl) : set 4,(hl) : set 5,(hl) : set 6,(hl) : set 7,(hl)
	ld (hl),b:ld (hl),c:ld (hl),d:ld (hl),e:ld (hl),h:ld (hl),l:ld (hl),a
	rrd : rld

ld bc,4 : ld hl,#8080 : ld de,#8081 : ldir : ldi
ld bc,4 : ld hl,#8080 : ld de,#8081 : lddr : ldd
ld bc,4 : ld hl,#8080 : ld de,#8081 : cpdr : cpd
ld hl,#FFFF : ld (#8080),hl : ld (#8082),hl : ld (#8084),hl ; for CPIR
ld bc,4 : ld hl,#8080 : cpir : cpi
ld bc,4 : ld hl,#8085 : cpdr : cpd

;*********************************************************
; not a big deal with a Z80 emulator, but on a CPC, ouch!
;*********************************************************
xor a
ld bc,#03FF : ld hl,#8080 : inir : ini
ld bc,#03FF : ld hl,#8080 : indr : ind
ld bc,#03FF : ld hl,#8080 : otir : outi
ld bc,#03FF : ld hl,#8080 : otdr : outd
ld bc,#FFFF
out (#FF),a: in a,(#FF)
in 0,(c):out (c),0
in a,(c):out (c),a
in b,(c):out (c),b
in c,(c):out (c),c
in d,(c):out (c),d
in e,(c):out (c),e
in h,(c):out (c),h
in l,(c):out (c),l
;*********************************************************
;*********************************************************

rlc b:rlc c:rlc d:rlc e:rlc h:rlc l:rlc a:rrc b:rrc c:rrc d:rrc e:rrc h:rrc l:rrc a
rl b:rl c:rl d:rl e:rl h:rl l:rl a:rr b:rr c:rr d:rr e:rr h:rr l:rr a:sla b:sla c
sla d:sla e:sla h:sla l:sla a:sra b:sra c:sra d:sra e:sra h:sra l:sra a::sll b
sll c:sll d:sll e:sll h:sll l:sll a:srl b:srl c:srl d:srl e:srl h:srl l:srl a:
add a :add b:add c:add d:add e:add h:add l:add (hl):add a:adc b
adc a :adc c:adc d:adc e:adc h:adc l:adc (hl):adc a::sub b:sub c:sub d:sub e:sub h:sub l:sub (hl):sub a
sbc a:sbc b:sbc c:sbc d:sbc e:sbc h:sbc l:sbc (hl):sbc a::and b:and c:and d:and e:and h:and l:and (hl)
and a:xor b:xor c:xor d:xor e:xor h:xor l:xor (hl):xor a::or b:or c:or d:or e:or h:or l:or (hl)
or a:cp b:cp c:cp d:cp e:cp h:cp l:cp (hl):cp a
or #12

bit 0,b:bit 0,c:bit 0,d:bit 0,e:bit 0,h:bit 0,l:bit 0,(hl):bit 0,a::bit 1,b:bit 1,c:bit 1,d:bit 1,e
bit 1,h:bit 1,l:bit 1,(hl):bit 1,a::bit 2,b:bit 2,c:bit 2,d:bit 2,e:bit 2,h:bit 2,l:bit 2,(hl)
bit 2,a::bit 3,b:bit 3,c:bit 3,d:bit 3,e:bit 3,h:bit 3,l:bit 3,(hl):bit 3,a::bit 4,b:bit 4,c
bit 4,d:bit 4,e:bit 4,h:bit 4,l:bit 4,(hl):bit 4,a::bit 5,b:bit 5,c:bit 5,d:bit 5,e:bit 5,h:bit 5,l
bit 5,(hl):bit 5,a::bit 6,b:bit 6,c:bit 6,d:bit 6,e:bit 6,h:bit 6,l:bit 6,(hl):bit 6,a::bit 7,b
bit 7,c:bit 7,d:bit 7,e:bit 7,h:bit 7,l:bit 7,(hl):bit 7,a::res 0,b:res 0,c:res 0,d:res 0,e:res 0,h

res 0,l:res 0,a::res 1,b:res 1,c:res 1,d:res 1,e:res 1,h:res 1,l:res 1,a:
res 2,b:res 2,c:res 2,d:res 2,e:res 2,h:res 2,l:res 2,a::res 3,b:res 3,c:res 3,d:res 3,e
res 3,h:res 3,l:res 3,a::res 4,b:res 4,c:res 4,d:res 4,e:res 4,h:res 4,l
res 4,a::res 5,b:res 5,c:res 5,d:res 5,e:res 5,h:res 5,l:res 5,a::res 6,b:res 6,c
res 6,d:res 6,e:res 6,h:res 6,l:res 6,a::res 7,b:res 7,c:res 7,d:res 7,e:res 7,h:res 7,l
res 7,a
set 0,b:set 0,c:set 0,d:set 0,e:set 0,h:set 0,l:set 0,a::set 1,b
set 1,c:set 1,d:set 1,e:set 1,h:set 1,l:set 1,a::set 2,b:set 2,c:set 2,d:set 2,e:set 2,h
set 2,l:set 2,a::set 3,b:set 3,c:set 3,d:set 3,e:set 3,h:set 3,l:set 3,a:
set 4,b:set 4,c:set 4,d:set 4,e:set 4,h:set 4,l:set 4,a::set 5,b:set 5,c:set 5,d:set 5,e
set 5,h:set 5,l:set 5,a::set 6,b:set 6,c:set 6,d:set 6,e:set 6,h:set 6,l
set 6,a::set 7,b:set 7,c:set 7,d:set 7,e:set 7,h:set 7,l:set 7,a::add ix,bc::add ix,de:


ld bc,#8080::ld (bc),a:inc bc:inc b:dec b:ld b,#12:rlca:add hl,bc:ld a,(bc):dec bc:
ld de,#8080:ld (de),a:inc de:inc d:dec d:ld d,#12:rla:
inc c:dec c:ld c,#12:rrca:
add hl,de:ld a,(de):dec de:inc e:dec e:ld e,#12:rra:
ld hl,#8080:ld (#8080),hl:ld hl,(#8080):inc hl:inc h:dec h:ld h,#12:daa
add hl,hl:dec hl:inc l:dec l:ld l,#12:cpl
dec sp:inc a:dec a:ld a,#12:ccf::ld b,b:ld b,c:ld b,d:ld b,e:ld b,h:ld b,l:ld b,(hl):ld b,a:ld c,b:
ld c,c:ld c,d:ld c,e:ld c,h:ld c,l:ld c,(hl):ld c,a::ld d,b:ld d,c:ld d,d:ld d,e:ld d,h:ld d,l
ld d,(hl):ld d,a:ld e,b:ld e,c:ld e,d:ld e,e:ld e,h:ld e,l:ld e,(hl):ld e,a::ld h,b:ld h,c:ld h,d
ld h,e:ld h,h:ld h,l:ld h,(hl):ld h,a:ld l,b:ld l,c:ld l,d:ld l,e:ld l,h:ld l,l:ld l,(hl):ld l,a:
ld a,b:ld a,c:ld a,d
ld a,e:ld a,h:ld a,l:ld a,(hl):ld a,a::
add #12:adc #12:xor #12
sub #12: and #12: sbc #12: cp #12: sbc hl,bc:ld (#8080),bc:neg
adc hl,bc:ld bc,(#8080): sbc hl,de:ld (#8080),de: adc hl,de:ld de,(#8080)
sbc hl,hl: adc hl,hl: sbc hl,sp:ld (#8080),sp: adc hl,sp


ld a,#80:ld bc,#8080:ld de,#8080
ld ix,#8080:ld (#8080),ix
inc ix:inc xh:dec xh:ld xh,#12:add ix,ix:ld ix,(#8080):dec ix:inc xl
                        dec xl:ld xl,#12:
			inc (ix+#12):dec (ix+#12):ld (ix+#12),#34:
			add ix,sp
		 	ld b,xh:ld b,xl
                         ld b,(ix+#12):ld c,xh:ld c,xl:ld c,(ix+#12):::ld d,xh:ld d,xl:ld d,(ix+#12):ld e,xh:ld e,xl
                         ld e,(ix+#12)::ld xh,b:ld xh,c:ld xh,d:ld xh,e:ld xh,xh:ld xh,xl:ld h,(ix+#12):ld xh,a:ld xl,b
                         ld xl,c:ld xl,d:ld xl,e:ld xl,xh:ld xl,xl:ld l,(ix+#12):ld xl,a::ld (ix+#12),b:ld (ix+#12),c
                         ld (ix+#12),d:ld (ix+#12),e:ld (ix+#12),h:ld (ix+#12),l:ld (ix+#12),a:ld a,xh:ld a,xl
                         ld a,(ix+#12)::add xh:add xl:add (ix+#12):adc xh:adc xl:adc (ix+#12)::sub xh:sub xl:sub (ix+#12)
                         sbc xh:sbc xl:sbc (ix+#12)::and xh:and xl:and (ix+#12):xor xh:xor xl:xor (ix+#12)::or xh:or xl


                         or (ix+#12):cp xh:cp xl:cp (ix+#12):::ld sp,ix:::rlc (ix+#12),b
                         rlc (ix+#12),c:rlc (ix+#12),d:rlc (ix+#12),e:rlc (ix+#12),h:rlc (ix+#12),l:rlc (ix+#12)
                         rlc (ix+#12),a:rrc (ix+#12),b:rrc (ix+#12),c:rrc (ix+#12),d:rrc (ix+#12),e:rrc (ix+#12),h
                         rrc (ix+#12),l:rrc (ix+#12):rrc (ix+#12),a::rl (ix+#12),b:rl (ix+#12),c:rl (ix+#12),d:rl (ix+#12),e
                         rl (ix+#12),h:rl (ix+#12),l:rl (ix+#12):rl (ix+#12),a:rr (ix+#12),b:rr (ix+#12),c:rr (ix+#12),d
                         rr (ix+#12),e:rr (ix+#12),h:rr (ix+#12),l:rr (ix+#12):rr (ix+#12),a::sla (ix+#12),b:sla (ix+#12),c
                         sla (ix+#12),d:sla (ix+#12),e:sla (ix+#12),h:sla (ix+#12),l:sla (ix+#12):sla (ix+#12),a
                         sra (ix+#12),b:sra (ix+#12),c:sra (ix+#12),d:sra (ix+#12),e:sra (ix+#12),h:sra (ix+#12),l
                         sra (ix+#12):sra (ix+#12),a::sll (ix+#12),b:sll (ix+#12),c:sll (ix+#12),d:sll (ix+#12),e
                         sll (ix+#12),h:sll (ix+#12),l:sll (ix+#12):sll (ix+#12),a:srl (ix+#12),b:srl (ix+#12),c
                         srl (ix+#12),d:srl (ix+#12),e:srl (ix+#12),h:srl (ix+#12),l:srl (ix+#12):srl (ix+#12),a:
                         bit 0,(ix+#12):bit 1,(ix+#12):bit 2,(ix+#12):bit 3,(ix+#12):bit 4,(ix+#12):bit 5,(ix+#12)
                         bit 6,(ix+#12):bit 7,(ix+#12):bit 0,(ix+#12):bit 1,(ix+#12):bit 2,(ix+#12):bit 3,(ix+#12)
                         bit 4,(ix+#12):bit 5,(ix+#12):bit 6,(ix+#12):bit 7,(ix+#12):res 0,(ix+#12),b
                         res 0,(ix+#12),c:res 0,(ix+#12),d:res 0,(ix+#12),e:res 0,(ix+#12),h:res 0,(ix+#12),l:res 0,(ix+#12)
                         res 0,(ix+#12),a::res 1,(ix+#12),b:res 1,(ix+#12),c:res 1,(ix+#12),d:res 1,(ix+#12),e
                         res 1,(ix+#12),h:res 1,(ix+#12),l:res 1,(ix+#12):res 1,(ix+#12),a::res 2,(ix+#12),b
                         res 2,(ix+#12),c:res 2,(ix+#12),d:res 2,(ix+#12),e:res 2,(ix+#12),h:res 2,(ix+#12),l:res 2,(ix+#12)
                         res 2,(ix+#12),a::res 3,(ix+#12),b:res 3,(ix+#12),c:res 3,(ix+#12),d:res 3,(ix+#12),e
                         res 3,(ix+#12),h:res 3,(ix+#12),l:res 3,(ix+#12):res 3,(ix+#12),a::res 4,(ix+#12),b
                         res 4,(ix+#12),c:res 4,(ix+#12),d:res 4,(ix+#12),e:res 4,(ix+#12),h:res 4,(ix+#12),l
                         res 4,(ix+#12):res 4,(ix+#12),a::res 5,(ix+#12),b:res 5,(ix+#12),c:res 5,(ix+#12),d
                         res 5,(ix+#12),e:res 5,(ix+#12),h:res 5,(ix+#12),l:res 5,(ix+#12):res 5,(ix+#12),a:
                         res 6,(ix+#12),b:res 6,(ix+#12),c:res 6,(ix+#12),d:res 6,(ix+#12),e:res 6,(ix+#12),h
                         res 6,(ix+#12),l:res 6,(ix+#12):res 6,(ix+#12),a::res 7,(ix+#12),b:res 7,(ix+#12),c
                         res 7,(ix+#12),d:res 7,(ix+#12),e:res 7,(ix+#12),h:res 7,(ix+#12),l:res 7,(ix+#12)
                         res 7,(ix+#12),a::set 0,(ix+#12),b:set 0,(ix+#12),c:set 0,(ix+#12),d:set 0,(ix+#12),e
                         set 0,(ix+#12),h:set 0,(ix+#12),l:set 0,(ix+#12):set 0,(ix+#12),a::set 1,(ix+#12),b
                         set 1,(ix+#12),c:set 1,(ix+#12),d:set 1,(ix+#12),e:set 1,(ix+#12),h:set 1,(ix+#12),l
                         set 1,(ix+#12):set 1,(ix+#12),a::set 2,(ix+#12),b:set 2,(ix+#12),c:set 2,(ix+#12),d
                         set 2,(ix+#12),e:set 2,(ix+#12),h:set 2,(ix+#12),l:set 2,(ix+#12):set 2,(ix+#12),a:
                         set 3,(ix+#12),b:set 3,(ix+#12),c:set 3,(ix+#12),d:set 3,(ix+#12),e:set 3,(ix+#12),h
                         set 3,(ix+#12),l:set 3,(ix+#12):set 3,(ix+#12),a::set 4,(ix+#12),b:set 4,(ix+#12),c
                         set 4,(ix+#12),d:set 4,(ix+#12),e:set 4,(ix+#12),h:set 4,(ix+#12),l:set 4,(ix+#12)
                         set 4,(ix+#12),a::set 5,(ix+#12),b:set 5,(ix+#12),c:set 5,(ix+#12),d:set 5,(ix+#12),e
                         set 5,(ix+#12),h:set 5,(ix+#12),l:set 5,(ix+#12):set 5,(ix+#12),a::set 6,(ix+#12),b
                         set 6,(ix+#12),c:set 6,(ix+#12),d:set 6,(ix+#12),e:set 6,(ix+#12),h:set 6,(ix+#12),l
                         set 6,(ix+#12):set 6,(ix+#12),a::set 7,(ix+#12),b:set 7,(ix+#12),c:set 7,(ix+#12),d
                         set 7,(ix+#12),e:set 7,(ix+#12),h:set 7,(ix+#12),l:set 7,(ix+#12):set 7,(ix+#12),a::add iy,bc:
                         add iy,de::ld iy,#8080:ld (#8080),iy:inc iy:inc yh:dec yh:ld yh,#12:add iy,iy:ld iy,(#8080):dec iy
                         inc yl:dec yl:ld yl,#12::inc (iy+#12):dec (iy+#12):ld (iy+#12),#34:add iy,sp::ld b,yh:ld b,yl
                         ld b,(iy+#12):ld c,yh:ld c,yl:ld c,(iy+#12):::ld d,yh:ld d,yl:ld d,(iy+#12):ld e,yh:ld e,yl
                         ld e,(iy+#12)::ld yh,b:ld yh,c:ld yh,d:ld yh,e:ld yh,yh:ld yh,yl:ld h,(iy+#12):ld yh,a:ld yl,b

ld a,#80:ld bc,#8080:ld de,#8080
ld iy,#8080:ld (#8080),iy
ld yl,c:ld yl,d:ld yl,e:ld yl,yh:ld yl,yl:ld l,(iy+#12):ld yl,a::ld (iy+#12),b:ld (iy+#12),c
                         ld (iy+#12),d:ld (iy+#12),e:ld (iy+#12),h:ld (iy+#12),l:ld (iy+#12),a:ld a,yh:ld a,yl
                         ld a,(iy+#12)::add yh:add yl:add (iy+#12):adc yh:adc yl:adc (iy+#12)::sub yh:sub yl
                         sub (iy+#12):sbc yh:sbc yl:sbc (iy+#12)::and yh:and yl:and (iy+#12):xor yh:xor yl:xor (iy+#12):
                         or yh:or yl:or (iy+#12):cp yh:cp yl:cp (iy+#12)::ld sp,iy:
                         rlc (iy+#12),b:rlc (iy+#12),c:rlc (iy+#12),d:rlc (iy+#12),e:rlc (iy+#12),h:rlc (iy+#12),l
                         rlc (iy+#12):rlc (iy+#12),a:rrc (iy+#12),b:rrc (iy+#12),c:rrc (iy+#12),d:rrc (iy+#12),e
                         rrc (iy+#12),h:rrc (iy+#12),l:rrc (iy+#12):rrc (iy+#12),a::rl (iy+#12),b:rl (iy+#12),c
                         rl (iy+#12),d:rl (iy+#12),e:rl (iy+#12),h:rl (iy+#12),l:rl (iy+#12):rl (iy+#12),a:rr (iy+#12),b
                         rr (iy+#12),c:rr (iy+#12),d:rr (iy+#12),e:rr (iy+#12),h:rr (iy+#12),l:rr (iy+#12):rr (iy+#12),a:
                         sla (iy+#12),b:sla (iy+#12),c:sla (iy+#12),d:sla (iy+#12),e:sla (iy+#12),h:sla (iy+#12),l
                         sla (iy+#12):sla (iy+#12),a:sra (iy+#12),b:sra (iy+#12),c:sra (iy+#12),d:sra (iy+#12),e
                         sra (iy+#12),h:sra (iy+#12),l:sra (iy+#12):sra (iy+#12),a::sll (iy+#12),b:sll (iy+#12),c
                         sll (iy+#12),d:sll (iy+#12),e:sll (iy+#12),h:sll (iy+#12),l:sll (iy+#12):sll (iy+#12),a
                         srl (iy+#12),b:srl (iy+#12),c:srl (iy+#12),d:srl (iy+#12),e:srl (iy+#12),h:srl (iy+#12),l
                         srl (iy+#12):srl (iy+#12),a::bit 0,(iy+#12):bit 1,(iy+#12):bit 2,(iy+#12):bit 3,(iy+#12)
                         bit 4,(iy+#12):bit 5,(iy+#12):bit 6,(iy+#12):bit 7,(iy+#12)::res 0,(iy+#12),b:res 0,(iy+#12),c
                         res 0,(iy+#12),d:res 0,(iy+#12),e:res 0,(iy+#12),h:res 0,(iy+#12),l:res 0,(iy+#12)
                         res 0,(iy+#12),a::res 1,(iy+#12),b:res 1,(iy+#12),c:res 1,(iy+#12),d:res 1,(iy+#12),e
                         res 1,(iy+#12),h:res 1,(iy+#12),l:res 1,(iy+#12):res 1,(iy+#12),a::res 2,(iy+#12),b
                         res 2,(iy+#12),c:res 2,(iy+#12),d:res 2,(iy+#12),e:res 2,(iy+#12),h:res 2,(iy+#12),l
                         res 2,(iy+#12):res 2,(iy+#12),a::res 3,(iy+#12),b:res 3,(iy+#12),c:res 3,(iy+#12),d
                         res 3,(iy+#12),e:res 3,(iy+#12),h:res 3,(iy+#12),l:res 3,(iy+#12):res 3,(iy+#12),a:
                         res 4,(iy+#12),b:res 4,(iy+#12),c:res 4,(iy+#12),d:res 4,(iy+#12),e:res 4,(iy+#12),h
                         res 4,(iy+#12),l:res 4,(iy+#12):res 4,(iy+#12),a::res 5,(iy+#12),b:res 5,(iy+#12),c
                         res 5,(iy+#12),d:res 5,(iy+#12),e:res 5,(iy+#12),h:res 5,(iy+#12),l:res 5,(iy+#12)
                         res 5,(iy+#12),a::res 6,(iy+#12),b:res 6,(iy+#12),c:res 6,(iy+#12),d:res 6,(iy+#12),e
                         res 6,(iy+#12),h:res 6,(iy+#12),l:res 6,(iy+#12):res 6,(iy+#12),a::res 7,(iy+#12),b
                         res 7,(iy+#12),c:res 7,(iy+#12),d:res 7,(iy+#12),e:res 7,(iy+#12),h:res 7,(iy+#12),l
                         res 7,(iy+#12):res 7,(iy+#12),a::set 0,(iy+#12),b:set 0,(iy+#12),c:set 0,(iy+#12),d
                         set 0,(iy+#12),e:set 0,(iy+#12),h:set 0,(iy+#12),l:set 0,(iy+#12):set 0,(iy+#12),a:
                         set 1,(iy+#12),b:set 1,(iy+#12),c:set 1,(iy+#12),d:set 1,(iy+#12),e:set 1,(iy+#12),h
                         set 1,(iy+#12),l:set 1,(iy+#12):set 1,(iy+#12),a::set 2,(iy+#12),b:set 2,(iy+#12),c
                         set 2,(iy+#12),d:set 2,(iy+#12),e:set 2,(iy+#12),h:set 2,(iy+#12),l:set 2,(iy+#12)
                         set 2,(iy+#12),a::set 3,(iy+#12),b:set 3,(iy+#12),c:set 3,(iy+#12),d:set 3,(iy+#12),e
                         set 3,(iy+#12),h:set 3,(iy+#12),l:set 3,(iy+#12):set 3,(iy+#12),a::set 4,(iy+#12),b
                         set 4,(iy+#12),c:set 4,(iy+#12),d:set 4,(iy+#12),e:set 4,(iy+#12),h:set 4,(iy+#12),l
                         set 4,(iy+#12):set 4,(iy+#12),a::set 5,(iy+#12),b:set 5,(iy+#12),c:set 5,(iy+#12),d
                         set 5,(iy+#12),e:set 5,(iy+#12),h:set 5,(iy+#12),l:set 5,(iy+#12):set 5,(iy+#12),a:
                         set 6,(iy+#12),b:set 6,(iy+#12),c:set 6,(iy+#12),d:set 6,(iy+#12),e:set 6,(iy+#12),h
                         set 6,(iy+#12),l:set 6,(iy+#12):set 6,(iy+#12),a::set 7,(iy+#12),b:set 7,(iy+#12),c
                         set 7,(iy+#12),d:set 7,(iy+#12),e:set 7,(iy+#12),h:set 7,(iy+#12),l:set 7,(iy+#12)
                         set 7,(iy+#12),a
ei
nop

