// Seed: 1482974238
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output tri1 id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_9 = 1;
endmodule
module module_1 #(
    parameter id_14 = 32'd36,
    parameter id_6  = 32'd32
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire _id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout reg id_10;
  output reg id_9;
  inout logic [7:0] id_8;
  inout logic [7:0] id_7;
  input wire _id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_4
  );
  inout wire id_4;
  inout wire id_3;
  inout tri id_2;
  inout wire id_1;
  assign id_2  = 1;
  assign id_10 = id_3;
  always
    if (1) id_9 = -1;
    else begin : LABEL_0
      id_10 <= id_10;
    end
  logic [7:0] id_18;
  ;
  always @(1'd0) begin : LABEL_1
    $signed(95);
    ;
  end
  assign id_7[-1] = id_8;
endmodule
