* * * * * * * * * * * * * * * * * * * * 
RunDirectory : /home/fizza/work/uart_receiver/run004
python3 /home/fizza/OpenFPGA/openfpga_flow/scripts/run_fpga_flow.py /home/fizza/work/uart_receiver/k6_N10_40nm.xml /home/fizza/work/uart_receiver/uart_receiver.v --top_module UART_RECEVER_TOP --run_dir /home/fizza/work/uart_receiver/run004/k6_N10_40nm/UART_RECEVER_TOP/MIN_ROUTE_CHAN_WIDTH --fpga_flow yosys_vpr --openfpga_shell_template /home/fizza/work/uart_receiver/example_script.openfpga --openfpga_arch_file /home/fizza/work/uart_receiver/k6_N10_40nm_openfpga.xml --openfpga_sim_setting_file /home/fizza/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml --openfpga_vpr_device_layout 8x8 --power --power_tech /home/fizza/OpenFPGA/openfpga_flow/tech/PTM_45nm/45nm.xml --vpr_fpga_verilog --vpr_fpga_verilog_dir /home/fizza/work/uart_receiver/run004/k6_N10_40nm/UART_RECEVER_TOP/MIN_ROUTE_CHAN_WIDTH --vpr_fpga_x2p_rename_illegal_port --flow_config /home/fizza/work/uart_receiver/config/task.conf --TOP UART_RECEVER_TOP
* * * * * * * * * * * * * * * * * * * * 
INFO - Validating command line arguments
INFO - Run directory : /home/fizza/work/uart_receiver/run004/k6_N10_40nm/UART_RECEVER_TOP/MIN_ROUTE_CHAN_WIDTH
INFO - Running "yosys_vpr" Flow
INFO - Extracted lut_size size from arch XML = 6
INFO - Running Yosys with lut_size = 6
INFO - Launching Run yosys 
ERROR - Run yosys run failed with returncode 1
ERROR - command /home/fizza/OpenFPGA/build/yosys/bin/yosys yosys.ys
ERROR - -->>ERROR: Module `UART_RECEVER_TOP' not found!
ERROR - Current working directory : /home/fizza/work/uart_receiver/run004/k6_N10_40nm/UART_RECEVER_TOP/MIN_ROUTE_CHAN_WIDTH
ERROR - Failed to run Run yosys task
ERROR - Exiting . . . . . .
