

================================================================
== Vitis HLS Report for 'Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3'
================================================================
* Date:           Sun Dec 21 23:34:18 2025

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        Hybrid_Model_test
* Solution:       hls (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.228 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4100|     4100|  20.500 us|  20.500 us|  4097|  4097|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_3  |     4098|     4098|         4|          1|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       51|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|       56|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       68|     -|
|Register             |        -|      -|       70|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|       70|      175|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+---+----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------------+--------------------------------+---------+----+---+----+-----+
    |hmul_16ns_16ns_16_1_full_dsp_1_U50  |hmul_16ns_16ns_16_1_full_dsp_1  |        0|   1|  0|  56|    0|
    +------------------------------------+--------------------------------+---------+----+---+----+-----+
    |Total                               |                                |        0|   1|  0|  56|    0|
    +------------------------------------+--------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln86_fu_95_p2               |         +|   0|  0|  31|          31|           1|
    |icmp_ln86_fu_105_p2             |      icmp|   0|  0|  16|          32|          32|
    |ap_block_pp0_stage0_01001_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  51|          65|          36|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |  32|          2|   31|         62|
    |exp_bypass_stream_blk_n  |   1|          2|    1|          2|
    |i_fu_54                  |  32|          2|   31|         62|
    |out_stream_TDATA_blk_n   |   1|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         12|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |exp_bypass_stream_read_reg_150    |  16|   0|   16|          0|
    |i_fu_54                           |  31|   0|   31|          0|
    |softmax_val_reg_155               |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  70|   0|   70|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3|  return value|
|exp_bypass_stream_dout            |   in|   16|     ap_fifo|                                  exp_bypass_stream|       pointer|
|exp_bypass_stream_empty_n         |   in|    1|     ap_fifo|                                  exp_bypass_stream|       pointer|
|exp_bypass_stream_read            |  out|    1|     ap_fifo|                                  exp_bypass_stream|       pointer|
|exp_bypass_stream_num_data_valid  |   in|   15|     ap_fifo|                                  exp_bypass_stream|       pointer|
|exp_bypass_stream_fifo_cap        |   in|   15|     ap_fifo|                                  exp_bypass_stream|       pointer|
|out_stream_TREADY                 |   in|    1|        axis|                                         out_stream|       pointer|
|out_stream_TDATA                  |  out|   16|        axis|                                         out_stream|       pointer|
|out_stream_TVALID                 |  out|    1|        axis|                                         out_stream|       pointer|
|seq_len_load                      |   in|   32|     ap_none|                                       seq_len_load|        scalar|
|inv_sum_exp                       |   in|   16|     ap_none|                                        inv_sum_exp|        scalar|
+----------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

