m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/simulation/modelsim
varduino_interface
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1746027587
!i10b 1
!s100 5F8Aam>eORnO5IJXO`ccY0
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
Il9ePIegAcHT2eI6GMG^a73
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1745990915
8C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/arduino_interface.sv
FC:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/arduino_interface.sv
!i122 13
L0 5 108
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z7 !s108 1746027587.000000
!s107 C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/arduino_interface.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA|C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/arduino_interface.sv|
!i113 1
Z8 o-sv -work work
Z9 !s92 -sv -work work +incdir+C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA
Z10 tCvgOpt 0
vBCD_Visualizer
R1
R2
!i10b 1
!s100 SR3h`dZ=TA1;RifgmCIoK1
R3
I;z1;fhXSc1@]BT4WL>c=K0
R4
S1
R0
R5
8C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/BCD_Visualizer.sv
FC:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/BCD_Visualizer.sv
!i122 12
L0 5 28
R6
r1
!s85 0
31
R7
!s107 C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/BCD_Visualizer.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA|C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/BCD_Visualizer.sv|
!i113 1
R8
R9
R10
n@b@c@d_@visualizer
vButton_debounce
R1
R2
!i10b 1
!s100 J>2h>_99mREXRdfT_k<@j0
R3
IJSMfJ`8OAMEc_7]5;JYh73
R4
S1
R0
R5
8C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Button_debonce.sv
FC:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Button_debonce.sv
!i122 11
L0 4 56
R6
r1
!s85 0
31
R7
!s107 C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Button_debonce.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA|C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Button_debonce.sv|
!i113 1
R8
R9
R10
n@button_debounce
vconnect4_fsm
R1
R2
!i10b 1
!s100 mkZNG]5JEmU>f7jG=5X6a1
R3
I^o9X_C4eh:H90KDeZzh:J0
R4
S1
R0
R5
8C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/connect4_fsm.sv
FC:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/connect4_fsm.sv
!i122 10
L0 6 150
R6
r1
!s85 0
31
R7
!s107 C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/connect4_fsm.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA|C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/connect4_fsm.sv|
!i113 1
R8
R9
R10
vFull_Timer
R1
R2
!i10b 1
!s100 :]3?SnLQk319Dbd;JLnng1
R3
Id@6A`5?A2KE]W]O?M>aig2
R4
S1
R0
R5
8C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Full_Timer.sv
FC:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Full_Timer.sv
!i122 9
L0 5 34
R6
r1
!s85 0
31
R7
!s107 C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Full_Timer.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA|C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Full_Timer.sv|
!i113 1
R8
R9
R10
n@full_@timer
vmatrixTablero
R1
R2
!i10b 1
!s100 _Gb^CcCkbzeRe@^UL6GU^0
R3
I^Lf?1G=l@mJgWn3gRV;L81
R4
S1
R0
R5
8C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTablero.sv
FC:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTablero.sv
!i122 8
L0 5 38
R6
r1
!s85 0
31
R7
!s107 C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTablero.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA|C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTablero.sv|
!i113 1
R8
R9
R10
nmatrix@tablero
vmatrixTableroControl
R1
Z11 !s110 1746027586
!i10b 1
!s100 L85IeO_P1O5cE6]fc4;fd0
R3
I4Izi1m5gV1GCglK2S?EAD0
R4
S1
R0
R5
8C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTableroControl.sv
FC:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTableroControl.sv
!i122 7
L0 4 94
R6
r1
!s85 0
31
Z12 !s108 1746027586.000000
!s107 C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTableroControl.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA|C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTableroControl.sv|
!i113 1
R8
R9
R10
nmatrix@tablero@control
vpll
R1
R11
!i10b 1
!s100 oeb4_01Pm8QR1FQIi>_Gh0
R3
Ij6H<A:VLbh0D=Yz^I3SLl2
R4
S1
R0
R5
8C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/pll.sv
FC:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/pll.sv
!i122 6
L0 5 17
R6
r1
!s85 0
31
R12
!s107 C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/pll.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA|C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/pll.sv|
!i113 1
R8
R9
R10
vrandom_selector
R1
R11
!i10b 1
!s100 2H4LJ`zR=cZ1F]QP[`_Fn0
R3
I=<7@j5i[Qd;BJ2H9OSnZk3
R4
S1
R0
R5
8C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv
FC:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv
!i122 5
L0 5 43
R6
r1
!s85 0
31
R12
!s107 C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA|C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv|
!i113 1
R8
R9
R10
vstartScreen
R1
R11
!i10b 1
!s100 G;8K]LTXjR^Ua67nJ@djJ3
R3
I:]XT_^aaY56hYWPLeIS5Z2
R4
S1
R0
R5
8C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/startScreen.sv
FC:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/startScreen.sv
!i122 0
L0 5 80
R6
r1
!s85 0
31
R12
!s107 C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/startScreen.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA|C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/startScreen.sv|
!i113 1
R8
R9
R10
nstart@screen
vtb_toplevel_connect4
R1
R2
!i10b 1
!s100 d=WFOPBf>gFIROE^UP7bN0
R3
I`=4j6_G;ee[I>:c]zlXPb0
R4
S1
R0
R5
8C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/tb_toplevel_connect4.sv
FC:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/tb_toplevel_connect4.sv
!i122 14
L0 3 252
R6
r1
!s85 0
31
R7
!s107 C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/tb_toplevel_connect4.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA|C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/tb_toplevel_connect4.sv|
!i113 1
R8
R9
R10
vtoplevel_connect4
R1
R11
!i10b 1
!s100 h]@1gg^PgRoWUFY:X]9OI3
R3
In7<F>WUbW`2cFj>A;nAJF3
R4
S1
R0
R5
8C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv
FC:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv
!i122 4
L0 5 253
R6
r1
!s85 0
31
R12
!s107 C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA|C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv|
!i113 1
R8
R9
R10
vvgaController
R1
R11
!i10b 1
!s100 f_Z2WI`Pg4AbC3>Bc_3HW0
R3
InbfXSFjgJSV;@jWfE6b[g2
R4
S1
R0
R5
8C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/vgaController.sv
FC:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/vgaController.sv
!i122 3
L0 7 39
R6
r1
!s85 0
31
R12
!s107 C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/vgaController.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA|C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/vgaController.sv|
!i113 1
R8
R9
R10
nvga@controller
vvideoGen
R1
R11
!i10b 1
!s100 QChVkTb9X7]zi:a;4>PIk3
R3
IA9TA1OGmkA1XhnRRdSB@01
R4
S1
R0
R5
8C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv
FC:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv
!i122 2
L0 5 145
R6
r1
!s85 0
31
R12
!s107 C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA|C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv|
!i113 1
R8
R9
R10
nvideo@gen
vwinner_detection
R1
R11
!i10b 1
!s100 zORC74C?XeCWU4KalV]UE3
R3
IXe`]K8zmNCBGdiZS7j8a[3
R4
S1
R0
R5
8C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv
FC:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv
!i122 1
L0 4 140
R6
r1
!s85 0
31
R12
!s107 C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA|C:/Users/User/Downloads/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv|
!i113 1
R8
R9
R10
