# tcore
Design of Processing Elements (PEs) for a tensorcore to implement matrix multiplication and addition using rank-1 update scheme

Implements http://dspace.library.iitb.ac.in/xmlui/bitstream/handle/100/2071/FPGA%20based%20high%20performance%20.pdf?sequence=2
