ARM GAS  /tmp/ccQPO0Fr.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_SPI1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_SPI1_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_SPI1_Init:
  25              	.LFB68:
  26              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  29:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi2_tx;
  30:Core/Src/spi.c **** 
  31:Core/Src/spi.c **** /* SPI1 init function */
  32:Core/Src/spi.c **** void MX_SPI1_Init(void)
ARM GAS  /tmp/ccQPO0Fr.s 			page 2


  33:Core/Src/spi.c **** {
  27              		.loc 1 33 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  40:Core/Src/spi.c **** 
  41:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  42:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  36              		.loc 1 42 3 view .LVU1
  37              		.loc 1 42 18 is_stmt 0 view .LVU2
  38 0002 0E48     		ldr	r0, .L5
  39 0004 0E4B     		ldr	r3, .L5+4
  40 0006 0360     		str	r3, [r0]
  43:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  41              		.loc 1 43 3 is_stmt 1 view .LVU3
  42              		.loc 1 43 19 is_stmt 0 view .LVU4
  43 0008 4FF48273 		mov	r3, #260
  44 000c 4360     		str	r3, [r0, #4]
  44:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  45              		.loc 1 44 3 is_stmt 1 view .LVU5
  46              		.loc 1 44 24 is_stmt 0 view .LVU6
  47 000e 0023     		movs	r3, #0
  48 0010 8360     		str	r3, [r0, #8]
  45:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  49              		.loc 1 45 3 is_stmt 1 view .LVU7
  50              		.loc 1 45 23 is_stmt 0 view .LVU8
  51 0012 C360     		str	r3, [r0, #12]
  46:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  52              		.loc 1 46 3 is_stmt 1 view .LVU9
  53              		.loc 1 46 26 is_stmt 0 view .LVU10
  54 0014 0361     		str	r3, [r0, #16]
  47:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  55              		.loc 1 47 3 is_stmt 1 view .LVU11
  56              		.loc 1 47 23 is_stmt 0 view .LVU12
  57 0016 4361     		str	r3, [r0, #20]
  48:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  58              		.loc 1 48 3 is_stmt 1 view .LVU13
  59              		.loc 1 48 18 is_stmt 0 view .LVU14
  60 0018 4FF40072 		mov	r2, #512
  61 001c 8261     		str	r2, [r0, #24]
  49:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
  62              		.loc 1 49 3 is_stmt 1 view .LVU15
  63              		.loc 1 49 32 is_stmt 0 view .LVU16
  64 001e 2022     		movs	r2, #32
  65 0020 C261     		str	r2, [r0, #28]
  50:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  /tmp/ccQPO0Fr.s 			page 3


  66              		.loc 1 50 3 is_stmt 1 view .LVU17
  67              		.loc 1 50 23 is_stmt 0 view .LVU18
  68 0022 0362     		str	r3, [r0, #32]
  51:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  69              		.loc 1 51 3 is_stmt 1 view .LVU19
  70              		.loc 1 51 21 is_stmt 0 view .LVU20
  71 0024 4362     		str	r3, [r0, #36]
  52:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  72              		.loc 1 52 3 is_stmt 1 view .LVU21
  73              		.loc 1 52 29 is_stmt 0 view .LVU22
  74 0026 8362     		str	r3, [r0, #40]
  53:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  75              		.loc 1 53 3 is_stmt 1 view .LVU23
  76              		.loc 1 53 28 is_stmt 0 view .LVU24
  77 0028 0A23     		movs	r3, #10
  78 002a C362     		str	r3, [r0, #44]
  54:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  79              		.loc 1 54 3 is_stmt 1 view .LVU25
  80              		.loc 1 54 7 is_stmt 0 view .LVU26
  81 002c FFF7FEFF 		bl	HAL_SPI_Init
  82              	.LVL0:
  83              		.loc 1 54 6 view .LVU27
  84 0030 00B9     		cbnz	r0, .L4
  85              	.L1:
  55:Core/Src/spi.c ****   {
  56:Core/Src/spi.c ****     Error_Handler();
  57:Core/Src/spi.c ****   }
  58:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** }
  86              		.loc 1 62 1 view .LVU28
  87 0032 08BD     		pop	{r3, pc}
  88              	.L4:
  56:Core/Src/spi.c ****   }
  89              		.loc 1 56 5 is_stmt 1 view .LVU29
  90 0034 FFF7FEFF 		bl	Error_Handler
  91              	.LVL1:
  92              		.loc 1 62 1 is_stmt 0 view .LVU30
  93 0038 FBE7     		b	.L1
  94              	.L6:
  95 003a 00BF     		.align	2
  96              	.L5:
  97 003c 00000000 		.word	.LANCHOR0
  98 0040 00300140 		.word	1073819648
  99              		.cfi_endproc
 100              	.LFE68:
 102              		.section	.text.MX_SPI2_Init,"ax",%progbits
 103              		.align	1
 104              		.global	MX_SPI2_Init
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	MX_SPI2_Init:
 110              	.LFB69:
  63:Core/Src/spi.c **** /* SPI2 init function */
ARM GAS  /tmp/ccQPO0Fr.s 			page 4


  64:Core/Src/spi.c **** void MX_SPI2_Init(void)
  65:Core/Src/spi.c **** {
 111              		.loc 1 65 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115 0000 08B5     		push	{r3, lr}
 116              	.LCFI1:
 117              		.cfi_def_cfa_offset 8
 118              		.cfi_offset 3, -8
 119              		.cfi_offset 14, -4
  66:Core/Src/spi.c **** 
  67:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  68:Core/Src/spi.c **** 
  69:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  70:Core/Src/spi.c **** 
  71:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  72:Core/Src/spi.c **** 
  73:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  74:Core/Src/spi.c ****   hspi2.Instance = SPI2;
 120              		.loc 1 74 3 view .LVU32
 121              		.loc 1 74 18 is_stmt 0 view .LVU33
 122 0002 0F48     		ldr	r0, .L11
 123 0004 0F4B     		ldr	r3, .L11+4
 124 0006 0360     		str	r3, [r0]
  75:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 125              		.loc 1 75 3 is_stmt 1 view .LVU34
 126              		.loc 1 75 19 is_stmt 0 view .LVU35
 127 0008 4FF48273 		mov	r3, #260
 128 000c 4360     		str	r3, [r0, #4]
  76:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 129              		.loc 1 76 3 is_stmt 1 view .LVU36
 130              		.loc 1 76 24 is_stmt 0 view .LVU37
 131 000e 4FF40043 		mov	r3, #32768
 132 0012 8360     		str	r3, [r0, #8]
  77:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 133              		.loc 1 77 3 is_stmt 1 view .LVU38
 134              		.loc 1 77 23 is_stmt 0 view .LVU39
 135 0014 0023     		movs	r3, #0
 136 0016 C360     		str	r3, [r0, #12]
  78:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 137              		.loc 1 78 3 is_stmt 1 view .LVU40
 138              		.loc 1 78 26 is_stmt 0 view .LVU41
 139 0018 0361     		str	r3, [r0, #16]
  79:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 140              		.loc 1 79 3 is_stmt 1 view .LVU42
 141              		.loc 1 79 23 is_stmt 0 view .LVU43
 142 001a 4361     		str	r3, [r0, #20]
  80:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 143              		.loc 1 80 3 is_stmt 1 view .LVU44
 144              		.loc 1 80 18 is_stmt 0 view .LVU45
 145 001c 4FF40072 		mov	r2, #512
 146 0020 8261     		str	r2, [r0, #24]
  81:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 147              		.loc 1 81 3 is_stmt 1 view .LVU46
 148              		.loc 1 81 32 is_stmt 0 view .LVU47
 149 0022 0822     		movs	r2, #8
ARM GAS  /tmp/ccQPO0Fr.s 			page 5


 150 0024 C261     		str	r2, [r0, #28]
  82:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 151              		.loc 1 82 3 is_stmt 1 view .LVU48
 152              		.loc 1 82 23 is_stmt 0 view .LVU49
 153 0026 0362     		str	r3, [r0, #32]
  83:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 154              		.loc 1 83 3 is_stmt 1 view .LVU50
 155              		.loc 1 83 21 is_stmt 0 view .LVU51
 156 0028 4362     		str	r3, [r0, #36]
  84:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 157              		.loc 1 84 3 is_stmt 1 view .LVU52
 158              		.loc 1 84 29 is_stmt 0 view .LVU53
 159 002a 8362     		str	r3, [r0, #40]
  85:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 10;
 160              		.loc 1 85 3 is_stmt 1 view .LVU54
 161              		.loc 1 85 28 is_stmt 0 view .LVU55
 162 002c 0A23     		movs	r3, #10
 163 002e C362     		str	r3, [r0, #44]
  86:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 164              		.loc 1 86 3 is_stmt 1 view .LVU56
 165              		.loc 1 86 7 is_stmt 0 view .LVU57
 166 0030 FFF7FEFF 		bl	HAL_SPI_Init
 167              	.LVL2:
 168              		.loc 1 86 6 view .LVU58
 169 0034 00B9     		cbnz	r0, .L10
 170              	.L7:
  87:Core/Src/spi.c ****   {
  88:Core/Src/spi.c ****     Error_Handler();
  89:Core/Src/spi.c ****   }
  90:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  91:Core/Src/spi.c **** 
  92:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
  93:Core/Src/spi.c **** 
  94:Core/Src/spi.c **** }
 171              		.loc 1 94 1 view .LVU59
 172 0036 08BD     		pop	{r3, pc}
 173              	.L10:
  88:Core/Src/spi.c ****   }
 174              		.loc 1 88 5 is_stmt 1 view .LVU60
 175 0038 FFF7FEFF 		bl	Error_Handler
 176              	.LVL3:
 177              		.loc 1 94 1 is_stmt 0 view .LVU61
 178 003c FBE7     		b	.L7
 179              	.L12:
 180 003e 00BF     		.align	2
 181              	.L11:
 182 0040 00000000 		.word	.LANCHOR1
 183 0044 00380040 		.word	1073756160
 184              		.cfi_endproc
 185              	.LFE69:
 187              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 188              		.align	1
 189              		.global	HAL_SPI_MspInit
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 194              	HAL_SPI_MspInit:
ARM GAS  /tmp/ccQPO0Fr.s 			page 6


 195              	.LVL4:
 196              	.LFB70:
  95:Core/Src/spi.c **** 
  96:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  97:Core/Src/spi.c **** {
 197              		.loc 1 97 1 is_stmt 1 view -0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 32
 200              		@ frame_needed = 0, uses_anonymous_args = 0
 201              		.loc 1 97 1 is_stmt 0 view .LVU63
 202 0000 10B5     		push	{r4, lr}
 203              	.LCFI2:
 204              		.cfi_def_cfa_offset 8
 205              		.cfi_offset 4, -8
 206              		.cfi_offset 14, -4
 207 0002 88B0     		sub	sp, sp, #32
 208              	.LCFI3:
 209              		.cfi_def_cfa_offset 40
  98:Core/Src/spi.c **** 
  99:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 210              		.loc 1 99 3 is_stmt 1 view .LVU64
 211              		.loc 1 99 20 is_stmt 0 view .LVU65
 212 0004 0023     		movs	r3, #0
 213 0006 0493     		str	r3, [sp, #16]
 214 0008 0593     		str	r3, [sp, #20]
 215 000a 0693     		str	r3, [sp, #24]
 216 000c 0793     		str	r3, [sp, #28]
 100:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 217              		.loc 1 100 3 is_stmt 1 view .LVU66
 218              		.loc 1 100 15 is_stmt 0 view .LVU67
 219 000e 0368     		ldr	r3, [r0]
 220              		.loc 1 100 5 view .LVU68
 221 0010 324A     		ldr	r2, .L21
 222 0012 9342     		cmp	r3, r2
 223 0014 05D0     		beq	.L18
 224 0016 0446     		mov	r4, r0
 101:Core/Src/spi.c ****   {
 102:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 103:Core/Src/spi.c **** 
 104:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
 105:Core/Src/spi.c ****     /* SPI1 clock enable */
 106:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 107:Core/Src/spi.c **** 
 108:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 109:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 110:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 111:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 112:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 113:Core/Src/spi.c ****     */
 114:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 115:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 116:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 117:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 118:Core/Src/spi.c **** 
 119:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 120:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 121:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccQPO0Fr.s 			page 7


 122:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 123:Core/Src/spi.c **** 
 124:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 125:Core/Src/spi.c **** 
 126:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 127:Core/Src/spi.c ****   }
 128:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 225              		.loc 1 128 8 is_stmt 1 view .LVU69
 226              		.loc 1 128 10 is_stmt 0 view .LVU70
 227 0018 314A     		ldr	r2, .L21+4
 228 001a 9342     		cmp	r3, r2
 229 001c 29D0     		beq	.L19
 230              	.LVL5:
 231              	.L13:
 129:Core/Src/spi.c ****   {
 130:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 131:Core/Src/spi.c **** 
 132:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
 133:Core/Src/spi.c ****     /* SPI2 clock enable */
 134:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 135:Core/Src/spi.c **** 
 136:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 137:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 138:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 139:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 140:Core/Src/spi.c ****     */
 141:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 142:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 143:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 144:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 145:Core/Src/spi.c **** 
 146:Core/Src/spi.c ****     /* SPI2 DMA Init */
 147:Core/Src/spi.c ****     /* SPI2_TX Init */
 148:Core/Src/spi.c ****     hdma_spi2_tx.Instance = DMA1_Channel5;
 149:Core/Src/spi.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 150:Core/Src/spi.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 151:Core/Src/spi.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 152:Core/Src/spi.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 153:Core/Src/spi.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 154:Core/Src/spi.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 155:Core/Src/spi.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 156:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 157:Core/Src/spi.c ****     {
 158:Core/Src/spi.c ****       Error_Handler();
 159:Core/Src/spi.c ****     }
 160:Core/Src/spi.c **** 
 161:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 162:Core/Src/spi.c **** 
 163:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 164:Core/Src/spi.c **** 
 165:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
 166:Core/Src/spi.c ****   }
 167:Core/Src/spi.c **** }
 232              		.loc 1 167 1 view .LVU71
 233 001e 08B0     		add	sp, sp, #32
 234              	.LCFI4:
 235              		.cfi_remember_state
ARM GAS  /tmp/ccQPO0Fr.s 			page 8


 236              		.cfi_def_cfa_offset 8
 237              		@ sp needed
 238 0020 10BD     		pop	{r4, pc}
 239              	.LVL6:
 240              	.L18:
 241              	.LCFI5:
 242              		.cfi_restore_state
 106:Core/Src/spi.c **** 
 243              		.loc 1 106 5 is_stmt 1 view .LVU72
 244              	.LBB2:
 106:Core/Src/spi.c **** 
 245              		.loc 1 106 5 view .LVU73
 106:Core/Src/spi.c **** 
 246              		.loc 1 106 5 view .LVU74
 247 0022 304B     		ldr	r3, .L21+8
 248 0024 9A69     		ldr	r2, [r3, #24]
 249 0026 42F48052 		orr	r2, r2, #4096
 250 002a 9A61     		str	r2, [r3, #24]
 106:Core/Src/spi.c **** 
 251              		.loc 1 106 5 view .LVU75
 252 002c 9A69     		ldr	r2, [r3, #24]
 253 002e 02F48052 		and	r2, r2, #4096
 254 0032 0092     		str	r2, [sp]
 106:Core/Src/spi.c **** 
 255              		.loc 1 106 5 view .LVU76
 256 0034 009A     		ldr	r2, [sp]
 257              	.LBE2:
 106:Core/Src/spi.c **** 
 258              		.loc 1 106 5 view .LVU77
 108:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 259              		.loc 1 108 5 view .LVU78
 260              	.LBB3:
 108:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 261              		.loc 1 108 5 view .LVU79
 108:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 262              		.loc 1 108 5 view .LVU80
 263 0036 9A69     		ldr	r2, [r3, #24]
 264 0038 42F00402 		orr	r2, r2, #4
 265 003c 9A61     		str	r2, [r3, #24]
 108:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 266              		.loc 1 108 5 view .LVU81
 267 003e 9B69     		ldr	r3, [r3, #24]
 268 0040 03F00403 		and	r3, r3, #4
 269 0044 0193     		str	r3, [sp, #4]
 108:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 270              		.loc 1 108 5 view .LVU82
 271 0046 019B     		ldr	r3, [sp, #4]
 272              	.LBE3:
 108:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 273              		.loc 1 108 5 view .LVU83
 114:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 274              		.loc 1 114 5 view .LVU84
 114:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 275              		.loc 1 114 25 is_stmt 0 view .LVU85
 276 0048 A023     		movs	r3, #160
 277 004a 0493     		str	r3, [sp, #16]
 115:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
ARM GAS  /tmp/ccQPO0Fr.s 			page 9


 278              		.loc 1 115 5 is_stmt 1 view .LVU86
 115:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 279              		.loc 1 115 26 is_stmt 0 view .LVU87
 280 004c 0223     		movs	r3, #2
 281 004e 0593     		str	r3, [sp, #20]
 116:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 282              		.loc 1 116 5 is_stmt 1 view .LVU88
 116:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 283              		.loc 1 116 27 is_stmt 0 view .LVU89
 284 0050 0323     		movs	r3, #3
 285 0052 0793     		str	r3, [sp, #28]
 117:Core/Src/spi.c **** 
 286              		.loc 1 117 5 is_stmt 1 view .LVU90
 287 0054 244C     		ldr	r4, .L21+12
 288 0056 04A9     		add	r1, sp, #16
 289 0058 2046     		mov	r0, r4
 290              	.LVL7:
 117:Core/Src/spi.c **** 
 291              		.loc 1 117 5 is_stmt 0 view .LVU91
 292 005a FFF7FEFF 		bl	HAL_GPIO_Init
 293              	.LVL8:
 119:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 294              		.loc 1 119 5 is_stmt 1 view .LVU92
 119:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 295              		.loc 1 119 25 is_stmt 0 view .LVU93
 296 005e 4023     		movs	r3, #64
 297 0060 0493     		str	r3, [sp, #16]
 120:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 298              		.loc 1 120 5 is_stmt 1 view .LVU94
 120:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 299              		.loc 1 120 26 is_stmt 0 view .LVU95
 300 0062 0023     		movs	r3, #0
 301 0064 0593     		str	r3, [sp, #20]
 121:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 302              		.loc 1 121 5 is_stmt 1 view .LVU96
 121:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 303              		.loc 1 121 26 is_stmt 0 view .LVU97
 304 0066 0693     		str	r3, [sp, #24]
 122:Core/Src/spi.c **** 
 305              		.loc 1 122 5 is_stmt 1 view .LVU98
 306 0068 04A9     		add	r1, sp, #16
 307 006a 2046     		mov	r0, r4
 308 006c FFF7FEFF 		bl	HAL_GPIO_Init
 309              	.LVL9:
 310 0070 D5E7     		b	.L13
 311              	.LVL10:
 312              	.L19:
 134:Core/Src/spi.c **** 
 313              		.loc 1 134 5 view .LVU99
 314              	.LBB4:
 134:Core/Src/spi.c **** 
 315              		.loc 1 134 5 view .LVU100
 134:Core/Src/spi.c **** 
 316              		.loc 1 134 5 view .LVU101
 317 0072 1C4B     		ldr	r3, .L21+8
 318 0074 DA69     		ldr	r2, [r3, #28]
 319 0076 42F48042 		orr	r2, r2, #16384
ARM GAS  /tmp/ccQPO0Fr.s 			page 10


 320 007a DA61     		str	r2, [r3, #28]
 134:Core/Src/spi.c **** 
 321              		.loc 1 134 5 view .LVU102
 322 007c DA69     		ldr	r2, [r3, #28]
 323 007e 02F48042 		and	r2, r2, #16384
 324 0082 0292     		str	r2, [sp, #8]
 134:Core/Src/spi.c **** 
 325              		.loc 1 134 5 view .LVU103
 326 0084 029A     		ldr	r2, [sp, #8]
 327              	.LBE4:
 134:Core/Src/spi.c **** 
 328              		.loc 1 134 5 view .LVU104
 136:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 329              		.loc 1 136 5 view .LVU105
 330              	.LBB5:
 136:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 331              		.loc 1 136 5 view .LVU106
 136:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 332              		.loc 1 136 5 view .LVU107
 333 0086 9A69     		ldr	r2, [r3, #24]
 334 0088 42F00802 		orr	r2, r2, #8
 335 008c 9A61     		str	r2, [r3, #24]
 136:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 336              		.loc 1 136 5 view .LVU108
 337 008e 9B69     		ldr	r3, [r3, #24]
 338 0090 03F00803 		and	r3, r3, #8
 339 0094 0393     		str	r3, [sp, #12]
 136:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 340              		.loc 1 136 5 view .LVU109
 341 0096 039B     		ldr	r3, [sp, #12]
 342              	.LBE5:
 136:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 343              		.loc 1 136 5 view .LVU110
 141:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 344              		.loc 1 141 5 view .LVU111
 141:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 345              		.loc 1 141 25 is_stmt 0 view .LVU112
 346 0098 4FF42043 		mov	r3, #40960
 347 009c 0493     		str	r3, [sp, #16]
 142:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 348              		.loc 1 142 5 is_stmt 1 view .LVU113
 142:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 349              		.loc 1 142 26 is_stmt 0 view .LVU114
 350 009e 0223     		movs	r3, #2
 351 00a0 0593     		str	r3, [sp, #20]
 143:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 352              		.loc 1 143 5 is_stmt 1 view .LVU115
 143:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 353              		.loc 1 143 27 is_stmt 0 view .LVU116
 354 00a2 0323     		movs	r3, #3
 355 00a4 0793     		str	r3, [sp, #28]
 144:Core/Src/spi.c **** 
 356              		.loc 1 144 5 is_stmt 1 view .LVU117
 357 00a6 04A9     		add	r1, sp, #16
 358 00a8 1048     		ldr	r0, .L21+16
 359              	.LVL11:
 144:Core/Src/spi.c **** 
ARM GAS  /tmp/ccQPO0Fr.s 			page 11


 360              		.loc 1 144 5 is_stmt 0 view .LVU118
 361 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 362              	.LVL12:
 148:Core/Src/spi.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 363              		.loc 1 148 5 is_stmt 1 view .LVU119
 148:Core/Src/spi.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 364              		.loc 1 148 27 is_stmt 0 view .LVU120
 365 00ae 1048     		ldr	r0, .L21+20
 366 00b0 104B     		ldr	r3, .L21+24
 367 00b2 0360     		str	r3, [r0]
 149:Core/Src/spi.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 368              		.loc 1 149 5 is_stmt 1 view .LVU121
 149:Core/Src/spi.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 369              		.loc 1 149 33 is_stmt 0 view .LVU122
 370 00b4 1023     		movs	r3, #16
 371 00b6 4360     		str	r3, [r0, #4]
 150:Core/Src/spi.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 372              		.loc 1 150 5 is_stmt 1 view .LVU123
 150:Core/Src/spi.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 373              		.loc 1 150 33 is_stmt 0 view .LVU124
 374 00b8 0023     		movs	r3, #0
 375 00ba 8360     		str	r3, [r0, #8]
 151:Core/Src/spi.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 376              		.loc 1 151 5 is_stmt 1 view .LVU125
 151:Core/Src/spi.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 377              		.loc 1 151 30 is_stmt 0 view .LVU126
 378 00bc 8022     		movs	r2, #128
 379 00be C260     		str	r2, [r0, #12]
 152:Core/Src/spi.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 380              		.loc 1 152 5 is_stmt 1 view .LVU127
 152:Core/Src/spi.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 381              		.loc 1 152 43 is_stmt 0 view .LVU128
 382 00c0 0361     		str	r3, [r0, #16]
 153:Core/Src/spi.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 383              		.loc 1 153 5 is_stmt 1 view .LVU129
 153:Core/Src/spi.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 384              		.loc 1 153 40 is_stmt 0 view .LVU130
 385 00c2 4361     		str	r3, [r0, #20]
 154:Core/Src/spi.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 386              		.loc 1 154 5 is_stmt 1 view .LVU131
 154:Core/Src/spi.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 387              		.loc 1 154 28 is_stmt 0 view .LVU132
 388 00c4 8361     		str	r3, [r0, #24]
 155:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 389              		.loc 1 155 5 is_stmt 1 view .LVU133
 155:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 390              		.loc 1 155 32 is_stmt 0 view .LVU134
 391 00c6 C361     		str	r3, [r0, #28]
 156:Core/Src/spi.c ****     {
 392              		.loc 1 156 5 is_stmt 1 view .LVU135
 156:Core/Src/spi.c ****     {
 393              		.loc 1 156 9 is_stmt 0 view .LVU136
 394 00c8 FFF7FEFF 		bl	HAL_DMA_Init
 395              	.LVL13:
 156:Core/Src/spi.c ****     {
 396              		.loc 1 156 8 view .LVU137
 397 00cc 18B9     		cbnz	r0, .L20
ARM GAS  /tmp/ccQPO0Fr.s 			page 12


 398              	.L16:
 161:Core/Src/spi.c **** 
 399              		.loc 1 161 5 is_stmt 1 view .LVU138
 161:Core/Src/spi.c **** 
 400              		.loc 1 161 5 view .LVU139
 401 00ce 084B     		ldr	r3, .L21+20
 402 00d0 A364     		str	r3, [r4, #72]
 161:Core/Src/spi.c **** 
 403              		.loc 1 161 5 view .LVU140
 404 00d2 5C62     		str	r4, [r3, #36]
 161:Core/Src/spi.c **** 
 405              		.loc 1 161 5 view .LVU141
 406              		.loc 1 167 1 is_stmt 0 view .LVU142
 407 00d4 A3E7     		b	.L13
 408              	.L20:
 158:Core/Src/spi.c ****     }
 409              		.loc 1 158 7 is_stmt 1 view .LVU143
 410 00d6 FFF7FEFF 		bl	Error_Handler
 411              	.LVL14:
 412 00da F8E7     		b	.L16
 413              	.L22:
 414              		.align	2
 415              	.L21:
 416 00dc 00300140 		.word	1073819648
 417 00e0 00380040 		.word	1073756160
 418 00e4 00100240 		.word	1073876992
 419 00e8 00080140 		.word	1073809408
 420 00ec 000C0140 		.word	1073810432
 421 00f0 00000000 		.word	.LANCHOR2
 422 00f4 58000240 		.word	1073872984
 423              		.cfi_endproc
 424              	.LFE70:
 426              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 427              		.align	1
 428              		.global	HAL_SPI_MspDeInit
 429              		.syntax unified
 430              		.thumb
 431              		.thumb_func
 433              	HAL_SPI_MspDeInit:
 434              	.LVL15:
 435              	.LFB71:
 168:Core/Src/spi.c **** 
 169:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 170:Core/Src/spi.c **** {
 436              		.loc 1 170 1 view -0
 437              		.cfi_startproc
 438              		@ args = 0, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440              		.loc 1 170 1 is_stmt 0 view .LVU145
 441 0000 10B5     		push	{r4, lr}
 442              	.LCFI6:
 443              		.cfi_def_cfa_offset 8
 444              		.cfi_offset 4, -8
 445              		.cfi_offset 14, -4
 171:Core/Src/spi.c **** 
 172:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 446              		.loc 1 172 3 is_stmt 1 view .LVU146
ARM GAS  /tmp/ccQPO0Fr.s 			page 13


 447              		.loc 1 172 15 is_stmt 0 view .LVU147
 448 0002 0368     		ldr	r3, [r0]
 449              		.loc 1 172 5 view .LVU148
 450 0004 104A     		ldr	r2, .L29
 451 0006 9342     		cmp	r3, r2
 452 0008 04D0     		beq	.L27
 453 000a 0446     		mov	r4, r0
 173:Core/Src/spi.c ****   {
 174:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 175:Core/Src/spi.c **** 
 176:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 177:Core/Src/spi.c ****     /* Peripheral clock disable */
 178:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 179:Core/Src/spi.c **** 
 180:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 181:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 182:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 183:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 184:Core/Src/spi.c ****     */
 185:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 186:Core/Src/spi.c **** 
 187:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 188:Core/Src/spi.c **** 
 189:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 190:Core/Src/spi.c ****   }
 191:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 454              		.loc 1 191 8 is_stmt 1 view .LVU149
 455              		.loc 1 191 10 is_stmt 0 view .LVU150
 456 000c 0F4A     		ldr	r2, .L29+4
 457 000e 9342     		cmp	r3, r2
 458 0010 0BD0     		beq	.L28
 459              	.LVL16:
 460              	.L23:
 192:Core/Src/spi.c ****   {
 193:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 194:Core/Src/spi.c **** 
 195:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 196:Core/Src/spi.c ****     /* Peripheral clock disable */
 197:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 198:Core/Src/spi.c **** 
 199:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 200:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 201:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 202:Core/Src/spi.c ****     */
 203:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_15);
 204:Core/Src/spi.c **** 
 205:Core/Src/spi.c ****     /* SPI2 DMA DeInit */
 206:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmatx);
 207:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 208:Core/Src/spi.c **** 
 209:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 210:Core/Src/spi.c ****   }
 211:Core/Src/spi.c **** }
 461              		.loc 1 211 1 view .LVU151
 462 0012 10BD     		pop	{r4, pc}
 463              	.LVL17:
 464              	.L27:
ARM GAS  /tmp/ccQPO0Fr.s 			page 14


 178:Core/Src/spi.c **** 
 465              		.loc 1 178 5 is_stmt 1 view .LVU152
 466 0014 02F56042 		add	r2, r2, #57344
 467 0018 9369     		ldr	r3, [r2, #24]
 468 001a 23F48053 		bic	r3, r3, #4096
 469 001e 9361     		str	r3, [r2, #24]
 185:Core/Src/spi.c **** 
 470              		.loc 1 185 5 view .LVU153
 471 0020 E021     		movs	r1, #224
 472 0022 0B48     		ldr	r0, .L29+8
 473              	.LVL18:
 185:Core/Src/spi.c **** 
 474              		.loc 1 185 5 is_stmt 0 view .LVU154
 475 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 476              	.LVL19:
 477 0028 F3E7     		b	.L23
 478              	.LVL20:
 479              	.L28:
 197:Core/Src/spi.c **** 
 480              		.loc 1 197 5 is_stmt 1 view .LVU155
 481 002a 02F5EC32 		add	r2, r2, #120832
 482 002e D369     		ldr	r3, [r2, #28]
 483 0030 23F48043 		bic	r3, r3, #16384
 484 0034 D361     		str	r3, [r2, #28]
 203:Core/Src/spi.c **** 
 485              		.loc 1 203 5 view .LVU156
 486 0036 4FF42041 		mov	r1, #40960
 487 003a 0648     		ldr	r0, .L29+12
 488              	.LVL21:
 203:Core/Src/spi.c **** 
 489              		.loc 1 203 5 is_stmt 0 view .LVU157
 490 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 491              	.LVL22:
 206:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 492              		.loc 1 206 5 is_stmt 1 view .LVU158
 493 0040 A06C     		ldr	r0, [r4, #72]
 494 0042 FFF7FEFF 		bl	HAL_DMA_DeInit
 495              	.LVL23:
 496              		.loc 1 211 1 is_stmt 0 view .LVU159
 497 0046 E4E7     		b	.L23
 498              	.L30:
 499              		.align	2
 500              	.L29:
 501 0048 00300140 		.word	1073819648
 502 004c 00380040 		.word	1073756160
 503 0050 00080140 		.word	1073809408
 504 0054 000C0140 		.word	1073810432
 505              		.cfi_endproc
 506              	.LFE71:
 508              		.global	hdma_spi2_tx
 509              		.global	hspi2
 510              		.global	hspi1
 511              		.section	.bss.hdma_spi2_tx,"aw",%nobits
 512              		.align	2
 513              		.set	.LANCHOR2,. + 0
 516              	hdma_spi2_tx:
 517 0000 00000000 		.space	68
ARM GAS  /tmp/ccQPO0Fr.s 			page 15


 517      00000000 
 517      00000000 
 517      00000000 
 517      00000000 
 518              		.section	.bss.hspi1,"aw",%nobits
 519              		.align	2
 520              		.set	.LANCHOR0,. + 0
 523              	hspi1:
 524 0000 00000000 		.space	88
 524      00000000 
 524      00000000 
 524      00000000 
 524      00000000 
 525              		.section	.bss.hspi2,"aw",%nobits
 526              		.align	2
 527              		.set	.LANCHOR1,. + 0
 530              	hspi2:
 531 0000 00000000 		.space	88
 531      00000000 
 531      00000000 
 531      00000000 
 531      00000000 
 532              		.text
 533              	.Letext0:
 534              		.file 2 "/home/seradya/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_de
 535              		.file 3 "/home/seradya/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint
 536              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 537              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 538              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 539              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 540              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 541              		.file 9 "Core/Inc/ssd1306.h"
 542              		.file 10 "Core/Inc/spi.h"
 543              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/ccQPO0Fr.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccQPO0Fr.s:18     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccQPO0Fr.s:24     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccQPO0Fr.s:97     .text.MX_SPI1_Init:000000000000003c $d
     /tmp/ccQPO0Fr.s:103    .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccQPO0Fr.s:109    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccQPO0Fr.s:182    .text.MX_SPI2_Init:0000000000000040 $d
     /tmp/ccQPO0Fr.s:188    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccQPO0Fr.s:194    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccQPO0Fr.s:416    .text.HAL_SPI_MspInit:00000000000000dc $d
     /tmp/ccQPO0Fr.s:427    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccQPO0Fr.s:433    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccQPO0Fr.s:501    .text.HAL_SPI_MspDeInit:0000000000000048 $d
     /tmp/ccQPO0Fr.s:516    .bss.hdma_spi2_tx:0000000000000000 hdma_spi2_tx
     /tmp/ccQPO0Fr.s:530    .bss.hspi2:0000000000000000 hspi2
     /tmp/ccQPO0Fr.s:523    .bss.hspi1:0000000000000000 hspi1
     /tmp/ccQPO0Fr.s:512    .bss.hdma_spi2_tx:0000000000000000 $d
     /tmp/ccQPO0Fr.s:519    .bss.hspi1:0000000000000000 $d
     /tmp/ccQPO0Fr.s:526    .bss.hspi2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_GPIO_DeInit
HAL_DMA_DeInit
