<stg><name>QuantumMonteCarloU50</name>


<trans_list>

<trans id="777" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="74" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="76" to="147">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="151" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="32">
<![CDATA[
codeRepl18:0 %upSpin_V_0_012122 = alloca i32 1

]]></Node>
<StgValue><ssdm name="upSpin_V_0_012122"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="32">
<![CDATA[
codeRepl18:1 %upSpin_V_1_012123 = alloca i32 1

]]></Node>
<StgValue><ssdm name="upSpin_V_1_012123"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32">
<![CDATA[
codeRepl18:2 %upSpin_V_2_012124 = alloca i32 1

]]></Node>
<StgValue><ssdm name="upSpin_V_2_012124"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32">
<![CDATA[
codeRepl18:3 %upSpin_V_3_012125 = alloca i32 1

]]></Node>
<StgValue><ssdm name="upSpin_V_3_012125"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32">
<![CDATA[
codeRepl18:4 %downSpin_V_0_012126 = alloca i32 1

]]></Node>
<StgValue><ssdm name="downSpin_V_0_012126"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32">
<![CDATA[
codeRepl18:5 %downSpin_V_1_012127 = alloca i32 1

]]></Node>
<StgValue><ssdm name="downSpin_V_1_012127"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32">
<![CDATA[
codeRepl18:6 %downSpin_V_2_012128 = alloca i32 1

]]></Node>
<StgValue><ssdm name="downSpin_V_2_012128"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32">
<![CDATA[
codeRepl18:7 %downSpin_V_3_012129 = alloca i32 1

]]></Node>
<StgValue><ssdm name="downSpin_V_3_012129"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="32">
<![CDATA[
codeRepl18:8 %stage = alloca i32 1

]]></Node>
<StgValue><ssdm name="stage"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
codeRepl18:9 %iPack_0_012114 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iPack_0_012114"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
codeRepl18:10 %iPack_1_012115 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iPack_1_012115"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
codeRepl18:11 %iPack_2_012116 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iPack_2_012116"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
codeRepl18:12 %iPack_3_012117 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iPack_3_012117"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
codeRepl18:13 %iSpin_0_012118 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iSpin_0_012118"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
codeRepl18:14 %iSpin_1_012119 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iSpin_1_012119"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
codeRepl18:15 %iSpin_2_012120 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iSpin_2_012120"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
codeRepl18:16 %iSpin_3_012121 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iSpin_3_012121"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
codeRepl18:17 %dH_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dH_0_0"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
codeRepl18:18 %dH_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dH_1_0"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
codeRepl18:19 %dH_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dH_2_0"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
codeRepl18:20 %dH_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dH_3_0"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
codeRepl18:21 %logRandLocal_0_012130 = alloca i32 1

]]></Node>
<StgValue><ssdm name="logRandLocal_0_012130"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
codeRepl18:22 %logRandLocal_1_012131 = alloca i32 1

]]></Node>
<StgValue><ssdm name="logRandLocal_1_012131"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
codeRepl18:23 %logRandLocal_2_012132 = alloca i32 1

]]></Node>
<StgValue><ssdm name="logRandLocal_2_012132"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
codeRepl18:24 %logRandLocal_3_012133 = alloca i32 1

]]></Node>
<StgValue><ssdm name="logRandLocal_3_012133"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl18:30 %trotters_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %trotters

]]></Node>
<StgValue><ssdm name="trotters_read"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:31 %dH_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="dH_0_loc"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:32 %dH_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="dH_1_loc"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:33 %dH_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="dH_2_loc"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:34 %dH_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="dH_3_loc"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:35 %iPack_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="iPack_0_1_loc"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:36 %iPack_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="iPack_1_1_loc"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:37 %iPack_2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="iPack_2_1_loc"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:38 %iPack_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="iPack_3_1_loc"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:39 %iSpin_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="iSpin_0_1_loc"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:40 %iSpin_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="iSpin_1_1_loc"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:41 %iSpin_2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="iSpin_2_1_loc"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:42 %iSpin_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="iSpin_3_1_loc"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="64">
<![CDATA[
codeRepl18:43 %upSpin_V_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="upSpin_V_0_1_loc"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="64">
<![CDATA[
codeRepl18:44 %upSpin_V_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="upSpin_V_1_1_loc"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="64">
<![CDATA[
codeRepl18:45 %upSpin_V_2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="upSpin_V_2_1_loc"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="64">
<![CDATA[
codeRepl18:46 %upSpin_V_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="upSpin_V_3_1_loc"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="64">
<![CDATA[
codeRepl18:47 %downSpin_V_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="downSpin_V_0_1_loc"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="64">
<![CDATA[
codeRepl18:48 %downSpin_V_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="downSpin_V_1_1_loc"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="64">
<![CDATA[
codeRepl18:49 %downSpin_V_2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="downSpin_V_2_1_loc"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="64">
<![CDATA[
codeRepl18:50 %downSpin_V_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="downSpin_V_3_1_loc"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:51 %dH_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="dH_0_1_loc"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:52 %dH_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="dH_1_1_loc"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:53 %dH_2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="dH_2_1_loc"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:54 %dH_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="dH_3_1_loc"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:55 %logRandLocal_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="logRandLocal_0_1_loc"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:56 %logRandLocal_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="logRandLocal_1_1_loc"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:57 %logRandLocal_2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="logRandLocal_2_1_loc"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
codeRepl18:58 %logRandLocal_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="logRandLocal_3_1_loc"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:78 %trottersLocal_V_0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_0"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:79 %trottersLocal_V_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_1"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:80 %trottersLocal_V_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_2"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:81 %trottersLocal_V_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_3"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:82 %trottersLocal_V_0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_4"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:83 %trottersLocal_V_0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_5"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:84 %trottersLocal_V_0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_6"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:85 %trottersLocal_V_0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_7"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:86 %trottersLocal_V_0_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_8"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:87 %trottersLocal_V_0_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_9"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:88 %trottersLocal_V_0_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_10"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:89 %trottersLocal_V_0_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_11"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:90 %trottersLocal_V_0_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_12"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:91 %trottersLocal_V_0_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_13"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:92 %trottersLocal_V_0_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_14"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:93 %trottersLocal_V_0_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_15"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:94 %trottersLocal_V_1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_0"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:95 %trottersLocal_V_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_1"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:96 %trottersLocal_V_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_2"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:97 %trottersLocal_V_1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_3"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:98 %trottersLocal_V_1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_4"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:99 %trottersLocal_V_1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_5"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:100 %trottersLocal_V_1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_6"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:101 %trottersLocal_V_1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_7"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:102 %trottersLocal_V_1_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_8"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:103 %trottersLocal_V_1_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_9"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:104 %trottersLocal_V_1_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_10"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:105 %trottersLocal_V_1_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_11"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:106 %trottersLocal_V_1_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_12"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:107 %trottersLocal_V_1_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_13"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:108 %trottersLocal_V_1_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_14"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:109 %trottersLocal_V_1_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_15"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:110 %trottersLocal_V_2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_0"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:111 %trottersLocal_V_2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_1"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:112 %trottersLocal_V_2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_2"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:113 %trottersLocal_V_2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_3"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:114 %trottersLocal_V_2_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_4"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:115 %trottersLocal_V_2_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_5"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:116 %trottersLocal_V_2_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_6"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:117 %trottersLocal_V_2_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_7"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:118 %trottersLocal_V_2_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_8"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:119 %trottersLocal_V_2_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_9"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:120 %trottersLocal_V_2_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_10"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:121 %trottersLocal_V_2_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_11"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:122 %trottersLocal_V_2_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_12"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:123 %trottersLocal_V_2_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_13"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:124 %trottersLocal_V_2_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_14"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:125 %trottersLocal_V_2_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_15"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:126 %trottersLocal_V_3_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_0"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:127 %trottersLocal_V_3_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_1"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:128 %trottersLocal_V_3_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_2"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:129 %trottersLocal_V_3_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_3"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:130 %trottersLocal_V_3_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_4"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:131 %trottersLocal_V_3_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_5"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:132 %trottersLocal_V_3_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_6"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:133 %trottersLocal_V_3_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_7"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:134 %trottersLocal_V_3_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_8"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:135 %trottersLocal_V_3_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_9"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:136 %trottersLocal_V_3_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_10"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:137 %trottersLocal_V_3_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_11"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:138 %trottersLocal_V_3_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_12"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:139 %trottersLocal_V_3_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_13"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:140 %trottersLocal_V_3_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_14"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="64">
<![CDATA[
codeRepl18:141 %trottersLocal_V_3_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_15"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:142 %JcoupLocal_0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_0"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:143 %JcoupLocal_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_1"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:144 %JcoupLocal_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_2"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:145 %JcoupLocal_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_3"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:146 %JcoupLocal_0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_4"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:147 %JcoupLocal_0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_5"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:148 %JcoupLocal_0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_6"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:149 %JcoupLocal_0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_7"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:150 %JcoupLocal_0_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_8"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:151 %JcoupLocal_0_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_9"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:152 %JcoupLocal_0_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_10"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:153 %JcoupLocal_0_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_11"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:154 %JcoupLocal_0_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_12"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:155 %JcoupLocal_0_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_13"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:156 %JcoupLocal_0_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_14"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:157 %JcoupLocal_0_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_15"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:158 %JcoupLocal_1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_0"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:159 %JcoupLocal_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_1"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:160 %JcoupLocal_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_2"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:161 %JcoupLocal_1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_3"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:162 %JcoupLocal_1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_4"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:163 %JcoupLocal_1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_5"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:164 %JcoupLocal_1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_6"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:165 %JcoupLocal_1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_7"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:166 %JcoupLocal_1_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_8"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:167 %JcoupLocal_1_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_9"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:168 %JcoupLocal_1_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_10"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:169 %JcoupLocal_1_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_11"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:170 %JcoupLocal_1_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_12"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:171 %JcoupLocal_1_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_13"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:172 %JcoupLocal_1_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_14"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:173 %JcoupLocal_1_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_15"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:174 %JcoupLocal_2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_0"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:175 %JcoupLocal_2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_1"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:176 %JcoupLocal_2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_2"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:177 %JcoupLocal_2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_3"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:178 %JcoupLocal_2_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_4"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:179 %JcoupLocal_2_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_5"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:180 %JcoupLocal_2_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_6"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:181 %JcoupLocal_2_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_7"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:182 %JcoupLocal_2_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_8"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:183 %JcoupLocal_2_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_9"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:184 %JcoupLocal_2_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_10"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:185 %JcoupLocal_2_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_11"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:186 %JcoupLocal_2_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_12"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:187 %JcoupLocal_2_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_13"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:188 %JcoupLocal_2_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_14"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:189 %JcoupLocal_2_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_15"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:190 %JcoupLocal_3_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_0"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:191 %JcoupLocal_3_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_1"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:192 %JcoupLocal_3_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_2"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:193 %JcoupLocal_3_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_3"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:194 %JcoupLocal_3_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_4"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:195 %JcoupLocal_3_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_5"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:196 %JcoupLocal_3_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_6"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:197 %JcoupLocal_3_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_7"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:198 %JcoupLocal_3_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_8"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:199 %JcoupLocal_3_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_9"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:200 %JcoupLocal_3_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_10"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:201 %JcoupLocal_3_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_11"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:202 %JcoupLocal_3_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_12"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:203 %JcoupLocal_3_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_13"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:204 %JcoupLocal_3_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_14"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="512" op_0_bw="64">
<![CDATA[
codeRepl18:205 %JcoupLocal_3_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_15"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl18:206 %trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %trotters_read, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
codeRepl18:214 %store_ln207 = store i13 0, i13 %stage

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="58">
<![CDATA[
codeRepl18:207 %sext_ln187 = sext i58 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln187"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
codeRepl18:208 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln187

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="410" st_id="3" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="411" st_id="4" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="412" st_id="5" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="413" st_id="6" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="414" st_id="7" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="415" st_id="8" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="416" st_id="9" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="417" st_id="10" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="418" st_id="11" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="419" st_id="12" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="420" st_id="13" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="421" st_id="14" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="422" st_id="15" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="423" st_id="16" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="424" st_id="17" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="425" st_id="18" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="426" st_id="19" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="427" st_id="20" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="428" st_id="21" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="429" st_id="22" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="430" st_id="23" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="431" st_id="24" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="432" st_id="25" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="433" st_id="26" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="434" st_id="27" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="435" st_id="28" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="436" st_id="29" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="437" st_id="30" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="438" st_id="31" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="439" st_id="32" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="440" st_id="33" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="441" st_id="34" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="442" st_id="35" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="443" st_id="36" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="444" st_id="37" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="445" st_id="38" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="446" st_id="39" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="447" st_id="40" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="448" st_id="41" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="449" st_id="42" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="450" st_id="43" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="451" st_id="44" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="452" st_id="45" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="453" st_id="46" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="454" st_id="47" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="455" st_id="48" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="456" st_id="49" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="457" st_id="50" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="458" st_id="51" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="459" st_id="52" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="460" st_id="53" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="461" st_id="54" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="462" st_id="55" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="463" st_id="56" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="464" st_id="57" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="465" st_id="58" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="466" st_id="59" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="467" st_id="60" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="468" st_id="61" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="469" st_id="62" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="470" st_id="63" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="471" st_id="64" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="472" st_id="65" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="473" st_id="66" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="474" st_id="67" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="475" st_id="68" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="476" st_id="69" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl18:27 %Jperp_read = read i32 @_ssdm_op_Read.ap_none.float, i32 %Jperp

]]></Node>
<StgValue><ssdm name="Jperp_read"/></StgValue>
</operation>

<operation id="477" st_id="69" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="478" st_id="70" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="479" st_id="70" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl18:211 %dHTunnel = fmul i32 %Jperp_read, i32 8

]]></Node>
<StgValue><ssdm name="dHTunnel"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="480" st_id="71" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
codeRepl18:209 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="481" st_id="71" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl18:211 %dHTunnel = fmul i32 %Jperp_read, i32 8

]]></Node>
<StgValue><ssdm name="dHTunnel"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="482" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="0">
<![CDATA[
codeRepl18:210 %call_ln187 = call void @QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_188_1, i512 %gmem, i58 %trunc_ln, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15

]]></Node>
<StgValue><ssdm name="call_ln187"/></StgValue>
</operation>

<operation id="483" st_id="72" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl18:211 %dHTunnel = fmul i32 %Jperp_read, i32 8

]]></Node>
<StgValue><ssdm name="dHTunnel"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="484" st_id="73" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl18:25 %logRand_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %logRand

]]></Node>
<StgValue><ssdm name="logRand_read"/></StgValue>
</operation>

<operation id="485" st_id="73" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl18:26 %Beta_read = read i32 @_ssdm_op_Read.ap_none.float, i32 %Beta

]]></Node>
<StgValue><ssdm name="Beta_read"/></StgValue>
</operation>

<operation id="486" st_id="73" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl18:28 %h_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %h

]]></Node>
<StgValue><ssdm name="h_read"/></StgValue>
</operation>

<operation id="487" st_id="73" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl18:29 %Jcoup_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %Jcoup

]]></Node>
<StgValue><ssdm name="Jcoup_read"/></StgValue>
</operation>

<operation id="488" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl18:59 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="489" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl18:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="490" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl18:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_0, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty, void @empty_8, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="491" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl18:62 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="492" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl18:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %trotters, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_4, void @empty_20, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="493" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl18:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %trotters, void @empty_14, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="494" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl18:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Jcoup, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_4, void @empty_13, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="495" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl18:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Jcoup, void @empty_14, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="496" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl18:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="497" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl18:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h, void @empty_14, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="498" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl18:69 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Jperp

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="499" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl18:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Jperp, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_4, void @empty_1, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="500" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl18:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Jperp, void @empty_14, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="501" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl18:72 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Beta

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="502" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl18:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Beta, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_4, void @empty_21, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="503" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl18:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Beta, void @empty_14, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="504" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl18:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %logRand, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="505" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl18:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %logRand, void @empty_14, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="506" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl18:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="507" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="0">
<![CDATA[
codeRepl18:210 %call_ln187 = call void @QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_188_1, i512 %gmem, i58 %trunc_ln, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15

]]></Node>
<StgValue><ssdm name="call_ln187"/></StgValue>
</operation>

<operation id="508" st_id="73" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl18:211 %dHTunnel = fmul i32 %Jperp_read, i32 8

]]></Node>
<StgValue><ssdm name="dHTunnel"/></StgValue>
</operation>

<operation id="509" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="64">
<![CDATA[
codeRepl18:212 %trunc_ln227 = trunc i64 %h_read

]]></Node>
<StgValue><ssdm name="trunc_ln227"/></StgValue>
</operation>

<operation id="510" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="64">
<![CDATA[
codeRepl18:213 %trunc_ln228 = trunc i64 %logRand_read

]]></Node>
<StgValue><ssdm name="trunc_ln228"/></StgValue>
</operation>

<operation id="511" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
codeRepl18:215 %br_ln207 = br void

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="512" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0 %stage_1 = load i13 %stage

]]></Node>
<StgValue><ssdm name="stage_1"/></StgValue>
</operation>

<operation id="513" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1 %icmp_ln207 = icmp_eq  i13 %stage_1, i13 4099

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="514" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_133 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4099, i64 4099, i64 4099

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="515" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3 %add_ln207 = add i13 %stage_1, i13 1

]]></Node>
<StgValue><ssdm name="add_ln207"/></StgValue>
</operation>

<operation id="516" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln207 = br i1 %icmp_ln207, void %.split14, void %codeRepl23

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="517" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1">
<![CDATA[
.split14:0 %upSpin_V_0_012122_load = load i1 %upSpin_V_0_012122

]]></Node>
<StgValue><ssdm name="upSpin_V_0_012122_load"/></StgValue>
</operation>

<operation id="518" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1">
<![CDATA[
.split14:1 %upSpin_V_1_012123_load = load i1 %upSpin_V_1_012123

]]></Node>
<StgValue><ssdm name="upSpin_V_1_012123_load"/></StgValue>
</operation>

<operation id="519" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1">
<![CDATA[
.split14:2 %upSpin_V_2_012124_load = load i1 %upSpin_V_2_012124

]]></Node>
<StgValue><ssdm name="upSpin_V_2_012124_load"/></StgValue>
</operation>

<operation id="520" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1">
<![CDATA[
.split14:3 %upSpin_V_3_012125_load = load i1 %upSpin_V_3_012125

]]></Node>
<StgValue><ssdm name="upSpin_V_3_012125_load"/></StgValue>
</operation>

<operation id="521" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1">
<![CDATA[
.split14:4 %downSpin_V_0_012126_load = load i1 %downSpin_V_0_012126

]]></Node>
<StgValue><ssdm name="downSpin_V_0_012126_load"/></StgValue>
</operation>

<operation id="522" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1">
<![CDATA[
.split14:5 %downSpin_V_1_012127_load = load i1 %downSpin_V_1_012127

]]></Node>
<StgValue><ssdm name="downSpin_V_1_012127_load"/></StgValue>
</operation>

<operation id="523" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1">
<![CDATA[
.split14:6 %downSpin_V_2_012128_load = load i1 %downSpin_V_2_012128

]]></Node>
<StgValue><ssdm name="downSpin_V_2_012128_load"/></StgValue>
</operation>

<operation id="524" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1">
<![CDATA[
.split14:7 %downSpin_V_3_012129_load = load i1 %downSpin_V_3_012129

]]></Node>
<StgValue><ssdm name="downSpin_V_3_012129_load"/></StgValue>
</operation>

<operation id="525" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
.split14:8 %iPack_0_012114_load = load i32 %iPack_0_012114

]]></Node>
<StgValue><ssdm name="iPack_0_012114_load"/></StgValue>
</operation>

<operation id="526" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
.split14:9 %iPack_1_012115_load = load i32 %iPack_1_012115

]]></Node>
<StgValue><ssdm name="iPack_1_012115_load"/></StgValue>
</operation>

<operation id="527" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
.split14:10 %iPack_2_012116_load = load i32 %iPack_2_012116

]]></Node>
<StgValue><ssdm name="iPack_2_012116_load"/></StgValue>
</operation>

<operation id="528" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
.split14:11 %iPack_3_012117_load = load i32 %iPack_3_012117

]]></Node>
<StgValue><ssdm name="iPack_3_012117_load"/></StgValue>
</operation>

<operation id="529" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
.split14:12 %iSpin_0_012118_load = load i32 %iSpin_0_012118

]]></Node>
<StgValue><ssdm name="iSpin_0_012118_load"/></StgValue>
</operation>

<operation id="530" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
.split14:13 %iSpin_1_012119_load = load i32 %iSpin_1_012119

]]></Node>
<StgValue><ssdm name="iSpin_1_012119_load"/></StgValue>
</operation>

<operation id="531" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
.split14:14 %iSpin_2_012120_load = load i32 %iSpin_2_012120

]]></Node>
<StgValue><ssdm name="iSpin_2_012120_load"/></StgValue>
</operation>

<operation id="532" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
.split14:15 %iSpin_3_012121_load = load i32 %iSpin_3_012121

]]></Node>
<StgValue><ssdm name="iSpin_3_012121_load"/></StgValue>
</operation>

<operation id="533" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
.split14:16 %dH_0_0_load = load i32 %dH_0_0

]]></Node>
<StgValue><ssdm name="dH_0_0_load"/></StgValue>
</operation>

<operation id="534" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
.split14:17 %dH_1_0_load = load i32 %dH_1_0

]]></Node>
<StgValue><ssdm name="dH_1_0_load"/></StgValue>
</operation>

<operation id="535" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
.split14:18 %dH_2_0_load = load i32 %dH_2_0

]]></Node>
<StgValue><ssdm name="dH_2_0_load"/></StgValue>
</operation>

<operation id="536" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
.split14:19 %dH_3_0_load = load i32 %dH_3_0

]]></Node>
<StgValue><ssdm name="dH_3_0_load"/></StgValue>
</operation>

<operation id="537" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
.split14:20 %logRandLocal_0_012130_load = load i32 %logRandLocal_0_012130

]]></Node>
<StgValue><ssdm name="logRandLocal_0_012130_load"/></StgValue>
</operation>

<operation id="538" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
.split14:21 %logRandLocal_1_012131_load = load i32 %logRandLocal_1_012131

]]></Node>
<StgValue><ssdm name="logRandLocal_1_012131_load"/></StgValue>
</operation>

<operation id="539" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
.split14:22 %logRandLocal_2_012132_load = load i32 %logRandLocal_2_012132

]]></Node>
<StgValue><ssdm name="logRandLocal_2_012132_load"/></StgValue>
</operation>

<operation id="540" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
.split14:23 %logRandLocal_3_012133_load = load i32 %logRandLocal_3_012133

]]></Node>
<StgValue><ssdm name="logRandLocal_3_012133_load"/></StgValue>
</operation>

<operation id="541" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="13">
<![CDATA[
.split14:24 %trunc_ln207 = trunc i13 %stage_1

]]></Node>
<StgValue><ssdm name="trunc_ln207"/></StgValue>
</operation>

<operation id="542" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="64" op_26_bw="512" op_27_bw="6" op_28_bw="64" op_29_bw="6" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="12" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="1" op_104_bw="1" op_105_bw="1" op_106_bw="1" op_107_bw="1" op_108_bw="1" op_109_bw="1" op_110_bw="1" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="0" op_120_bw="0" op_121_bw="0">
<![CDATA[
.split14:26 %call_ln228 = call void @QuantumMonteCarloU50_Pipeline_UPDATE_INPUT_STATE, i32 %logRandLocal_3_012133_load, i32 %logRandLocal_2_012132_load, i32 %logRandLocal_1_012131_load, i32 %logRandLocal_0_012130_load, i32 %dH_3_0_load, i32 %dH_2_0_load, i32 %dH_1_0_load, i32 %dH_0_0_load, i1 %downSpin_V_3_012129_load, i1 %downSpin_V_2_012128_load, i1 %downSpin_V_1_012127_load, i1 %downSpin_V_0_012126_load, i1 %upSpin_V_3_012125_load, i1 %upSpin_V_2_012124_load, i1 %upSpin_V_1_012123_load, i1 %upSpin_V_0_012122_load, i32 %iSpin_3_012121_load, i32 %iSpin_2_012120_load, i32 %iSpin_1_012119_load, i32 %iSpin_0_012118_load, i32 %iPack_3_012117_load, i32 %iPack_2_012116_load, i32 %iPack_1_012115_load, i32 %iPack_0_012114_load, i64 %logRand_read, i512 %gmem, i6 %trunc_ln228, i64 %h_read, i6 %trunc_ln227, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15, i12 %trunc_ln207, i32 %logRandLocal_3_1_loc, i32 %logRandLocal_2_1_loc, i32 %logRandLocal_1_1_loc, i32 %logRandLocal_0_1_loc, i32 %dH_3_1_loc, i32 %dH_2_1_loc, i32 %dH_1_1_loc, i32 %dH_0_1_loc, i1 %downSpin_V_3_1_loc, i1 %downSpin_V_2_1_loc, i1 %downSpin_V_1_1_loc, i1 %downSpin_V_0_1_loc, i1 %upSpin_V_3_1_loc, i1 %upSpin_V_2_1_loc, i1 %upSpin_V_1_1_loc, i1 %upSpin_V_0_1_loc, i32 %iSpin_3_1_loc, i32 %iSpin_2_1_loc, i32 %iSpin_1_1_loc, i32 %iSpin_0_1_loc, i32 %iPack_3_1_loc, i32 %iPack_2_1_loc, i32 %iPack_1_1_loc, i32 %iPack_0_1_loc

]]></Node>
<StgValue><ssdm name="call_ln228"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="543" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="64" op_26_bw="512" op_27_bw="6" op_28_bw="64" op_29_bw="6" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="12" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="1" op_104_bw="1" op_105_bw="1" op_106_bw="1" op_107_bw="1" op_108_bw="1" op_109_bw="1" op_110_bw="1" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="0" op_120_bw="0" op_121_bw="0">
<![CDATA[
.split14:26 %call_ln228 = call void @QuantumMonteCarloU50_Pipeline_UPDATE_INPUT_STATE, i32 %logRandLocal_3_012133_load, i32 %logRandLocal_2_012132_load, i32 %logRandLocal_1_012131_load, i32 %logRandLocal_0_012130_load, i32 %dH_3_0_load, i32 %dH_2_0_load, i32 %dH_1_0_load, i32 %dH_0_0_load, i1 %downSpin_V_3_012129_load, i1 %downSpin_V_2_012128_load, i1 %downSpin_V_1_012127_load, i1 %downSpin_V_0_012126_load, i1 %upSpin_V_3_012125_load, i1 %upSpin_V_2_012124_load, i1 %upSpin_V_1_012123_load, i1 %upSpin_V_0_012122_load, i32 %iSpin_3_012121_load, i32 %iSpin_2_012120_load, i32 %iSpin_1_012119_load, i32 %iSpin_0_012118_load, i32 %iPack_3_012117_load, i32 %iPack_2_012116_load, i32 %iPack_1_012115_load, i32 %iPack_0_012114_load, i64 %logRand_read, i512 %gmem, i6 %trunc_ln228, i64 %h_read, i6 %trunc_ln227, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15, i12 %trunc_ln207, i32 %logRandLocal_3_1_loc, i32 %logRandLocal_2_1_loc, i32 %logRandLocal_1_1_loc, i32 %logRandLocal_0_1_loc, i32 %dH_3_1_loc, i32 %dH_2_1_loc, i32 %dH_1_1_loc, i32 %dH_0_1_loc, i1 %downSpin_V_3_1_loc, i1 %downSpin_V_2_1_loc, i1 %downSpin_V_1_1_loc, i1 %downSpin_V_0_1_loc, i1 %upSpin_V_3_1_loc, i1 %upSpin_V_2_1_loc, i1 %upSpin_V_1_1_loc, i1 %upSpin_V_0_1_loc, i32 %iSpin_3_1_loc, i32 %iSpin_2_1_loc, i32 %iSpin_1_1_loc, i32 %iSpin_0_1_loc, i32 %iPack_3_1_loc, i32 %iPack_2_1_loc, i32 %iPack_1_1_loc, i32 %iPack_0_1_loc

]]></Node>
<StgValue><ssdm name="call_ln228"/></StgValue>
</operation>

<operation id="544" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="27" op_0_bw="27" op_1_bw="13" op_2_bw="14">
<![CDATA[
.split14:55 %shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i13.i14, i13 %stage_1, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="545" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="27">
<![CDATA[
.split14:56 %zext_ln213 = zext i27 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="546" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:57 %add_ln213 = add i64 %zext_ln213, i64 %Jcoup_read

]]></Node>
<StgValue><ssdm name="add_ln213"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="547" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:25 %specloopname_ln207 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln207"/></StgValue>
</operation>

<operation id="548" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split14:27 %logRandLocal_3_1_loc_load = load i32 %logRandLocal_3_1_loc

]]></Node>
<StgValue><ssdm name="logRandLocal_3_1_loc_load"/></StgValue>
</operation>

<operation id="549" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split14:28 %logRandLocal_2_1_loc_load = load i32 %logRandLocal_2_1_loc

]]></Node>
<StgValue><ssdm name="logRandLocal_2_1_loc_load"/></StgValue>
</operation>

<operation id="550" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split14:29 %logRandLocal_1_1_loc_load = load i32 %logRandLocal_1_1_loc

]]></Node>
<StgValue><ssdm name="logRandLocal_1_1_loc_load"/></StgValue>
</operation>

<operation id="551" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split14:30 %logRandLocal_0_1_loc_load = load i32 %logRandLocal_0_1_loc

]]></Node>
<StgValue><ssdm name="logRandLocal_0_1_loc_load"/></StgValue>
</operation>

<operation id="552" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split14:31 %dH_3_1_loc_load = load i32 %dH_3_1_loc

]]></Node>
<StgValue><ssdm name="dH_3_1_loc_load"/></StgValue>
</operation>

<operation id="553" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split14:32 %dH_2_1_loc_load = load i32 %dH_2_1_loc

]]></Node>
<StgValue><ssdm name="dH_2_1_loc_load"/></StgValue>
</operation>

<operation id="554" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split14:33 %dH_1_1_loc_load = load i32 %dH_1_1_loc

]]></Node>
<StgValue><ssdm name="dH_1_1_loc_load"/></StgValue>
</operation>

<operation id="555" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split14:34 %dH_0_1_loc_load = load i32 %dH_0_1_loc

]]></Node>
<StgValue><ssdm name="dH_0_1_loc_load"/></StgValue>
</operation>

<operation id="556" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.split14:35 %downSpin_V_3_1_loc_load = load i1 %downSpin_V_3_1_loc

]]></Node>
<StgValue><ssdm name="downSpin_V_3_1_loc_load"/></StgValue>
</operation>

<operation id="557" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.split14:36 %downSpin_V_2_1_loc_load = load i1 %downSpin_V_2_1_loc

]]></Node>
<StgValue><ssdm name="downSpin_V_2_1_loc_load"/></StgValue>
</operation>

<operation id="558" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.split14:37 %downSpin_V_1_1_loc_load = load i1 %downSpin_V_1_1_loc

]]></Node>
<StgValue><ssdm name="downSpin_V_1_1_loc_load"/></StgValue>
</operation>

<operation id="559" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.split14:38 %downSpin_V_0_1_loc_load = load i1 %downSpin_V_0_1_loc

]]></Node>
<StgValue><ssdm name="downSpin_V_0_1_loc_load"/></StgValue>
</operation>

<operation id="560" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.split14:39 %upSpin_V_3_1_loc_load = load i1 %upSpin_V_3_1_loc

]]></Node>
<StgValue><ssdm name="upSpin_V_3_1_loc_load"/></StgValue>
</operation>

<operation id="561" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.split14:40 %upSpin_V_2_1_loc_load = load i1 %upSpin_V_2_1_loc

]]></Node>
<StgValue><ssdm name="upSpin_V_2_1_loc_load"/></StgValue>
</operation>

<operation id="562" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.split14:41 %upSpin_V_1_1_loc_load = load i1 %upSpin_V_1_1_loc

]]></Node>
<StgValue><ssdm name="upSpin_V_1_1_loc_load"/></StgValue>
</operation>

<operation id="563" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.split14:42 %upSpin_V_0_1_loc_load = load i1 %upSpin_V_0_1_loc

]]></Node>
<StgValue><ssdm name="upSpin_V_0_1_loc_load"/></StgValue>
</operation>

<operation id="564" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split14:43 %iSpin_3_1_loc_load = load i32 %iSpin_3_1_loc

]]></Node>
<StgValue><ssdm name="iSpin_3_1_loc_load"/></StgValue>
</operation>

<operation id="565" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split14:44 %iSpin_2_1_loc_load = load i32 %iSpin_2_1_loc

]]></Node>
<StgValue><ssdm name="iSpin_2_1_loc_load"/></StgValue>
</operation>

<operation id="566" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split14:45 %iSpin_1_1_loc_load = load i32 %iSpin_1_1_loc

]]></Node>
<StgValue><ssdm name="iSpin_1_1_loc_load"/></StgValue>
</operation>

<operation id="567" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split14:46 %iSpin_0_1_loc_load = load i32 %iSpin_0_1_loc

]]></Node>
<StgValue><ssdm name="iSpin_0_1_loc_load"/></StgValue>
</operation>

<operation id="568" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split14:47 %iPack_3_1_loc_load = load i32 %iPack_3_1_loc

]]></Node>
<StgValue><ssdm name="iPack_3_1_loc_load"/></StgValue>
</operation>

<operation id="569" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split14:48 %iPack_2_1_loc_load = load i32 %iPack_2_1_loc

]]></Node>
<StgValue><ssdm name="iPack_2_1_loc_load"/></StgValue>
</operation>

<operation id="570" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split14:49 %iPack_1_1_loc_load = load i32 %iPack_1_1_loc

]]></Node>
<StgValue><ssdm name="iPack_1_1_loc_load"/></StgValue>
</operation>

<operation id="571" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split14:50 %iPack_0_1_loc_load = load i32 %iPack_0_1_loc

]]></Node>
<StgValue><ssdm name="iPack_0_1_loc_load"/></StgValue>
</operation>

<operation id="572" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="32">
<![CDATA[
.split14:51 %empty_134 = trunc i32 %iPack_3_1_loc_load

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="573" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="32">
<![CDATA[
.split14:52 %empty_135 = trunc i32 %iPack_2_1_loc_load

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="574" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="32">
<![CDATA[
.split14:53 %empty_136 = trunc i32 %iPack_1_1_loc_load

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="575" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="32">
<![CDATA[
.split14:54 %empty_137 = trunc i32 %iPack_0_1_loc_load

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="576" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
.split14:58 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %stage_1, i32 12

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="577" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split14:59 %xor_ln232 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln232"/></StgValue>
</operation>

<operation id="578" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.split14:60 %store_ln232 = store i1 %downSpin_V_3_1_loc_load, i1 %downSpin_V_3_012129

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="579" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.split14:61 %store_ln232 = store i1 %downSpin_V_2_1_loc_load, i1 %downSpin_V_2_012128

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="580" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.split14:62 %store_ln232 = store i1 %downSpin_V_1_1_loc_load, i1 %downSpin_V_1_012127

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="581" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.split14:63 %store_ln232 = store i1 %downSpin_V_0_1_loc_load, i1 %downSpin_V_0_012126

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="582" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.split14:64 %store_ln232 = store i1 %upSpin_V_3_1_loc_load, i1 %upSpin_V_3_012125

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="583" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.split14:65 %store_ln232 = store i1 %upSpin_V_2_1_loc_load, i1 %upSpin_V_2_012124

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="584" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.split14:66 %store_ln232 = store i1 %upSpin_V_1_1_loc_load, i1 %upSpin_V_1_012123

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="585" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.split14:67 %store_ln232 = store i1 %upSpin_V_0_1_loc_load, i1 %upSpin_V_0_012122

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="586" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split14:68 %br_ln232 = br i1 %tmp, void %codeRepl20, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>

<operation id="587" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl20:0 %trunc_ln9 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln213, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="588" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="58">
<![CDATA[
codeRepl20:1 %sext_ln234 = sext i58 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln234"/></StgValue>
</operation>

<operation id="589" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
codeRepl20:2 %gmem_addr_2 = getelementptr i512 %gmem, i64 %sext_ln234

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="590" st_id="76" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="591" st_id="77" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="592" st_id="78" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="593" st_id="79" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="594" st_id="80" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="595" st_id="81" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="596" st_id="82" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="597" st_id="83" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="598" st_id="84" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="599" st_id="85" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="600" st_id="86" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="601" st_id="87" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="602" st_id="88" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="603" st_id="89" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="604" st_id="90" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="605" st_id="91" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="606" st_id="92" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="607" st_id="93" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="608" st_id="94" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="609" st_id="95" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="610" st_id="96" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="611" st_id="97" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="612" st_id="98" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="613" st_id="99" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="614" st_id="100" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="615" st_id="101" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="616" st_id="102" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="617" st_id="103" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="618" st_id="104" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="619" st_id="105" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="620" st_id="106" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="621" st_id="107" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="622" st_id="108" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="623" st_id="109" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="624" st_id="110" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="625" st_id="111" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="626" st_id="112" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="627" st_id="113" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="628" st_id="114" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="629" st_id="115" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="630" st_id="116" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="631" st_id="117" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="632" st_id="118" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="633" st_id="119" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="634" st_id="120" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="635" st_id="121" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="636" st_id="122" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="637" st_id="123" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="638" st_id="124" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="639" st_id="125" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="640" st_id="126" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="641" st_id="127" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="642" st_id="128" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="643" st_id="129" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="644" st_id="130" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="645" st_id="131" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="646" st_id="132" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="647" st_id="133" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="648" st_id="134" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="649" st_id="135" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="650" st_id="136" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="651" st_id="137" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="652" st_id="138" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="653" st_id="139" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="654" st_id="140" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="655" st_id="141" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="656" st_id="142" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="657" st_id="143" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="658" st_id="144" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="659" st_id="145" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:3 %empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="660" st_id="146" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="512" op_4_bw="512" op_5_bw="512" op_6_bw="512" op_7_bw="512" op_8_bw="512" op_9_bw="512" op_10_bw="512" op_11_bw="512" op_12_bw="512" op_13_bw="512" op_14_bw="512" op_15_bw="512" op_16_bw="512" op_17_bw="512" op_18_bw="512" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
codeRepl20:4 %call_ln234 = call void @QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP, i512 %gmem, i58 %trunc_ln9, i512 %JcoupLocal_0_0, i512 %JcoupLocal_0_1, i512 %JcoupLocal_0_2, i512 %JcoupLocal_0_3, i512 %JcoupLocal_0_4, i512 %JcoupLocal_0_5, i512 %JcoupLocal_0_6, i512 %JcoupLocal_0_7, i512 %JcoupLocal_0_8, i512 %JcoupLocal_0_9, i512 %JcoupLocal_0_10, i512 %JcoupLocal_0_11, i512 %JcoupLocal_0_12, i512 %JcoupLocal_0_13, i512 %JcoupLocal_0_14, i512 %JcoupLocal_0_15

]]></Node>
<StgValue><ssdm name="call_ln234"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="661" st_id="147" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="512" op_4_bw="512" op_5_bw="512" op_6_bw="512" op_7_bw="512" op_8_bw="512" op_9_bw="512" op_10_bw="512" op_11_bw="512" op_12_bw="512" op_13_bw="512" op_14_bw="512" op_15_bw="512" op_16_bw="512" op_17_bw="512" op_18_bw="512" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
codeRepl20:4 %call_ln234 = call void @QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP, i512 %gmem, i58 %trunc_ln9, i512 %JcoupLocal_0_0, i512 %JcoupLocal_0_1, i512 %JcoupLocal_0_2, i512 %JcoupLocal_0_3, i512 %JcoupLocal_0_4, i512 %JcoupLocal_0_5, i512 %JcoupLocal_0_6, i512 %JcoupLocal_0_7, i512 %JcoupLocal_0_8, i512 %JcoupLocal_0_9, i512 %JcoupLocal_0_10, i512 %JcoupLocal_0_11, i512 %JcoupLocal_0_12, i512 %JcoupLocal_0_13, i512 %JcoupLocal_0_14, i512 %JcoupLocal_0_15

]]></Node>
<StgValue><ssdm name="call_ln234"/></StgValue>
</operation>

<operation id="662" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
codeRepl20:5 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="663" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:18 %store_ln0 = store i32 %logRandLocal_3_1_loc_load, i32 %logRandLocal_3_012133

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="664" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:19 %store_ln0 = store i32 %logRandLocal_2_1_loc_load, i32 %logRandLocal_2_012132

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="665" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:20 %store_ln0 = store i32 %logRandLocal_1_1_loc_load, i32 %logRandLocal_1_012131

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="666" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:21 %store_ln0 = store i32 %logRandLocal_0_1_loc_load, i32 %logRandLocal_0_012130

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="667" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:26 %store_ln0 = store i32 %iSpin_3_1_loc_load, i32 %iSpin_3_012121

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="668" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:27 %store_ln0 = store i32 %iSpin_2_1_loc_load, i32 %iSpin_2_012120

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="669" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:28 %store_ln0 = store i32 %iSpin_1_1_loc_load, i32 %iSpin_1_012119

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="670" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:29 %store_ln0 = store i32 %iSpin_0_1_loc_load, i32 %iSpin_0_012118

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="671" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:30 %store_ln0 = store i32 %iPack_3_1_loc_load, i32 %iPack_3_012117

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="672" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:31 %store_ln0 = store i32 %iPack_2_1_loc_load, i32 %iPack_2_012116

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="673" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:32 %store_ln0 = store i32 %iPack_1_1_loc_load, i32 %iPack_1_012115

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="674" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:33 %store_ln0 = store i32 %iPack_0_1_loc_load, i32 %iPack_0_012114

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="675" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit:34 %store_ln207 = store i13 %add_ln207, i13 %stage

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="676" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit:0 %cmp91_1 = icmp_ne  i13 %stage_1, i13 0

]]></Node>
<StgValue><ssdm name="cmp91_1"/></StgValue>
</operation>

<operation id="677" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit:1 %cmp93_1 = icmp_ult  i13 %stage_1, i13 4097

]]></Node>
<StgValue><ssdm name="cmp93_1"/></StgValue>
</operation>

<operation id="678" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:2 %inside_1 = and i1 %cmp91_1, i1 %cmp93_1

]]></Node>
<StgValue><ssdm name="inside_1"/></StgValue>
</operation>

<operation id="679" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:3 %tmp_964 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %stage_1, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="tmp_964"/></StgValue>
</operation>

<operation id="680" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:4 %icmp = icmp_ne  i12 %tmp_964, i12 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="681" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit:5 %cmp93_2 = icmp_ult  i13 %stage_1, i13 4098

]]></Node>
<StgValue><ssdm name="cmp93_2"/></StgValue>
</operation>

<operation id="682" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:6 %inside_2 = and i1 %icmp, i1 %cmp93_2

]]></Node>
<StgValue><ssdm name="inside_2"/></StgValue>
</operation>

<operation id="683" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit:7 %inside_3 = icmp_ugt  i13 %stage_1, i13 2

]]></Node>
<StgValue><ssdm name="inside_3"/></StgValue>
</operation>

<operation id="684" st_id="148" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="16" op_6_bw="512" op_7_bw="16" op_8_bw="512" op_9_bw="16" op_10_bw="512" op_11_bw="16" op_12_bw="512" op_13_bw="16" op_14_bw="512" op_15_bw="16" op_16_bw="512" op_17_bw="16" op_18_bw="512" op_19_bw="16" op_20_bw="512" op_21_bw="16" op_22_bw="512" op_23_bw="16" op_24_bw="512" op_25_bw="16" op_26_bw="512" op_27_bw="16" op_28_bw="512" op_29_bw="16" op_30_bw="512" op_31_bw="16" op_32_bw="512" op_33_bw="16" op_34_bw="512" op_35_bw="16" op_36_bw="512" op_37_bw="1" op_38_bw="16" op_39_bw="512" op_40_bw="16" op_41_bw="512" op_42_bw="16" op_43_bw="512" op_44_bw="16" op_45_bw="512" op_46_bw="16" op_47_bw="512" op_48_bw="16" op_49_bw="512" op_50_bw="16" op_51_bw="512" op_52_bw="16" op_53_bw="512" op_54_bw="16" op_55_bw="512" op_56_bw="16" op_57_bw="512" op_58_bw="16" op_59_bw="512" op_60_bw="16" op_61_bw="512" op_62_bw="16" op_63_bw="512" op_64_bw="16" op_65_bw="512" op_66_bw="16" op_67_bw="512" op_68_bw="16" op_69_bw="512" op_70_bw="1" op_71_bw="16" op_72_bw="512" op_73_bw="16" op_74_bw="512" op_75_bw="16" op_76_bw="512" op_77_bw="16" op_78_bw="512" op_79_bw="16" op_80_bw="512" op_81_bw="16" op_82_bw="512" op_83_bw="16" op_84_bw="512" op_85_bw="16" op_86_bw="512" op_87_bw="16" op_88_bw="512" op_89_bw="16" op_90_bw="512" op_91_bw="16" op_92_bw="512" op_93_bw="16" op_94_bw="512" op_95_bw="16" op_96_bw="512" op_97_bw="16" op_98_bw="512" op_99_bw="16" op_100_bw="512" op_101_bw="16" op_102_bw="512" op_103_bw="1" op_104_bw="16" op_105_bw="512" op_106_bw="16" op_107_bw="512" op_108_bw="16" op_109_bw="512" op_110_bw="16" op_111_bw="512" op_112_bw="16" op_113_bw="512" op_114_bw="16" op_115_bw="512" op_116_bw="16" op_117_bw="512" op_118_bw="16" op_119_bw="512" op_120_bw="16" op_121_bw="512" op_122_bw="16" op_123_bw="512" op_124_bw="16" op_125_bw="512" op_126_bw="16" op_127_bw="512" op_128_bw="16" op_129_bw="512" op_130_bw="16" op_131_bw="512" op_132_bw="16" op_133_bw="512" op_134_bw="16" op_135_bw="512" op_136_bw="1" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0">
<![CDATA[
.loopexit:8 %call_ln232 = call void @QuantumMonteCarloU50_Pipeline_LOOP_STEP, i32 %dH_3_1_loc_load, i32 %dH_2_1_loc_load, i32 %dH_1_1_loc_load, i32 %dH_0_1_loc_load, i16 %trottersLocal_V_0_0, i512 %JcoupLocal_0_0, i16 %trottersLocal_V_0_1, i512 %JcoupLocal_0_1, i16 %trottersLocal_V_0_2, i512 %JcoupLocal_0_2, i16 %trottersLocal_V_0_3, i512 %JcoupLocal_0_3, i16 %trottersLocal_V_0_4, i512 %JcoupLocal_0_4, i16 %trottersLocal_V_0_5, i512 %JcoupLocal_0_5, i16 %trottersLocal_V_0_6, i512 %JcoupLocal_0_6, i16 %trottersLocal_V_0_7, i512 %JcoupLocal_0_7, i16 %trottersLocal_V_0_8, i512 %JcoupLocal_0_8, i16 %trottersLocal_V_0_9, i512 %JcoupLocal_0_9, i16 %trottersLocal_V_0_10, i512 %JcoupLocal_0_10, i16 %trottersLocal_V_0_11, i512 %JcoupLocal_0_11, i16 %trottersLocal_V_0_12, i512 %JcoupLocal_0_12, i16 %trottersLocal_V_0_13, i512 %JcoupLocal_0_13, i16 %trottersLocal_V_0_14, i512 %JcoupLocal_0_14, i16 %trottersLocal_V_0_15, i512 %JcoupLocal_0_15, i1 %xor_ln232, i16 %trottersLocal_V_1_0, i512 %JcoupLocal_1_0, i16 %trottersLocal_V_1_1, i512 %JcoupLocal_1_1, i16 %trottersLocal_V_1_2, i512 %JcoupLocal_1_2, i16 %trottersLocal_V_1_3, i512 %JcoupLocal_1_3, i16 %trottersLocal_V_1_4, i512 %JcoupLocal_1_4, i16 %trottersLocal_V_1_5, i512 %JcoupLocal_1_5, i16 %trottersLocal_V_1_6, i512 %JcoupLocal_1_6, i16 %trottersLocal_V_1_7, i512 %JcoupLocal_1_7, i16 %trottersLocal_V_1_8, i512 %JcoupLocal_1_8, i16 %trottersLocal_V_1_9, i512 %JcoupLocal_1_9, i16 %trottersLocal_V_1_10, i512 %JcoupLocal_1_10, i16 %trottersLocal_V_1_11, i512 %JcoupLocal_1_11, i16 %trottersLocal_V_1_12, i512 %JcoupLocal_1_12, i16 %trottersLocal_V_1_13, i512 %JcoupLocal_1_13, i16 %trottersLocal_V_1_14, i512 %JcoupLocal_1_14, i16 %trottersLocal_V_1_15, i512 %JcoupLocal_1_15, i1 %inside_1, i16 %trottersLocal_V_2_0, i512 %JcoupLocal_2_0, i16 %trottersLocal_V_2_1, i512 %JcoupLocal_2_1, i16 %trottersLocal_V_2_2, i512 %JcoupLocal_2_2, i16 %trottersLocal_V_2_3, i512 %JcoupLocal_2_3, i16 %trottersLocal_V_2_4, i512 %JcoupLocal_2_4, i16 %trottersLocal_V_2_5, i512 %JcoupLocal_2_5, i16 %trottersLocal_V_2_6, i512 %JcoupLocal_2_6, i16 %trottersLocal_V_2_7, i512 %JcoupLocal_2_7, i16 %trottersLocal_V_2_8, i512 %JcoupLocal_2_8, i16 %trottersLocal_V_2_9, i512 %JcoupLocal_2_9, i16 %trottersLocal_V_2_10, i512 %JcoupLocal_2_10, i16 %trottersLocal_V_2_11, i512 %JcoupLocal_2_11, i16 %trottersLocal_V_2_12, i512 %JcoupLocal_2_12, i16 %trottersLocal_V_2_13, i512 %JcoupLocal_2_13, i16 %trottersLocal_V_2_14, i512 %JcoupLocal_2_14, i16 %trottersLocal_V_2_15, i512 %JcoupLocal_2_15, i1 %inside_2, i16 %trottersLocal_V_3_0, i512 %JcoupLocal_3_0, i16 %trottersLocal_V_3_1, i512 %JcoupLocal_3_1, i16 %trottersLocal_V_3_2, i512 %JcoupLocal_3_2, i16 %trottersLocal_V_3_3, i512 %JcoupLocal_3_3, i16 %trottersLocal_V_3_4, i512 %JcoupLocal_3_4, i16 %trottersLocal_V_3_5, i512 %JcoupLocal_3_5, i16 %trottersLocal_V_3_6, i512 %JcoupLocal_3_6, i16 %trottersLocal_V_3_7, i512 %JcoupLocal_3_7, i16 %trottersLocal_V_3_8, i512 %JcoupLocal_3_8, i16 %trottersLocal_V_3_9, i512 %JcoupLocal_3_9, i16 %trottersLocal_V_3_10, i512 %JcoupLocal_3_10, i16 %trottersLocal_V_3_11, i512 %JcoupLocal_3_11, i16 %trottersLocal_V_3_12, i512 %JcoupLocal_3_12, i16 %trottersLocal_V_3_13, i512 %JcoupLocal_3_13, i16 %trottersLocal_V_3_14, i512 %JcoupLocal_3_14, i16 %trottersLocal_V_3_15, i512 %JcoupLocal_3_15, i1 %inside_3, i32 %dH_3_loc, i32 %dH_2_loc, i32 %dH_1_loc, i32 %dH_0_loc

]]></Node>
<StgValue><ssdm name="call_ln232"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="685" st_id="149" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="16" op_6_bw="512" op_7_bw="16" op_8_bw="512" op_9_bw="16" op_10_bw="512" op_11_bw="16" op_12_bw="512" op_13_bw="16" op_14_bw="512" op_15_bw="16" op_16_bw="512" op_17_bw="16" op_18_bw="512" op_19_bw="16" op_20_bw="512" op_21_bw="16" op_22_bw="512" op_23_bw="16" op_24_bw="512" op_25_bw="16" op_26_bw="512" op_27_bw="16" op_28_bw="512" op_29_bw="16" op_30_bw="512" op_31_bw="16" op_32_bw="512" op_33_bw="16" op_34_bw="512" op_35_bw="16" op_36_bw="512" op_37_bw="1" op_38_bw="16" op_39_bw="512" op_40_bw="16" op_41_bw="512" op_42_bw="16" op_43_bw="512" op_44_bw="16" op_45_bw="512" op_46_bw="16" op_47_bw="512" op_48_bw="16" op_49_bw="512" op_50_bw="16" op_51_bw="512" op_52_bw="16" op_53_bw="512" op_54_bw="16" op_55_bw="512" op_56_bw="16" op_57_bw="512" op_58_bw="16" op_59_bw="512" op_60_bw="16" op_61_bw="512" op_62_bw="16" op_63_bw="512" op_64_bw="16" op_65_bw="512" op_66_bw="16" op_67_bw="512" op_68_bw="16" op_69_bw="512" op_70_bw="1" op_71_bw="16" op_72_bw="512" op_73_bw="16" op_74_bw="512" op_75_bw="16" op_76_bw="512" op_77_bw="16" op_78_bw="512" op_79_bw="16" op_80_bw="512" op_81_bw="16" op_82_bw="512" op_83_bw="16" op_84_bw="512" op_85_bw="16" op_86_bw="512" op_87_bw="16" op_88_bw="512" op_89_bw="16" op_90_bw="512" op_91_bw="16" op_92_bw="512" op_93_bw="16" op_94_bw="512" op_95_bw="16" op_96_bw="512" op_97_bw="16" op_98_bw="512" op_99_bw="16" op_100_bw="512" op_101_bw="16" op_102_bw="512" op_103_bw="1" op_104_bw="16" op_105_bw="512" op_106_bw="16" op_107_bw="512" op_108_bw="16" op_109_bw="512" op_110_bw="16" op_111_bw="512" op_112_bw="16" op_113_bw="512" op_114_bw="16" op_115_bw="512" op_116_bw="16" op_117_bw="512" op_118_bw="16" op_119_bw="512" op_120_bw="16" op_121_bw="512" op_122_bw="16" op_123_bw="512" op_124_bw="16" op_125_bw="512" op_126_bw="16" op_127_bw="512" op_128_bw="16" op_129_bw="512" op_130_bw="16" op_131_bw="512" op_132_bw="16" op_133_bw="512" op_134_bw="16" op_135_bw="512" op_136_bw="1" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0">
<![CDATA[
.loopexit:8 %call_ln232 = call void @QuantumMonteCarloU50_Pipeline_LOOP_STEP, i32 %dH_3_1_loc_load, i32 %dH_2_1_loc_load, i32 %dH_1_1_loc_load, i32 %dH_0_1_loc_load, i16 %trottersLocal_V_0_0, i512 %JcoupLocal_0_0, i16 %trottersLocal_V_0_1, i512 %JcoupLocal_0_1, i16 %trottersLocal_V_0_2, i512 %JcoupLocal_0_2, i16 %trottersLocal_V_0_3, i512 %JcoupLocal_0_3, i16 %trottersLocal_V_0_4, i512 %JcoupLocal_0_4, i16 %trottersLocal_V_0_5, i512 %JcoupLocal_0_5, i16 %trottersLocal_V_0_6, i512 %JcoupLocal_0_6, i16 %trottersLocal_V_0_7, i512 %JcoupLocal_0_7, i16 %trottersLocal_V_0_8, i512 %JcoupLocal_0_8, i16 %trottersLocal_V_0_9, i512 %JcoupLocal_0_9, i16 %trottersLocal_V_0_10, i512 %JcoupLocal_0_10, i16 %trottersLocal_V_0_11, i512 %JcoupLocal_0_11, i16 %trottersLocal_V_0_12, i512 %JcoupLocal_0_12, i16 %trottersLocal_V_0_13, i512 %JcoupLocal_0_13, i16 %trottersLocal_V_0_14, i512 %JcoupLocal_0_14, i16 %trottersLocal_V_0_15, i512 %JcoupLocal_0_15, i1 %xor_ln232, i16 %trottersLocal_V_1_0, i512 %JcoupLocal_1_0, i16 %trottersLocal_V_1_1, i512 %JcoupLocal_1_1, i16 %trottersLocal_V_1_2, i512 %JcoupLocal_1_2, i16 %trottersLocal_V_1_3, i512 %JcoupLocal_1_3, i16 %trottersLocal_V_1_4, i512 %JcoupLocal_1_4, i16 %trottersLocal_V_1_5, i512 %JcoupLocal_1_5, i16 %trottersLocal_V_1_6, i512 %JcoupLocal_1_6, i16 %trottersLocal_V_1_7, i512 %JcoupLocal_1_7, i16 %trottersLocal_V_1_8, i512 %JcoupLocal_1_8, i16 %trottersLocal_V_1_9, i512 %JcoupLocal_1_9, i16 %trottersLocal_V_1_10, i512 %JcoupLocal_1_10, i16 %trottersLocal_V_1_11, i512 %JcoupLocal_1_11, i16 %trottersLocal_V_1_12, i512 %JcoupLocal_1_12, i16 %trottersLocal_V_1_13, i512 %JcoupLocal_1_13, i16 %trottersLocal_V_1_14, i512 %JcoupLocal_1_14, i16 %trottersLocal_V_1_15, i512 %JcoupLocal_1_15, i1 %inside_1, i16 %trottersLocal_V_2_0, i512 %JcoupLocal_2_0, i16 %trottersLocal_V_2_1, i512 %JcoupLocal_2_1, i16 %trottersLocal_V_2_2, i512 %JcoupLocal_2_2, i16 %trottersLocal_V_2_3, i512 %JcoupLocal_2_3, i16 %trottersLocal_V_2_4, i512 %JcoupLocal_2_4, i16 %trottersLocal_V_2_5, i512 %JcoupLocal_2_5, i16 %trottersLocal_V_2_6, i512 %JcoupLocal_2_6, i16 %trottersLocal_V_2_7, i512 %JcoupLocal_2_7, i16 %trottersLocal_V_2_8, i512 %JcoupLocal_2_8, i16 %trottersLocal_V_2_9, i512 %JcoupLocal_2_9, i16 %trottersLocal_V_2_10, i512 %JcoupLocal_2_10, i16 %trottersLocal_V_2_11, i512 %JcoupLocal_2_11, i16 %trottersLocal_V_2_12, i512 %JcoupLocal_2_12, i16 %trottersLocal_V_2_13, i512 %JcoupLocal_2_13, i16 %trottersLocal_V_2_14, i512 %JcoupLocal_2_14, i16 %trottersLocal_V_2_15, i512 %JcoupLocal_2_15, i1 %inside_2, i16 %trottersLocal_V_3_0, i512 %JcoupLocal_3_0, i16 %trottersLocal_V_3_1, i512 %JcoupLocal_3_1, i16 %trottersLocal_V_3_2, i512 %JcoupLocal_3_2, i16 %trottersLocal_V_3_3, i512 %JcoupLocal_3_3, i16 %trottersLocal_V_3_4, i512 %JcoupLocal_3_4, i16 %trottersLocal_V_3_5, i512 %JcoupLocal_3_5, i16 %trottersLocal_V_3_6, i512 %JcoupLocal_3_6, i16 %trottersLocal_V_3_7, i512 %JcoupLocal_3_7, i16 %trottersLocal_V_3_8, i512 %JcoupLocal_3_8, i16 %trottersLocal_V_3_9, i512 %JcoupLocal_3_9, i16 %trottersLocal_V_3_10, i512 %JcoupLocal_3_10, i16 %trottersLocal_V_3_11, i512 %JcoupLocal_3_11, i16 %trottersLocal_V_3_12, i512 %JcoupLocal_3_12, i16 %trottersLocal_V_3_13, i512 %JcoupLocal_3_13, i16 %trottersLocal_V_3_14, i512 %JcoupLocal_3_14, i16 %trottersLocal_V_3_15, i512 %JcoupLocal_3_15, i1 %inside_3, i32 %dH_3_loc, i32 %dH_2_loc, i32 %dH_1_loc, i32 %dH_0_loc

]]></Node>
<StgValue><ssdm name="call_ln232"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="686" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:9 %dH_3_loc_load = load i32 %dH_3_loc

]]></Node>
<StgValue><ssdm name="dH_3_loc_load"/></StgValue>
</operation>

<operation id="687" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:10 %dH_2_loc_load = load i32 %dH_2_loc

]]></Node>
<StgValue><ssdm name="dH_2_loc_load"/></StgValue>
</operation>

<operation id="688" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:11 %dH_1_loc_load = load i32 %dH_1_loc

]]></Node>
<StgValue><ssdm name="dH_1_loc_load"/></StgValue>
</operation>

<operation id="689" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:12 %dH_0_loc_load = load i32 %dH_0_loc

]]></Node>
<StgValue><ssdm name="dH_0_loc_load"/></StgValue>
</operation>

<operation id="690" st_id="150" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="13" op_3_bw="8" op_4_bw="32" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="32" op_22_bw="1" op_23_bw="1" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
.loopexit:13 %call_ln285 = call void @TrotterUnitFinal, i2 0, i13 %stage_1, i8 %empty_137, i32 %iSpin_0_1_loc_load, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i32 %dH_0_loc_load, i1 %upSpin_V_0_1_loc_load, i1 %downSpin_V_0_1_loc_load, i32 %Beta_read, i32 %dHTunnel, i32 %logRandLocal_0_1_loc_load

]]></Node>
<StgValue><ssdm name="call_ln285"/></StgValue>
</operation>

<operation id="691" st_id="150" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="13" op_3_bw="8" op_4_bw="32" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="32" op_22_bw="1" op_23_bw="1" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
.loopexit:14 %call_ln285 = call void @TrotterUnitFinal, i2 1, i13 %stage_1, i8 %empty_136, i32 %iSpin_1_1_loc_load, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i32 %dH_1_loc_load, i1 %upSpin_V_1_1_loc_load, i1 %downSpin_V_1_1_loc_load, i32 %Beta_read, i32 %dHTunnel, i32 %logRandLocal_1_1_loc_load

]]></Node>
<StgValue><ssdm name="call_ln285"/></StgValue>
</operation>

<operation id="692" st_id="150" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="13" op_3_bw="8" op_4_bw="32" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="32" op_22_bw="1" op_23_bw="1" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
.loopexit:15 %call_ln285 = call void @TrotterUnitFinal, i2 2, i13 %stage_1, i8 %empty_135, i32 %iSpin_2_1_loc_load, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i32 %dH_2_loc_load, i1 %upSpin_V_2_1_loc_load, i1 %downSpin_V_2_1_loc_load, i32 %Beta_read, i32 %dHTunnel, i32 %logRandLocal_2_1_loc_load

]]></Node>
<StgValue><ssdm name="call_ln285"/></StgValue>
</operation>

<operation id="693" st_id="150" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="13" op_3_bw="8" op_4_bw="32" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="32" op_22_bw="1" op_23_bw="1" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
.loopexit:16 %call_ln285 = call void @TrotterUnitFinal, i2 3, i13 %stage_1, i8 %empty_134, i32 %iSpin_3_1_loc_load, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15, i32 %dH_3_loc_load, i1 %upSpin_V_3_1_loc_load, i1 %downSpin_V_3_1_loc_load, i32 %Beta_read, i32 %dHTunnel, i32 %logRandLocal_3_1_loc_load

]]></Node>
<StgValue><ssdm name="call_ln285"/></StgValue>
</operation>

<operation id="694" st_id="150" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="512" op_6_bw="512" op_7_bw="512" op_8_bw="512" op_9_bw="512" op_10_bw="512" op_11_bw="512" op_12_bw="512" op_13_bw="512" op_14_bw="512" op_15_bw="512" op_16_bw="512" op_17_bw="512" op_18_bw="512" op_19_bw="512" op_20_bw="512" op_21_bw="512" op_22_bw="512" op_23_bw="512" op_24_bw="512" op_25_bw="512" op_26_bw="512" op_27_bw="512" op_28_bw="512" op_29_bw="512" op_30_bw="512" op_31_bw="512" op_32_bw="512" op_33_bw="512" op_34_bw="512" op_35_bw="512" op_36_bw="512" op_37_bw="512" op_38_bw="512" op_39_bw="512" op_40_bw="512" op_41_bw="512" op_42_bw="512" op_43_bw="512" op_44_bw="512" op_45_bw="512" op_46_bw="512" op_47_bw="512" op_48_bw="512" op_49_bw="512" op_50_bw="512" op_51_bw="512" op_52_bw="512" op_53_bw="512" op_54_bw="512" op_55_bw="512" op_56_bw="512" op_57_bw="512" op_58_bw="512" op_59_bw="512" op_60_bw="512" op_61_bw="512" op_62_bw="512" op_63_bw="512" op_64_bw="512" op_65_bw="0" op_66_bw="0">
<![CDATA[
.loopexit:17 %call_ln0 = call void @QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP, i512 %JcoupLocal_0_0, i512 %JcoupLocal_0_1, i512 %JcoupLocal_0_2, i512 %JcoupLocal_0_3, i512 %JcoupLocal_0_4, i512 %JcoupLocal_0_5, i512 %JcoupLocal_0_6, i512 %JcoupLocal_0_7, i512 %JcoupLocal_0_8, i512 %JcoupLocal_0_9, i512 %JcoupLocal_0_10, i512 %JcoupLocal_0_11, i512 %JcoupLocal_0_12, i512 %JcoupLocal_0_13, i512 %JcoupLocal_0_14, i512 %JcoupLocal_0_15, i512 %JcoupLocal_1_0, i512 %JcoupLocal_1_1, i512 %JcoupLocal_1_2, i512 %JcoupLocal_1_3, i512 %JcoupLocal_1_4, i512 %JcoupLocal_1_5, i512 %JcoupLocal_1_6, i512 %JcoupLocal_1_7, i512 %JcoupLocal_1_8, i512 %JcoupLocal_1_9, i512 %JcoupLocal_1_10, i512 %JcoupLocal_1_11, i512 %JcoupLocal_1_12, i512 %JcoupLocal_1_13, i512 %JcoupLocal_1_14, i512 %JcoupLocal_1_15, i512 %JcoupLocal_2_0, i512 %JcoupLocal_2_1, i512 %JcoupLocal_2_2, i512 %JcoupLocal_2_3, i512 %JcoupLocal_2_4, i512 %JcoupLocal_2_5, i512 %JcoupLocal_2_6, i512 %JcoupLocal_2_7, i512 %JcoupLocal_2_8, i512 %JcoupLocal_2_9, i512 %JcoupLocal_2_10, i512 %JcoupLocal_2_11, i512 %JcoupLocal_2_12, i512 %JcoupLocal_2_13, i512 %JcoupLocal_2_14, i512 %JcoupLocal_2_15, i512 %JcoupLocal_3_0, i512 %JcoupLocal_3_1, i512 %JcoupLocal_3_2, i512 %JcoupLocal_3_3, i512 %JcoupLocal_3_4, i512 %JcoupLocal_3_5, i512 %JcoupLocal_3_6, i512 %JcoupLocal_3_7, i512 %JcoupLocal_3_8, i512 %JcoupLocal_3_9, i512 %JcoupLocal_3_10, i512 %JcoupLocal_3_11, i512 %JcoupLocal_3_12, i512 %JcoupLocal_3_13, i512 %JcoupLocal_3_14, i512 %JcoupLocal_3_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="695" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:22 %store_ln0 = store i32 %dH_3_loc_load, i32 %dH_3_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="696" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:23 %store_ln0 = store i32 %dH_2_loc_load, i32 %dH_2_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="697" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:24 %store_ln0 = store i32 %dH_1_loc_load, i32 %dH_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="698" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:25 %store_ln0 = store i32 %dH_0_loc_load, i32 %dH_0_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="699" st_id="151" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="13" op_3_bw="8" op_4_bw="32" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="32" op_22_bw="1" op_23_bw="1" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
.loopexit:13 %call_ln285 = call void @TrotterUnitFinal, i2 0, i13 %stage_1, i8 %empty_137, i32 %iSpin_0_1_loc_load, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i32 %dH_0_loc_load, i1 %upSpin_V_0_1_loc_load, i1 %downSpin_V_0_1_loc_load, i32 %Beta_read, i32 %dHTunnel, i32 %logRandLocal_0_1_loc_load

]]></Node>
<StgValue><ssdm name="call_ln285"/></StgValue>
</operation>

<operation id="700" st_id="151" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="13" op_3_bw="8" op_4_bw="32" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="32" op_22_bw="1" op_23_bw="1" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
.loopexit:14 %call_ln285 = call void @TrotterUnitFinal, i2 1, i13 %stage_1, i8 %empty_136, i32 %iSpin_1_1_loc_load, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i32 %dH_1_loc_load, i1 %upSpin_V_1_1_loc_load, i1 %downSpin_V_1_1_loc_load, i32 %Beta_read, i32 %dHTunnel, i32 %logRandLocal_1_1_loc_load

]]></Node>
<StgValue><ssdm name="call_ln285"/></StgValue>
</operation>

<operation id="701" st_id="151" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="13" op_3_bw="8" op_4_bw="32" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="32" op_22_bw="1" op_23_bw="1" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
.loopexit:15 %call_ln285 = call void @TrotterUnitFinal, i2 2, i13 %stage_1, i8 %empty_135, i32 %iSpin_2_1_loc_load, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i32 %dH_2_loc_load, i1 %upSpin_V_2_1_loc_load, i1 %downSpin_V_2_1_loc_load, i32 %Beta_read, i32 %dHTunnel, i32 %logRandLocal_2_1_loc_load

]]></Node>
<StgValue><ssdm name="call_ln285"/></StgValue>
</operation>

<operation id="702" st_id="151" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="13" op_3_bw="8" op_4_bw="32" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="32" op_22_bw="1" op_23_bw="1" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
.loopexit:16 %call_ln285 = call void @TrotterUnitFinal, i2 3, i13 %stage_1, i8 %empty_134, i32 %iSpin_3_1_loc_load, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15, i32 %dH_3_loc_load, i1 %upSpin_V_3_1_loc_load, i1 %downSpin_V_3_1_loc_load, i32 %Beta_read, i32 %dHTunnel, i32 %logRandLocal_3_1_loc_load

]]></Node>
<StgValue><ssdm name="call_ln285"/></StgValue>
</operation>

<operation id="703" st_id="151" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="512" op_6_bw="512" op_7_bw="512" op_8_bw="512" op_9_bw="512" op_10_bw="512" op_11_bw="512" op_12_bw="512" op_13_bw="512" op_14_bw="512" op_15_bw="512" op_16_bw="512" op_17_bw="512" op_18_bw="512" op_19_bw="512" op_20_bw="512" op_21_bw="512" op_22_bw="512" op_23_bw="512" op_24_bw="512" op_25_bw="512" op_26_bw="512" op_27_bw="512" op_28_bw="512" op_29_bw="512" op_30_bw="512" op_31_bw="512" op_32_bw="512" op_33_bw="512" op_34_bw="512" op_35_bw="512" op_36_bw="512" op_37_bw="512" op_38_bw="512" op_39_bw="512" op_40_bw="512" op_41_bw="512" op_42_bw="512" op_43_bw="512" op_44_bw="512" op_45_bw="512" op_46_bw="512" op_47_bw="512" op_48_bw="512" op_49_bw="512" op_50_bw="512" op_51_bw="512" op_52_bw="512" op_53_bw="512" op_54_bw="512" op_55_bw="512" op_56_bw="512" op_57_bw="512" op_58_bw="512" op_59_bw="512" op_60_bw="512" op_61_bw="512" op_62_bw="512" op_63_bw="512" op_64_bw="512" op_65_bw="0" op_66_bw="0">
<![CDATA[
.loopexit:17 %call_ln0 = call void @QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP, i512 %JcoupLocal_0_0, i512 %JcoupLocal_0_1, i512 %JcoupLocal_0_2, i512 %JcoupLocal_0_3, i512 %JcoupLocal_0_4, i512 %JcoupLocal_0_5, i512 %JcoupLocal_0_6, i512 %JcoupLocal_0_7, i512 %JcoupLocal_0_8, i512 %JcoupLocal_0_9, i512 %JcoupLocal_0_10, i512 %JcoupLocal_0_11, i512 %JcoupLocal_0_12, i512 %JcoupLocal_0_13, i512 %JcoupLocal_0_14, i512 %JcoupLocal_0_15, i512 %JcoupLocal_1_0, i512 %JcoupLocal_1_1, i512 %JcoupLocal_1_2, i512 %JcoupLocal_1_3, i512 %JcoupLocal_1_4, i512 %JcoupLocal_1_5, i512 %JcoupLocal_1_6, i512 %JcoupLocal_1_7, i512 %JcoupLocal_1_8, i512 %JcoupLocal_1_9, i512 %JcoupLocal_1_10, i512 %JcoupLocal_1_11, i512 %JcoupLocal_1_12, i512 %JcoupLocal_1_13, i512 %JcoupLocal_1_14, i512 %JcoupLocal_1_15, i512 %JcoupLocal_2_0, i512 %JcoupLocal_2_1, i512 %JcoupLocal_2_2, i512 %JcoupLocal_2_3, i512 %JcoupLocal_2_4, i512 %JcoupLocal_2_5, i512 %JcoupLocal_2_6, i512 %JcoupLocal_2_7, i512 %JcoupLocal_2_8, i512 %JcoupLocal_2_9, i512 %JcoupLocal_2_10, i512 %JcoupLocal_2_11, i512 %JcoupLocal_2_12, i512 %JcoupLocal_2_13, i512 %JcoupLocal_2_14, i512 %JcoupLocal_2_15, i512 %JcoupLocal_3_0, i512 %JcoupLocal_3_1, i512 %JcoupLocal_3_2, i512 %JcoupLocal_3_3, i512 %JcoupLocal_3_4, i512 %JcoupLocal_3_5, i512 %JcoupLocal_3_6, i512 %JcoupLocal_3_7, i512 %JcoupLocal_3_8, i512 %JcoupLocal_3_9, i512 %JcoupLocal_3_10, i512 %JcoupLocal_3_11, i512 %JcoupLocal_3_12, i512 %JcoupLocal_3_13, i512 %JcoupLocal_3_14, i512 %JcoupLocal_3_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="704" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:35 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="705" st_id="152" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:0 %empty_139 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="706" st_id="153" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0">
<![CDATA[
codeRepl23:1 %call_ln187 = call void @QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_303_6, i512 %gmem, i58 %trunc_ln, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15

]]></Node>
<StgValue><ssdm name="call_ln187"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="707" st_id="154" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0">
<![CDATA[
codeRepl23:1 %call_ln187 = call void @QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_303_6, i512 %gmem, i58 %trunc_ln, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15

]]></Node>
<StgValue><ssdm name="call_ln187"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="708" st_id="155" stage="68" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="709" st_id="156" stage="67" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="710" st_id="157" stage="66" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="711" st_id="158" stage="65" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="712" st_id="159" stage="64" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="713" st_id="160" stage="63" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="714" st_id="161" stage="62" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="715" st_id="162" stage="61" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="716" st_id="163" stage="60" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="717" st_id="164" stage="59" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="718" st_id="165" stage="58" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="719" st_id="166" stage="57" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="720" st_id="167" stage="56" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="721" st_id="168" stage="55" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="722" st_id="169" stage="54" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="723" st_id="170" stage="53" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="724" st_id="171" stage="52" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="725" st_id="172" stage="51" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="726" st_id="173" stage="50" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="727" st_id="174" stage="49" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="728" st_id="175" stage="48" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="729" st_id="176" stage="47" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="730" st_id="177" stage="46" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="731" st_id="178" stage="45" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="732" st_id="179" stage="44" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="733" st_id="180" stage="43" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="734" st_id="181" stage="42" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="735" st_id="182" stage="41" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="736" st_id="183" stage="40" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="737" st_id="184" stage="39" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="738" st_id="185" stage="38" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="739" st_id="186" stage="37" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="740" st_id="187" stage="36" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="741" st_id="188" stage="35" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="742" st_id="189" stage="34" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="743" st_id="190" stage="33" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="744" st_id="191" stage="32" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="745" st_id="192" stage="31" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="746" st_id="193" stage="30" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="747" st_id="194" stage="29" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="748" st_id="195" stage="28" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="749" st_id="196" stage="27" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="750" st_id="197" stage="26" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="751" st_id="198" stage="25" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="752" st_id="199" stage="24" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="753" st_id="200" stage="23" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="754" st_id="201" stage="22" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="755" st_id="202" stage="21" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="756" st_id="203" stage="20" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="757" st_id="204" stage="19" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="758" st_id="205" stage="18" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="759" st_id="206" stage="17" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="760" st_id="207" stage="16" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="761" st_id="208" stage="15" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="762" st_id="209" stage="14" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="763" st_id="210" stage="13" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="764" st_id="211" stage="12" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="765" st_id="212" stage="11" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="766" st_id="213" stage="10" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="767" st_id="214" stage="9" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="768" st_id="215" stage="8" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="769" st_id="216" stage="7" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="770" st_id="217" stage="6" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="771" st_id="218" stage="5" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="772" st_id="219" stage="4" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="773" st_id="220" stage="3" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="774" st_id="221" stage="2" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="775" st_id="222" stage="1" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl23:2 %empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="776" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0">
<![CDATA[
codeRepl23:3 %ret_ln308 = ret

]]></Node>
<StgValue><ssdm name="ret_ln308"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
