<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM9X25 Software Package: Pulse Width Modulation Controller</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">ATSAM9X25 Software Package 1.0</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>Pulse Width Modulation Controller<br/>
<small>
[<a class="el" href="group___s_a_m9_g25__api.html">Peripheral Software API</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p><div class="dynheader">
Collaboration diagram for Pulse Width Modulation Controller:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_a_m9_g25___p_w_m.gif" border="0" alt="" usemap="#group______s__a__m9__g25______p__w__m"/>
<map name="group______s__a__m9__g25______p__w__m" id="group______s__a__m9__g25______p__w__m">
<area shape="rect" id="node1" href="group___a_t91_s_a_m9_x25___p_w_m.html" title="Pulse Width Modulation Controller" alt="" coords="349,84,568,113"/><area shape="rect" id="node2" href="group___a_t91_s_a_m9_x25__api.html" title="Peripheral Software API" alt="" coords="380,137,537,167"/><area shape="rect" id="node3" href="group___a_t91_s_a_m9_g15___p_w_m.html" title="Pulse Width Modulation Controller" alt="" coords="349,197,568,227"/><area shape="rect" id="node4" href="group___a_t91_s_a_m9_g15__api.html" title="Peripheral Software API" alt="" coords="380,251,537,280"/><area shape="rect" id="node5" href="group___s_a_m9_g25__api.html" title="Peripheral Software API" alt="" coords="380,11,537,40"/><area shape="rect" id="node6" href="group___a_t91_s_a_m9_x35___p_w_m.html" title="Pulse Width Modulation Controller" alt="" coords="349,311,568,340"/><area shape="rect" id="node8" href="group___a_t91_s_a_m9_x35__api.html" title="Peripheral Software API" alt="" coords="380,364,537,393"/><area shape="rect" id="node9" href="group___a_t91_s_a_m9_g35___p_w_m.html" title="Pulse Width Modulation Controller" alt="" coords="349,427,568,456"/><area shape="rect" id="node10" href="group___a_t91_s_a_m9_g35__api.html" title="Peripheral Software API" alt="" coords="380,480,537,509"/></map>
</td></tr></table></center>
</div>
</p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html">PwmCh_num</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> hardware registers.  <a href="struct_pwm_ch__num.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html">Pwm</a></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac490ccca2dabf7952b692754e13ef7a"></a><!-- doxytag: member="SAM9G25_PWM::PWMCH_NUM_NUMBER" ref="gaac490ccca2dabf7952b692754e13ef7a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gaac490ccca2dabf7952b692754e13ef7a">PWMCH_NUM_NUMBER</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_pwm.html">Pwm</a> hardware registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04b0c1b6d470bf43f19cab5adbb28b83"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_DIVA_Pos" ref="ga04b0c1b6d470bf43f19cab5adbb28b83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_MR_DIVA_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b17d89a3b3b473040d5d3b3a25cee22"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_DIVA_Msk" ref="ga7b17d89a3b3b473040d5d3b3a25cee22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga7b17d89a3b3b473040d5d3b3a25cee22">PWM_MR_DIVA_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; PWM_MR_DIVA_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) CLKA, CLKB Divide Factor <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50760de9177c73c28296e5962acb593e"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_DIVA_CLK_OFF" ref="ga50760de9177c73c28296e5962acb593e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga50760de9177c73c28296e5962acb593e">PWM_MR_DIVA_CLK_OFF</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) CLKA, CLKB clock is turned off <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a4f2f2fb7efa6e585ef190eba6d282a"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_DIVA_CLK_DIV1" ref="ga1a4f2f2fb7efa6e585ef190eba6d282a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga1a4f2f2fb7efa6e585ef190eba6d282a">PWM_MR_DIVA_CLK_DIV1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) CLKA, CLKB clock is clock selected by PREA, PREB <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2f2c648b39f6de32d4ff14b467912a8"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREA_Pos" ref="gae2f2c648b39f6de32d4ff14b467912a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_MR_PREA_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab29c544170145c96583af5030d3eabc1"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREA_Msk" ref="gab29c544170145c96583af5030d3eabc1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gab29c544170145c96583af5030d3eabc1">PWM_MR_PREA_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_MR_PREA_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6137bdba6b667a3a36a239a9542733f2"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREA_MCK" ref="ga6137bdba6b667a3a36a239a9542733f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga6137bdba6b667a3a36a239a9542733f2">PWM_MR_PREA_MCK</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacaf40953d7b09b68652cbb7e08d9a7fb"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREA_MCKDIV2" ref="gacaf40953d7b09b68652cbb7e08d9a7fb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gacaf40953d7b09b68652cbb7e08d9a7fb">PWM_MR_PREA_MCKDIV2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6017f093505d42abafb202a978971fa1"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREA_MCKDIV4" ref="ga6017f093505d42abafb202a978971fa1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga6017f093505d42abafb202a978971fa1">PWM_MR_PREA_MCKDIV4</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga080ee3279eb10166fae49306d99036b3"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREA_MCKDIV8" ref="ga080ee3279eb10166fae49306d99036b3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga080ee3279eb10166fae49306d99036b3">PWM_MR_PREA_MCKDIV8</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 8 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7092cb71c31eddfcfa0446b2f289b7ee"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREA_MCKDIV16" ref="ga7092cb71c31eddfcfa0446b2f289b7ee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga7092cb71c31eddfcfa0446b2f289b7ee">PWM_MR_PREA_MCKDIV16</a>&nbsp;&nbsp;&nbsp;(0x4u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 16 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49d9cb19b1fb1b4e353988d1518afcb7"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREA_MCKDIV32" ref="ga49d9cb19b1fb1b4e353988d1518afcb7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga49d9cb19b1fb1b4e353988d1518afcb7">PWM_MR_PREA_MCKDIV32</a>&nbsp;&nbsp;&nbsp;(0x5u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 32 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27eda988dbfc410b1ef30c7e399825b1"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREA_MCKDIV64" ref="ga27eda988dbfc410b1ef30c7e399825b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga27eda988dbfc410b1ef30c7e399825b1">PWM_MR_PREA_MCKDIV64</a>&nbsp;&nbsp;&nbsp;(0x6u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 64 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f883b9ae6c23077234c5a748a509a27"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREA_MCKDIV128" ref="ga3f883b9ae6c23077234c5a748a509a27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga3f883b9ae6c23077234c5a748a509a27">PWM_MR_PREA_MCKDIV128</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 128 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga656b0174cca7929297cd7038f0045de3"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREA_MCKDIV256" ref="ga656b0174cca7929297cd7038f0045de3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga656b0174cca7929297cd7038f0045de3">PWM_MR_PREA_MCKDIV256</a>&nbsp;&nbsp;&nbsp;(0x8u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 256 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf287480e6cd5a9e0be196e4be4feaa3d"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREA_MCKDIV512" ref="gaf287480e6cd5a9e0be196e4be4feaa3d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gaf287480e6cd5a9e0be196e4be4feaa3d">PWM_MR_PREA_MCKDIV512</a>&nbsp;&nbsp;&nbsp;(0x9u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 512 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad91467761b03468ec7442c9db8aeb58f"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREA_MCKDIV1024" ref="gad91467761b03468ec7442c9db8aeb58f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gad91467761b03468ec7442c9db8aeb58f">PWM_MR_PREA_MCKDIV1024</a>&nbsp;&nbsp;&nbsp;(0xAu &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 1024 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dce41705e10b6d266f659dc4bbb6480"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_DIVB_Pos" ref="ga9dce41705e10b6d266f659dc4bbb6480" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_MR_DIVB_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90c837a8df2572f1cdd02f173320a9cd"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_DIVB_Msk" ref="ga90c837a8df2572f1cdd02f173320a9cd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga90c837a8df2572f1cdd02f173320a9cd">PWM_MR_DIVB_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; PWM_MR_DIVB_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) CLKA, CLKB Divide Factor <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3967293d4f8925153479c099869b4a8"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_DIVB_CLK_OFF" ref="gac3967293d4f8925153479c099869b4a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gac3967293d4f8925153479c099869b4a8">PWM_MR_DIVB_CLK_OFF</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) CLKA, CLKB clock is turned off <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ca6a61faef6cf58a0a73d6a28a02200"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_DIVB_CLK_DIV1" ref="ga6ca6a61faef6cf58a0a73d6a28a02200" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga6ca6a61faef6cf58a0a73d6a28a02200">PWM_MR_DIVB_CLK_DIV1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) CLKA, CLKB clock is clock selected by PREA, PREB <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32a6de9fc101b6ae21aff3788a80ab1b"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREB_Pos" ref="ga32a6de9fc101b6ae21aff3788a80ab1b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_MR_PREB_Pos</b>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9acdd49f0b10a5442109669e9ebec5c"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREB_Msk" ref="gab9acdd49f0b10a5442109669e9ebec5c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gab9acdd49f0b10a5442109669e9ebec5c">PWM_MR_PREB_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_MR_PREB_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7e94229856c050cfaf236bf69d8f32c"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREB_MCK" ref="gad7e94229856c050cfaf236bf69d8f32c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gad7e94229856c050cfaf236bf69d8f32c">PWM_MR_PREB_MCK</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae1a865ae0375556cfb098555d97ad3cc"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREB_MCKDIV2" ref="gae1a865ae0375556cfb098555d97ad3cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gae1a865ae0375556cfb098555d97ad3cc">PWM_MR_PREB_MCKDIV2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9d009c4e59aea7feefa3d3657479cbc"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREB_MCKDIV4" ref="gae9d009c4e59aea7feefa3d3657479cbc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gae9d009c4e59aea7feefa3d3657479cbc">PWM_MR_PREB_MCKDIV4</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaaf0593cc47ac81ebe959f4b565d5703"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREB_MCKDIV8" ref="gaaaf0593cc47ac81ebe959f4b565d5703" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gaaaf0593cc47ac81ebe959f4b565d5703">PWM_MR_PREB_MCKDIV8</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 8 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a374f33cdb5816e57f9a9d72d96b859"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREB_MCKDIV16" ref="ga6a374f33cdb5816e57f9a9d72d96b859" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga6a374f33cdb5816e57f9a9d72d96b859">PWM_MR_PREB_MCKDIV16</a>&nbsp;&nbsp;&nbsp;(0x4u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 16 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ecb2a882deb2e11e23104428e05dc16"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREB_MCKDIV32" ref="ga5ecb2a882deb2e11e23104428e05dc16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga5ecb2a882deb2e11e23104428e05dc16">PWM_MR_PREB_MCKDIV32</a>&nbsp;&nbsp;&nbsp;(0x5u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 32 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40b1887d61f57d9829bb556dd7547b47"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREB_MCKDIV64" ref="ga40b1887d61f57d9829bb556dd7547b47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga40b1887d61f57d9829bb556dd7547b47">PWM_MR_PREB_MCKDIV64</a>&nbsp;&nbsp;&nbsp;(0x6u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 64 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga89b23abb8cc7f558c1dd5cfdcf2168a7"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREB_MCKDIV128" ref="ga89b23abb8cc7f558c1dd5cfdcf2168a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga89b23abb8cc7f558c1dd5cfdcf2168a7">PWM_MR_PREB_MCKDIV128</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 128 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab0882481137dc22d06c9d2af7b017cd"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREB_MCKDIV256" ref="gaab0882481137dc22d06c9d2af7b017cd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gaab0882481137dc22d06c9d2af7b017cd">PWM_MR_PREB_MCKDIV256</a>&nbsp;&nbsp;&nbsp;(0x8u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 256 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga159db39a68b3cb996ffd42ff71d336be"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREB_MCKDIV512" ref="ga159db39a68b3cb996ffd42ff71d336be" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga159db39a68b3cb996ffd42ff71d336be">PWM_MR_PREB_MCKDIV512</a>&nbsp;&nbsp;&nbsp;(0x9u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 512 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabfe2208b000df16cf0c7fcb1605ca6d6"></a><!-- doxytag: member="SAM9G25_PWM::PWM_MR_PREB_MCKDIV1024" ref="gabfe2208b000df16cf0c7fcb1605ca6d6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gabfe2208b000df16cf0c7fcb1605ca6d6">PWM_MR_PREB_MCKDIV1024</a>&nbsp;&nbsp;&nbsp;(0xAu &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_MR) Master Clock divided by 1024 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77c0afa3572c801d2b6cd0290b28aa4b"></a><!-- doxytag: member="SAM9G25_PWM::PWM_ENA_CHID0" ref="ga77c0afa3572c801d2b6cd0290b28aa4b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga77c0afa3572c801d2b6cd0290b28aa4b">PWM_ENA_CHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ENA) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a4948f507b7d676ab5b011710d94d5a"></a><!-- doxytag: member="SAM9G25_PWM::PWM_ENA_CHID1" ref="ga0a4948f507b7d676ab5b011710d94d5a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga0a4948f507b7d676ab5b011710d94d5a">PWM_ENA_CHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ENA) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8de33fe21d0568c5af66072ea224b374"></a><!-- doxytag: member="SAM9G25_PWM::PWM_ENA_CHID2" ref="ga8de33fe21d0568c5af66072ea224b374" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga8de33fe21d0568c5af66072ea224b374">PWM_ENA_CHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ENA) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa51ecf03f17443c907a60d29f7e63ffb"></a><!-- doxytag: member="SAM9G25_PWM::PWM_ENA_CHID3" ref="gaa51ecf03f17443c907a60d29f7e63ffb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gaa51ecf03f17443c907a60d29f7e63ffb">PWM_ENA_CHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ENA) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4091417cf1ab606fbb4763bb93ba4740"></a><!-- doxytag: member="SAM9G25_PWM::PWM_DIS_CHID0" ref="ga4091417cf1ab606fbb4763bb93ba4740" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga4091417cf1ab606fbb4763bb93ba4740">PWM_DIS_CHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_DIS) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga018c7471f812f9bbbfb758e7d1d95a35"></a><!-- doxytag: member="SAM9G25_PWM::PWM_DIS_CHID1" ref="ga018c7471f812f9bbbfb758e7d1d95a35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga018c7471f812f9bbbfb758e7d1d95a35">PWM_DIS_CHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_DIS) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74c86b68ac70aee9bb151eae80a19190"></a><!-- doxytag: member="SAM9G25_PWM::PWM_DIS_CHID2" ref="ga74c86b68ac70aee9bb151eae80a19190" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga74c86b68ac70aee9bb151eae80a19190">PWM_DIS_CHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_DIS) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga036f740d5b634027628c0f87918132d1"></a><!-- doxytag: member="SAM9G25_PWM::PWM_DIS_CHID3" ref="ga036f740d5b634027628c0f87918132d1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga036f740d5b634027628c0f87918132d1">PWM_DIS_CHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_DIS) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a0feb323f0888fcc4eb26f8475021e8"></a><!-- doxytag: member="SAM9G25_PWM::PWM_SR_CHID0" ref="ga8a0feb323f0888fcc4eb26f8475021e8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga8a0feb323f0888fcc4eb26f8475021e8">PWM_SR_CHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SR) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02d055995397c049308dbbbc862d2b3c"></a><!-- doxytag: member="SAM9G25_PWM::PWM_SR_CHID1" ref="ga02d055995397c049308dbbbc862d2b3c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga02d055995397c049308dbbbc862d2b3c">PWM_SR_CHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SR) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0340aa3419df5dd39b9cd56c4b98862"></a><!-- doxytag: member="SAM9G25_PWM::PWM_SR_CHID2" ref="gad0340aa3419df5dd39b9cd56c4b98862" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gad0340aa3419df5dd39b9cd56c4b98862">PWM_SR_CHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SR) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8c704ff17cd4890571f8794c0ae0ecc"></a><!-- doxytag: member="SAM9G25_PWM::PWM_SR_CHID3" ref="gab8c704ff17cd4890571f8794c0ae0ecc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gab8c704ff17cd4890571f8794c0ae0ecc">PWM_SR_CHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SR) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c552c7d823ea5044263526f162578bb"></a><!-- doxytag: member="SAM9G25_PWM::PWM_IER_CHID0" ref="ga3c552c7d823ea5044263526f162578bb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga3c552c7d823ea5044263526f162578bb">PWM_IER_CHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER) Channel ID. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8befc7e24ceb123f2cae51fe2bfc80cc"></a><!-- doxytag: member="SAM9G25_PWM::PWM_IER_CHID1" ref="ga8befc7e24ceb123f2cae51fe2bfc80cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga8befc7e24ceb123f2cae51fe2bfc80cc">PWM_IER_CHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER) Channel ID. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga469fdbaec80d6b47f362592218ac67a5"></a><!-- doxytag: member="SAM9G25_PWM::PWM_IER_CHID2" ref="ga469fdbaec80d6b47f362592218ac67a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga469fdbaec80d6b47f362592218ac67a5">PWM_IER_CHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER) Channel ID. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga447f6dadfd4338c10ec76b8ae092ced1"></a><!-- doxytag: member="SAM9G25_PWM::PWM_IER_CHID3" ref="ga447f6dadfd4338c10ec76b8ae092ced1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga447f6dadfd4338c10ec76b8ae092ced1">PWM_IER_CHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER) Channel ID. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad60a5ff899afbdb2ccd3806bd3c87101"></a><!-- doxytag: member="SAM9G25_PWM::PWM_IDR_CHID0" ref="gad60a5ff899afbdb2ccd3806bd3c87101" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gad60a5ff899afbdb2ccd3806bd3c87101">PWM_IDR_CHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR) Channel ID. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae56d33b455bb26b69a86af6b177daa01"></a><!-- doxytag: member="SAM9G25_PWM::PWM_IDR_CHID1" ref="gae56d33b455bb26b69a86af6b177daa01" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gae56d33b455bb26b69a86af6b177daa01">PWM_IDR_CHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR) Channel ID. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8667a70ed92086c738330c45c8ab72f0"></a><!-- doxytag: member="SAM9G25_PWM::PWM_IDR_CHID2" ref="ga8667a70ed92086c738330c45c8ab72f0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga8667a70ed92086c738330c45c8ab72f0">PWM_IDR_CHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR) Channel ID. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga710e7cdde336dd4dc1ddf22a6ab18571"></a><!-- doxytag: member="SAM9G25_PWM::PWM_IDR_CHID3" ref="ga710e7cdde336dd4dc1ddf22a6ab18571" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga710e7cdde336dd4dc1ddf22a6ab18571">PWM_IDR_CHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR) Channel ID. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0bfca9dd84b6520ca716013e09dabaae"></a><!-- doxytag: member="SAM9G25_PWM::PWM_IMR_CHID0" ref="ga0bfca9dd84b6520ca716013e09dabaae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga0bfca9dd84b6520ca716013e09dabaae">PWM_IMR_CHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR) Channel ID. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a461487e6b01aae74cd8afde9459931"></a><!-- doxytag: member="SAM9G25_PWM::PWM_IMR_CHID1" ref="ga1a461487e6b01aae74cd8afde9459931" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga1a461487e6b01aae74cd8afde9459931">PWM_IMR_CHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR) Channel ID. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c63743054ed976718be486d3bdf1cbe"></a><!-- doxytag: member="SAM9G25_PWM::PWM_IMR_CHID2" ref="ga7c63743054ed976718be486d3bdf1cbe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga7c63743054ed976718be486d3bdf1cbe">PWM_IMR_CHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR) Channel ID. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7058a608ec400183bc636a54a1f58a0"></a><!-- doxytag: member="SAM9G25_PWM::PWM_IMR_CHID3" ref="gaa7058a608ec400183bc636a54a1f58a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gaa7058a608ec400183bc636a54a1f58a0">PWM_IMR_CHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR) Channel ID. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeacdda0494f449b948a7683ea3ec64ae"></a><!-- doxytag: member="SAM9G25_PWM::PWM_ISR_CHID0" ref="gaeacdda0494f449b948a7683ea3ec64ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gaeacdda0494f449b948a7683ea3ec64ae">PWM_ISR_CHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37268604b6fe6ed08f7cd207ad2ea134"></a><!-- doxytag: member="SAM9G25_PWM::PWM_ISR_CHID1" ref="ga37268604b6fe6ed08f7cd207ad2ea134" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga37268604b6fe6ed08f7cd207ad2ea134">PWM_ISR_CHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2bee9360ca3321659c5b1ad5f4e93c7"></a><!-- doxytag: member="SAM9G25_PWM::PWM_ISR_CHID2" ref="gab2bee9360ca3321659c5b1ad5f4e93c7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gab2bee9360ca3321659c5b1ad5f4e93c7">PWM_ISR_CHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga649b41295104276a2e12149f6a66b09d"></a><!-- doxytag: member="SAM9G25_PWM::PWM_ISR_CHID3" ref="ga649b41295104276a2e12149f6a66b09d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga649b41295104276a2e12149f6a66b09d">PWM_ISR_CHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5badf58a9dad60e51cc93b3bd3b50857"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPRE_Pos" ref="ga5badf58a9dad60e51cc93b3bd3b50857" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMR_CPRE_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7cd448e4b8d4338768b6d3c01087a35"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPRE_Msk" ref="gaa7cd448e4b8d4338768b6d3c01087a35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gaa7cd448e4b8d4338768b6d3c01087a35">PWM_CMR_CPRE_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_CMR_CPRE_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Channel Pre-scaler <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d3f3920d928ba2aa52de186a445d0f4"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPRE_MCK" ref="ga5d3f3920d928ba2aa52de186a445d0f4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga5d3f3920d928ba2aa52de186a445d0f4">PWM_CMR_CPRE_MCK</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Master Clock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1882b6d875a20217e481ecec4dcaef4b"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPRE_MCKDIV2" ref="ga1882b6d875a20217e481ecec4dcaef4b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga1882b6d875a20217e481ecec4dcaef4b">PWM_CMR_CPRE_MCKDIV2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Master Clock divided by 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace69f06ede8bb49bbd3f3f73efb0d915"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPRE_MCKDIV4" ref="gace69f06ede8bb49bbd3f3f73efb0d915" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gace69f06ede8bb49bbd3f3f73efb0d915">PWM_CMR_CPRE_MCKDIV4</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Master Clock divided by 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c2e048350ad275e99fc77e717e1f76c"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPRE_MCKDIV8" ref="ga3c2e048350ad275e99fc77e717e1f76c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga3c2e048350ad275e99fc77e717e1f76c">PWM_CMR_CPRE_MCKDIV8</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Master Clock divided by 8 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e576b890fd3c6a6f1aa2f9f01b12667"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPRE_MCKDIV16" ref="ga8e576b890fd3c6a6f1aa2f9f01b12667" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga8e576b890fd3c6a6f1aa2f9f01b12667">PWM_CMR_CPRE_MCKDIV16</a>&nbsp;&nbsp;&nbsp;(0x4u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Master Clock divided by 16 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31588f4dd7bff93aded9862960d5025a"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPRE_MCKDIV32" ref="ga31588f4dd7bff93aded9862960d5025a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga31588f4dd7bff93aded9862960d5025a">PWM_CMR_CPRE_MCKDIV32</a>&nbsp;&nbsp;&nbsp;(0x5u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Master Clock divided by 32 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e48ba5554fc788f80e5ad31306dd999"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPRE_MCKDIV64" ref="ga8e48ba5554fc788f80e5ad31306dd999" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga8e48ba5554fc788f80e5ad31306dd999">PWM_CMR_CPRE_MCKDIV64</a>&nbsp;&nbsp;&nbsp;(0x6u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Master Clock divided by 64 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6c831fef61286261a0203a071ef9830"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPRE_MCKDIV128" ref="gaf6c831fef61286261a0203a071ef9830" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gaf6c831fef61286261a0203a071ef9830">PWM_CMR_CPRE_MCKDIV128</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Master Clock divided by 128 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2724a0049296378d336363ad33ae127"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPRE_MCKDIV256" ref="gae2724a0049296378d336363ad33ae127" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gae2724a0049296378d336363ad33ae127">PWM_CMR_CPRE_MCKDIV256</a>&nbsp;&nbsp;&nbsp;(0x8u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Master Clock divided by 256 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e6583839e40b54b122a40f09822c99b"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPRE_MCKDIV512" ref="ga4e6583839e40b54b122a40f09822c99b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga4e6583839e40b54b122a40f09822c99b">PWM_CMR_CPRE_MCKDIV512</a>&nbsp;&nbsp;&nbsp;(0x9u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Master Clock divided by 512 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3442bf1ebad7d15c8e6af87e294cf946"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPRE_MCKDIV1024" ref="ga3442bf1ebad7d15c8e6af87e294cf946" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga3442bf1ebad7d15c8e6af87e294cf946">PWM_CMR_CPRE_MCKDIV1024</a>&nbsp;&nbsp;&nbsp;(0xAu &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Master Clock divided by 1024 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8bc71e46b25f8e3523370fac72f5d033"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPRE_CLKA" ref="ga8bc71e46b25f8e3523370fac72f5d033" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga8bc71e46b25f8e3523370fac72f5d033">PWM_CMR_CPRE_CLKA</a>&nbsp;&nbsp;&nbsp;(0xBu &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Clock A <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61f75d57082c66e697b6e9a0d1c7a871"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPRE_CLKB" ref="ga61f75d57082c66e697b6e9a0d1c7a871" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga61f75d57082c66e697b6e9a0d1c7a871">PWM_CMR_CPRE_CLKB</a>&nbsp;&nbsp;&nbsp;(0xCu &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Clock B <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga389acb2fd3cb962a815dc9bebf0d8c3b"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CALG" ref="ga389acb2fd3cb962a815dc9bebf0d8c3b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga389acb2fd3cb962a815dc9bebf0d8c3b">PWM_CMR_CALG</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Channel Alignment <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf63b55ca5a5fca06ef63e14542b6d80"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPOL" ref="gaaf63b55ca5a5fca06ef63e14542b6d80" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gaaf63b55ca5a5fca06ef63e14542b6d80">PWM_CMR_CPOL</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Channel Polarity <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b049ece9bd0de27c096e687c464006a"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CMR_CPD" ref="ga6b049ece9bd0de27c096e687c464006a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga6b049ece9bd0de27c096e687c464006a">PWM_CMR_CPD</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Channel Update Period <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9c53da07d308aaa980f5d3e997be72c"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CDTY_CDTY_Pos" ref="gad9c53da07d308aaa980f5d3e997be72c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CDTY_CDTY_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed15d16af3f59ccddcf4f629ea3c5852"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CDTY_CDTY_Msk" ref="gaed15d16af3f59ccddcf4f629ea3c5852" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gaed15d16af3f59ccddcf4f629ea3c5852">PWM_CDTY_CDTY_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; PWM_CDTY_CDTY_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CDTY) Channel Duty Cycle <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41fa252ae7e9c1afb1ed033146edabff"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CDTY_CDTY" ref="ga41fa252ae7e9c1afb1ed033146edabff" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CDTY_CDTY</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CDTY_CDTY_Msk &amp; ((value) &lt;&lt; PWM_CDTY_CDTY_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15e63c47355a0e697cf879301bdcfe97"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CPRD_CPRD_Pos" ref="ga15e63c47355a0e697cf879301bdcfe97" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CPRD_CPRD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5af6b617a5d5e4da51ade21024e340d"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CPRD_CPRD_Msk" ref="gae5af6b617a5d5e4da51ade21024e340d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gae5af6b617a5d5e4da51ade21024e340d">PWM_CPRD_CPRD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; PWM_CPRD_CPRD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CPRD) Channel Period <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga436c7760905f428657aa5b449947a798"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CPRD_CPRD" ref="ga436c7760905f428657aa5b449947a798" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CPRD_CPRD</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CPRD_CPRD_Msk &amp; ((value) &lt;&lt; PWM_CPRD_CPRD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacf83288cd3d60a64c5f5ca649d90787"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CCNT_CNT_Pos" ref="gaacf83288cd3d60a64c5f5ca649d90787" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CCNT_CNT_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50ad77e55d2813cbaa887a2c3c3dac77"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CCNT_CNT_Msk" ref="ga50ad77e55d2813cbaa887a2c3c3dac77" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#ga50ad77e55d2813cbaa887a2c3c3dac77">PWM_CCNT_CNT_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; PWM_CCNT_CNT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CCNT) Channel Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab99a5644d7509b6ec5871e724a6cefb5"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CUPD_CUPD_Pos" ref="gab99a5644d7509b6ec5871e724a6cefb5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CUPD_CUPD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2c051a22b8008a6b18ec297806b675a"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CUPD_CUPD_Msk" ref="gab2c051a22b8008a6b18ec297806b675a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_w_m.html#gab2c051a22b8008a6b18ec297806b675a">PWM_CUPD_CUPD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; PWM_CUPD_CUPD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CUPD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6cc22d062e4c7d8390c794f2ee380a2e"></a><!-- doxytag: member="SAM9G25_PWM::PWM_CUPD_CUPD" ref="ga6cc22d062e4c7d8390c794f2ee380a2e" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CUPD_CUPD</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CUPD_CUPD_Msk &amp; ((value) &lt;&lt; PWM_CUPD_CUPD_Pos)))</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR Pulse Width Modulation Controller </p>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
