<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>strathsdr.org</spirit:vendor>
  <spirit:library>pynq</spirit:library>
  <spirit:name>nco</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">M_AXIS:S_AXI_Lite</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_Lite</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI_Lite"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI_Lite</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_Lite_reg</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>nco_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>feca7282</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>nco_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>feca7282</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d6034076</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/dds_compiler/dds_compiler.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mult_gain/mult_gain.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_mult_gain_real_inst/mult_gain</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/nco_v1_0_S_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/nco_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2f7c00dc</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="mult_gen" xilinx:version="12.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/dds_compiler/dds_compiler.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mult_gain/mult_gain.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_mult_gain_real_inst/mult_gain</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/nco_v1_0_S_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/nco_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="mult_gen" xilinx:version="12.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/nco_v1_0/data/nco.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/nco_v1_0/data/nco.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/nco_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/nco_v1_0/src/nco.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/nco_v1_0/src/nco.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/nco_v1_0/src/nco_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/nco_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Numerically Controlled Oscillator with Direct Digital Synthesizer.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">nco_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Numerically Controlled Oscillator</xilinx:displayName>
      <xilinx:vendorDisplayName>strathsdr</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://strathsdr.org</xilinx:vendorURL>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>neutralwireless.com:NW:nco:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2023-01-23T09:17:05Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181b850f_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38092093_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b44550_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b648e44_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421b82ce_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f960a2_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aaf3aef_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ea6dd4_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3d8ada_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169ca869_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1ee768_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc78504_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59abb46e_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d68a401_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285933c4_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e902820_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34affc7_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d260abc_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8b8120_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b93f403_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d5dc21_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c94417c_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29169fe1_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d3337d_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6317c27a_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90f1a68_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ced56bf_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3844082e_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dafb207_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5303fc1c_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a0328_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bae512b_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d69d638_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f219cf_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c268bfc_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be6e4d9_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed55665_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b8f2b0_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7b52f6_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad0389f_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15fddf2f_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cdb6818_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0894db_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d925175_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c304462_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39245e73_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42538f4b_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7868af9b_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56aa47e1_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae1838f_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d84e606_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c804ea7_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384c341d_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb94b2d_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c441c3_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c658de6_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d77b7d_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22954551_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7976ead1_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1239900e_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328f75a1_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14215daf_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341f3012_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41977955_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d551a7_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56561160_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc2c04_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44174995_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2715e8_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3b1342_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c27a24_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22fb5b55_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f54e6a_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3410f4c7_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d4b01_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6eae0b_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa60e77_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c22c976_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9a951e_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ba403a_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c654f4_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75411b57_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c9d763_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5359922c_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10417a41_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1bd2b_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d6c93c_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3260f8_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0b9349_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a5b30c_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470937c6_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40343ceb_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b839bfb_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fca573_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf9d499_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fddf044_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d27a090_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6874eb_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ffcc17d_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3594fc_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7379718c_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15fc9111_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747a4642_ARCHIVE_LOCATION">c:/iprepo/nco_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0023fde0"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="cae00b7b"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="53db57c7"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="197ce872"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="fc7d664f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
