# (C) Copyright Axelera AI 2024
# All Rights Reserved
# *** Axelera AI Confidential ***
#
# Description: Testlist for CVA6V
# Owner: Raymond Garcia <raymond.garcia@axelera.ai>

# ================================================================================
#                  Regression test list format
# --------------------------------------------------------------------------------
# test            : Assembly test name
# description     : Description of this test
# gen_opts        : Instruction generator options
# iterations      : Number of iterations of this test
# no_iss          : Enable/disable ISS simulator (Optional)
# gen_test        : Test name used by the instruction generator
# rtl_test        : RTL simulation test name
# cmp_opts        : Compile options passed to the instruction generator
# sim_opts        : Simulation options passed to the instruction generator
# no_post_compare : Enable/disable comparison of trace log and ISS log (Optional)
# compare_opts    : Options for the RTL & ISS trace comparison
# gcc_opts        : gcc compile options
# --------------------------------------------------------------------------------
# Base + Floating point + Vector Permutation

- test: cva6v_rag_Vp
  description: >
    base + fp + vector test, Vector Permutation Instructions, no vcompress and vgather due to test will take forever to simulate.
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMV_X_S,VMV_S_X,VFMV_F_S,VFMV_S_F,VSLIDEUP,VSLIDEDOWN,VSLIDE1UP,VSLIDE1DOWN,VFSLIDE1UP,VFSLIDE1DOWN,VMV1R_V,VMV2R_V,VMV4R_V,VMV8R_V
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vmv_x_s
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMV_X_S
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vmv_s_x
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMV_S_X
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vfmv_f_s
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VFMV_F_S
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vfmv_s_f
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VFMV_S_F
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vslideup
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VSLIDEUP
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vslidedown
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VSLIDEDOWN
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vslide1up
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VSLIDE1UP
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vslide1down
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VSLIDE1DOWN
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vfslide1up
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VFSLIDE1UP
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vfslide1down
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VFSLIDE1DOWN
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vrgather
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=5000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VRGATHER
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vrgatheri16
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=5000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VRGATHEREI16
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vcompress
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=5000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VCOMPRESS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vmv1r_v
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMV1R_V
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vmv2r_v
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMV2R_V
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vmv4r_v
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMV4R_V
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vp_vmv8r_v
  description: >
    base + fp + vector test, Vector Permutation Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMV8R_V
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test
