{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647313578472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647313578473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 20:06:18 2022 " "Processing started: Mon Mar 14 20:06:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647313578473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313578473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313578473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647313579059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647313579059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_3.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_3 " "Found entity 1: sr_3" {  } { { "sr_3.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/sr_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647313590223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_7.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_7 " "Found entity 1: sr_7" {  } { { "sr_7.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/sr_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647313590225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_6.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_6 " "Found entity 1: sr_6" {  } { { "sr_6.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/sr_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647313590227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_5.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_5 " "Found entity 1: sr_5" {  } { { "sr_5.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/sr_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647313590229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_4.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_4 " "Found entity 1: sr_4" {  } { { "sr_4.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/sr_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647313590233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_2 " "Found entity 1: sr_2" {  } { { "sr_2.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/sr_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647313590236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590236 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 1 1 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647313590306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1647313590306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647313590309 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 top.v(205) " "Verilog HDL assignment warning at top.v(205): truncated value with size 32 to match size of target (19)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647313590312 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(206) " "Verilog HDL assignment warning at top.v(206): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647313590313 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(207) " "Verilog HDL assignment warning at top.v(207): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647313590313 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(208) " "Verilog HDL assignment warning at top.v(208): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647313590313 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(209) " "Verilog HDL assignment warning at top.v(209): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647313590314 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(210) " "Verilog HDL assignment warning at top.v(210): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647313590314 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(211) " "Verilog HDL assignment warning at top.v(211): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647313590315 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(212) " "Verilog HDL assignment warning at top.v(212): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647313590315 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(213) " "Verilog HDL assignment warning at top.v(213): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647313590318 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(214) " "Verilog HDL assignment warning at top.v(214): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647313590318 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(221) " "Verilog HDL assignment warning at top.v(221): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647313590320 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear_mac top.v(202) " "Verilog HDL Always Construct warning at top.v(202): inferring latch(es) for variable \"clear_mac\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 202 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647313590321 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear_mac top.v(216) " "Inferred latch for \"clear_mac\" at top.v(216)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590323 "|top"}
{ "Warning" "WSGN_SEARCH_FILE" "controlfsm.v 1 1 " "Using design file controlfsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controlFSM " "Found entity 1: controlFSM" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647313590358 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1647313590358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlFSM controlFSM:control " "Elaborating entity \"controlFSM\" for hierarchy \"controlFSM:control\"" {  } { { "top.v" "control" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647313590359 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_state controlfsm.v(41) " "Verilog HDL Always Construct warning at controlfsm.v(41): variable \"current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647313590360 "|top|controlFSM:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_state controlfsm.v(57) " "Verilog HDL Always Construct warning at controlfsm.v(57): variable \"current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647313590360 "|top|controlFSM:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 controlfsm.v(63) " "Verilog HDL assignment warning at controlfsm.v(63): truncated value with size 32 to match size of target (11)" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647313590361 "|top|controlFSM:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_state controlfsm.v(73) " "Verilog HDL Always Construct warning at controlfsm.v(73): variable \"current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647313590361 "|top|controlFSM:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state controlfsm.v(82) " "Verilog HDL Always Construct warning at controlfsm.v(82): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647313590361 "|top|controlFSM:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state controlfsm.v(38) " "Verilog HDL Always Construct warning at controlfsm.v(38): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647313590361 "|top|controlFSM:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempdone controlfsm.v(38) " "Verilog HDL Always Construct warning at controlfsm.v(38): inferring latch(es) for variable \"tempdone\", which holds its previous value in one or more paths through the always construct" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647313590361 "|top|controlFSM:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempclock controlfsm.v(38) " "Verilog HDL Always Construct warning at controlfsm.v(38): inferring latch(es) for variable \"tempclock\", which holds its previous value in one or more paths through the always construct" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647313590362 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[0\] controlfsm.v(38) " "Inferred latch for \"tempclock\[0\]\" at controlfsm.v(38)" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590363 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[1\] controlfsm.v(38) " "Inferred latch for \"tempclock\[1\]\" at controlfsm.v(38)" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590363 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[2\] controlfsm.v(38) " "Inferred latch for \"tempclock\[2\]\" at controlfsm.v(38)" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590363 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[3\] controlfsm.v(38) " "Inferred latch for \"tempclock\[3\]\" at controlfsm.v(38)" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590363 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[4\] controlfsm.v(38) " "Inferred latch for \"tempclock\[4\]\" at controlfsm.v(38)" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590363 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[5\] controlfsm.v(38) " "Inferred latch for \"tempclock\[5\]\" at controlfsm.v(38)" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590363 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[6\] controlfsm.v(38) " "Inferred latch for \"tempclock\[6\]\" at controlfsm.v(38)" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590363 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[7\] controlfsm.v(38) " "Inferred latch for \"tempclock\[7\]\" at controlfsm.v(38)" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590363 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[8\] controlfsm.v(38) " "Inferred latch for \"tempclock\[8\]\" at controlfsm.v(38)" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590363 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[9\] controlfsm.v(38) " "Inferred latch for \"tempclock\[9\]\" at controlfsm.v(38)" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590363 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[10\] controlfsm.v(38) " "Inferred latch for \"tempclock\[10\]\" at controlfsm.v(38)" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590363 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempdone controlfsm.v(38) " "Inferred latch for \"tempdone\" at controlfsm.v(38)" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590363 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.10 controlfsm.v(38) " "Inferred latch for \"next_state.10\" at controlfsm.v(38)" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590363 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.01 controlfsm.v(38) " "Inferred latch for \"next_state.01\" at controlfsm.v(38)" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590364 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00 controlfsm.v(38) " "Inferred latch for \"next_state.00\" at controlfsm.v(38)" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313590364 "|top|controlFSM:control"}
{ "Warning" "WSGN_SEARCH_FILE" "dualportram.v 1 1 " "Using design file dualportram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dualPortRam " "Found entity 1: dualPortRam" {  } { { "dualportram.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/dualportram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647313590392 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1647313590392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualPortRam dualPortRam:ram_a76 " "Elaborating entity \"dualPortRam\" for hierarchy \"dualPortRam:ram_a76\"" {  } { { "top.v" "ram_a76" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647313590393 ""}
{ "Warning" "WSGN_SEARCH_FILE" "singleportram.v 1 1 " "Using design file singleportram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 singlePortRam " "Found entity 1: singlePortRam" {  } { { "singleportram.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/singleportram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647313590427 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1647313590427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlePortRam singlePortRam:ram_b " "Elaborating entity \"singlePortRam\" for hierarchy \"singlePortRam:ram_b\"" {  } { { "top.v" "ram_b" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647313590428 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mac.v 1 1 " "Using design file mac.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "mac.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647313590456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1647313590456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC MAC:mac7 " "Elaborating entity \"MAC\" for hierarchy \"MAC:mac7\"" {  } { { "top.v" "mac7" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647313590457 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eightbuffer.v 1 1 " "Using design file eightbuffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eightBuffer " "Found entity 1: eightBuffer" {  } { { "eightbuffer.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/eightbuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647313590483 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1647313590483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBuffer eightBuffer:macbuffer " "Elaborating entity \"eightBuffer\" for hierarchy \"eightBuffer:macbuffer\"" {  } { { "top.v" "macbuffer" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647313590485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_7 eightBuffer:macbuffer\|sr_7:sr_7_dff_1 " "Elaborating entity \"sr_7\" for hierarchy \"eightBuffer:macbuffer\|sr_7:sr_7_dff_1\"" {  } { { "eightbuffer.v" "sr_7_dff_1" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/eightbuffer.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647313590514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_6 eightBuffer:macbuffer\|sr_6:sr_6_dff_1 " "Elaborating entity \"sr_6\" for hierarchy \"eightBuffer:macbuffer\|sr_6:sr_6_dff_1\"" {  } { { "eightbuffer.v" "sr_6_dff_1" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/eightbuffer.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647313590517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_5 eightBuffer:macbuffer\|sr_5:sr_5_dff_1 " "Elaborating entity \"sr_5\" for hierarchy \"eightBuffer:macbuffer\|sr_5:sr_5_dff_1\"" {  } { { "eightbuffer.v" "sr_5_dff_1" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/eightbuffer.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647313590531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_4 eightBuffer:macbuffer\|sr_4:sr_4_dff_1 " "Elaborating entity \"sr_4\" for hierarchy \"eightBuffer:macbuffer\|sr_4:sr_4_dff_1\"" {  } { { "eightbuffer.v" "sr_4_dff_1" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/eightbuffer.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647313590545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_3 eightBuffer:macbuffer\|sr_3:sr_3_dff_1 " "Elaborating entity \"sr_3\" for hierarchy \"eightBuffer:macbuffer\|sr_3:sr_3_dff_1\"" {  } { { "eightbuffer.v" "sr_3_dff_1" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/eightbuffer.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647313590558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_2 eightBuffer:macbuffer\|sr_2:sr_2_dff_1 " "Elaborating entity \"sr_2\" for hierarchy \"eightBuffer:macbuffer\|sr_2:sr_2_dff_1\"" {  } { { "eightbuffer.v" "sr_2_dff_1" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/eightbuffer.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647313590560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlePortRam singlePortRam:RAMOUTPUT " "Elaborating entity \"singlePortRam\" for hierarchy \"singlePortRam:RAMOUTPUT\"" {  } { { "top.v" "RAMOUTPUT" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647313590573 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in_a\[7\] " "Net \"data_in_a\[7\]\" is missing source, defaulting to GND" {  } { { "top.v" "data_in_a\[7\]" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590656 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in_a\[6\] " "Net \"data_in_a\[6\]\" is missing source, defaulting to GND" {  } { { "top.v" "data_in_a\[6\]" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590656 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in_a\[5\] " "Net \"data_in_a\[5\]\" is missing source, defaulting to GND" {  } { { "top.v" "data_in_a\[5\]" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590656 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in_a\[4\] " "Net \"data_in_a\[4\]\" is missing source, defaulting to GND" {  } { { "top.v" "data_in_a\[4\]" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590656 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in_a\[3\] " "Net \"data_in_a\[3\]\" is missing source, defaulting to GND" {  } { { "top.v" "data_in_a\[3\]" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590656 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in_a\[2\] " "Net \"data_in_a\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "data_in_a\[2\]" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590656 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in_a\[1\] " "Net \"data_in_a\[1\]\" is missing source, defaulting to GND" {  } { { "top.v" "data_in_a\[1\]" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590656 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in_a\[0\] " "Net \"data_in_a\[0\]\" is missing source, defaulting to GND" {  } { { "top.v" "data_in_a\[0\]" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590656 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_enable_a " "Net \"write_enable_a\" is missing source, defaulting to GND" {  } { { "top.v" "write_enable_a" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590656 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1647313590656 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in_a\[7\] " "Net \"data_in_a\[7\]\" is missing source, defaulting to GND" {  } { { "top.v" "data_in_a\[7\]" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in_a\[6\] " "Net \"data_in_a\[6\]\" is missing source, defaulting to GND" {  } { { "top.v" "data_in_a\[6\]" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in_a\[5\] " "Net \"data_in_a\[5\]\" is missing source, defaulting to GND" {  } { { "top.v" "data_in_a\[5\]" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in_a\[4\] " "Net \"data_in_a\[4\]\" is missing source, defaulting to GND" {  } { { "top.v" "data_in_a\[4\]" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in_a\[3\] " "Net \"data_in_a\[3\]\" is missing source, defaulting to GND" {  } { { "top.v" "data_in_a\[3\]" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in_a\[2\] " "Net \"data_in_a\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "data_in_a\[2\]" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in_a\[1\] " "Net \"data_in_a\[1\]\" is missing source, defaulting to GND" {  } { { "top.v" "data_in_a\[1\]" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in_a\[0\] " "Net \"data_in_a\[0\]\" is missing source, defaulting to GND" {  } { { "top.v" "data_in_a\[0\]" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_enable_a " "Net \"write_enable_a\" is missing source, defaulting to GND" {  } { { "top.v" "write_enable_a" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/top.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647313590657 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1647313590657 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlFSM:control\|next_state.00_228 " "LATCH primitive \"controlFSM:control\|next_state.00_228\" is permanently enabled" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647313590878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlFSM:control\|tempclock\[0\] " "LATCH primitive \"controlFSM:control\|tempclock\[0\]\" is permanently enabled" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647313590878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlFSM:control\|next_state.01_218 " "LATCH primitive \"controlFSM:control\|next_state.01_218\" is permanently enabled" {  } { { "controlfsm.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part4/controlfsm.v" 38 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647313590878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647313591298 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647313591768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647313591955 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647313591955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647313591997 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647313591997 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647313591997 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647313591997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647313592020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 20:06:32 2022 " "Processing ended: Mon Mar 14 20:06:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647313592020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647313592020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647313592020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647313592020 ""}
