m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/intelFPGA/18.1/NIOS_IIR/software/os/obj/default/runtime/sim/mentor
valtera_avalon_clock_source
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
DXx25 altera_common_sv_packages 13 verbosity_pkg 0 22 NnBa<E?_PE02@?TXR4^dz3
!s110 1653465550
!i10b 1
!s100 7>6YBzb`DQn61JSAYoHJA0
IkMjVFJ[GMo=L?9nWEh81z0
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_clock_source_sv_unit
S1
dD:/intelFPGA/18.1/DECODER/software/os/obj/default/runtime/sim/mentor
w1653203929
8D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/altera_avalon_clock_source.sv
FD:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/altera_avalon_clock_source.sv
L0 23
OV;L;10.5b;63
r1
!s85 0
31
!s108 1653465549.000000
!s107 D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/altera_avalon_clock_source.sv|
!s90 -reportprogress|300|-sv|D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/altera_avalon_clock_source.sv|-L|altera_common_sv_packages|-work|SysFiltr_inst_clk_bfm|
!i113 1
o-sv -L altera_common_sv_packages -work SysFiltr_inst_clk_bfm
tCvgOpt 0
