regmap:
- name: SPI_TX_LOW
  description: Transmit data register low (lower 32 bits)
  address: '0x00'
  bitfields:
  - name: DATA_LOW
    description: Data to transmit (lower 32 bits)
    reset: 0
    width: 32
    lsb: 0
    access: rw
    hardware: o
    enums: []

- name: SPI_TX_HIGH
  description: Transmit data register high (higher 32 bits)
  address: '0x04'
  bitfields:
  - name: DATA_HIGH
    description: Data to transmit (higher 32 bits)
    reset: 0
    width: 32
    lsb: 0
    access: rw
    hardware: o
    enums: []

- name: SPI_RX_LOW
  description: Receive data register low (lower 32 bits)
  address: '0x08'
  bitfields:
  - name: DATA
    description: Data received (lower 32 bits)
    reset: 0
    width: 32
    lsb: 0
    access: rw
    hardware: i
    enums: []

- name: SPI_RX_HIGH
  description: Receive data register high (higher 32 bits)
  address: '0x0C'
  bitfields:
  - name: DATA
    description: Data received (higher 32 bits)
    reset: 0
    width: 32
    lsb: 0
    access: ro
    hardware: i
    enums: []

- name: CONTROL_REG
  description: SPI Control register
  address: '0x10'
  bitfields:
  - name: BPT
    description: Bits per transfer (0 -> 1 bit, 63 -> 64 bits)
    reset: 8
    width: 6
    lsb: 0
    access: rw
    hardware: o
    enums: []
  - name: CPOL
    description: Clock polarity
    reset: 0
    width: 1
    lsb: 6
    access: rw
    hardware: o
    enums: []
  - name: CPHA
    description: Clock phase
    reset: 0
    width: 1
    lsb: 7
    access: rw
    hardware: o
    enums: []
  - name: ENSPI
    description: Enable SPI
    reset: 0
    width: 1
    lsb: 8
    access: rw
    hardware: o
    enums: []
  - name: CSS
    description: Automatic slave select enable
    reset: 1
    width: 1
    lsb: 9
    access: rw
    hardware: o
    enums: []
  - name: NUMSS
    description: Slave number selection (0~15)
    reset: 0
    width: 4
    lsb: 11
    access: rw
    hardware: o
    enums: []
  - name: MSB
    description: MSB first enable
    reset: 1
    width: 1
    lsb: 16
    access: rw
    hardware: o
    enums: []
  - name: STRX
    description: Start transmit/receive
    reset: 0
    width: 1
    lsb: 17
    access: rw
    hardware: o
    enums: []
  - name: DIV
    description: Clock divider
    reset: 27
    width: 10
    lsb: 18
    access: rw
    hardware: o
    enums: []
  - name: MODE
    description: 0 - Master mode, 1 - Slave mode
    reset: 0
    width: 1
    lsb: 28
    access: rw
    hardware: o
    enums: []

- name: STATUS_REG
  description: SPI Status register
  address: '0x14'
  bitfields:
  - name: RXNE
    description: RX not empty (data received)
    reset: 0
    width: 1
    lsb: 0
    access: ro
    hardware: i
    enums: []
  - name: TXE
    description: TX empty (ready for transmit)
    reset: 0
    width: 1
    lsb: 1
    access: ro
    hardware: i
    enums: []
  - name: ERR
    description: Error flag (future use)
    reset: 0
    width: 1
    lsb: 2
    access: ro
    hardware: i
    enums: []
  - name: BUSY
    description: SPI Busy flag
    reset: 0
    width: 1
    lsb: 4
    access: ro
    hardware: i
    enums: []

