#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c459066d80 .scope module, "SignEx1to32" "SignEx1to32" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ent0";
    .port_info 1 /OUTPUT 32 "result";
o000001c459066f18 .functor BUFZ 1, C4<z>; HiZ drive
v000001c459032d60_0 .net "ent0", 0 0, o000001c459066f18;  0 drivers
v000001c459032ae0_0 .var "result", 31 0;
E_000001c459064e00 .event anyedge, v000001c459032d60_0;
    .scope S_000001c459066d80;
T_0 ;
    %wait E_000001c459064e00;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000001c459032d60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c459032ae0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "SignEx1to32.v";
