# DESIGN-LAYOUT-LOGIC-GATES-NOT-NAND-NOR-USING-CADENCE-VIRTUOSO-90NM-TECHNOLOGY
1.  Thiết kế cổng NOT
1.1. Sơ đồ nguyên lý
   <img width="880" height="352" alt="image" src="https://github.com/user-attachments/assets/a6c6ebcc-f2ed-4c35-ac72-325534b3b08e" />

