Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 22 14:22:09 2023
| Host         : Z2-R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rooth_soc_timing_summary_routed.rpt -pb rooth_soc_timing_summary_routed.pb -rpx rooth_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rooth_soc
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: refer_rst_n (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: soc_rst_key_n (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: clk_pll_inst/inst/plle2_adv_inst/LOCKED (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_halt_req_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/need_resp_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[34]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[36]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[38]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/inv_access_mem_hold_o_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/csr_state_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/csr_state_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/csr_state_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/csr_state_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/csr_state_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/int_assert_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_div_0/ready_o_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/acess_mem_flag_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_op_o_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_en_o_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_en_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[1]_rep/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[2]_rep/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[2]_rep__0/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[3]_rep/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_res_op_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_res_op_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/branch_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/branch_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/branch_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/jump_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/jump_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_en_o_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_en_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/current_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/current_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/current_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_ctrl_top/u_sd_init/div_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_status_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_status_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_status_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1060 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.122        0.000                      0                 7146        0.112        0.000                      0                 7146        7.000        0.000                       0                  3296  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
refer_clk           {0.000 10.000}     20.000          50.000          
  clk_out1_clk_pll  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_pll  {10.000 20.000}    20.000          50.000          
  clkfbout_clk_pll  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
refer_clk                                                                                                                                                             7.000        0.000                       0                     1  
  clk_out1_clk_pll        1.122        0.000                      0                 7038        0.112        0.000                      0                 7038        9.500        0.000                       0                  3250  
  clk_out2_clk_pll       17.151        0.000                      0                   75        0.165        0.000                      0                   75        9.500        0.000                       0                    42  
  clkfbout_clk_pll                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_pll  clk_out1_clk_pll        5.415        0.000                      0                   45        9.716        0.000                      0                   45  
clk_out1_clk_pll  clk_out2_clk_pll        6.202        0.000                      0                   17       10.451        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  refer_clk
  To Clock:  refer_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refer_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { refer_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.187ns  (logic 5.365ns (29.499%)  route 12.822ns (70.501%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT4=1 LUT5=6 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 18.383 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.510    -1.882    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.243 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.418     1.661    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_2[0]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105     1.766 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.766    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2_n_0
    SLICE_X33Y22         MUXF7 (Prop_muxf7_I1_O)      0.182     1.948 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.559     3.508    u_rooth_0/u_if_as_0/inst_mem_data_o[15]
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.252     3.760 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17/O
                         net (fo=2, routed)           0.704     4.464    u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17_n_3
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     4.569 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9/O
                         net (fo=4, routed)           0.664     5.233    u_rooth_0/u_if_as_0/m0_data_o[15]
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.105     5.338 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18/O
                         net (fo=18, routed)          0.988     6.326    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18_n_3
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.105     6.431 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6/O
                         net (fo=16, routed)          0.387     6.819    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6_n_3
    SLICE_X56Y73         LUT6 (Prop_lut6_I3_O)        0.105     6.924 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_2/O
                         net (fo=2, routed)           0.543     7.467    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][9]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.572 r  u_rooth_0/u_if_wb_0/rs2_data_o[18]_i_2/O
                         net (fo=3, routed)           0.656     8.228    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][7]
    SLICE_X56Y70         LUT5 (Prop_lut5_I0_O)        0.105     8.333 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7/O
                         net (fo=1, routed)           0.000     8.333    u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7_n_3
    SLICE_X56Y70         MUXF7 (Prop_muxf7_I1_O)      0.182     8.515 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_4/O
                         net (fo=11, routed)          1.105     9.619    u_rooth_0/u_if_ex_0/ex_alu_src2[18]
    SLICE_X89Y67         LUT2 (Prop_lut2_I0_O)        0.252     9.871 r  u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.871    u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46_n_3
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.203 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36_n_3
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.403 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_28/O[2]
                         net (fo=2, routed)           0.986    11.390    u_rooth_0/u_if_de_0/sel0[21]
    SLICE_X90Y69         LUT5 (Prop_lut5_I0_O)        0.253    11.643 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.668    12.311    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X90Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.416 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.650    13.066    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X84Y63         LUT5 (Prop_lut5_I3_O)        0.105    13.171 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.358    13.529    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X80Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.634 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.634    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X80Y63         MUXF7 (Prop_muxf7_I0_O)      0.178    13.812 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.495    14.307    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.559 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.786    15.345    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.107    15.452 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.853    16.306    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X51Y68         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.217    18.383    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X51Y68         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[17]/C
                         clock pessimism             -0.557    17.826    
                         clock uncertainty           -0.062    17.764    
    SLICE_X51Y68         FDRE (Setup_fdre_C_CE)      -0.337    17.427    u_rooth_0/u_if_ex_0/pc_adder_o_reg[17]
  -------------------------------------------------------------------
                         required time                         17.427    
                         arrival time                         -16.306    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.187ns  (logic 5.365ns (29.499%)  route 12.822ns (70.501%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT4=1 LUT5=6 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 18.383 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.510    -1.882    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.243 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.418     1.661    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_2[0]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105     1.766 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.766    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2_n_0
    SLICE_X33Y22         MUXF7 (Prop_muxf7_I1_O)      0.182     1.948 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.559     3.508    u_rooth_0/u_if_as_0/inst_mem_data_o[15]
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.252     3.760 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17/O
                         net (fo=2, routed)           0.704     4.464    u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17_n_3
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     4.569 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9/O
                         net (fo=4, routed)           0.664     5.233    u_rooth_0/u_if_as_0/m0_data_o[15]
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.105     5.338 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18/O
                         net (fo=18, routed)          0.988     6.326    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18_n_3
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.105     6.431 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6/O
                         net (fo=16, routed)          0.387     6.819    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6_n_3
    SLICE_X56Y73         LUT6 (Prop_lut6_I3_O)        0.105     6.924 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_2/O
                         net (fo=2, routed)           0.543     7.467    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][9]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.572 r  u_rooth_0/u_if_wb_0/rs2_data_o[18]_i_2/O
                         net (fo=3, routed)           0.656     8.228    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][7]
    SLICE_X56Y70         LUT5 (Prop_lut5_I0_O)        0.105     8.333 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7/O
                         net (fo=1, routed)           0.000     8.333    u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7_n_3
    SLICE_X56Y70         MUXF7 (Prop_muxf7_I1_O)      0.182     8.515 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_4/O
                         net (fo=11, routed)          1.105     9.619    u_rooth_0/u_if_ex_0/ex_alu_src2[18]
    SLICE_X89Y67         LUT2 (Prop_lut2_I0_O)        0.252     9.871 r  u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.871    u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46_n_3
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.203 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36_n_3
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.403 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_28/O[2]
                         net (fo=2, routed)           0.986    11.390    u_rooth_0/u_if_de_0/sel0[21]
    SLICE_X90Y69         LUT5 (Prop_lut5_I0_O)        0.253    11.643 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.668    12.311    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X90Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.416 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.650    13.066    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X84Y63         LUT5 (Prop_lut5_I3_O)        0.105    13.171 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.358    13.529    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X80Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.634 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.634    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X80Y63         MUXF7 (Prop_muxf7_I0_O)      0.178    13.812 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.495    14.307    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.559 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.786    15.345    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.107    15.452 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.853    16.306    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X51Y68         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.217    18.383    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X51Y68         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[18]/C
                         clock pessimism             -0.557    17.826    
                         clock uncertainty           -0.062    17.764    
    SLICE_X51Y68         FDRE (Setup_fdre_C_CE)      -0.337    17.427    u_rooth_0/u_if_ex_0/pc_adder_o_reg[18]
  -------------------------------------------------------------------
                         required time                         17.427    
                         arrival time                         -16.306    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.187ns  (logic 5.365ns (29.499%)  route 12.822ns (70.501%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT4=1 LUT5=6 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 18.383 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.510    -1.882    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.243 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.418     1.661    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_2[0]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105     1.766 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.766    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2_n_0
    SLICE_X33Y22         MUXF7 (Prop_muxf7_I1_O)      0.182     1.948 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.559     3.508    u_rooth_0/u_if_as_0/inst_mem_data_o[15]
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.252     3.760 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17/O
                         net (fo=2, routed)           0.704     4.464    u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17_n_3
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     4.569 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9/O
                         net (fo=4, routed)           0.664     5.233    u_rooth_0/u_if_as_0/m0_data_o[15]
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.105     5.338 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18/O
                         net (fo=18, routed)          0.988     6.326    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18_n_3
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.105     6.431 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6/O
                         net (fo=16, routed)          0.387     6.819    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6_n_3
    SLICE_X56Y73         LUT6 (Prop_lut6_I3_O)        0.105     6.924 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_2/O
                         net (fo=2, routed)           0.543     7.467    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][9]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.572 r  u_rooth_0/u_if_wb_0/rs2_data_o[18]_i_2/O
                         net (fo=3, routed)           0.656     8.228    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][7]
    SLICE_X56Y70         LUT5 (Prop_lut5_I0_O)        0.105     8.333 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7/O
                         net (fo=1, routed)           0.000     8.333    u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7_n_3
    SLICE_X56Y70         MUXF7 (Prop_muxf7_I1_O)      0.182     8.515 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_4/O
                         net (fo=11, routed)          1.105     9.619    u_rooth_0/u_if_ex_0/ex_alu_src2[18]
    SLICE_X89Y67         LUT2 (Prop_lut2_I0_O)        0.252     9.871 r  u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.871    u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46_n_3
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.203 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36_n_3
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.403 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_28/O[2]
                         net (fo=2, routed)           0.986    11.390    u_rooth_0/u_if_de_0/sel0[21]
    SLICE_X90Y69         LUT5 (Prop_lut5_I0_O)        0.253    11.643 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.668    12.311    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X90Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.416 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.650    13.066    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X84Y63         LUT5 (Prop_lut5_I3_O)        0.105    13.171 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.358    13.529    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X80Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.634 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.634    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X80Y63         MUXF7 (Prop_muxf7_I0_O)      0.178    13.812 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.495    14.307    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.559 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.786    15.345    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.107    15.452 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.853    16.306    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X51Y68         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.217    18.383    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X51Y68         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[21]/C
                         clock pessimism             -0.557    17.826    
                         clock uncertainty           -0.062    17.764    
    SLICE_X51Y68         FDRE (Setup_fdre_C_CE)      -0.337    17.427    u_rooth_0/u_if_ex_0/pc_adder_o_reg[21]
  -------------------------------------------------------------------
                         required time                         17.427    
                         arrival time                         -16.306    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.187ns  (logic 5.365ns (29.499%)  route 12.822ns (70.501%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT4=1 LUT5=6 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 18.383 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.510    -1.882    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.243 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.418     1.661    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_2[0]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105     1.766 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.766    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2_n_0
    SLICE_X33Y22         MUXF7 (Prop_muxf7_I1_O)      0.182     1.948 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.559     3.508    u_rooth_0/u_if_as_0/inst_mem_data_o[15]
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.252     3.760 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17/O
                         net (fo=2, routed)           0.704     4.464    u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17_n_3
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     4.569 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9/O
                         net (fo=4, routed)           0.664     5.233    u_rooth_0/u_if_as_0/m0_data_o[15]
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.105     5.338 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18/O
                         net (fo=18, routed)          0.988     6.326    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18_n_3
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.105     6.431 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6/O
                         net (fo=16, routed)          0.387     6.819    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6_n_3
    SLICE_X56Y73         LUT6 (Prop_lut6_I3_O)        0.105     6.924 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_2/O
                         net (fo=2, routed)           0.543     7.467    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][9]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.572 r  u_rooth_0/u_if_wb_0/rs2_data_o[18]_i_2/O
                         net (fo=3, routed)           0.656     8.228    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][7]
    SLICE_X56Y70         LUT5 (Prop_lut5_I0_O)        0.105     8.333 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7/O
                         net (fo=1, routed)           0.000     8.333    u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7_n_3
    SLICE_X56Y70         MUXF7 (Prop_muxf7_I1_O)      0.182     8.515 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_4/O
                         net (fo=11, routed)          1.105     9.619    u_rooth_0/u_if_ex_0/ex_alu_src2[18]
    SLICE_X89Y67         LUT2 (Prop_lut2_I0_O)        0.252     9.871 r  u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.871    u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46_n_3
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.203 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36_n_3
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.403 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_28/O[2]
                         net (fo=2, routed)           0.986    11.390    u_rooth_0/u_if_de_0/sel0[21]
    SLICE_X90Y69         LUT5 (Prop_lut5_I0_O)        0.253    11.643 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.668    12.311    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X90Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.416 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.650    13.066    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X84Y63         LUT5 (Prop_lut5_I3_O)        0.105    13.171 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.358    13.529    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X80Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.634 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.634    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X80Y63         MUXF7 (Prop_muxf7_I0_O)      0.178    13.812 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.495    14.307    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.559 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.786    15.345    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.107    15.452 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.853    16.306    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X51Y68         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.217    18.383    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X51Y68         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[22]/C
                         clock pessimism             -0.557    17.826    
                         clock uncertainty           -0.062    17.764    
    SLICE_X51Y68         FDRE (Setup_fdre_C_CE)      -0.337    17.427    u_rooth_0/u_if_ex_0/pc_adder_o_reg[22]
  -------------------------------------------------------------------
                         required time                         17.427    
                         arrival time                         -16.306    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.187ns  (logic 5.365ns (29.499%)  route 12.822ns (70.501%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT4=1 LUT5=6 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 18.383 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.510    -1.882    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.243 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.418     1.661    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_2[0]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105     1.766 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.766    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2_n_0
    SLICE_X33Y22         MUXF7 (Prop_muxf7_I1_O)      0.182     1.948 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.559     3.508    u_rooth_0/u_if_as_0/inst_mem_data_o[15]
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.252     3.760 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17/O
                         net (fo=2, routed)           0.704     4.464    u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17_n_3
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     4.569 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9/O
                         net (fo=4, routed)           0.664     5.233    u_rooth_0/u_if_as_0/m0_data_o[15]
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.105     5.338 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18/O
                         net (fo=18, routed)          0.988     6.326    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18_n_3
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.105     6.431 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6/O
                         net (fo=16, routed)          0.387     6.819    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6_n_3
    SLICE_X56Y73         LUT6 (Prop_lut6_I3_O)        0.105     6.924 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_2/O
                         net (fo=2, routed)           0.543     7.467    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][9]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.572 r  u_rooth_0/u_if_wb_0/rs2_data_o[18]_i_2/O
                         net (fo=3, routed)           0.656     8.228    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][7]
    SLICE_X56Y70         LUT5 (Prop_lut5_I0_O)        0.105     8.333 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7/O
                         net (fo=1, routed)           0.000     8.333    u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7_n_3
    SLICE_X56Y70         MUXF7 (Prop_muxf7_I1_O)      0.182     8.515 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_4/O
                         net (fo=11, routed)          1.105     9.619    u_rooth_0/u_if_ex_0/ex_alu_src2[18]
    SLICE_X89Y67         LUT2 (Prop_lut2_I0_O)        0.252     9.871 r  u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.871    u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46_n_3
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.203 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36_n_3
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.403 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_28/O[2]
                         net (fo=2, routed)           0.986    11.390    u_rooth_0/u_if_de_0/sel0[21]
    SLICE_X90Y69         LUT5 (Prop_lut5_I0_O)        0.253    11.643 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.668    12.311    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X90Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.416 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.650    13.066    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X84Y63         LUT5 (Prop_lut5_I3_O)        0.105    13.171 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.358    13.529    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X80Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.634 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.634    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X80Y63         MUXF7 (Prop_muxf7_I0_O)      0.178    13.812 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.495    14.307    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.559 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.786    15.345    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.107    15.452 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.853    16.306    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X50Y68         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.217    18.383    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X50Y68         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[19]/C
                         clock pessimism             -0.557    17.826    
                         clock uncertainty           -0.062    17.764    
    SLICE_X50Y68         FDRE (Setup_fdre_C_CE)      -0.305    17.459    u_rooth_0/u_if_ex_0/pc_adder_o_reg[19]
  -------------------------------------------------------------------
                         required time                         17.459    
                         arrival time                         -16.306    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.187ns  (logic 5.365ns (29.499%)  route 12.822ns (70.501%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT4=1 LUT5=6 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 18.383 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.510    -1.882    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.243 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.418     1.661    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_2[0]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105     1.766 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.766    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2_n_0
    SLICE_X33Y22         MUXF7 (Prop_muxf7_I1_O)      0.182     1.948 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.559     3.508    u_rooth_0/u_if_as_0/inst_mem_data_o[15]
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.252     3.760 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17/O
                         net (fo=2, routed)           0.704     4.464    u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17_n_3
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     4.569 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9/O
                         net (fo=4, routed)           0.664     5.233    u_rooth_0/u_if_as_0/m0_data_o[15]
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.105     5.338 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18/O
                         net (fo=18, routed)          0.988     6.326    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18_n_3
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.105     6.431 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6/O
                         net (fo=16, routed)          0.387     6.819    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6_n_3
    SLICE_X56Y73         LUT6 (Prop_lut6_I3_O)        0.105     6.924 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_2/O
                         net (fo=2, routed)           0.543     7.467    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][9]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.572 r  u_rooth_0/u_if_wb_0/rs2_data_o[18]_i_2/O
                         net (fo=3, routed)           0.656     8.228    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][7]
    SLICE_X56Y70         LUT5 (Prop_lut5_I0_O)        0.105     8.333 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7/O
                         net (fo=1, routed)           0.000     8.333    u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7_n_3
    SLICE_X56Y70         MUXF7 (Prop_muxf7_I1_O)      0.182     8.515 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_4/O
                         net (fo=11, routed)          1.105     9.619    u_rooth_0/u_if_ex_0/ex_alu_src2[18]
    SLICE_X89Y67         LUT2 (Prop_lut2_I0_O)        0.252     9.871 r  u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.871    u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46_n_3
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.203 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36_n_3
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.403 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_28/O[2]
                         net (fo=2, routed)           0.986    11.390    u_rooth_0/u_if_de_0/sel0[21]
    SLICE_X90Y69         LUT5 (Prop_lut5_I0_O)        0.253    11.643 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.668    12.311    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X90Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.416 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.650    13.066    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X84Y63         LUT5 (Prop_lut5_I3_O)        0.105    13.171 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.358    13.529    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X80Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.634 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.634    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X80Y63         MUXF7 (Prop_muxf7_I0_O)      0.178    13.812 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.495    14.307    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.559 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.786    15.345    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.107    15.452 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.853    16.306    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X50Y68         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.217    18.383    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X50Y68         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[20]/C
                         clock pessimism             -0.557    17.826    
                         clock uncertainty           -0.062    17.764    
    SLICE_X50Y68         FDRE (Setup_fdre_C_CE)      -0.305    17.459    u_rooth_0/u_if_ex_0/pc_adder_o_reg[20]
  -------------------------------------------------------------------
                         required time                         17.459    
                         arrival time                         -16.306    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.149ns  (logic 5.365ns (29.562%)  route 12.784ns (70.438%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT4=1 LUT5=6 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 18.385 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.510    -1.882    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.243 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.418     1.661    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_2[0]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105     1.766 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.766    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2_n_0
    SLICE_X33Y22         MUXF7 (Prop_muxf7_I1_O)      0.182     1.948 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.559     3.508    u_rooth_0/u_if_as_0/inst_mem_data_o[15]
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.252     3.760 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17/O
                         net (fo=2, routed)           0.704     4.464    u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17_n_3
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     4.569 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9/O
                         net (fo=4, routed)           0.664     5.233    u_rooth_0/u_if_as_0/m0_data_o[15]
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.105     5.338 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18/O
                         net (fo=18, routed)          0.988     6.326    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18_n_3
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.105     6.431 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6/O
                         net (fo=16, routed)          0.387     6.819    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6_n_3
    SLICE_X56Y73         LUT6 (Prop_lut6_I3_O)        0.105     6.924 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_2/O
                         net (fo=2, routed)           0.543     7.467    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][9]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.572 r  u_rooth_0/u_if_wb_0/rs2_data_o[18]_i_2/O
                         net (fo=3, routed)           0.656     8.228    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][7]
    SLICE_X56Y70         LUT5 (Prop_lut5_I0_O)        0.105     8.333 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7/O
                         net (fo=1, routed)           0.000     8.333    u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7_n_3
    SLICE_X56Y70         MUXF7 (Prop_muxf7_I1_O)      0.182     8.515 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_4/O
                         net (fo=11, routed)          1.105     9.619    u_rooth_0/u_if_ex_0/ex_alu_src2[18]
    SLICE_X89Y67         LUT2 (Prop_lut2_I0_O)        0.252     9.871 r  u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.871    u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46_n_3
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.203 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36_n_3
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.403 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_28/O[2]
                         net (fo=2, routed)           0.986    11.390    u_rooth_0/u_if_de_0/sel0[21]
    SLICE_X90Y69         LUT5 (Prop_lut5_I0_O)        0.253    11.643 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.668    12.311    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X90Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.416 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.650    13.066    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X84Y63         LUT5 (Prop_lut5_I3_O)        0.105    13.171 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.358    13.529    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X80Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.634 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.634    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X80Y63         MUXF7 (Prop_muxf7_I0_O)      0.178    13.812 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.495    14.307    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.559 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.786    15.345    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.107    15.452 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.815    16.267    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X52Y66         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.219    18.385    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X52Y66         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/C
                         clock pessimism             -0.557    17.828    
                         clock uncertainty           -0.062    17.766    
    SLICE_X52Y66         FDRE (Setup_fdre_C_CE)      -0.337    17.429    u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                         -16.267    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.155ns  (logic 5.365ns (29.551%)  route 12.790ns (70.449%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT4=1 LUT5=6 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 18.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.510    -1.882    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.243 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.418     1.661    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_2[0]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105     1.766 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.766    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2_n_0
    SLICE_X33Y22         MUXF7 (Prop_muxf7_I1_O)      0.182     1.948 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.559     3.508    u_rooth_0/u_if_as_0/inst_mem_data_o[15]
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.252     3.760 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17/O
                         net (fo=2, routed)           0.704     4.464    u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17_n_3
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     4.569 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9/O
                         net (fo=4, routed)           0.664     5.233    u_rooth_0/u_if_as_0/m0_data_o[15]
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.105     5.338 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18/O
                         net (fo=18, routed)          0.988     6.326    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18_n_3
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.105     6.431 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6/O
                         net (fo=16, routed)          0.387     6.819    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6_n_3
    SLICE_X56Y73         LUT6 (Prop_lut6_I3_O)        0.105     6.924 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_2/O
                         net (fo=2, routed)           0.543     7.467    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][9]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.572 r  u_rooth_0/u_if_wb_0/rs2_data_o[18]_i_2/O
                         net (fo=3, routed)           0.656     8.228    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][7]
    SLICE_X56Y70         LUT5 (Prop_lut5_I0_O)        0.105     8.333 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7/O
                         net (fo=1, routed)           0.000     8.333    u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7_n_3
    SLICE_X56Y70         MUXF7 (Prop_muxf7_I1_O)      0.182     8.515 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_4/O
                         net (fo=11, routed)          1.105     9.619    u_rooth_0/u_if_ex_0/ex_alu_src2[18]
    SLICE_X89Y67         LUT2 (Prop_lut2_I0_O)        0.252     9.871 r  u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.871    u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46_n_3
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.203 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36_n_3
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.403 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_28/O[2]
                         net (fo=2, routed)           0.986    11.390    u_rooth_0/u_if_de_0/sel0[21]
    SLICE_X90Y69         LUT5 (Prop_lut5_I0_O)        0.253    11.643 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.668    12.311    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X90Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.416 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.650    13.066    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X84Y63         LUT5 (Prop_lut5_I3_O)        0.105    13.171 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.358    13.529    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X80Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.634 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.634    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X80Y63         MUXF7 (Prop_muxf7_I0_O)      0.178    13.812 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.495    14.307    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.559 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.786    15.345    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.107    15.452 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.821    16.273    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X48Y62         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.231    18.397    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X48Y62         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[2]/C
                         clock pessimism             -0.557    17.840    
                         clock uncertainty           -0.062    17.778    
    SLICE_X48Y62         FDRE (Setup_fdre_C_CE)      -0.337    17.441    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[2]
  -------------------------------------------------------------------
                         required time                         17.441    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.155ns  (logic 5.365ns (29.551%)  route 12.790ns (70.449%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT4=1 LUT5=6 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 18.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.510    -1.882    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.243 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.418     1.661    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_2[0]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105     1.766 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.766    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2_n_0
    SLICE_X33Y22         MUXF7 (Prop_muxf7_I1_O)      0.182     1.948 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.559     3.508    u_rooth_0/u_if_as_0/inst_mem_data_o[15]
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.252     3.760 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17/O
                         net (fo=2, routed)           0.704     4.464    u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17_n_3
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     4.569 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9/O
                         net (fo=4, routed)           0.664     5.233    u_rooth_0/u_if_as_0/m0_data_o[15]
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.105     5.338 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18/O
                         net (fo=18, routed)          0.988     6.326    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18_n_3
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.105     6.431 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6/O
                         net (fo=16, routed)          0.387     6.819    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6_n_3
    SLICE_X56Y73         LUT6 (Prop_lut6_I3_O)        0.105     6.924 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_2/O
                         net (fo=2, routed)           0.543     7.467    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][9]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.572 r  u_rooth_0/u_if_wb_0/rs2_data_o[18]_i_2/O
                         net (fo=3, routed)           0.656     8.228    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][7]
    SLICE_X56Y70         LUT5 (Prop_lut5_I0_O)        0.105     8.333 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7/O
                         net (fo=1, routed)           0.000     8.333    u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7_n_3
    SLICE_X56Y70         MUXF7 (Prop_muxf7_I1_O)      0.182     8.515 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_4/O
                         net (fo=11, routed)          1.105     9.619    u_rooth_0/u_if_ex_0/ex_alu_src2[18]
    SLICE_X89Y67         LUT2 (Prop_lut2_I0_O)        0.252     9.871 r  u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.871    u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46_n_3
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.203 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36_n_3
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.403 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_28/O[2]
                         net (fo=2, routed)           0.986    11.390    u_rooth_0/u_if_de_0/sel0[21]
    SLICE_X90Y69         LUT5 (Prop_lut5_I0_O)        0.253    11.643 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.668    12.311    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X90Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.416 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.650    13.066    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X84Y63         LUT5 (Prop_lut5_I3_O)        0.105    13.171 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.358    13.529    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X80Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.634 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.634    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X80Y63         MUXF7 (Prop_muxf7_I0_O)      0.178    13.812 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.495    14.307    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.559 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.786    15.345    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.107    15.452 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.821    16.273    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X48Y62         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.231    18.397    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X48Y62         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                         clock pessimism             -0.557    17.840    
                         clock uncertainty           -0.062    17.778    
    SLICE_X48Y62         FDRE (Setup_fdre_C_CE)      -0.337    17.441    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]
  -------------------------------------------------------------------
                         required time                         17.441    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.155ns  (logic 5.365ns (29.551%)  route 12.790ns (70.449%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT4=1 LUT5=6 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 18.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.510    -1.882    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.243 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.418     1.661    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_2[0]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105     1.766 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.766    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2_n_0
    SLICE_X33Y22         MUXF7 (Prop_muxf7_I1_O)      0.182     1.948 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.559     3.508    u_rooth_0/u_if_as_0/inst_mem_data_o[15]
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.252     3.760 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17/O
                         net (fo=2, routed)           0.704     4.464    u_rooth_0/u_if_as_0/rs1_data_o[15]_i_17_n_3
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     4.569 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9/O
                         net (fo=4, routed)           0.664     5.233    u_rooth_0/u_if_as_0/m0_data_o[15]
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.105     5.338 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18/O
                         net (fo=18, routed)          0.988     6.326    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_18_n_3
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.105     6.431 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6/O
                         net (fo=16, routed)          0.387     6.819    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_6_n_3
    SLICE_X56Y73         LUT6 (Prop_lut6_I3_O)        0.105     6.924 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_2/O
                         net (fo=2, routed)           0.543     7.467    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][9]
    SLICE_X56Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.572 r  u_rooth_0/u_if_wb_0/rs2_data_o[18]_i_2/O
                         net (fo=3, routed)           0.656     8.228    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][7]
    SLICE_X56Y70         LUT5 (Prop_lut5_I0_O)        0.105     8.333 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7/O
                         net (fo=1, routed)           0.000     8.333    u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_7_n_3
    SLICE_X56Y70         MUXF7 (Prop_muxf7_I1_O)      0.182     8.515 r  u_rooth_0/u_if_ex_0/extends_reg_reg[18]_i_4/O
                         net (fo=11, routed)          1.105     9.619    u_rooth_0/u_if_ex_0/ex_alu_src2[18]
    SLICE_X89Y67         LUT2 (Prop_lut2_I0_O)        0.252     9.871 r  u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.871    u_rooth_0/u_if_ex_0/alu_res_o[23]_i_46_n_3
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.203 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36_n_3
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.403 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_28/O[2]
                         net (fo=2, routed)           0.986    11.390    u_rooth_0/u_if_de_0/sel0[21]
    SLICE_X90Y69         LUT5 (Prop_lut5_I0_O)        0.253    11.643 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.668    12.311    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X90Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.416 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.650    13.066    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X84Y63         LUT5 (Prop_lut5_I3_O)        0.105    13.171 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.358    13.529    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X80Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.634 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.634    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X80Y63         MUXF7 (Prop_muxf7_I0_O)      0.178    13.812 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.495    14.307    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.559 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.786    15.345    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.107    15.452 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.821    16.273    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X48Y62         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.231    18.397    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X48Y62         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]/C
                         clock pessimism             -0.557    17.840    
                         clock uncertainty           -0.062    17.778    
    SLICE_X48Y62         FDRE (Setup_fdre_C_CE)      -0.337    17.441    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]
  -------------------------------------------------------------------
                         required time                         17.441    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                  1.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_rooth_0/u_pc_reg_0/curr_pc_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.247ns (50.550%)  route 0.242ns (49.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.551    -0.605    u_rooth_0/u_pc_reg_0/clk_out1
    SLICE_X46Y66         FDRE                                         r  u_rooth_0/u_pc_reg_0/curr_pc_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  u_rooth_0/u_pc_reg_0/curr_pc_o_reg[16]/Q
                         net (fo=3, routed)           0.242    -0.215    u_rooth_0/u_if_ex_0/pc_adder_o_reg[31]_1[16]
    SLICE_X50Y67         LUT5 (Prop_lut5_I0_O)        0.099    -0.116 r  u_rooth_0/u_if_ex_0/pc_adder_o[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    u_rooth_0/u_if_de_0/pc_adder_o_reg[31]_1[16]
    SLICE_X50Y67         FDRE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.812    -0.382    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X50Y67         FDRE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/C
                         clock pessimism              0.034    -0.348    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.120    -0.228    u_rooth_0/u_if_de_0/pc_adder_o_reg[16]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 timer_0/timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_0/timer_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.355ns (73.192%)  route 0.130ns (26.808%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.563    -0.593    timer_0/clk_out1
    SLICE_X44Y49         FDRE                                         r  timer_0/timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  timer_0/timer_count_reg[14]/Q
                         net (fo=5, routed)           0.129    -0.322    timer_0/timer_count_reg[14]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.162 r  timer_0/timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.162    timer_0/timer_count_reg[12]_i_1_n_3
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.108 r  timer_0/timer_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.108    timer_0/timer_count_reg[16]_i_1_n_10
    SLICE_X44Y50         FDRE                                         r  timer_0/timer_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.825    -0.369    timer_0/clk_out1
    SLICE_X44Y50         FDRE                                         r  timer_0/timer_count_reg[16]/C
                         clock pessimism              0.039    -0.330    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105    -0.225    timer_0/timer_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi_O/spi_ctrl_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.061%)  route 0.276ns (56.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.578    -0.578    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X58Y52         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.414 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[12]/Q
                         net (fo=8, routed)           0.276    -0.137    u_rooth_0/u_if_as_0/mem_wdata_o[12]
    SLICE_X56Y47         LUT4 (Prop_lut4_I2_O)        0.045    -0.092 r  u_rooth_0/u_if_as_0/spi_ctrl[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    u_spi_O/spi_ctrl_reg[31]_1[11]
    SLICE_X56Y47         FDRE                                         r  u_spi_O/spi_ctrl_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.853    -0.341    u_spi_O/clk_out1
    SLICE_X56Y47         FDRE                                         r  u_spi_O/spi_ctrl_reg[12]/C
                         clock pessimism              0.039    -0.302    
    SLICE_X56Y47         FDRE (Hold_fdre_C_D)         0.091    -0.211    u_spi_O/spi_ctrl_reg[12]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 uart_0/uart_baud_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/rx_div_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.223%)  route 0.301ns (61.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.561    -0.595    uart_0/clk_out1
    SLICE_X48Y46         FDRE                                         r  uart_0/uart_baud_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uart_0/uart_baud_reg[13]/Q
                         net (fo=5, routed)           0.301    -0.153    uart_0/uart_baud_reg[31]_0[7]
    SLICE_X52Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.108 r  uart_0/rx_div_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    uart_0/p_1_in[13]
    SLICE_X52Y46         FDRE                                         r  uart_0/rx_div_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.825    -0.369    uart_0/clk_out1
    SLICE_X52Y46         FDRE                                         r  uart_0/rx_div_cnt_reg[13]/C
                         clock pessimism              0.034    -0.335    
    SLICE_X52Y46         FDRE (Hold_fdre_C_D)         0.107    -0.228    uart_0/rx_div_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi_O/spi_ctrl_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.674%)  route 0.295ns (61.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.552    -0.604    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X52Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[29]/Q
                         net (fo=7, routed)           0.295    -0.168    u_rooth_0/u_if_as_0/mem_wdata_o[29]
    SLICE_X48Y56         LUT4 (Prop_lut4_I2_O)        0.045    -0.123 r  u_rooth_0/u_if_as_0/spi_ctrl[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    u_spi_O/spi_ctrl_reg[31]_1[28]
    SLICE_X48Y56         FDRE                                         r  u_spi_O/spi_ctrl_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.824    -0.370    u_spi_O/clk_out1
    SLICE_X48Y56         FDRE                                         r  u_spi_O/spi_ctrl_reg[29]/C
                         clock pessimism              0.034    -0.336    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.092    -0.244    u_spi_O/spi_ctrl_reg[29]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_ex_0/inst_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_as_0/inst_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.319%)  route 0.326ns (63.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.372ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.550    -0.606    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X52Y60         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_rooth_0/u_if_ex_0/inst_o_reg[8]/Q
                         net (fo=1, routed)           0.326    -0.138    u_rooth_0/u_if_ex_0/ex_inst_o[8]
    SLICE_X46Y60         LUT4 (Prop_lut4_I3_O)        0.045    -0.093 r  u_rooth_0/u_if_ex_0/inst_o[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.093    u_rooth_0/u_if_as_0/inst_o_reg[31]_0[8]
    SLICE_X46Y60         FDRE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.822    -0.372    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X46Y60         FDRE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[8]/C
                         clock pessimism              0.034    -0.338    
    SLICE_X46Y60         FDRE (Hold_fdre_C_D)         0.121    -0.217    u_rooth_0/u_if_as_0/inst_o_reg[8]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi_O/spi_ctrl_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.613%)  route 0.309ns (62.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.553    -0.603    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X52Y50         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/Q
                         net (fo=7, routed)           0.309    -0.153    u_rooth_0/u_if_as_0/mem_wdata_o[18]
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.045    -0.108 r  u_rooth_0/u_if_as_0/spi_ctrl[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    u_spi_O/spi_ctrl_reg[31]_1[17]
    SLICE_X48Y49         FDRE                                         r  u_spi_O/spi_ctrl_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.830    -0.364    u_spi_O/clk_out1
    SLICE_X48Y49         FDRE                                         r  u_spi_O/spi_ctrl_reg[18]/C
                         clock pessimism              0.039    -0.325    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.091    -0.234    u_spi_O/spi_ctrl_reg[18]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 timer_0/timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_0/timer_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.366ns (73.787%)  route 0.130ns (26.213%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.563    -0.593    timer_0/clk_out1
    SLICE_X44Y49         FDRE                                         r  timer_0/timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  timer_0/timer_count_reg[14]/Q
                         net (fo=5, routed)           0.129    -0.322    timer_0/timer_count_reg[14]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.162 r  timer_0/timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.162    timer_0/timer_count_reg[12]_i_1_n_3
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.097 r  timer_0/timer_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.097    timer_0/timer_count_reg[16]_i_1_n_8
    SLICE_X44Y50         FDRE                                         r  timer_0/timer_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.825    -0.369    timer_0/clk_out1
    SLICE_X44Y50         FDRE                                         r  timer_0/timer_count_reg[18]/C
                         clock pessimism              0.039    -0.330    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105    -0.225    timer_0/timer_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dmcontrol_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.434%)  route 0.308ns (68.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.588    -0.568    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X70Y49         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/Q
                         net (fo=5, routed)           0.308    -0.119    u_jtag_top/u_jtag_dm/rx_data[25]
    SLICE_X62Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.848    -0.346    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X62Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[23]/C
                         clock pessimism              0.039    -0.307    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.059    -0.248    u_jtag_top/u_jtag_dm/dmcontrol_reg[23]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/data_b_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.206%)  route 0.330ns (66.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.561    -0.595    u_sd_boot_top/u_sd_boot_ctrl/clk_out1
    SLICE_X34Y37         FDCE                                         r  u_sd_boot_top/u_sd_boot_ctrl/data_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  u_sd_boot_top/u_sd_boot_ctrl/data_b_reg[9]/Q
                         net (fo=8, routed)           0.330    -0.101    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X2Y6          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.860    -0.335    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.194    -0.529    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    -0.233    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y4     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y4     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y2     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y2     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X3Y24    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X3Y24    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y4     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y4     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y9     data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y9     data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y35    u_sd_boot_top/u_sd_boot_ctrl/address_b_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y36    u_sd_boot_top/u_sd_boot_ctrl/address_b_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y35    u_sd_boot_top/u_sd_boot_ctrl/address_b_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y36    u_sd_boot_top/u_sd_boot_ctrl/address_b_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y35    u_sd_boot_top/u_sd_boot_ctrl/address_b_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y36    u_sd_boot_top/u_sd_boot_ctrl/address_b_cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y35    u_sd_boot_top/u_sd_boot_ctrl/address_b_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y35    u_sd_boot_top/u_sd_boot_ctrl/address_b_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y36    u_sd_boot_top/u_sd_boot_ctrl/address_b_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y35    u_sd_boot_top/u_sd_boot_ctrl/address_b_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y48    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y67    u_rooth_0/u_clinet_0/cause_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y64    u_rooth_0/u_if_ex_0/pc_adder_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y66    u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y64    u_rooth_0/u_if_ex_0/pc_adder_o_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y64    u_rooth_0/u_if_ex_0/pc_adder_o_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y68    u_rooth_0/u_if_ex_0/pc_adder_o_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y65    u_rooth_0/u_if_ex_0/pc_adder_o_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y68    u_rooth_0/u_if_ex_0/pc_adder_o_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y64    u_rooth_0/u_if_ex_0/pc_adder_o_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll
  To Clock:  clk_out2_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       17.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.151ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.802ns  (logic 0.800ns (28.549%)  route 2.002ns (71.451%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 28.402 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.348     8.348 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/Q
                         net (fo=6, routed)           0.739     9.087    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]
    SLICE_X33Y53         LUT6 (Prop_lut6_I5_O)        0.242     9.329 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3/O
                         net (fo=1, routed)           0.204     9.533    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3_n_3
    SLICE_X33Y53         LUT4 (Prop_lut4_I3_O)        0.105     9.638 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2/O
                         net (fo=4, routed)           1.059    10.697    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2_n_3
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.105    10.802 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_i_1/O
                         net (fo=1, routed)           0.000    10.802    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_i_1_n_3
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.236    28.402    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                         clock pessimism             -0.461    27.941    
                         clock uncertainty           -0.062    27.879    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)        0.074    27.953    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg
  -------------------------------------------------------------------
                         required time                         27.953    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                 17.151    

Slack (MET) :             17.289ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.666ns  (logic 0.800ns (30.006%)  route 1.866ns (69.994%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 28.402 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.348     8.348 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/Q
                         net (fo=6, routed)           0.739     9.087    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]
    SLICE_X33Y53         LUT6 (Prop_lut6_I5_O)        0.242     9.329 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3/O
                         net (fo=1, routed)           0.204     9.533    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3_n_3
    SLICE_X33Y53         LUT4 (Prop_lut4_I3_O)        0.105     9.638 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2/O
                         net (fo=4, routed)           0.923    10.561    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2_n_3
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.105    10.666 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_1/O
                         net (fo=1, routed)           0.000    10.666    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.236    28.402    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                         clock pessimism             -0.461    27.941    
                         clock uncertainty           -0.062    27.879    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)        0.076    27.955    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg
  -------------------------------------------------------------------
                         required time                         27.955    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                 17.289    

Slack (MET) :             17.829ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.140ns  (logic 0.800ns (37.389%)  route 1.340ns (62.611%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 28.402 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.348     8.348 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/Q
                         net (fo=6, routed)           0.739     9.087    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]
    SLICE_X33Y53         LUT6 (Prop_lut6_I5_O)        0.242     9.329 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3/O
                         net (fo=1, routed)           0.204     9.533    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3_n_3
    SLICE_X33Y53         LUT4 (Prop_lut4_I3_O)        0.105     9.638 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2/O
                         net (fo=4, routed)           0.396    10.034    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2_n_3
    SLICE_X33Y53         LUT3 (Prop_lut3_I2_O)        0.105    10.139 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    10.139    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__0[1]
    SLICE_X33Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.236    28.402    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/C
                         clock pessimism             -0.402    28.000    
                         clock uncertainty           -0.062    27.938    
    SLICE_X33Y53         FDCE (Setup_fdce_C_D)        0.030    27.968    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         27.968    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                 17.829    

Slack (MET) :             17.861ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.147ns  (logic 0.803ns (37.407%)  route 1.344ns (62.593%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 28.402 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.348     8.348 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/Q
                         net (fo=6, routed)           0.739     9.087    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]
    SLICE_X33Y53         LUT6 (Prop_lut6_I5_O)        0.242     9.329 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3/O
                         net (fo=1, routed)           0.204     9.533    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3_n_3
    SLICE_X33Y53         LUT4 (Prop_lut4_I3_O)        0.105     9.638 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2/O
                         net (fo=4, routed)           0.400    10.038    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2_n_3
    SLICE_X33Y53         LUT5 (Prop_lut5_I4_O)        0.108    10.146 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    10.146    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__0[8]
    SLICE_X33Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.236    28.402    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/C
                         clock pessimism             -0.402    28.000    
                         clock uncertainty           -0.062    27.938    
    SLICE_X33Y53         FDCE (Setup_fdce_C_D)        0.069    28.007    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         28.007    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                 17.861    

Slack (MET) :             17.869ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.003ns  (logic 0.538ns (26.864%)  route 1.465ns (73.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 28.417 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.433     8.433 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          1.465     9.898    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_3
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.105    10.003 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[0]_i_1/O
                         net (fo=1, routed)           0.000    10.003    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[0]
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252    28.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
                         clock pessimism             -0.557    27.861    
                         clock uncertainty           -0.062    27.799    
    SLICE_X36Y39         FDCE (Setup_fdce_C_D)        0.072    27.871    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]
  -------------------------------------------------------------------
                         required time                         27.871    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 17.869    

Slack (MET) :             17.879ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.997ns  (logic 0.538ns (26.944%)  route 1.459ns (73.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 28.417 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.433     8.433 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          1.459     9.892    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_3
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.105     9.997 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[10]_i_1/O
                         net (fo=1, routed)           0.000     9.997    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[10]
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252    28.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                         clock pessimism             -0.557    27.861    
                         clock uncertainty           -0.062    27.799    
    SLICE_X36Y39         FDCE (Setup_fdce_C_D)        0.076    27.875    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                         27.875    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                 17.879    

Slack (MET) :             17.883ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.987ns  (logic 0.538ns (27.075%)  route 1.449ns (72.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 28.416 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.433     8.433 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          1.449     9.882    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_3
    SLICE_X36Y38         LUT2 (Prop_lut2_I0_O)        0.105     9.987 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[2]_i_1/O
                         net (fo=1, routed)           0.000     9.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[2]
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.251    28.416    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
                         clock pessimism             -0.557    27.860    
                         clock uncertainty           -0.062    27.798    
    SLICE_X36Y38         FDCE (Setup_fdce_C_D)        0.072    27.870    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]
  -------------------------------------------------------------------
                         required time                         27.870    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                 17.883    

Slack (MET) :             17.893ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.013ns  (logic 0.548ns (27.227%)  route 1.465ns (72.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 28.417 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.433     8.433 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          1.465     9.898    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_3
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.115    10.013 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[1]_i_1/O
                         net (fo=1, routed)           0.000    10.013    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[1]
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252    28.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/C
                         clock pessimism             -0.557    27.861    
                         clock uncertainty           -0.062    27.799    
    SLICE_X36Y39         FDCE (Setup_fdce_C_D)        0.106    27.905    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]
  -------------------------------------------------------------------
                         required time                         27.905    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                 17.893    

Slack (MET) :             17.896ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.978ns  (logic 0.538ns (27.199%)  route 1.440ns (72.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 28.416 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.433     8.433 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          1.440     9.873    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_3
    SLICE_X36Y38         LUT2 (Prop_lut2_I0_O)        0.105     9.978 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[4]_i_1/O
                         net (fo=1, routed)           0.000     9.978    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[4]
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.251    28.416    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
                         clock pessimism             -0.557    27.860    
                         clock uncertainty           -0.062    27.798    
    SLICE_X36Y38         FDCE (Setup_fdce_C_D)        0.076    27.874    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                         27.874    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                 17.896    

Slack (MET) :             17.898ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.008ns  (logic 0.549ns (27.345%)  route 1.459ns (72.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 28.417 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.433     8.433 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          1.459     9.892    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_3
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.116    10.008 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[12]_i_1/O
                         net (fo=1, routed)           0.000    10.008    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[12]
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252    28.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                         clock pessimism             -0.557    27.861    
                         clock uncertainty           -0.062    27.799    
    SLICE_X36Y39         FDCE (Setup_fdce_C_D)        0.106    27.905    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]
  -------------------------------------------------------------------
                         required time                         27.905    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                 17.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (69.009%)  route 0.084ns (30.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns = ( 9.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 9.400 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.556     9.400    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y96         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.141     9.541 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/Q
                         net (fo=4, routed)           0.084     9.625    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]
    SLICE_X41Y96         LUT6 (Prop_lut6_I2_O)        0.045     9.670 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_i_1/O
                         net (fo=1, routed)           0.000     9.670    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_i_1_n_3
    SLICE_X41Y96         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.824     9.630    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X41Y96         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
                         clock pessimism             -0.216     9.413    
    SLICE_X41Y96         FDCE (Hold_fdce_C_D)         0.092     9.505    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg
  -------------------------------------------------------------------
                         required time                         -9.505    
                         arrival time                           9.670    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.754%)  route 0.085ns (31.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns = ( 9.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 9.400 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.556     9.400    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y96         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.141     9.541 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/Q
                         net (fo=4, routed)           0.085     9.626    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]
    SLICE_X41Y96         LUT6 (Prop_lut6_I1_O)        0.045     9.671 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_i_1/O
                         net (fo=1, routed)           0.000     9.671    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_i_1_n_3
    SLICE_X41Y96         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.824     9.630    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X41Y96         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
                         clock pessimism             -0.216     9.413    
    SLICE_X41Y96         FDCE (Hold_fdce_C_D)         0.091     9.504    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg
  -------------------------------------------------------------------
                         required time                         -9.504    
                         arrival time                           9.671    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.804%)  route 0.092ns (33.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns = ( 9.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 9.400 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.556     9.400    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X41Y96         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDCE (Prop_fdce_C_Q)         0.141     9.541 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/Q
                         net (fo=4, routed)           0.092     9.634    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag
    SLICE_X40Y96         LUT6 (Prop_lut6_I3_O)        0.045     9.679 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.679    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__1[3]
    SLICE_X40Y96         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.824     9.630    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y96         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
                         clock pessimism             -0.216     9.413    
    SLICE_X40Y96         FDCE (Hold_fdce_C_D)         0.092     9.505    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.505    
                         arrival time                           9.679    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.465%)  route 0.122ns (39.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 9.402 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.558     9.402    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.141     9.543 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/Q
                         net (fo=7, routed)           0.122     9.665    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I3_O)        0.045     9.710 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.710    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__0[5]
    SLICE_X32Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X32Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]/C
                         clock pessimism             -0.215     9.415    
    SLICE_X32Y53         FDCE (Hold_fdce_C_D)         0.121     9.536    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.536    
                         arrival time                           9.710    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.192%)  route 0.128ns (40.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X37Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     9.542 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/Q
                         net (fo=7, routed)           0.128     9.671    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.045     9.716 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_i_1/O
                         net (fo=1, routed)           0.000     9.716    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t1_out
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                         clock pessimism             -0.216     9.414    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.120     9.534    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg
  -------------------------------------------------------------------
                         required time                         -9.534    
                         arrival time                           9.716    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.448%)  route 0.132ns (41.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X37Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     9.542 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/Q
                         net (fo=7, routed)           0.132     9.675    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]
    SLICE_X36Y50         LUT6 (Prop_lut6_I3_O)        0.045     9.720 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_1/O
                         net (fo=1, routed)           0.000     9.720    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                         clock pessimism             -0.216     9.414    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.121     9.535    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg
  -------------------------------------------------------------------
                         required time                         -9.535    
                         arrival time                           9.720    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.837%)  route 0.141ns (43.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns = ( 9.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y97         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141     9.542 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/Q
                         net (fo=6, routed)           0.141     9.684    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.045     9.729 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     9.729    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__1[5]
    SLICE_X40Y96         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.824     9.630    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y96         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
                         clock pessimism             -0.213     9.416    
    SLICE_X40Y96         FDCE (Hold_fdce_C_D)         0.092     9.508    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.508    
                         arrival time                           9.729    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.343ns  (logic 0.247ns (72.091%)  route 0.096ns (27.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 9.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.560     9.404    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.148     9.552 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/Q
                         net (fo=2, routed)           0.096     9.648    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[12]
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.099     9.747 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[13]_i_1/O
                         net (fo=1, routed)           0.000     9.747    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[13]
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.827     9.633    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
                         clock pessimism             -0.228     9.404    
    SLICE_X36Y39         FDCE (Hold_fdce_C_D)         0.121     9.525    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]
  -------------------------------------------------------------------
                         required time                         -9.525    
                         arrival time                           9.747    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.356ns  (logic 0.208ns (58.408%)  route 0.148ns (41.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 9.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.560     9.404    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.164     9.568 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/Q
                         net (fo=2, routed)           0.148     9.717    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[13]
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.044     9.761 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[14]_i_1/O
                         net (fo=1, routed)           0.000     9.761    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[14]
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.827     9.633    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
                         clock pessimism             -0.228     9.404    
    SLICE_X36Y39         FDCE (Hold_fdce_C_D)         0.131     9.535    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]
  -------------------------------------------------------------------
                         required time                         -9.535    
                         arrival time                           9.761    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.356ns  (logic 0.208ns (58.408%)  route 0.148ns (41.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 9.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.560     9.404    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.164     9.568 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/Q
                         net (fo=2, routed)           0.148     9.717    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[8]
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.044     9.761 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[9]_i_1/O
                         net (fo=1, routed)           0.000     9.761    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[9]
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.827     9.633    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
                         clock pessimism             -0.228     9.404    
    SLICE_X36Y38         FDCE (Hold_fdce_C_D)         0.131     9.535    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]
  -------------------------------------------------------------------
                         required time                         -9.535    
                         arrival time                           9.761    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_pll
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17  clk_pll_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X40Y97    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X40Y96    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X40Y96    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X40Y96    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X40Y96    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X40Y96    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X41Y96    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X41Y96    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X40Y97    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X40Y96    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X40Y96    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X40Y96    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X40Y96    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X40Y96    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X41Y96    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X41Y96    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X37Y50    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X37Y50    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X37Y50    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X37Y50    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X37Y50    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X37Y50    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X33Y53    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X33Y53    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X33Y53    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X32Y53    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X32Y53    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X32Y53    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clk_pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.716ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        3.901ns  (logic 0.819ns (20.996%)  route 3.082ns (79.004%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 18.400 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.433     8.433 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           2.228    10.661    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_3
    SLICE_X47Y92         LUT4 (Prop_lut4_I0_O)        0.118    10.779 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.568    11.347    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_3
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.268    11.615 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.286    11.901    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_3
    SLICE_X47Y92         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.234    18.400    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X47Y92         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/C
                         clock pessimism             -0.735    17.665    
                         clock uncertainty           -0.182    17.484    
    SLICE_X47Y92         FDCE (Setup_fdce_C_CE)      -0.168    17.316    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        3.901ns  (logic 0.819ns (20.996%)  route 3.082ns (79.004%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 18.400 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.433     8.433 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           2.228    10.661    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_3
    SLICE_X47Y92         LUT4 (Prop_lut4_I0_O)        0.118    10.779 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.568    11.347    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_3
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.268    11.615 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.286    11.901    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_3
    SLICE_X47Y92         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.234    18.400    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X47Y92         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/C
                         clock pessimism             -0.735    17.665    
                         clock uncertainty           -0.182    17.484    
    SLICE_X47Y92         FDCE (Setup_fdce_C_CE)      -0.168    17.316    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        3.901ns  (logic 0.819ns (20.996%)  route 3.082ns (79.004%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 18.400 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.433     8.433 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           2.228    10.661    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_3
    SLICE_X47Y92         LUT4 (Prop_lut4_I0_O)        0.118    10.779 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.568    11.347    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_3
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.268    11.615 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.286    11.901    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_3
    SLICE_X47Y92         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.234    18.400    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X47Y92         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/C
                         clock pessimism             -0.735    17.665    
                         clock uncertainty           -0.182    17.484    
    SLICE_X47Y92         FDCE (Setup_fdce_C_CE)      -0.168    17.316    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        3.901ns  (logic 0.819ns (20.996%)  route 3.082ns (79.004%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 18.400 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.433     8.433 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           2.228    10.661    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_3
    SLICE_X47Y92         LUT4 (Prop_lut4_I0_O)        0.118    10.779 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.568    11.347    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_3
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.268    11.615 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.286    11.901    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_3
    SLICE_X47Y92         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.234    18.400    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X47Y92         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/C
                         clock pessimism             -0.735    17.665    
                         clock uncertainty           -0.182    17.484    
    SLICE_X47Y92         FDCE (Setup_fdce_C_CE)      -0.168    17.316    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        3.714ns  (logic 0.819ns (22.052%)  route 2.895ns (77.948%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 18.399 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.433     8.433 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           2.228    10.661    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_3
    SLICE_X47Y92         LUT4 (Prop_lut4_I0_O)        0.118    10.779 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.667    11.446    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_3
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.268    11.714 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_i_1/O
                         net (fo=1, routed)           0.000    11.714    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_i_1_n_3
    SLICE_X47Y91         FDPE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.233    18.399    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X47Y91         FDPE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_reg/C
                         clock pessimism             -0.735    17.664    
                         clock uncertainty           -0.182    17.483    
    SLICE_X47Y91         FDPE (Setup_fdpe_C_D)        0.030    17.513    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_reg
  -------------------------------------------------------------------
                         required time                         17.513    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.496ns  (logic 0.538ns (21.558%)  route 1.958ns (78.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 18.399 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.433     8.433 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           1.958    10.390    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_3
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.105    10.495 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_i_1/O
                         net (fo=1, routed)           0.000    10.495    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_i_1_n_3
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.233    18.399    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                         clock pessimism             -0.735    17.664    
                         clock uncertainty           -0.182    17.483    
    SLICE_X46Y91         FDCE (Setup_fdce_C_D)        0.076    17.559    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg
  -------------------------------------------------------------------
                         required time                         17.559    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.791ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.674ns  (logic 0.433ns (25.864%)  route 1.241ns (74.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 18.396 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.433     8.433 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=17, routed)          1.241     9.674    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X36Y83         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.230    18.396    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X36Y83         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_en_reg/C
                         clock pessimism             -0.735    17.661    
                         clock uncertainty           -0.182    17.480    
    SLICE_X36Y83         FDCE (Setup_fdce_C_D)       -0.015    17.465    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_en_reg
  -------------------------------------------------------------------
                         required time                         17.465    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  7.791    

Slack (MET) :             7.840ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.493ns  (logic 0.433ns (29.006%)  route 1.060ns (70.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 18.416 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.433     8.433 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=17, routed)          1.060     9.493    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X35Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.251    18.416    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X35Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]/C
                         clock pessimism             -0.735    17.682    
                         clock uncertainty           -0.182    17.500    
    SLICE_X35Y38         FDCE (Setup_fdce_C_CE)      -0.168    17.332    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]
  -------------------------------------------------------------------
                         required time                         17.332    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  7.840    

Slack (MET) :             7.840ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.493ns  (logic 0.433ns (29.006%)  route 1.060ns (70.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 18.416 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.433     8.433 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=17, routed)          1.060     9.493    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X35Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.251    18.416    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X35Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/C
                         clock pessimism             -0.735    17.682    
                         clock uncertainty           -0.182    17.500    
    SLICE_X35Y38         FDCE (Setup_fdce_C_CE)      -0.168    17.332    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]
  -------------------------------------------------------------------
                         required time                         17.332    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  7.840    

Slack (MET) :             7.840ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.493ns  (logic 0.433ns (29.006%)  route 1.060ns (70.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 18.416 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.391     8.000    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.433     8.433 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=17, routed)          1.060     9.493    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X35Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.251    18.416    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X35Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]/C
                         clock pessimism             -0.735    17.682    
                         clock uncertainty           -0.182    17.500    
    SLICE_X35Y38         FDCE (Setup_fdce_C_CE)      -0.168    17.332    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]
  -------------------------------------------------------------------
                         required time                         17.332    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  7.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.716ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.596ns = ( 9.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.560     9.404    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.164     9.568 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/Q
                         net (fo=2, routed)           0.122     9.690    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[4]
    SLICE_X36Y37         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.825    -0.369    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X36Y37         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[4]/C
                         clock pessimism              0.099    -0.271    
                         clock uncertainty            0.182    -0.089    
    SLICE_X36Y37         FDCE (Hold_fdce_C_D)         0.063    -0.026    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           9.690    
  -------------------------------------------------------------------
                         slack                                  9.716    

Slack (MET) :             9.717ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.974%)  route 0.119ns (42.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.596ns = ( 9.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.560     9.404    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.164     9.568 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/Q
                         net (fo=2, routed)           0.119     9.687    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[2]
    SLICE_X36Y37         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.825    -0.369    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X36Y37         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]/C
                         clock pessimism              0.099    -0.271    
                         clock uncertainty            0.182    -0.089    
    SLICE_X36Y37         FDCE (Hold_fdce_C_D)         0.059    -0.030    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           9.687    
  -------------------------------------------------------------------
                         slack                                  9.717    

Slack (MET) :             9.756ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.271ns  (logic 0.148ns (54.537%)  route 0.123ns (45.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.596ns = ( 9.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.560     9.404    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.148     9.552 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/Q
                         net (fo=2, routed)           0.123     9.676    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[5]
    SLICE_X36Y37         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.825    -0.369    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X36Y37         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]/C
                         clock pessimism              0.099    -0.271    
                         clock uncertainty            0.182    -0.089    
    SLICE_X36Y37         FDCE (Hold_fdce_C_D)         0.009    -0.080    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           9.676    
  -------------------------------------------------------------------
                         slack                                  9.756    

Slack (MET) :             9.761ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.171%)  route 0.176ns (51.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.596ns = ( 9.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.560     9.404    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.164     9.568 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/Q
                         net (fo=2, routed)           0.176     9.745    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[0]
    SLICE_X35Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.828    -0.366    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X35Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]/C
                         clock pessimism              0.099    -0.268    
                         clock uncertainty            0.182    -0.086    
    SLICE_X35Y38         FDCE (Hold_fdce_C_D)         0.070    -0.016    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  9.761    

Slack (MET) :             9.765ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.196%)  route 0.176ns (51.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.596ns = ( 9.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.560     9.404    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.164     9.568 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/Q
                         net (fo=2, routed)           0.176     9.745    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[10]
    SLICE_X35Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.828    -0.366    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X35Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/C
                         clock pessimism              0.099    -0.268    
                         clock uncertainty            0.182    -0.086    
    SLICE_X35Y38         FDCE (Hold_fdce_C_D)         0.066    -0.020    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  9.765    

Slack (MET) :             9.770ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.278ns  (logic 0.148ns (53.156%)  route 0.130ns (46.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.596ns = ( 9.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.560     9.404    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.148     9.552 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/Q
                         net (fo=2, routed)           0.130     9.683    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[9]
    SLICE_X36Y40         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.828    -0.366    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X36Y40         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[9]/C
                         clock pessimism              0.099    -0.268    
                         clock uncertainty            0.182    -0.086    
    SLICE_X36Y40         FDCE (Hold_fdce_C_D)        -0.001    -0.087    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           9.683    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             9.780ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.070%)  route 0.177ns (51.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.596ns = ( 9.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.560     9.404    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.164     9.568 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/Q
                         net (fo=2, routed)           0.177     9.746    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[6]
    SLICE_X34Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.828    -0.366    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X34Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]/C
                         clock pessimism              0.099    -0.268    
                         clock uncertainty            0.182    -0.086    
    SLICE_X34Y38         FDCE (Hold_fdce_C_D)         0.052    -0.034    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           9.746    
  -------------------------------------------------------------------
                         slack                                  9.780    

Slack (MET) :             9.796ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.051%)  route 0.200ns (54.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.596ns = ( 9.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.560     9.404    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.164     9.568 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/Q
                         net (fo=2, routed)           0.200     9.768    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[11]
    SLICE_X34Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.828    -0.366    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X34Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]/C
                         clock pessimism              0.099    -0.268    
                         clock uncertainty            0.182    -0.086    
    SLICE_X34Y39         FDCE (Hold_fdce_C_D)         0.059    -0.027    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           9.768    
  -------------------------------------------------------------------
                         slack                                  9.796    

Slack (MET) :             9.799ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.497%)  route 0.196ns (54.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.596ns = ( 9.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.560     9.404    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.164     9.568 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/Q
                         net (fo=2, routed)           0.196     9.765    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[13]
    SLICE_X34Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.828    -0.366    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X34Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[13]/C
                         clock pessimism              0.099    -0.268    
                         clock uncertainty            0.182    -0.086    
    SLICE_X34Y39         FDCE (Hold_fdce_C_D)         0.052    -0.034    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           9.765    
  -------------------------------------------------------------------
                         slack                                  9.799    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.323%)  route 0.179ns (54.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.596ns = ( 9.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.560     9.404    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.148     9.552 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/Q
                         net (fo=2, routed)           0.179     9.731    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[7]
    SLICE_X34Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.828    -0.366    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X34Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]/C
                         clock pessimism              0.099    -0.268    
                         clock uncertainty            0.182    -0.086    
    SLICE_X34Y38         FDCE (Hold_fdce_C_D)         0.010    -0.076    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           9.731    
  -------------------------------------------------------------------
                         slack                                  9.807    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out2_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.538ns (16.994%)  route 2.628ns (83.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.003ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.388    -2.003    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.433    -1.570 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.959     0.389    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.105     0.494 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.669     1.163    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.251     8.416    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
                         clock pessimism             -0.735     7.682    
                         clock uncertainty           -0.182     7.500    
    SLICE_X36Y38         FDCE (Setup_fdce_C_CE)      -0.136     7.364    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]
  -------------------------------------------------------------------
                         required time                          7.364    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.538ns (16.994%)  route 2.628ns (83.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.003ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.388    -2.003    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.433    -1.570 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.959     0.389    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.105     0.494 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.669     1.163    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.251     8.416    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
                         clock pessimism             -0.735     7.682    
                         clock uncertainty           -0.182     7.500    
    SLICE_X36Y38         FDCE (Setup_fdce_C_CE)      -0.136     7.364    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]
  -------------------------------------------------------------------
                         required time                          7.364    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.538ns (16.994%)  route 2.628ns (83.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.003ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.388    -2.003    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.433    -1.570 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.959     0.389    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.105     0.494 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.669     1.163    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.251     8.416    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
                         clock pessimism             -0.735     7.682    
                         clock uncertainty           -0.182     7.500    
    SLICE_X36Y38         FDCE (Setup_fdce_C_CE)      -0.136     7.364    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                          7.364    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.538ns (16.994%)  route 2.628ns (83.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.003ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.388    -2.003    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.433    -1.570 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.959     0.389    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.105     0.494 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.669     1.163    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.251     8.416    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/C
                         clock pessimism             -0.735     7.682    
                         clock uncertainty           -0.182     7.500    
    SLICE_X36Y38         FDCE (Setup_fdce_C_CE)      -0.136     7.364    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]
  -------------------------------------------------------------------
                         required time                          7.364    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.538ns (16.994%)  route 2.628ns (83.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.003ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.388    -2.003    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.433    -1.570 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.959     0.389    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.105     0.494 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.669     1.163    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.251     8.416    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
                         clock pessimism             -0.735     7.682    
                         clock uncertainty           -0.182     7.500    
    SLICE_X36Y38         FDCE (Setup_fdce_C_CE)      -0.136     7.364    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]
  -------------------------------------------------------------------
                         required time                          7.364    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.538ns (16.994%)  route 2.628ns (83.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.003ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.388    -2.003    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.433    -1.570 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.959     0.389    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.105     0.494 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.669     1.163    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.251     8.416    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
                         clock pessimism             -0.735     7.682    
                         clock uncertainty           -0.182     7.500    
    SLICE_X36Y38         FDCE (Setup_fdce_C_CE)      -0.136     7.364    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]
  -------------------------------------------------------------------
                         required time                          7.364    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.538ns (16.994%)  route 2.628ns (83.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.003ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.388    -2.003    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.433    -1.570 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.959     0.389    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.105     0.494 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.669     1.163    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.251     8.416    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
                         clock pessimism             -0.735     7.682    
                         clock uncertainty           -0.182     7.500    
    SLICE_X36Y38         FDCE (Setup_fdce_C_CE)      -0.136     7.364    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]
  -------------------------------------------------------------------
                         required time                          7.364    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.538ns (16.994%)  route 2.628ns (83.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.003ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.388    -2.003    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.433    -1.570 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.959     0.389    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.105     0.494 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.669     1.163    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.251     8.416    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
                         clock pessimism             -0.735     7.682    
                         clock uncertainty           -0.182     7.500    
    SLICE_X36Y38         FDCE (Setup_fdce_C_CE)      -0.136     7.364    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]
  -------------------------------------------------------------------
                         required time                          7.364    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.538ns (17.599%)  route 2.519ns (82.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.003ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.388    -2.003    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.433    -1.570 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.959     0.389    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.105     0.494 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.560     1.054    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252     8.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
                         clock pessimism             -0.735     7.683    
                         clock uncertainty           -0.182     7.501    
    SLICE_X36Y39         FDCE (Setup_fdce_C_CE)      -0.136     7.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.538ns (17.599%)  route 2.519ns (82.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.003ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.388    -2.003    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.433    -1.570 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.959     0.389    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.105     0.494 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.560     1.054    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252     8.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                         clock pessimism             -0.735     7.683    
                         clock uncertainty           -0.182     7.501    
    SLICE_X36Y39         FDCE (Setup_fdce_C_CE)      -0.136     7.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  6.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.451ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        1.084ns  (logic 0.209ns (19.286%)  route 0.875ns (80.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.555    19.399    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.164    19.563 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.875    20.438    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y50         LUT5 (Prop_lut5_I1_O)        0.045    20.483 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_i_1/O
                         net (fo=1, routed)           0.000    20.483    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_i_1_n_3
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                         clock pessimism              0.099     9.729    
                         clock uncertainty            0.182     9.911    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.121    10.032    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg
  -------------------------------------------------------------------
                         required time                        -10.032    
                         arrival time                          20.483    
  -------------------------------------------------------------------
                         slack                                 10.451    

Slack (MET) :             10.914ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        1.411ns  (logic 0.209ns (14.812%)  route 1.202ns (85.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.555    19.399    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.164    19.563 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.936    20.499    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.045    20.544 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.266    20.811    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.827     9.633    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
                         clock pessimism              0.099     9.731    
                         clock uncertainty            0.182     9.913    
    SLICE_X36Y39         FDCE (Hold_fdce_C_CE)       -0.016     9.897    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.897    
                         arrival time                          20.811    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        1.411ns  (logic 0.209ns (14.812%)  route 1.202ns (85.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.555    19.399    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.164    19.563 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.936    20.499    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.045    20.544 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.266    20.811    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.827     9.633    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                         clock pessimism              0.099     9.731    
                         clock uncertainty            0.182     9.913    
    SLICE_X36Y39         FDCE (Hold_fdce_C_CE)       -0.016     9.897    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.897    
                         arrival time                          20.811    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        1.411ns  (logic 0.209ns (14.812%)  route 1.202ns (85.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.555    19.399    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.164    19.563 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.936    20.499    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.045    20.544 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.266    20.811    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.827     9.633    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                         clock pessimism              0.099     9.731    
                         clock uncertainty            0.182     9.913    
    SLICE_X36Y39         FDCE (Hold_fdce_C_CE)       -0.016     9.897    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]
  -------------------------------------------------------------------
                         required time                         -9.897    
                         arrival time                          20.811    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        1.411ns  (logic 0.209ns (14.812%)  route 1.202ns (85.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.555    19.399    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.164    19.563 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.936    20.499    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.045    20.544 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.266    20.811    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.827     9.633    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                         clock pessimism              0.099     9.731    
                         clock uncertainty            0.182     9.913    
    SLICE_X36Y39         FDCE (Hold_fdce_C_CE)       -0.016     9.897    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]
  -------------------------------------------------------------------
                         required time                         -9.897    
                         arrival time                          20.811    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        1.411ns  (logic 0.209ns (14.812%)  route 1.202ns (85.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.555    19.399    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.164    19.563 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.936    20.499    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.045    20.544 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.266    20.811    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.827     9.633    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
                         clock pessimism              0.099     9.731    
                         clock uncertainty            0.182     9.913    
    SLICE_X36Y39         FDCE (Hold_fdce_C_CE)       -0.016     9.897    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]
  -------------------------------------------------------------------
                         required time                         -9.897    
                         arrival time                          20.811    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        1.411ns  (logic 0.209ns (14.812%)  route 1.202ns (85.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.555    19.399    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.164    19.563 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.936    20.499    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.045    20.544 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.266    20.811    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.827     9.633    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
                         clock pessimism              0.099     9.731    
                         clock uncertainty            0.182     9.913    
    SLICE_X36Y39         FDCE (Hold_fdce_C_CE)       -0.016     9.897    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]
  -------------------------------------------------------------------
                         required time                         -9.897    
                         arrival time                          20.811    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        1.411ns  (logic 0.209ns (14.812%)  route 1.202ns (85.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.555    19.399    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.164    19.563 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.936    20.499    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.045    20.544 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.266    20.811    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.827     9.633    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
                         clock pessimism              0.099     9.731    
                         clock uncertainty            0.182     9.913    
    SLICE_X36Y39         FDCE (Hold_fdce_C_CE)       -0.016     9.897    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]
  -------------------------------------------------------------------
                         required time                         -9.897    
                         arrival time                          20.811    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        1.411ns  (logic 0.209ns (14.812%)  route 1.202ns (85.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.555    19.399    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.164    19.563 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.936    20.499    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.045    20.544 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.266    20.811    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.827     9.633    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y39         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/C
                         clock pessimism              0.099     9.731    
                         clock uncertainty            0.182     9.913    
    SLICE_X36Y39         FDCE (Hold_fdce_C_CE)       -0.016     9.897    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.897    
                         arrival time                          20.811    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.967ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        1.464ns  (logic 0.209ns (14.277%)  route 1.255ns (85.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 19.399 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.555    19.399    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y91         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.164    19.563 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.936    20.499    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.045    20.544 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.319    20.863    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.827     9.633    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y38         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
                         clock pessimism              0.099     9.731    
                         clock uncertainty            0.182     9.913    
    SLICE_X36Y38         FDCE (Hold_fdce_C_CE)       -0.016     9.897    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.897    
                         arrival time                          20.863    
  -------------------------------------------------------------------
                         slack                                 10.967    





