// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module SLOT_X1Y0_TO_SLOT_X1Y0_inner (
    input wire          A_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         A_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          A_IO_L3_in_U0_rs_pipelined_ap_rst,
    input wire          B_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         B_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          B_IO_L3_in_U0_rs_pipelined_ap_rst,
    input wire          C_c_U_rs_pipelined_reset,
    input wire          C_drain_IO_L3_out_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         C_drain_IO_L3_out_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire  [ 63:0] C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1_if_dout,
    output wire         C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_tail_if_full_n,
    input wire          C_drain_IO_L3_out_U0_rs_pipelined_ap_continue,
    input wire          C_drain_IO_L3_out_U0_rs_pipelined_ap_rst,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_continue44c,
    input wire  [  1:0] __design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid199,
    input wire  [  0:0] __design_1_wrapper_wrapper_inst_design_1_i_apb_sys_reset_peripheral_aresetn_1424,
    input wire  [  1:0] __inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap8d1,
    output wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_gnd_driver_0_rst_n,
    output wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_ap_rst_n,
    output wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1,
    output wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_aclk_1,
    output wire [  0:0] _assthrough_design_1_wrapper_wrapper_inst_design_1_i_util_ds_buf_0_IBUF_OUT_17f8,
    input wire  [  1:0] _design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid34e,
    input wire  [  1:0] _ernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_out_0137_num_data_validb652db,
    input wire  [  1:0] _ernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap25c02b,
    input wire          _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_ready165,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_start83c,
    output wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_idle_1561,
    output wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_idle_1057,
    output wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_ap_idle_1994,
    input wire          _n_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1_if_empty_n0f5,
    input wire  [  1:0] _r_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap90d,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_done_1186,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_idle_19c0,
    output wire         _sthrough_design_1_wrapper_wrapper_inst_design_1_i_apb_sys_reset_ext_reset_in04a,
    input wire          control_s_axi_U_rs_pipelined_ARESET,
    input wire          control_s_axi_U_rs_pipelined_ap_done,
    input wire          control_s_axi_U_rs_pipelined_ap_idle,
    input wire          entry_proc_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         entry_proc_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          entry_proc_U0_rs_pipelined_ap_rst,
    output wire [255:0] fifo_A_A_IO_L2_in_0_U_hs_if_din_head_gate_if_dout,
    output wire         fifo_A_A_IO_L2_in_0_U_hs_if_din_head_gate_if_empty_n,
    input wire          fifo_A_A_IO_L2_in_0_U_hs_if_din_head_if_full_n,
    output wire [255:0] fifo_B_B_IO_L2_in_0_U_hs_if_din_head_gate_if_dout,
    output wire         fifo_B_B_IO_L2_in_0_U_hs_if_din_head_gate_if_empty_n,
    input wire          fifo_B_B_IO_L2_in_0_U_hs_if_din_head_if_full_n,
    input wire          gmem_A_m_axi_U_rs_pipelined_ARESET,
    input wire          gmem_B_m_axi_U_rs_pipelined_ARESET,
    input wire          gmem_C_m_axi_U_rs_pipelined_ARESET,
    input wire          hbm_clk_clk_n,
    input wire          hbm_clk_clk_p,
    input wire          pci_express_x1_rxn,
    input wire          pci_express_x1_rxp,
    output wire         pci_express_x1_txn,
    output wire         pci_express_x1_txp,
    input wire          pcie_perstn,
    input wire          pcie_refclk_clk_n,
    input wire          pcie_refclk_clk_p
);

wire         A_IO_L3_in_U0_ap_done;
wire [  1:0] A_IO_L3_in_U0_m_axi_gmem_A_ARBURST;
wire [  3:0] A_IO_L3_in_U0_m_axi_gmem_A_ARCACHE;
wire [  0:0] A_IO_L3_in_U0_m_axi_gmem_A_ARID;
wire [  1:0] A_IO_L3_in_U0_m_axi_gmem_A_ARLOCK;
wire [  2:0] A_IO_L3_in_U0_m_axi_gmem_A_ARPROT;
wire [  3:0] A_IO_L3_in_U0_m_axi_gmem_A_ARQOS;
wire [  3:0] A_IO_L3_in_U0_m_axi_gmem_A_ARREGION;
wire [  2:0] A_IO_L3_in_U0_m_axi_gmem_A_ARSIZE;
wire [  0:0] A_IO_L3_in_U0_m_axi_gmem_A_ARUSER;
wire [ 63:0] A_IO_L3_in_U0_m_axi_gmem_A_AWADDR;
wire [  1:0] A_IO_L3_in_U0_m_axi_gmem_A_AWBURST;
wire [  3:0] A_IO_L3_in_U0_m_axi_gmem_A_AWCACHE;
wire [  0:0] A_IO_L3_in_U0_m_axi_gmem_A_AWID;
wire [ 31:0] A_IO_L3_in_U0_m_axi_gmem_A_AWLEN;
wire [  1:0] A_IO_L3_in_U0_m_axi_gmem_A_AWLOCK;
wire [  2:0] A_IO_L3_in_U0_m_axi_gmem_A_AWPROT;
wire [  3:0] A_IO_L3_in_U0_m_axi_gmem_A_AWQOS;
wire [  3:0] A_IO_L3_in_U0_m_axi_gmem_A_AWREGION;
wire [  2:0] A_IO_L3_in_U0_m_axi_gmem_A_AWSIZE;
wire [  0:0] A_IO_L3_in_U0_m_axi_gmem_A_AWUSER;
wire         A_IO_L3_in_U0_m_axi_gmem_A_AWVALID;
wire         A_IO_L3_in_U0_m_axi_gmem_A_BREADY;
wire [511:0] A_IO_L3_in_U0_m_axi_gmem_A_WDATA;
wire [  0:0] A_IO_L3_in_U0_m_axi_gmem_A_WID;
wire         A_IO_L3_in_U0_m_axi_gmem_A_WLAST;
wire [ 63:0] A_IO_L3_in_U0_m_axi_gmem_A_WSTRB;
wire [  0:0] A_IO_L3_in_U0_m_axi_gmem_A_WUSER;
wire         A_IO_L3_in_U0_m_axi_gmem_A_WVALID;
wire         A_IO_L3_in_U0_rs_pipelined_ap_ready;
wire         A_IO_L3_in_U0_rs_pipelined_ap_start;
wire         B_IO_L3_in_U0_ap_done;
wire [  1:0] B_IO_L3_in_U0_m_axi_gmem_B_ARBURST;
wire [  3:0] B_IO_L3_in_U0_m_axi_gmem_B_ARCACHE;
wire [  0:0] B_IO_L3_in_U0_m_axi_gmem_B_ARID;
wire [  1:0] B_IO_L3_in_U0_m_axi_gmem_B_ARLOCK;
wire [  2:0] B_IO_L3_in_U0_m_axi_gmem_B_ARPROT;
wire [  3:0] B_IO_L3_in_U0_m_axi_gmem_B_ARQOS;
wire [  3:0] B_IO_L3_in_U0_m_axi_gmem_B_ARREGION;
wire [  2:0] B_IO_L3_in_U0_m_axi_gmem_B_ARSIZE;
wire [  0:0] B_IO_L3_in_U0_m_axi_gmem_B_ARUSER;
wire [ 63:0] B_IO_L3_in_U0_m_axi_gmem_B_AWADDR;
wire [  1:0] B_IO_L3_in_U0_m_axi_gmem_B_AWBURST;
wire [  3:0] B_IO_L3_in_U0_m_axi_gmem_B_AWCACHE;
wire [  0:0] B_IO_L3_in_U0_m_axi_gmem_B_AWID;
wire [ 31:0] B_IO_L3_in_U0_m_axi_gmem_B_AWLEN;
wire [  1:0] B_IO_L3_in_U0_m_axi_gmem_B_AWLOCK;
wire [  2:0] B_IO_L3_in_U0_m_axi_gmem_B_AWPROT;
wire [  3:0] B_IO_L3_in_U0_m_axi_gmem_B_AWQOS;
wire [  3:0] B_IO_L3_in_U0_m_axi_gmem_B_AWREGION;
wire [  2:0] B_IO_L3_in_U0_m_axi_gmem_B_AWSIZE;
wire [  0:0] B_IO_L3_in_U0_m_axi_gmem_B_AWUSER;
wire         B_IO_L3_in_U0_m_axi_gmem_B_AWVALID;
wire         B_IO_L3_in_U0_m_axi_gmem_B_BREADY;
wire [511:0] B_IO_L3_in_U0_m_axi_gmem_B_WDATA;
wire [  0:0] B_IO_L3_in_U0_m_axi_gmem_B_WID;
wire         B_IO_L3_in_U0_m_axi_gmem_B_WLAST;
wire [ 63:0] B_IO_L3_in_U0_m_axi_gmem_B_WSTRB;
wire [  0:0] B_IO_L3_in_U0_m_axi_gmem_B_WUSER;
wire         B_IO_L3_in_U0_m_axi_gmem_B_WVALID;
wire         B_IO_L3_in_U0_rs_pipelined_ap_ready;
wire         B_IO_L3_in_U0_rs_pipelined_ap_start;
wire [ 63:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARADDR;
wire [  1:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARBURST;
wire [  3:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARCACHE;
wire [  0:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARID;
wire [ 31:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARLEN;
wire [  1:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARLOCK;
wire [  2:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARPROT;
wire [  3:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARQOS;
wire [  3:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARREGION;
wire [  2:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARSIZE;
wire [  0:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARUSER;
wire         C_drain_IO_L3_out_U0_m_axi_gmem_C_ARVALID;
wire [  1:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWBURST;
wire [  3:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWCACHE;
wire [  0:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWID;
wire [  1:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWLOCK;
wire [  2:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWPROT;
wire [  3:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWQOS;
wire [  3:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWREGION;
wire [  2:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWSIZE;
wire [  0:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWUSER;
wire         C_drain_IO_L3_out_U0_m_axi_gmem_C_RREADY;
wire [  0:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_WID;
wire         C_drain_IO_L3_out_U0_m_axi_gmem_C_WLAST;
wire [  0:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_WUSER;
wire         C_drain_IO_L3_out_U0_rs_pipelined_ap_ready;
wire         C_drain_IO_L3_out_U0_rs_pipelined_ap_start;
wire [ 63:0] C_drain_IO_L3_out_U0_rs_pipelined_fifo_C_drain_C_drain_IO_L2_out_0137_dout;
wire         C_drain_IO_L3_out_U0_rs_pipelined_fifo_C_drain_C_drain_IO_L2_out_0137_empty_n;
wire         C_drain_IO_L3_out_U0_rs_pipelined_fifo_C_drain_C_drain_IO_L2_out_0137_read;
wire [  6:0] __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_C_c_fifo_cap28e;
wire [ 32:0] __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_araddr3d1;
wire [  2:0] __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_arsize29c;
wire [ 32:0] __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_awaddrb72;
wire [  2:0] __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_awsize54a;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_bready44b;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_rreadyc1e;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_wvalid439;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_bvalid4ba;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_rvalida4d;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_wready279;
wire [ 32:0] __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_araddre8d;
wire [  2:0] __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_arsizef84;
wire [ 32:0] __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_awaddr2a3;
wire [  2:0] __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_awsize145;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_bready071;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_rreadydd5;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_wvalidd86;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_bvalid7be;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_rvalid55f;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_wready34e;
wire [ 32:0] __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_araddr810;
wire [  2:0] __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_arsize20e;
wire [ 32:0] __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_awaddr1fc;
wire [  2:0] __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_awsize919;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_bready8b0;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_rreadya67;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_wvalid739;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_bvalid664;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_rvalid0a0;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_wreadye38;
wire [ 32:0] __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_araddrcab;
wire [  2:0] __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_arsize2ed;
wire [ 32:0] __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_awaddr029;
wire [  2:0] __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_awsize0d6;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_bready3e2;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_rreadyf0d;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_wvalid581;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_bvaliddfe;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_rvalid012;
wire         __design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_wready715;
wire [  0:0] __design_1_wrapper_wrapper_inst_design_1_i_hbm_sys_reset_peripheral_aresetn_13d8;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_APB_0_PRESET_N;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_ACLK;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_ARESET_N;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_ARREADY;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_AWREADY;
wire [  1:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_BRESP;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_BVALID;
wire [255:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_RDATA;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_RLAST;
wire [  1:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_RRESP;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_RVALID;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_WREADY;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_ACLK;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_ARESET_N;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_ARREADY;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_AWREADY;
wire [  1:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_BRESP;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_BVALID;
wire [255:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_RDATA;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_RLAST;
wire [  1:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_RRESP;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_RVALID;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_WREADY;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_ACLK;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_ARESET_N;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_ARREADY;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_AWREADY;
wire [  1:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_BRESP;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_BVALID;
wire [255:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_RDATA;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_RLAST;
wire [  1:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_RRESP;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_RVALID;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_WREADY;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_ARESET_N;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_ARREADY;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_AWREADY;
wire [  1:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_BRESP;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_BVALID;
wire [255:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_RDATA;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_RLAST;
wire [  1:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_RRESP;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_RVALID;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_WREADY;
wire [  6:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_DRAM_0_STAT_TEMP;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_HBM_REF_CLK_0;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_apb_complete_0;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_clk_out1_1;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_locked_1;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_resetn;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_interrupt_1;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_locked_1;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_resetn;
wire [  0:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_util_ds_buf_IBUF_OUT_1;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_aresetn_1;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_ACLK;
wire [ 63:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_araddr;
wire [  1:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arburst;
wire [  3:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arcache;
wire [  3:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arid;
wire [  7:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arlen;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arlock;
wire [  2:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arprot;
wire [  2:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arsize;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arvalid;
wire [ 63:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awaddr;
wire [  1:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awburst;
wire [  3:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awcache;
wire [  3:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awid;
wire [  7:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awlen;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awlock;
wire [  2:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awprot;
wire [  2:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awsize;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awvalid;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_bready;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_rready;
wire [ 63:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_wdata;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_wlast;
wire [  7:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_wstrb;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_wvalid;
wire [ 63:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_araddr;
wire [  1:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arburst;
wire [  3:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arcache;
wire [  3:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arid;
wire [  7:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arlen;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arlock;
wire [  2:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arprot;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arready;
wire [  2:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arsize;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arvalid;
wire [ 63:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awaddr;
wire [  1:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awburst;
wire [  3:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awcache;
wire [  3:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awid;
wire [  7:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awlen;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awlock;
wire [  2:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awprot;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awready;
wire [  2:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awsize;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awvalid;
wire [  3:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_bid;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_bready;
wire [  1:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_bresp;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_bvalid;
wire [ 63:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rdata;
wire [  3:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rid;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rlast;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rready;
wire [  1:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rresp;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rvalid;
wire [ 63:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_wdata;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_wlast;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_wready;
wire [  7:0] __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_wstrb;
wire         __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_wvalid;
wire         __rs_passthrough_hbm_clk_clk_n;
wire         __rs_passthrough_hbm_clk_clk_p;
wire         __rs_passthrough_pci_express_x1_rxn;
wire         __rs_passthrough_pci_express_x1_rxp;
wire         __rs_passthrough_pci_express_x1_txn;
wire         __rs_passthrough_pci_express_x1_txp;
wire         __rs_passthrough_pcie_perstn;
wire         __rs_passthrough_pcie_refclk_clk_n;
wire         __rs_passthrough_pcie_refclk_clk_p;
wire         __wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARVALID_12fa;
wire         __wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARVALID_1af5;
wire [  6:0] _apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_fifo_capd38;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_full_n07c;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_full_n018;
wire [  1:0] _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_arburst108;
wire         _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_arvalid1c6;
wire [  1:0] _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_awburst409;
wire         _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_awvalid7de;
wire         _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_arreadya21;
wire         _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_awready108;
wire [  1:0] _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_arburst49f;
wire         _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_arvalidc04;
wire [  1:0] _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_awburstcc6;
wire         _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_awvalid744;
wire         _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_arreadyd55;
wire         _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_awready091;
wire [  1:0] _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_arburst91c;
wire         _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_arvalid55e;
wire [  1:0] _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_awburst4b9;
wire         _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_awvalid353;
wire         _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_arready7fa;
wire         _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_awreadya80;
wire [  1:0] _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_arburste7d;
wire         _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_arvalidff2;
wire [  1:0] _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_awburst296;
wire         _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_awvalideaa;
wire         _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_arready4c7;
wire         _design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_awreadyba5;
wire         _er_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_write_174e;
wire [ 63:0] _er_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWADDR_1211;
wire         _er_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_BREADY_1cf7;
wire         _er_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WVALID_1197;
wire [ 31:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARLEN_15a9;
wire [ 31:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARLEN_1b7a;
wire [  6:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_if_fifo_capfd6;
wire [ 63:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_A521;
wire [ 63:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_B023;
wire [ 63:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_C721;
wire [  1:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARBURST_1dcc;
wire [  3:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARCACHE_1314;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARVALID_15e5;
wire [  1:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWBURST_1f0b;
wire [  3:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWCACHE_142b;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWVALID_1e46;
wire [  1:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARBURST_1951;
wire [  3:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARCACHE_1707;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARVALID_18e3;
wire [  1:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWBURST_1e7b;
wire [  3:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWCACHE_1768;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWVALID_195b;
wire [  1:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARBURST_1117;
wire [  3:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARCACHE_19d4;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARVALID_1000;
wire [  1:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWBURST_1428;
wire [  3:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWCACHE_18b5;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWVALID_16c3;
wire [ 63:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_araddre5d;
wire [ 63:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_awaddr508;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_bready32a;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_bvalid77b;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_rready692;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_rvalidca5;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_wready269;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_wvalid1e9;
wire [ 63:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_araddr5b4;
wire [  0:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arlock4c4;
wire [  2:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arprot4bb;
wire [  2:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arsizeb83;
wire [ 63:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awaddr179;
wire [  0:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awlock036;
wire [  2:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awprot74d;
wire [  2:0] _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awsizea2d;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_bready770;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_bvalid195;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rready1b5;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rvalid7b0;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_wready92e;
wire         _gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_wvalida9b;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_ARREADY25b;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_ARREADY9e1;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_AWREADY548;
wire [  3:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_arlen041;
wire [  3:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_awlend89;
wire [255:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_wdatab08;
wire         _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_wlastc8f;
wire [ 31:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_wstrb31e;
wire [  1:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_bresp49e;
wire [  0:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_buser3e1;
wire [255:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_rdataf0f;
wire         _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_rlast340;
wire [  1:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_rresp0ab;
wire [  3:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_arlenfb5;
wire [  3:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_awlen40c;
wire [255:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_wdata42e;
wire         _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_wlast61c;
wire [ 31:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_wstrb3a8;
wire [  1:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_bresp1b1;
wire [  0:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_buser167;
wire [255:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_rdataf8c;
wire         _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_rlasta59;
wire [  1:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_rresp7fa;
wire [  3:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_arlend65;
wire [  3:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_awlen732;
wire [255:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_wdata748;
wire         _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_wlast63b;
wire [ 31:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_wstrb13d;
wire [  1:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_brespefa;
wire [  0:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_buser8c9;
wire [255:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_rdataab5;
wire         _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_rlastbce;
wire [  1:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_rresp70c;
wire [  3:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_arlen530;
wire [  3:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_awlen1d3;
wire [255:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_wdatacdb;
wire         _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_wlast27f;
wire [ 31:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_wstrbb09;
wire [  1:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_bresp954;
wire [255:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_rdatab74;
wire         _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_rlast32a;
wire [  1:0] _h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_rrespb7b;
wire [  3:0] _h_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARREGION_1c08;
wire [  3:0] _h_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWREGION_118e;
wire [  3:0] _h_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARREGION_180d;
wire [  3:0] _h_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWREGION_1380;
wire [  3:0] _h_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARREGION_1a9f;
wire [  3:0] _h_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWREGION_17be;
wire         _h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_arready068;
wire         _h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_arvalid9d4;
wire         _h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_awready841;
wire         _h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_awvalid9a8;
wire [  1:0] _h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arburst036;
wire [  3:0] _h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arcache014;
wire         _h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arready8f6;
wire         _h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arvalid3db;
wire [  1:0] _h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awburst354;
wire [  3:0] _h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awcache7cd;
wire         _h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awreadyf42;
wire         _h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awvalidd86;
wire [ 63:0] _hrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_if_doutc76;
wire [  0:0] _hrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_WID_15b8;
wire [  0:0] _hrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_WID_1e23;
wire [  0:0] _hrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_WID_1651;
wire [  6:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_if_num_data_valid7a0;
wire [ 63:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_C_c_din_17b8;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RVALID98c;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RVALID5d9;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_BVALIDb4d;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_WREADY043;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_C_c_write_1183;
wire [  8:0] _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RFIFONUM89e;
wire [  8:0] _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RFIFONUM347;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_if_full_ncf8;
wire [  7:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARLEN_1613;
wire [  3:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARQOS_1b3a;
wire [  7:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWLEN_13da;
wire [  3:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWQOS_1943;
wire [511:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_WDATA_1d72;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_WLAST_147d;
wire [ 63:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_WSTRB_1a4e;
wire [  0:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_WUSER_19b3;
wire [  7:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARLEN_194c;
wire [  3:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARQOS_1b11;
wire [  7:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWLEN_1c2d;
wire [  3:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWQOS_1d6d;
wire [511:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_WDATA_1123;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_WLAST_1974;
wire [ 63:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_WSTRB_175d;
wire [  0:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_WUSER_1396;
wire [  7:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARLEN_10a4;
wire [  3:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARQOS_1a89;
wire [  7:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWLEN_1306;
wire [  3:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWQOS_13fb;
wire [511:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_WDATA_1297;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_WLAST_1be3;
wire [ 63:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_WSTRB_166f;
wire [  0:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_WUSER_1586;
wire [  5:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_ARADDRf3b;
wire [  5:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_AWADDRfc6;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_BREADYa44;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_BVALID026;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_RREADYe3d;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_RVALIDaa5;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_WREADY276;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_WVALIDcac;
wire [ 32:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_araddr59c;
wire [  1:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arlockf18;
wire [  2:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arproted7;
wire [  2:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arsizecc0;
wire [  0:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_aruser7cf;
wire [ 32:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awaddr9d2;
wire [  1:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awlockfc4;
wire [  2:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awprot607;
wire [  2:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awsize37d;
wire [  0:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awuser463;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_breadye57;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_rready009;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_wvalide16;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_bvalid8a1;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_rvalidb89;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_wready45f;
wire [ 32:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_araddr2f9;
wire [  1:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arlock971;
wire [  2:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arprotb84;
wire [  2:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arsize3c7;
wire [  0:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_aruser307;
wire [ 32:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awaddref9;
wire [  1:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awlockca5;
wire [  2:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awprotba0;
wire [  2:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awsize66b;
wire [  0:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awusercc9;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_bready38b;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_rreadycb7;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_wvalid8be;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_bvalid6bf;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_rvalide45;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_wreadyf0c;
wire [ 32:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_araddr088;
wire [  1:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arlock761;
wire [  2:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arprot11e;
wire [  2:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arsize510;
wire [  0:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_aruser1c5;
wire [ 32:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awaddrc87;
wire [  1:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awlock76a;
wire [  2:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awprot35c;
wire [  2:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awsize171;
wire [  0:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awuserc85;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_bready711;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_rreadya8c;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_wvalidbb2;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_bvalid53c;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_rvalid4ee;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_wready3c2;
wire [ 32:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_araddr248;
wire [  1:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arlock1fd;
wire [  2:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arprot78d;
wire [  2:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arsize99a;
wire [ 32:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awaddr04f;
wire [  1:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awlock579;
wire [  2:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awprot121;
wire [  2:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awsizea0b;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_breadycae;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_rready076;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_wvalid8a6;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_bvalidd51;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_rvalid2cb;
wire         _ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_wready020;
wire [  3:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arid116;
wire [  3:0] _ough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awid567;
wire         _passthrough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_aresetn3a4;
wire         _passthrough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_aresetn1e0;
wire         _passthrough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_aresetn149;
wire         _passthrough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_aresetnb33;
wire [255:0] _per_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_din_1bd9;
wire [ 31:0] _per_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWLEN_15a3;
wire [511:0] _per_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WDATA_1f52;
wire [ 63:0] _per_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WSTRB_1c93;
wire [255:0] _pper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_din_1795;
wire [  6:0] _pper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_C_c_num_data_valid70e;
wire         _r_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_write_1dbf;
wire         _r_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWVALID_1588;
wire [ 63:0] _r_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARADDR_1c8c;
wire         _r_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_RREADY_1bc3;
wire [ 63:0] _r_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARADDR_1df0;
wire         _r_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_RREADY_1483;
wire         _rough_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_aresetnaf4;
wire         _rough_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_aresetn9f3;
wire         _rough_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_aresetn256;
wire         _rough_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_aresetn643;
wire [  0:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARID_1252;
wire [  0:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWID_1e18;
wire [  0:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARID_18c2;
wire [  0:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWID_1a8d;
wire [  0:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARID_10ef;
wire [  0:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWID_1084;
wire [  1:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_BRESP37d;
wire [ 31:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_RDATA895;
wire [  1:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_RRESP7b5;
wire [ 31:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_WDATAab0;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_WSTRBe66;
wire         _rough_design_1_wrapper_wrapper_inst_design_1_i_kernel_sys_reset_ext_reset_in2a1;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arlen3b1;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arqosf60;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awlenee6;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awqosa97;
wire [255:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_wdata055;
wire         _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_wlast14a;
wire [ 31:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_wstrb904;
wire [  1:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_brespd41;
wire [  0:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_buser5b9;
wire [511:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_rdata7bd;
wire         _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_rlast60e;
wire [  1:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_rresp263;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arlendc1;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arqosca6;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awlena3a;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awqoscf0;
wire [255:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_wdatafbb;
wire         _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_wlastef8;
wire [ 31:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_wstrb7bf;
wire [  1:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_bresp91d;
wire [  0:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_buser28e;
wire [511:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_rdata3d2;
wire         _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_rlastc6f;
wire [  1:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_rresp7fe;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arlen27c;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arqosed5;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awlen71c;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awqosef0;
wire [255:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_wdatad73;
wire         _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_wlast976;
wire [ 31:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_wstrb518;
wire [  1:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_brespb14;
wire [  0:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_buserf9d;
wire [511:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_rdata642;
wire         _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_rlast993;
wire [  1:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_rresp218;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arlen647;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arqos4cb;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awlend03;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awqos764;
wire [255:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_wdata70b;
wire         _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_wlast46d;
wire [ 31:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_wstrb4ca;
wire [  1:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_brespa56;
wire [ 63:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_rdata100;
wire         _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_rlast5a9;
wire [  1:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_rresp76f;
wire         _rough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_ARESETN826;
wire         _rough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_ARESETNdd7;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_bidf9d;
wire [  3:0] _rough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rid0bf;
wire [511:0] _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RDATAd2a;
wire [511:0] _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RDATA7ac;
wire [  0:0] _sign_1_wrapper_wrapper_inst_design_1_i_kernel_sys_reset_peripheral_aresetn_1e0e;
wire [ 31:0] _ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_RDATA_PARITYdf7;
wire [ 31:0] _ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_WDATA_PARITY5c5;
wire [ 31:0] _ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_RDATA_PARITYbe1;
wire [ 31:0] _ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_WDATA_PARITYd19;
wire [ 31:0] _ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_RDATA_PARITYec4;
wire [ 31:0] _ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_WDATA_PARITY5fa;
wire [ 31:0] _ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_RDATA_PARITYf10;
wire [ 31:0] _ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_WDATA_PARITYc70;
wire         _ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_DRAM_0_STAT_CATTRIP0da;
wire         _ssthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_ARESETN367;
wire         _sthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_sys_reset_ext_reset_in46c;
wire         _sthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_ACLK696;
wire         _sthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_ACLKa1a;
wire [  0:0] _through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_bid840;
wire [  0:0] _through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_ridc63;
wire [  0:0] _through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_bid544;
wire [  0:0] _through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_rid5ce;
wire [  0:0] _through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_bidede;
wire [  0:0] _through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_rid78e;
wire [  3:0] _through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_bid198;
wire [  3:0] _through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_rid674;
wire [  0:0] _through_design_1_wrapper_wrapper_inst_design_1_i_util_ds_buf_IBUF_DS_ODIV2_1cd6;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_if_empty_n4f2;
wire [ 63:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARADDR_1c34;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARLOCK_11f7;
wire [  2:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARPROT_1882;
wire [  2:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARSIZE_1d00;
wire [  0:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARUSER_194f;
wire [ 63:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWADDR_1ef0;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWLOCK_1e1d;
wire [  2:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWPROT_1ee5;
wire [  2:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWSIZE_1209;
wire [  0:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWUSER_1947;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_BREADY_1d11;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_RREADY_1e0c;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_WVALID_1ada;
wire [ 63:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARADDR_1b9f;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARLOCK_1a68;
wire [  2:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARPROT_1aba;
wire [  2:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARSIZE_1c65;
wire [  0:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARUSER_1981;
wire [ 63:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWADDR_192f;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWLOCK_1ffc;
wire [  2:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWPROT_174e;
wire [  2:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWSIZE_1604;
wire [  0:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWUSER_1172;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_BREADY_16f7;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_RREADY_1f43;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_WVALID_17be;
wire [ 63:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARADDR_1bc7;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARLOCK_1174;
wire [  2:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARPROT_1038;
wire [  2:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARSIZE_1682;
wire [  0:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARUSER_1743;
wire [ 63:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWADDR_1f8e;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWLOCK_101c;
wire [  2:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWPROT_1368;
wire [  2:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWSIZE_173c;
wire [  0:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWUSER_11d9;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_BREADY_1413;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_RREADY_1b50;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_WVALID_12b9;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_ARREADYea5;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_ARVALID807;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_AWREADY0b4;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_AWVALID41b;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arburst525;
wire [  3:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arcache27a;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arvalid616;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awburste85;
wire [  3:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awcache0e1;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awvalida3f;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_arready30f;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_awready57d;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arburstd09;
wire [  3:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arcache2ac;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arvalid1fd;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awburst6c6;
wire [  3:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awcache67f;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awvalidba8;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_arready5db;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_awready4a7;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arburst203;
wire [  3:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arcache4e5;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arvalid51c;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awburstb71;
wire [  3:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awcachecca;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awvalid273;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_arready410;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_awreadycc9;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arburst308;
wire [  3:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arcache7e2;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arvalid886;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awburst061;
wire [  3:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awcachea41;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awvalid761;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_arready3e2;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_awready912;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_brespfde;
wire [ 31:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_rdata290;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_rrespfe0;
wire [ 31:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_wdata4f7;
wire [  3:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_wstrbca3;
wire [  7:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arlenb77;
wire [  7:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awlen82b;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_bresp271;
wire [ 63:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rdata3bd;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rlast5f7;
wire [  1:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rresp139;
wire [ 63:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_wdataac5;
wire         _ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_wlast1f4;
wire [  7:0] _ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_wstrba2c;
wire [  6:0] _wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_num_data_valid23c;
wire         _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_read_1804;
wire         entry_proc_U0_ap_done;
wire         entry_proc_U0_rs_pipelined_ap_ready;
wire         entry_proc_U0_rs_pipelined_ap_start;
wire         gmem_A_m_axi_U_I_AWREADY;
wire         gmem_A_m_axi_U_I_BVALID;
wire         gmem_A_m_axi_U_I_WREADY;
wire         gmem_B_m_axi_U_I_AWREADY;
wire         gmem_B_m_axi_U_I_BVALID;
wire         gmem_B_m_axi_U_I_WREADY;
wire         gmem_C_m_axi_U_I_ARREADY;
wire [511:0] gmem_C_m_axi_U_I_RDATA;
wire [  8:0] gmem_C_m_axi_U_I_RFIFONUM;
wire         gmem_C_m_axi_U_I_RVALID;


kernel3_A_IO_L3_in A_IO_L3_in_U0 /**   design_1_i/kernel3_0/inst/A_IO_L3_in_U0/design_1_i/kernel3_0/inst/A_IO_L3_in_U0   **/ (
    .A                                   (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_A521),
    .ap_clk                              (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                         ( 1'b1),
    .ap_done                             (A_IO_L3_in_U0_ap_done),
    .ap_idle                             (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_idle_1561),
    .ap_ready                            (A_IO_L3_in_U0_rs_pipelined_ap_ready),
    .ap_rst                              (A_IO_L3_in_U0_rs_pipelined_ap_rst),
    .ap_start                            (A_IO_L3_in_U0_rs_pipelined_ap_start),
    .fifo_A_A_IO_L2_in_01_din            (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_din_1795),
    .fifo_A_A_IO_L2_in_01_fifo_cap       (_r_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap90d),
    .fifo_A_A_IO_L2_in_01_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_full_n07c),
    .fifo_A_A_IO_L2_in_01_num_data_valid (__design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid199),
    .fifo_A_A_IO_L2_in_01_write          (_er_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_write_174e),
    .m_axi_gmem_A_ARADDR                 (_r_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARADDR_1c8c),
    .m_axi_gmem_A_ARBURST                (A_IO_L3_in_U0_m_axi_gmem_A_ARBURST),
    .m_axi_gmem_A_ARCACHE                (A_IO_L3_in_U0_m_axi_gmem_A_ARCACHE),
    .m_axi_gmem_A_ARID                   (A_IO_L3_in_U0_m_axi_gmem_A_ARID),
    .m_axi_gmem_A_ARLEN                  (_er_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARLEN_15a9),
    .m_axi_gmem_A_ARLOCK                 (A_IO_L3_in_U0_m_axi_gmem_A_ARLOCK),
    .m_axi_gmem_A_ARPROT                 (A_IO_L3_in_U0_m_axi_gmem_A_ARPROT),
    .m_axi_gmem_A_ARQOS                  (A_IO_L3_in_U0_m_axi_gmem_A_ARQOS),
    .m_axi_gmem_A_ARREADY                (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_ARREADY25b),
    .m_axi_gmem_A_ARREGION               (A_IO_L3_in_U0_m_axi_gmem_A_ARREGION),
    .m_axi_gmem_A_ARSIZE                 (A_IO_L3_in_U0_m_axi_gmem_A_ARSIZE),
    .m_axi_gmem_A_ARUSER                 (A_IO_L3_in_U0_m_axi_gmem_A_ARUSER),
    .m_axi_gmem_A_ARVALID                (__wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARVALID_12fa),
    .m_axi_gmem_A_AWADDR                 (A_IO_L3_in_U0_m_axi_gmem_A_AWADDR),
    .m_axi_gmem_A_AWBURST                (A_IO_L3_in_U0_m_axi_gmem_A_AWBURST),
    .m_axi_gmem_A_AWCACHE                (A_IO_L3_in_U0_m_axi_gmem_A_AWCACHE),
    .m_axi_gmem_A_AWID                   (A_IO_L3_in_U0_m_axi_gmem_A_AWID),
    .m_axi_gmem_A_AWLEN                  (A_IO_L3_in_U0_m_axi_gmem_A_AWLEN),
    .m_axi_gmem_A_AWLOCK                 (A_IO_L3_in_U0_m_axi_gmem_A_AWLOCK),
    .m_axi_gmem_A_AWPROT                 (A_IO_L3_in_U0_m_axi_gmem_A_AWPROT),
    .m_axi_gmem_A_AWQOS                  (A_IO_L3_in_U0_m_axi_gmem_A_AWQOS),
    .m_axi_gmem_A_AWREADY                (1'b0),
    .m_axi_gmem_A_AWREGION               (A_IO_L3_in_U0_m_axi_gmem_A_AWREGION),
    .m_axi_gmem_A_AWSIZE                 (A_IO_L3_in_U0_m_axi_gmem_A_AWSIZE),
    .m_axi_gmem_A_AWUSER                 (A_IO_L3_in_U0_m_axi_gmem_A_AWUSER),
    .m_axi_gmem_A_AWVALID                (A_IO_L3_in_U0_m_axi_gmem_A_AWVALID),
    .m_axi_gmem_A_BID                    (1'b0),
    .m_axi_gmem_A_BREADY                 (A_IO_L3_in_U0_m_axi_gmem_A_BREADY),
    .m_axi_gmem_A_BRESP                  (2'b0),
    .m_axi_gmem_A_BUSER                  (1'b0),
    .m_axi_gmem_A_BVALID                 (1'b0),
    .m_axi_gmem_A_RDATA                  (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RDATAd2a),
    .m_axi_gmem_A_RFIFONUM               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RFIFONUM89e),
    .m_axi_gmem_A_RID                    ( 1'd0),
    .m_axi_gmem_A_RLAST                  ( 1'b0),
    .m_axi_gmem_A_RREADY                 (_r_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_RREADY_1bc3),
    .m_axi_gmem_A_RRESP                  ( 2'd0),
    .m_axi_gmem_A_RUSER                  ( 1'd0),
    .m_axi_gmem_A_RVALID                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RVALID98c),
    .m_axi_gmem_A_WDATA                  (A_IO_L3_in_U0_m_axi_gmem_A_WDATA),
    .m_axi_gmem_A_WID                    (A_IO_L3_in_U0_m_axi_gmem_A_WID),
    .m_axi_gmem_A_WLAST                  (A_IO_L3_in_U0_m_axi_gmem_A_WLAST),
    .m_axi_gmem_A_WREADY                 (1'b0),
    .m_axi_gmem_A_WSTRB                  (A_IO_L3_in_U0_m_axi_gmem_A_WSTRB),
    .m_axi_gmem_A_WUSER                  (A_IO_L3_in_U0_m_axi_gmem_A_WUSER),
    .m_axi_gmem_A_WVALID                 (A_IO_L3_in_U0_m_axi_gmem_A_WVALID)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X1Y0_TO_SLOT_X1Y0")
) A_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (A_IO_L3_in_U0_rs_pipelined_ap_start),
    .if_full_n  (A_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (A_IO_L3_in_U0_rs_pipelined_ap_ready),
    .if_write   (A_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_B_IO_L3_in B_IO_L3_in_U0 /**   design_1_i/kernel3_0/inst/B_IO_L3_in_U0/design_1_i/kernel3_0/inst/B_IO_L3_in_U0   **/ (
    .B                                    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_B023),
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (B_IO_L3_in_U0_ap_done),
    .ap_idle                              (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_idle_1057),
    .ap_ready                             (B_IO_L3_in_U0_rs_pipelined_ap_ready),
    .ap_rst                               (B_IO_L3_in_U0_rs_pipelined_ap_rst),
    .ap_start                             (B_IO_L3_in_U0_rs_pipelined_ap_start),
    .fifo_B_B_IO_L2_in_016_din            (_per_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_din_1bd9),
    .fifo_B_B_IO_L2_in_016_fifo_cap       (__inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap8d1),
    .fifo_B_B_IO_L2_in_016_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_full_n018),
    .fifo_B_B_IO_L2_in_016_num_data_valid (_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid34e),
    .fifo_B_B_IO_L2_in_016_write          (_r_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_write_1dbf),
    .m_axi_gmem_B_ARADDR                  (_r_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARADDR_1df0),
    .m_axi_gmem_B_ARBURST                 (B_IO_L3_in_U0_m_axi_gmem_B_ARBURST),
    .m_axi_gmem_B_ARCACHE                 (B_IO_L3_in_U0_m_axi_gmem_B_ARCACHE),
    .m_axi_gmem_B_ARID                    (B_IO_L3_in_U0_m_axi_gmem_B_ARID),
    .m_axi_gmem_B_ARLEN                   (_er_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARLEN_1b7a),
    .m_axi_gmem_B_ARLOCK                  (B_IO_L3_in_U0_m_axi_gmem_B_ARLOCK),
    .m_axi_gmem_B_ARPROT                  (B_IO_L3_in_U0_m_axi_gmem_B_ARPROT),
    .m_axi_gmem_B_ARQOS                   (B_IO_L3_in_U0_m_axi_gmem_B_ARQOS),
    .m_axi_gmem_B_ARREADY                 (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_ARREADY9e1),
    .m_axi_gmem_B_ARREGION                (B_IO_L3_in_U0_m_axi_gmem_B_ARREGION),
    .m_axi_gmem_B_ARSIZE                  (B_IO_L3_in_U0_m_axi_gmem_B_ARSIZE),
    .m_axi_gmem_B_ARUSER                  (B_IO_L3_in_U0_m_axi_gmem_B_ARUSER),
    .m_axi_gmem_B_ARVALID                 (__wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARVALID_1af5),
    .m_axi_gmem_B_AWADDR                  (B_IO_L3_in_U0_m_axi_gmem_B_AWADDR),
    .m_axi_gmem_B_AWBURST                 (B_IO_L3_in_U0_m_axi_gmem_B_AWBURST),
    .m_axi_gmem_B_AWCACHE                 (B_IO_L3_in_U0_m_axi_gmem_B_AWCACHE),
    .m_axi_gmem_B_AWID                    (B_IO_L3_in_U0_m_axi_gmem_B_AWID),
    .m_axi_gmem_B_AWLEN                   (B_IO_L3_in_U0_m_axi_gmem_B_AWLEN),
    .m_axi_gmem_B_AWLOCK                  (B_IO_L3_in_U0_m_axi_gmem_B_AWLOCK),
    .m_axi_gmem_B_AWPROT                  (B_IO_L3_in_U0_m_axi_gmem_B_AWPROT),
    .m_axi_gmem_B_AWQOS                   (B_IO_L3_in_U0_m_axi_gmem_B_AWQOS),
    .m_axi_gmem_B_AWREADY                 (1'b0),
    .m_axi_gmem_B_AWREGION                (B_IO_L3_in_U0_m_axi_gmem_B_AWREGION),
    .m_axi_gmem_B_AWSIZE                  (B_IO_L3_in_U0_m_axi_gmem_B_AWSIZE),
    .m_axi_gmem_B_AWUSER                  (B_IO_L3_in_U0_m_axi_gmem_B_AWUSER),
    .m_axi_gmem_B_AWVALID                 (B_IO_L3_in_U0_m_axi_gmem_B_AWVALID),
    .m_axi_gmem_B_BID                     (1'b0),
    .m_axi_gmem_B_BREADY                  (B_IO_L3_in_U0_m_axi_gmem_B_BREADY),
    .m_axi_gmem_B_BRESP                   (2'b0),
    .m_axi_gmem_B_BUSER                   (1'b0),
    .m_axi_gmem_B_BVALID                  (1'b0),
    .m_axi_gmem_B_RDATA                   (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RDATA7ac),
    .m_axi_gmem_B_RFIFONUM                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RFIFONUM347),
    .m_axi_gmem_B_RID                     ( 1'd0),
    .m_axi_gmem_B_RLAST                   ( 1'b0),
    .m_axi_gmem_B_RREADY                  (_r_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_RREADY_1483),
    .m_axi_gmem_B_RRESP                   ( 2'd0),
    .m_axi_gmem_B_RUSER                   ( 1'd0),
    .m_axi_gmem_B_RVALID                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RVALID5d9),
    .m_axi_gmem_B_WDATA                   (B_IO_L3_in_U0_m_axi_gmem_B_WDATA),
    .m_axi_gmem_B_WID                     (B_IO_L3_in_U0_m_axi_gmem_B_WID),
    .m_axi_gmem_B_WLAST                   (B_IO_L3_in_U0_m_axi_gmem_B_WLAST),
    .m_axi_gmem_B_WREADY                  (1'b0),
    .m_axi_gmem_B_WSTRB                   (B_IO_L3_in_U0_m_axi_gmem_B_WSTRB),
    .m_axi_gmem_B_WUSER                   (B_IO_L3_in_U0_m_axi_gmem_B_WUSER),
    .m_axi_gmem_B_WVALID                  (B_IO_L3_in_U0_m_axi_gmem_B_WVALID)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X1Y0_TO_SLOT_X1Y0")
) B_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (B_IO_L3_in_U0_rs_pipelined_ap_start),
    .if_full_n  (B_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (B_IO_L3_in_U0_rs_pipelined_ap_ready),
    .if_write   (B_IO_L3_in_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_fifo_w64_d33_A C_c_U /**   design_1_i/kernel3_0/inst/C_c_U/design_1_i/kernel3_0/inst/C_c_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_C_c_din_17b8),
    .if_dout           (_hrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_if_doutc76),
    .if_empty_n        (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_if_empty_n4f2),
    .if_fifo_cap       (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_if_fifo_capfd6),
    .if_full_n         (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_if_full_ncf8),
    .if_num_data_valid (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_if_num_data_valid7a0),
    .if_read           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_read_1804),
    .if_read_ce        ( 1'b1),
    .if_write          (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_C_c_write_1183),
    .if_write_ce       ( 1'b1),
    .reset             (C_c_U_rs_pipelined_reset)
);

kernel3_C_drain_IO_L3_out C_drain_IO_L3_out_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L3_out_U0/design_1_i/kernel3_0/inst/C_drain_IO_L3_out_U0   **/ (
    .C_dout                                             (_hrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_if_doutc76),
    .C_empty_n                                          (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_if_empty_n4f2),
    .C_fifo_cap                                         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_fifo_capd38),
    .C_num_data_valid                                   (_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_num_data_valid23c),
    .C_read                                             (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_read_1804),
    .ap_clk                                             (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                        (C_drain_IO_L3_out_U0_rs_pipelined_ap_continue),
    .ap_done                                            (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_done_1186),
    .ap_idle                                            (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_idle_19c0),
    .ap_ready                                           (C_drain_IO_L3_out_U0_rs_pipelined_ap_ready),
    .ap_rst                                             (C_drain_IO_L3_out_U0_rs_pipelined_ap_rst),
    .ap_start                                           (C_drain_IO_L3_out_U0_rs_pipelined_ap_start),
    .fifo_C_drain_C_drain_IO_L2_out_0137_dout           (C_drain_IO_L3_out_U0_rs_pipelined_fifo_C_drain_C_drain_IO_L2_out_0137_dout),
    .fifo_C_drain_C_drain_IO_L2_out_0137_empty_n        (C_drain_IO_L3_out_U0_rs_pipelined_fifo_C_drain_C_drain_IO_L2_out_0137_empty_n),
    .fifo_C_drain_C_drain_IO_L2_out_0137_fifo_cap       (_ernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap25c02b),
    .fifo_C_drain_C_drain_IO_L2_out_0137_num_data_valid (_ernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_out_0137_num_data_validb652db),
    .fifo_C_drain_C_drain_IO_L2_out_0137_read           (C_drain_IO_L3_out_U0_rs_pipelined_fifo_C_drain_C_drain_IO_L2_out_0137_read),
    .m_axi_gmem_C_ARADDR                                (C_drain_IO_L3_out_U0_m_axi_gmem_C_ARADDR),
    .m_axi_gmem_C_ARBURST                               (C_drain_IO_L3_out_U0_m_axi_gmem_C_ARBURST),
    .m_axi_gmem_C_ARCACHE                               (C_drain_IO_L3_out_U0_m_axi_gmem_C_ARCACHE),
    .m_axi_gmem_C_ARID                                  (C_drain_IO_L3_out_U0_m_axi_gmem_C_ARID),
    .m_axi_gmem_C_ARLEN                                 (C_drain_IO_L3_out_U0_m_axi_gmem_C_ARLEN),
    .m_axi_gmem_C_ARLOCK                                (C_drain_IO_L3_out_U0_m_axi_gmem_C_ARLOCK),
    .m_axi_gmem_C_ARPROT                                (C_drain_IO_L3_out_U0_m_axi_gmem_C_ARPROT),
    .m_axi_gmem_C_ARQOS                                 (C_drain_IO_L3_out_U0_m_axi_gmem_C_ARQOS),
    .m_axi_gmem_C_ARREADY                               (1'b0),
    .m_axi_gmem_C_ARREGION                              (C_drain_IO_L3_out_U0_m_axi_gmem_C_ARREGION),
    .m_axi_gmem_C_ARSIZE                                (C_drain_IO_L3_out_U0_m_axi_gmem_C_ARSIZE),
    .m_axi_gmem_C_ARUSER                                (C_drain_IO_L3_out_U0_m_axi_gmem_C_ARUSER),
    .m_axi_gmem_C_ARVALID                               (C_drain_IO_L3_out_U0_m_axi_gmem_C_ARVALID),
    .m_axi_gmem_C_AWADDR                                (_er_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWADDR_1211),
    .m_axi_gmem_C_AWBURST                               (C_drain_IO_L3_out_U0_m_axi_gmem_C_AWBURST),
    .m_axi_gmem_C_AWCACHE                               (C_drain_IO_L3_out_U0_m_axi_gmem_C_AWCACHE),
    .m_axi_gmem_C_AWID                                  (C_drain_IO_L3_out_U0_m_axi_gmem_C_AWID),
    .m_axi_gmem_C_AWLEN                                 (_per_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWLEN_15a3),
    .m_axi_gmem_C_AWLOCK                                (C_drain_IO_L3_out_U0_m_axi_gmem_C_AWLOCK),
    .m_axi_gmem_C_AWPROT                                (C_drain_IO_L3_out_U0_m_axi_gmem_C_AWPROT),
    .m_axi_gmem_C_AWQOS                                 (C_drain_IO_L3_out_U0_m_axi_gmem_C_AWQOS),
    .m_axi_gmem_C_AWREADY                               (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_AWREADY548),
    .m_axi_gmem_C_AWREGION                              (C_drain_IO_L3_out_U0_m_axi_gmem_C_AWREGION),
    .m_axi_gmem_C_AWSIZE                                (C_drain_IO_L3_out_U0_m_axi_gmem_C_AWSIZE),
    .m_axi_gmem_C_AWUSER                                (C_drain_IO_L3_out_U0_m_axi_gmem_C_AWUSER),
    .m_axi_gmem_C_AWVALID                               (_r_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWVALID_1588),
    .m_axi_gmem_C_BID                                   ( 1'd0),
    .m_axi_gmem_C_BREADY                                (_er_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_BREADY_1cf7),
    .m_axi_gmem_C_BRESP                                 ( 2'd0),
    .m_axi_gmem_C_BUSER                                 ( 1'd0),
    .m_axi_gmem_C_BVALID                                (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_BVALIDb4d),
    .m_axi_gmem_C_RDATA                                 (512'b0),
    .m_axi_gmem_C_RFIFONUM                              (9'b0),
    .m_axi_gmem_C_RID                                   (1'b0),
    .m_axi_gmem_C_RLAST                                 (1'b0),
    .m_axi_gmem_C_RREADY                                (C_drain_IO_L3_out_U0_m_axi_gmem_C_RREADY),
    .m_axi_gmem_C_RRESP                                 (2'b0),
    .m_axi_gmem_C_RUSER                                 (1'b0),
    .m_axi_gmem_C_RVALID                                (1'b0),
    .m_axi_gmem_C_WDATA                                 (_per_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WDATA_1f52),
    .m_axi_gmem_C_WID                                   (C_drain_IO_L3_out_U0_m_axi_gmem_C_WID),
    .m_axi_gmem_C_WLAST                                 (C_drain_IO_L3_out_U0_m_axi_gmem_C_WLAST),
    .m_axi_gmem_C_WREADY                                (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_WREADY043),
    .m_axi_gmem_C_WSTRB                                 (_per_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WSTRB_1c93),
    .m_axi_gmem_C_WUSER                                 (C_drain_IO_L3_out_U0_m_axi_gmem_C_WUSER),
    .m_axi_gmem_C_WVALID                                (_er_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WVALID_1197)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X1Y0_TO_SLOT_X1Y0")
) C_drain_IO_L3_out_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (C_drain_IO_L3_out_U0_rs_pipelined_ap_start),
    .if_full_n  (C_drain_IO_L3_out_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (C_drain_IO_L3_out_U0_rs_pipelined_ap_ready),
    .if_write   (C_drain_IO_L3_out_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

__rs_hs_pipeline_tail #(
    .ADDR_WIDTH   (6),
    .DATA_WIDTH   (64),
    .DEPTH        (34),
    .GRACE_PERIOD (6),
    .MEM_STYLE    (0),
    .__REGION     ("SLOT_X1Y0_TO_SLOT_X1Y0")
) C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1_if_dout),
    .if_dout    (( { C_drain_IO_L3_out_U0_rs_pipelined_fifo_C_drain_C_drain_IO_L2_out_0137_dout } )),
    .if_empty_n (C_drain_IO_L3_out_U0_rs_pipelined_fifo_C_drain_C_drain_IO_L2_out_0137_empty_n),
    .if_full_n  (C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_tail_if_full_n),
    .if_read    (C_drain_IO_L3_out_U0_rs_pipelined_fifo_C_drain_C_drain_IO_L2_out_0137_read),
    .if_write   (_n_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1_if_empty_n0f5),
    .reset      (1'b0)
);

__rs_passthrough_1 __rs_passthrough_inst_1 /**   Generated by RapidStream   **/ (
    .__rs_passthrough_hbm_clk_clk_n (__rs_passthrough_hbm_clk_clk_n),
    .hbm_clk_clk_n                  (hbm_clk_clk_n)
);

__rs_passthrough_2 __rs_passthrough_inst_2 /**   Generated by RapidStream   **/ (
    .__rs_passthrough_hbm_clk_clk_p (__rs_passthrough_hbm_clk_clk_p),
    .hbm_clk_clk_p                  (hbm_clk_clk_p)
);

__rs_passthrough_3 __rs_passthrough_inst_3 /**   Generated by RapidStream   **/ (
    .__rs_passthrough_pci_express_x1_rxn (__rs_passthrough_pci_express_x1_rxn),
    .pci_express_x1_rxn                  (pci_express_x1_rxn)
);

__rs_passthrough_4 __rs_passthrough_inst_4 /**   Generated by RapidStream   **/ (
    .__rs_passthrough_pci_express_x1_rxp (__rs_passthrough_pci_express_x1_rxp),
    .pci_express_x1_rxp                  (pci_express_x1_rxp)
);

__rs_passthrough_5 __rs_passthrough_inst_5 /**   Generated by RapidStream   **/ (
    .__rs_passthrough_pci_express_x1_txn (__rs_passthrough_pci_express_x1_txn),
    .pci_express_x1_txn                  (pci_express_x1_txn)
);

__rs_passthrough_6 __rs_passthrough_inst_6 /**   Generated by RapidStream   **/ (
    .__rs_passthrough_pci_express_x1_txp (__rs_passthrough_pci_express_x1_txp),
    .pci_express_x1_txp                  (pci_express_x1_txp)
);

__rs_passthrough_7 __rs_passthrough_inst_7 /**   Generated by RapidStream   **/ (
    .__rs_passthrough_pcie_perstn (__rs_passthrough_pcie_perstn),
    .pcie_perstn                  (pcie_perstn)
);

__rs_passthrough_8 __rs_passthrough_inst_8 /**   Generated by RapidStream   **/ (
    .__rs_passthrough_pcie_refclk_clk_n (__rs_passthrough_pcie_refclk_clk_n),
    .pcie_refclk_clk_n                  (pcie_refclk_clk_n)
);

__rs_passthrough_9 __rs_passthrough_inst_9 /**   Generated by RapidStream   **/ (
    .__rs_passthrough_pcie_refclk_clk_p (__rs_passthrough_pcie_refclk_clk_p),
    .pcie_refclk_clk_p                  (pcie_refclk_clk_p)
);

design_1_axi_register_slice_28_0 axi_register_slice_28 /**   design_1_i/axi_register_slice_28   **/ (
    .aclk          (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_clk_out1_1),
    .aresetn       (_rough_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_aresetnaf4),
    .m_axi_araddr  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_araddr3d1),
    .m_axi_arburst (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_arburst108),
    .m_axi_arlen   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_arlen041),
    .m_axi_arready (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_ARREADY),
    .m_axi_arsize  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_arsize29c),
    .m_axi_arvalid (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_arvalid1c6),
    .m_axi_awaddr  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_awaddrb72),
    .m_axi_awburst (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_awburst409),
    .m_axi_awlen   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_awlend89),
    .m_axi_awready (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_AWREADY),
    .m_axi_awsize  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_awsize54a),
    .m_axi_awvalid (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_awvalid7de),
    .m_axi_bready  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_bready44b),
    .m_axi_bresp   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_BRESP),
    .m_axi_buser   ( 1'b0),
    .m_axi_bvalid  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_BVALID),
    .m_axi_rdata   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_RDATA),
    .m_axi_rlast   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_RLAST),
    .m_axi_rready  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_rreadyc1e),
    .m_axi_rresp   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_RRESP),
    .m_axi_rvalid  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_RVALID),
    .m_axi_wdata   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_wdatab08),
    .m_axi_wlast   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_wlastc8f),
    .m_axi_wready  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_WREADY),
    .m_axi_wstrb   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_wstrb31e),
    .m_axi_wvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_wvalid439),
    .s_axi_araddr  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_araddr59c),
    .s_axi_arburst (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arburst525),
    .s_axi_arcache (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arcache27a),
    .s_axi_arlen   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arlen3b1),
    .s_axi_arlock  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arlockf18),
    .s_axi_arprot  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arproted7),
    .s_axi_arqos   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arqosf60),
    .s_axi_arready (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_arreadya21),
    .s_axi_arsize  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arsizecc0),
    .s_axi_aruser  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_aruser7cf),
    .s_axi_arvalid (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arvalid616),
    .s_axi_awaddr  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awaddr9d2),
    .s_axi_awburst (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awburste85),
    .s_axi_awcache (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awcache0e1),
    .s_axi_awlen   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awlenee6),
    .s_axi_awlock  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awlockfc4),
    .s_axi_awprot  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awprot607),
    .s_axi_awqos   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awqosa97),
    .s_axi_awready (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_awready108),
    .s_axi_awsize  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awsize37d),
    .s_axi_awuser  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awuser463),
    .s_axi_awvalid (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awvalida3f),
    .s_axi_bready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_breadye57),
    .s_axi_bresp   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_bresp49e),
    .s_axi_buser   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_buser3e1),
    .s_axi_bvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_bvalid4ba),
    .s_axi_rdata   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_rdataf0f),
    .s_axi_rlast   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_rlast340),
    .s_axi_rready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_rready009),
    .s_axi_rresp   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_rresp0ab),
    .s_axi_rvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_rvalida4d),
    .s_axi_wdata   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_wdata055),
    .s_axi_wlast   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_wlast14a),
    .s_axi_wready  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_wready279),
    .s_axi_wstrb   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_wstrb904),
    .s_axi_wvalid  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_wvalide16)
);

design_1_axi_register_slice_29_0 axi_register_slice_29 /**   design_1_i/axi_register_slice_29   **/ (
    .aclk          (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_clk_out1_1),
    .aresetn       (_rough_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_aresetn9f3),
    .m_axi_araddr  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_araddre8d),
    .m_axi_arburst (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_arburst49f),
    .m_axi_arlen   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_arlenfb5),
    .m_axi_arready (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_ARREADY),
    .m_axi_arsize  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_arsizef84),
    .m_axi_arvalid (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_arvalidc04),
    .m_axi_awaddr  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_awaddr2a3),
    .m_axi_awburst (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_awburstcc6),
    .m_axi_awlen   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_awlen40c),
    .m_axi_awready (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_AWREADY),
    .m_axi_awsize  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_awsize145),
    .m_axi_awvalid (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_awvalid744),
    .m_axi_bready  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_bready071),
    .m_axi_bresp   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_BRESP),
    .m_axi_buser   ( 1'b0),
    .m_axi_bvalid  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_BVALID),
    .m_axi_rdata   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_RDATA),
    .m_axi_rlast   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_RLAST),
    .m_axi_rready  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_rreadydd5),
    .m_axi_rresp   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_RRESP),
    .m_axi_rvalid  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_RVALID),
    .m_axi_wdata   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_wdata42e),
    .m_axi_wlast   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_wlast61c),
    .m_axi_wready  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_WREADY),
    .m_axi_wstrb   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_wstrb3a8),
    .m_axi_wvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_wvalidd86),
    .s_axi_araddr  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_araddr2f9),
    .s_axi_arburst (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arburstd09),
    .s_axi_arcache (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arcache2ac),
    .s_axi_arlen   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arlendc1),
    .s_axi_arlock  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arlock971),
    .s_axi_arprot  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arprotb84),
    .s_axi_arqos   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arqosca6),
    .s_axi_arready (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_arreadyd55),
    .s_axi_arsize  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arsize3c7),
    .s_axi_aruser  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_aruser307),
    .s_axi_arvalid (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arvalid1fd),
    .s_axi_awaddr  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awaddref9),
    .s_axi_awburst (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awburst6c6),
    .s_axi_awcache (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awcache67f),
    .s_axi_awlen   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awlena3a),
    .s_axi_awlock  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awlockca5),
    .s_axi_awprot  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awprotba0),
    .s_axi_awqos   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awqoscf0),
    .s_axi_awready (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_awready091),
    .s_axi_awsize  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awsize66b),
    .s_axi_awuser  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awusercc9),
    .s_axi_awvalid (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awvalidba8),
    .s_axi_bready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_bready38b),
    .s_axi_bresp   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_bresp1b1),
    .s_axi_buser   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_buser167),
    .s_axi_bvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_bvalid7be),
    .s_axi_rdata   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_rdataf8c),
    .s_axi_rlast   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_rlasta59),
    .s_axi_rready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_rreadycb7),
    .s_axi_rresp   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_rresp7fa),
    .s_axi_rvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_rvalid55f),
    .s_axi_wdata   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_wdatafbb),
    .s_axi_wlast   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_wlastef8),
    .s_axi_wready  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_wready34e),
    .s_axi_wstrb   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_wstrb7bf),
    .s_axi_wvalid  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_wvalid8be)
);

design_1_axi_register_slice_30_0 axi_register_slice_30 /**   design_1_i/axi_register_slice_30   **/ (
    .aclk          (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_clk_out1_1),
    .aresetn       (_rough_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_aresetn256),
    .m_axi_araddr  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_araddr810),
    .m_axi_arburst (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_arburst91c),
    .m_axi_arlen   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_arlend65),
    .m_axi_arready (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_ARREADY),
    .m_axi_arsize  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_arsize20e),
    .m_axi_arvalid (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_arvalid55e),
    .m_axi_awaddr  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_awaddr1fc),
    .m_axi_awburst (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_awburst4b9),
    .m_axi_awlen   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_awlen732),
    .m_axi_awready (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_AWREADY),
    .m_axi_awsize  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_awsize919),
    .m_axi_awvalid (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_awvalid353),
    .m_axi_bready  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_bready8b0),
    .m_axi_bresp   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_BRESP),
    .m_axi_buser   ( 1'b0),
    .m_axi_bvalid  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_BVALID),
    .m_axi_rdata   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_RDATA),
    .m_axi_rlast   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_RLAST),
    .m_axi_rready  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_rreadya67),
    .m_axi_rresp   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_RRESP),
    .m_axi_rvalid  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_RVALID),
    .m_axi_wdata   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_wdata748),
    .m_axi_wlast   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_wlast63b),
    .m_axi_wready  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_WREADY),
    .m_axi_wstrb   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_wstrb13d),
    .m_axi_wvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_wvalid739),
    .s_axi_araddr  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_araddr088),
    .s_axi_arburst (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arburst203),
    .s_axi_arcache (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arcache4e5),
    .s_axi_arlen   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arlen27c),
    .s_axi_arlock  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arlock761),
    .s_axi_arprot  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arprot11e),
    .s_axi_arqos   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arqosed5),
    .s_axi_arready (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_arready7fa),
    .s_axi_arsize  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arsize510),
    .s_axi_aruser  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_aruser1c5),
    .s_axi_arvalid (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arvalid51c),
    .s_axi_awaddr  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awaddrc87),
    .s_axi_awburst (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awburstb71),
    .s_axi_awcache (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awcachecca),
    .s_axi_awlen   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awlen71c),
    .s_axi_awlock  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awlock76a),
    .s_axi_awprot  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awprot35c),
    .s_axi_awqos   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awqosef0),
    .s_axi_awready (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_awreadya80),
    .s_axi_awsize  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awsize171),
    .s_axi_awuser  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awuserc85),
    .s_axi_awvalid (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awvalid273),
    .s_axi_bready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_bready711),
    .s_axi_bresp   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_brespefa),
    .s_axi_buser   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_buser8c9),
    .s_axi_bvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_bvalid664),
    .s_axi_rdata   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_rdataab5),
    .s_axi_rlast   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_rlastbce),
    .s_axi_rready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_rreadya8c),
    .s_axi_rresp   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_rresp70c),
    .s_axi_rvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_rvalid0a0),
    .s_axi_wdata   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_wdatad73),
    .s_axi_wlast   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_wlast976),
    .s_axi_wready  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_wreadye38),
    .s_axi_wstrb   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_wstrb518),
    .s_axi_wvalid  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_wvalidbb2)
);

design_1_axi_register_slice_31_0 axi_register_slice_31 /**   design_1_i/axi_register_slice_31   **/ (
    .aclk          (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_clk_out1_1),
    .aresetn       (_rough_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_aresetn643),
    .m_axi_araddr  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_araddrcab),
    .m_axi_arburst (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_arburste7d),
    .m_axi_arlen   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_arlen530),
    .m_axi_arready (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_ARREADY),
    .m_axi_arsize  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_arsize2ed),
    .m_axi_arvalid (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_arvalidff2),
    .m_axi_awaddr  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_awaddr029),
    .m_axi_awburst (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_awburst296),
    .m_axi_awlen   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_awlen1d3),
    .m_axi_awready (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_AWREADY),
    .m_axi_awsize  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_awsize0d6),
    .m_axi_awvalid (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_awvalideaa),
    .m_axi_bready  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_bready3e2),
    .m_axi_bresp   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_BRESP),
    .m_axi_bvalid  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_BVALID),
    .m_axi_rdata   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_RDATA),
    .m_axi_rlast   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_RLAST),
    .m_axi_rready  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_rreadyf0d),
    .m_axi_rresp   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_RRESP),
    .m_axi_rvalid  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_RVALID),
    .m_axi_wdata   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_wdatacdb),
    .m_axi_wlast   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_wlast27f),
    .m_axi_wready  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_WREADY),
    .m_axi_wstrb   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_wstrbb09),
    .m_axi_wvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_wvalid581),
    .s_axi_araddr  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_araddr248),
    .s_axi_arburst (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arburst308),
    .s_axi_arcache (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arcache7e2),
    .s_axi_arlen   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arlen647),
    .s_axi_arlock  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arlock1fd),
    .s_axi_arprot  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arprot78d),
    .s_axi_arqos   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arqos4cb),
    .s_axi_arready (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_arready4c7),
    .s_axi_arsize  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arsize99a),
    .s_axi_arvalid (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arvalid886),
    .s_axi_awaddr  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awaddr04f),
    .s_axi_awburst (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awburst061),
    .s_axi_awcache (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awcachea41),
    .s_axi_awlen   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awlend03),
    .s_axi_awlock  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awlock579),
    .s_axi_awprot  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awprot121),
    .s_axi_awqos   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awqos764),
    .s_axi_awready (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_awreadyba5),
    .s_axi_awsize  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awsizea0b),
    .s_axi_awvalid (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awvalid761),
    .s_axi_bready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_breadycae),
    .s_axi_bresp   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_bresp954),
    .s_axi_bvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_bvaliddfe),
    .s_axi_rdata   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_rdatab74),
    .s_axi_rlast   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_rlast32a),
    .s_axi_rready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_rready076),
    .s_axi_rresp   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_rrespb7b),
    .s_axi_rvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_rvalid012),
    .s_axi_wdata   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_wdata70b),
    .s_axi_wlast   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_wlast46d),
    .s_axi_wready  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_wready715),
    .s_axi_wstrb   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_wstrb4ca),
    .s_axi_wvalid  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_wvalid8a6)
);

kernel3_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH (6),
    .C_S_AXI_DATA_WIDTH (32)
) control_s_axi_U /**   design_1_i/kernel3_0/inst/control_s_axi_U/design_1_i/kernel3_0/inst/control_s_axi_U   **/ (
    .A           (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_A521),
    .ACLK        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ACLK_EN     ( 1'b1),
    .ARADDR      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_ARADDRf3b),
    .ARESET      (control_s_axi_U_rs_pipelined_ARESET),
    .ARREADY     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_ARREADYea5),
    .ARVALID     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_ARVALID807),
    .AWADDR      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_AWADDRfc6),
    .AWREADY     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_AWREADY0b4),
    .AWVALID     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_AWVALID41b),
    .B           (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_B023),
    .BREADY      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_BREADYa44),
    .BRESP       (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_BRESP37d),
    .BVALID      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_BVALID026),
    .C           (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_C721),
    .RDATA       (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_RDATA895),
    .RREADY      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_RREADYe3d),
    .RRESP       (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_RRESP7b5),
    .RVALID      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_RVALIDaa5),
    .WDATA       (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_WDATAab0),
    .WREADY      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_WREADY276),
    .WSTRB       (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_WSTRBe66),
    .WVALID      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_WVALIDcac),
    .ap_continue (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_continue44c),
    .ap_done     (control_s_axi_U_rs_pipelined_ap_done),
    .ap_idle     (control_s_axi_U_rs_pipelined_ap_idle),
    .ap_ready    (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_ready165),
    .ap_start    (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_start83c),
    .interrupt   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_interrupt_1)
);

__rs_design_1_aux_split_aux_0 design_1_i (
    .apb_sys_reset_peripheral_aresetn_1 (__design_1_wrapper_wrapper_inst_design_1_i_apb_sys_reset_peripheral_aresetn_1424),
    .axi_register_slice_28_aresetn      (_rough_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_aresetnaf4),
    .axi_register_slice_29_aresetn      (_rough_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_aresetn9f3),
    .axi_register_slice_30_aresetn      (_rough_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_aresetn256),
    .axi_register_slice_31_aresetn      (_rough_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_aresetn643),
    .hbm_0_APB_0_PRESET_N               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_APB_0_PRESET_N),
    .hbm_0_AXI_12_ACLK                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_ACLK),
    .hbm_0_AXI_12_ARESET_N              (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_ARESET_N),
    .hbm_0_AXI_12_RDATA_PARITY          (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_RDATA_PARITYdf7),
    .hbm_0_AXI_12_WDATA_PARITY          (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_WDATA_PARITY5c5),
    .hbm_0_AXI_13_ACLK                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_ACLK),
    .hbm_0_AXI_13_ARESET_N              (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_ARESET_N),
    .hbm_0_AXI_13_RDATA_PARITY          (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_RDATA_PARITYbe1),
    .hbm_0_AXI_13_WDATA_PARITY          (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_WDATA_PARITYd19),
    .hbm_0_AXI_14_ACLK                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_ACLK),
    .hbm_0_AXI_14_ARESET_N              (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_ARESET_N),
    .hbm_0_AXI_14_RDATA_PARITY          (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_RDATA_PARITYec4),
    .hbm_0_AXI_14_WDATA_PARITY          (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_WDATA_PARITY5fa),
    .hbm_0_AXI_15_ARESET_N              (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_ARESET_N),
    .hbm_0_AXI_15_RDATA_PARITY          (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_RDATA_PARITYf10),
    .hbm_0_AXI_15_WDATA_PARITY          (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_WDATA_PARITYc70),
    .hbm_0_DRAM_0_STAT_CATTRIP          (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_DRAM_0_STAT_CATTRIP0da),
    .hbm_0_DRAM_0_STAT_TEMP             (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_DRAM_0_STAT_TEMP),
    .hbm_0_HBM_REF_CLK_0                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_HBM_REF_CLK_0),
    .hbm_0_apb_complete_0               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_apb_complete_0),
    .hbm_axi_clk_clk_out1_1             (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_clk_out1_1),
    .hbm_sys_reset_peripheral_aresetn_1 (__design_1_wrapper_wrapper_inst_design_1_i_hbm_sys_reset_peripheral_aresetn_13d8),
    .util_ds_buf_0_IBUF_OUT_1           (_assthrough_design_1_wrapper_wrapper_inst_design_1_i_util_ds_buf_0_IBUF_OUT_17f8)
);

__rs_design_1_aux_split_aux_1 design_1_i_1 /**   design_1_i   **/ (
    .apb_sys_reset_ext_reset_in            (_sthrough_design_1_wrapper_wrapper_inst_design_1_i_apb_sys_reset_ext_reset_in04a),
    .gnd_driver_0_rst_n                    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_gnd_driver_0_rst_n),
    .hbm_axi_clk_resetn                    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_resetn),
    .hbm_sys_reset_ext_reset_in            (_sthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_sys_reset_ext_reset_in46c),
    .kernel3_0_ap_rst_n                    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_ap_rst_n),
    .kernel3_0_s_axi_control_ARADDR        (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_ARADDRf3b),
    .kernel3_0_s_axi_control_ARREADY       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_ARREADYea5),
    .kernel3_0_s_axi_control_ARVALID       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_ARVALID807),
    .kernel3_0_s_axi_control_AWADDR        (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_AWADDRfc6),
    .kernel3_0_s_axi_control_AWREADY       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_AWREADY0b4),
    .kernel3_0_s_axi_control_AWVALID       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_AWVALID41b),
    .kernel3_0_s_axi_control_BREADY        (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_BREADYa44),
    .kernel3_0_s_axi_control_BRESP         (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_BRESP37d),
    .kernel3_0_s_axi_control_BVALID        (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_BVALID026),
    .kernel3_0_s_axi_control_RDATA         (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_RDATA895),
    .kernel3_0_s_axi_control_RREADY        (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_RREADYe3d),
    .kernel3_0_s_axi_control_RRESP         (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_RRESP7b5),
    .kernel3_0_s_axi_control_RVALID        (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_RVALIDaa5),
    .kernel3_0_s_axi_control_WDATA         (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_WDATAab0),
    .kernel3_0_s_axi_control_WREADY        (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_WREADY276),
    .kernel3_0_s_axi_control_WSTRB         (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_WSTRBe66),
    .kernel3_0_s_axi_control_WVALID        (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_s_axi_control_WVALIDcac),
    .kernel_clk_clk_out1_1                 (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .kernel_clk_resetn                     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_resetn),
    .kernel_sys_reset_ext_reset_in         (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel_sys_reset_ext_reset_in2a1),
    .kernel_sys_reset_peripheral_aresetn_1 (_sign_1_wrapper_wrapper_inst_design_1_i_kernel_sys_reset_peripheral_aresetn_1e0e),
    .smartconnect_28_aresetn               (_passthrough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_aresetn3a4),
    .smartconnect_29_aresetn               (_passthrough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_aresetn1e0),
    .smartconnect_30_aresetn               (_passthrough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_aresetn149),
    .smartconnect_31_aresetn               (_passthrough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_aresetnb33),
    .xdma_0_axi_aclk_1                     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_aclk_1),
    .xdma_0_axi_aresetn_1                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_aresetn_1),
    .xdma_0_axi_periph_ACLK                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_ACLK),
    .xdma_0_axi_periph_ARESETN             (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_ARESETN367),
    .xdma_0_axi_periph_M00_ACLK            (_sthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_ACLK696),
    .xdma_0_axi_periph_M00_ARESETN         (_rough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_ARESETN826),
    .xdma_0_axi_periph_M00_AXI_araddr      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_araddre5d),
    .xdma_0_axi_periph_M00_AXI_arready     (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_arready068),
    .xdma_0_axi_periph_M00_AXI_arvalid     (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_arvalid9d4),
    .xdma_0_axi_periph_M00_AXI_awaddr      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_awaddr508),
    .xdma_0_axi_periph_M00_AXI_awready     (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_awready841),
    .xdma_0_axi_periph_M00_AXI_awvalid     (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_awvalid9a8),
    .xdma_0_axi_periph_M00_AXI_bready      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_bready32a),
    .xdma_0_axi_periph_M00_AXI_bresp       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_brespfde),
    .xdma_0_axi_periph_M00_AXI_bvalid      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_bvalid77b),
    .xdma_0_axi_periph_M00_AXI_rdata       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_rdata290),
    .xdma_0_axi_periph_M00_AXI_rready      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_rready692),
    .xdma_0_axi_periph_M00_AXI_rresp       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_rrespfe0),
    .xdma_0_axi_periph_M00_AXI_rvalid      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_rvalidca5),
    .xdma_0_axi_periph_M00_AXI_wdata       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_wdata4f7),
    .xdma_0_axi_periph_M00_AXI_wready      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_wready269),
    .xdma_0_axi_periph_M00_AXI_wstrb       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_wstrbca3),
    .xdma_0_axi_periph_M00_AXI_wvalid      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_wvalid1e9),
    .xdma_0_axi_periph_S00_ACLK            (_sthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_ACLKa1a),
    .xdma_0_axi_periph_S00_ARESETN         (_rough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_ARESETNdd7),
    .xdma_0_axi_periph_S00_AXI_araddr      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_araddr5b4),
    .xdma_0_axi_periph_S00_AXI_arburst     (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arburst036),
    .xdma_0_axi_periph_S00_AXI_arcache     (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arcache014),
    .xdma_0_axi_periph_S00_AXI_arid        (_ough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arid116),
    .xdma_0_axi_periph_S00_AXI_arlen       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arlenb77),
    .xdma_0_axi_periph_S00_AXI_arlock      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arlock4c4),
    .xdma_0_axi_periph_S00_AXI_arprot      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arprot4bb),
    .xdma_0_axi_periph_S00_AXI_arready     (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arready8f6),
    .xdma_0_axi_periph_S00_AXI_arsize      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arsizeb83),
    .xdma_0_axi_periph_S00_AXI_arvalid     (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arvalid3db),
    .xdma_0_axi_periph_S00_AXI_awaddr      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awaddr179),
    .xdma_0_axi_periph_S00_AXI_awburst     (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awburst354),
    .xdma_0_axi_periph_S00_AXI_awcache     (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awcache7cd),
    .xdma_0_axi_periph_S00_AXI_awid        (_ough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awid567),
    .xdma_0_axi_periph_S00_AXI_awlen       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awlen82b),
    .xdma_0_axi_periph_S00_AXI_awlock      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awlock036),
    .xdma_0_axi_periph_S00_AXI_awprot      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awprot74d),
    .xdma_0_axi_periph_S00_AXI_awready     (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awreadyf42),
    .xdma_0_axi_periph_S00_AXI_awsize      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awsizea2d),
    .xdma_0_axi_periph_S00_AXI_awvalid     (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awvalidd86),
    .xdma_0_axi_periph_S00_AXI_bid         (_rough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_bidf9d),
    .xdma_0_axi_periph_S00_AXI_bready      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_bready770),
    .xdma_0_axi_periph_S00_AXI_bresp       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_bresp271),
    .xdma_0_axi_periph_S00_AXI_bvalid      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_bvalid195),
    .xdma_0_axi_periph_S00_AXI_rdata       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rdata3bd),
    .xdma_0_axi_periph_S00_AXI_rid         (_rough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rid0bf),
    .xdma_0_axi_periph_S00_AXI_rlast       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rlast5f7),
    .xdma_0_axi_periph_S00_AXI_rready      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rready1b5),
    .xdma_0_axi_periph_S00_AXI_rresp       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rresp139),
    .xdma_0_axi_periph_S00_AXI_rvalid      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rvalid7b0),
    .xdma_0_axi_periph_S00_AXI_wdata       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_wdataac5),
    .xdma_0_axi_periph_S00_AXI_wlast       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_wlast1f4),
    .xdma_0_axi_periph_S00_AXI_wready      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_wready92e),
    .xdma_0_axi_periph_S00_AXI_wstrb       (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_wstrba2c),
    .xdma_0_axi_periph_S00_AXI_wvalid      (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_wvalida9b),
    .xdma_0_m_axib_araddr                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_araddr),
    .xdma_0_m_axib_arburst                 (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arburst),
    .xdma_0_m_axib_arcache                 (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arcache),
    .xdma_0_m_axib_arid                    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arid),
    .xdma_0_m_axib_arlen                   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arlen),
    .xdma_0_m_axib_arlock                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arlock),
    .xdma_0_m_axib_arprot                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arprot),
    .xdma_0_m_axib_arready                 (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arready),
    .xdma_0_m_axib_arsize                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arsize),
    .xdma_0_m_axib_arvalid                 (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arvalid),
    .xdma_0_m_axib_awaddr                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awaddr),
    .xdma_0_m_axib_awburst                 (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awburst),
    .xdma_0_m_axib_awcache                 (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awcache),
    .xdma_0_m_axib_awid                    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awid),
    .xdma_0_m_axib_awlen                   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awlen),
    .xdma_0_m_axib_awlock                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awlock),
    .xdma_0_m_axib_awprot                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awprot),
    .xdma_0_m_axib_awready                 (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awready),
    .xdma_0_m_axib_awsize                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awsize),
    .xdma_0_m_axib_awvalid                 (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awvalid),
    .xdma_0_m_axib_bid                     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_bid),
    .xdma_0_m_axib_bready                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_bready),
    .xdma_0_m_axib_bresp                   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_bresp),
    .xdma_0_m_axib_bvalid                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_bvalid),
    .xdma_0_m_axib_rdata                   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rdata),
    .xdma_0_m_axib_rid                     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rid),
    .xdma_0_m_axib_rlast                   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rlast),
    .xdma_0_m_axib_rready                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rready),
    .xdma_0_m_axib_rresp                   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rresp),
    .xdma_0_m_axib_rvalid                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rvalid),
    .xdma_0_m_axib_wdata                   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_wdata),
    .xdma_0_m_axib_wlast                   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_wlast),
    .xdma_0_m_axib_wready                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_wready),
    .xdma_0_m_axib_wstrb                   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_wstrb),
    .xdma_0_m_axib_wvalid                  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_wvalid)
);

kernel3_entry_proc entry_proc_U0 /**   design_1_i/kernel3_0/inst/entry_proc_U0/design_1_i/kernel3_0/inst/entry_proc_U0   **/ (
    .C                  (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_C721),
    .C_c_din            (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_C_c_din_17b8),
    .C_c_fifo_cap       (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_C_c_fifo_cap28e),
    .C_c_full_n         (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_if_full_ncf8),
    .C_c_num_data_valid (_pper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_C_c_num_data_valid70e),
    .C_c_write          (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_C_c_write_1183),
    .ap_clk             (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue        ( 1'b1),
    .ap_done            (entry_proc_U0_ap_done),
    .ap_idle            (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_ap_idle_1994),
    .ap_ready           (entry_proc_U0_rs_pipelined_ap_ready),
    .ap_rst             (entry_proc_U0_rs_pipelined_ap_rst),
    .ap_start           (entry_proc_U0_rs_pipelined_ap_start)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X1Y0_TO_SLOT_X1Y0")
) entry_proc_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (entry_proc_U0_rs_pipelined_ap_start),
    .if_full_n  (entry_proc_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (entry_proc_U0_rs_pipelined_ap_ready),
    .if_write   (entry_proc_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

__rs_hs_pipeline_head_gate #(
    .DATA_WIDTH (256),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) fifo_A_A_IO_L2_in_0_U_hs_if_din_head_gate /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (( { _pper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_din_1795 } )),
    .if_dout    (fifo_A_A_IO_L2_in_0_U_hs_if_din_head_gate_if_dout),
    .if_empty_n (fifo_A_A_IO_L2_in_0_U_hs_if_din_head_gate_if_empty_n),
    .if_full_n  (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_full_n07c),
    .if_read    (fifo_A_A_IO_L2_in_0_U_hs_if_din_head_if_full_n),
    .if_write   (_er_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_write_174e),
    .reset      (1'b0)
);

__rs_hs_pipeline_head_gate #(
    .DATA_WIDTH (256),
    .__REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) fifo_B_B_IO_L2_in_0_U_hs_if_din_head_gate /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (( { _per_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_din_1bd9 } )),
    .if_dout    (fifo_B_B_IO_L2_in_0_U_hs_if_din_head_gate_if_dout),
    .if_empty_n (fifo_B_B_IO_L2_in_0_U_hs_if_din_head_gate_if_empty_n),
    .if_full_n  (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_full_n018),
    .if_read    (fifo_B_B_IO_L2_in_0_U_hs_if_din_head_if_full_n),
    .if_write   (_r_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_write_1dbf),
    .reset      (1'b0)
);

kernel3_gmem_A_m_axi #(
    .CONSERVATIVE           (1),
    .C_CACHE_VALUE          (3),
    .C_M_AXI_ADDR_WIDTH     (64),
    .C_M_AXI_ARUSER_WIDTH   (1),
    .C_M_AXI_AWUSER_WIDTH   (1),
    .C_M_AXI_BUSER_WIDTH    (1),
    .C_M_AXI_DATA_WIDTH     (512),
    .C_M_AXI_ID_WIDTH       (1),
    .C_M_AXI_RUSER_WIDTH    (1),
    .C_M_AXI_WUSER_WIDTH    (1),
    .C_PROT_VALUE           (0),
    .C_USER_VALUE           (0),
    .MAX_READ_BURST_LENGTH  (16),
    .MAX_WRITE_BURST_LENGTH (16),
    .NUM_READ_OUTSTANDING   (16),
    .NUM_WRITE_OUTSTANDING  (16),
    .USER_AW                (64),
    .USER_DW                (512),
    .USER_MAXREQS           (69),
    .USER_RFIFONUM_WIDTH    (9)
) gmem_A_m_axi_U /**   design_1_i/kernel3_0/inst/gmem_A_m_axi_U/design_1_i/kernel3_0/inst/gmem_A_m_axi_U   **/ (
    .ACLK       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ACLK_EN    ( 1'b1),
    .ARADDR     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARADDR_1c34),
    .ARBURST    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARBURST_1dcc),
    .ARCACHE    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARCACHE_1314),
    .ARESET     (gmem_A_m_axi_U_rs_pipelined_ARESET),
    .ARID       (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARID_1252),
    .ARLEN      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARLEN_1613),
    .ARLOCK     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARLOCK_11f7),
    .ARPROT     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARPROT_1882),
    .ARQOS      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARQOS_1b3a),
    .ARREADY    (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_arready30f),
    .ARREGION   (_h_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARREGION_1c08),
    .ARSIZE     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARSIZE_1d00),
    .ARUSER     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARUSER_194f),
    .ARVALID    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARVALID_15e5),
    .AWADDR     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWADDR_1ef0),
    .AWBURST    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWBURST_1f0b),
    .AWCACHE    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWCACHE_142b),
    .AWID       (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWID_1e18),
    .AWLEN      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWLEN_13da),
    .AWLOCK     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWLOCK_1e1d),
    .AWPROT     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWPROT_1ee5),
    .AWQOS      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWQOS_1943),
    .AWREADY    (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_awready57d),
    .AWREGION   (_h_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWREGION_118e),
    .AWSIZE     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWSIZE_1209),
    .AWUSER     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWUSER_1947),
    .AWVALID    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWVALID_1e46),
    .BID        (_through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_bid840),
    .BREADY     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_BREADY_1d11),
    .BRESP      (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_brespd41),
    .BUSER      (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_buser5b9),
    .BVALID     (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_bvalid8a1),
    .I_ARADDR   (_r_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARADDR_1c8c),
    .I_ARLEN    (_er_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARLEN_15a9),
    .I_ARREADY  (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_ARREADY25b),
    .I_ARVALID  (__wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARVALID_12fa),
    .I_AWADDR   (64'b0),
    .I_AWLEN    (32'b0),
    .I_AWREADY  (gmem_A_m_axi_U_I_AWREADY),
    .I_AWVALID  (1'b0),
    .I_BREADY   (1'b0),
    .I_BVALID   (gmem_A_m_axi_U_I_BVALID),
    .I_RDATA    (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RDATAd2a),
    .I_RFIFONUM (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RFIFONUM89e),
    .I_RREADY   (_r_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_RREADY_1bc3),
    .I_RVALID   (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RVALID98c),
    .I_WDATA    (512'b0),
    .I_WREADY   (gmem_A_m_axi_U_I_WREADY),
    .I_WSTRB    (64'b0),
    .I_WVALID   (1'b0),
    .RDATA      (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_rdata7bd),
    .RID        (_through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_ridc63),
    .RLAST      (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_rlast60e),
    .RREADY     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_RREADY_1e0c),
    .RRESP      (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_rresp263),
    .RUSER      ( 1'b0),
    .RVALID     (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_rvalidb89),
    .WDATA      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_WDATA_1d72),
    .WID        (_hrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_WID_15b8),
    .WLAST      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_WLAST_147d),
    .WREADY     (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_wready45f),
    .WSTRB      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_WSTRB_1a4e),
    .WUSER      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_WUSER_19b3),
    .WVALID     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_WVALID_1ada)
);

kernel3_gmem_B_m_axi #(
    .CONSERVATIVE           (1),
    .C_CACHE_VALUE          (3),
    .C_M_AXI_ADDR_WIDTH     (64),
    .C_M_AXI_ARUSER_WIDTH   (1),
    .C_M_AXI_AWUSER_WIDTH   (1),
    .C_M_AXI_BUSER_WIDTH    (1),
    .C_M_AXI_DATA_WIDTH     (512),
    .C_M_AXI_ID_WIDTH       (1),
    .C_M_AXI_RUSER_WIDTH    (1),
    .C_M_AXI_WUSER_WIDTH    (1),
    .C_PROT_VALUE           (0),
    .C_USER_VALUE           (0),
    .MAX_READ_BURST_LENGTH  (16),
    .MAX_WRITE_BURST_LENGTH (16),
    .NUM_READ_OUTSTANDING   (16),
    .NUM_WRITE_OUTSTANDING  (16),
    .USER_AW                (64),
    .USER_DW                (512),
    .USER_MAXREQS           (69),
    .USER_RFIFONUM_WIDTH    (9)
) gmem_B_m_axi_U /**   design_1_i/kernel3_0/inst/gmem_B_m_axi_U/design_1_i/kernel3_0/inst/gmem_B_m_axi_U   **/ (
    .ACLK       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ACLK_EN    ( 1'b1),
    .ARADDR     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARADDR_1b9f),
    .ARBURST    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARBURST_1951),
    .ARCACHE    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARCACHE_1707),
    .ARESET     (gmem_B_m_axi_U_rs_pipelined_ARESET),
    .ARID       (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARID_18c2),
    .ARLEN      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARLEN_194c),
    .ARLOCK     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARLOCK_1a68),
    .ARPROT     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARPROT_1aba),
    .ARQOS      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARQOS_1b11),
    .ARREADY    (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_arready5db),
    .ARREGION   (_h_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARREGION_180d),
    .ARSIZE     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARSIZE_1c65),
    .ARUSER     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARUSER_1981),
    .ARVALID    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARVALID_18e3),
    .AWADDR     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWADDR_192f),
    .AWBURST    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWBURST_1e7b),
    .AWCACHE    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWCACHE_1768),
    .AWID       (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWID_1a8d),
    .AWLEN      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWLEN_1c2d),
    .AWLOCK     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWLOCK_1ffc),
    .AWPROT     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWPROT_174e),
    .AWQOS      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWQOS_1d6d),
    .AWREADY    (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_awready4a7),
    .AWREGION   (_h_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWREGION_1380),
    .AWSIZE     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWSIZE_1604),
    .AWUSER     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWUSER_1172),
    .AWVALID    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWVALID_195b),
    .BID        (_through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_bid544),
    .BREADY     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_BREADY_16f7),
    .BRESP      (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_bresp91d),
    .BUSER      (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_buser28e),
    .BVALID     (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_bvalid6bf),
    .I_ARADDR   (_r_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARADDR_1df0),
    .I_ARLEN    (_er_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARLEN_1b7a),
    .I_ARREADY  (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_ARREADY9e1),
    .I_ARVALID  (__wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARVALID_1af5),
    .I_AWADDR   (64'b0),
    .I_AWLEN    (32'b0),
    .I_AWREADY  (gmem_B_m_axi_U_I_AWREADY),
    .I_AWVALID  (1'b0),
    .I_BREADY   (1'b0),
    .I_BVALID   (gmem_B_m_axi_U_I_BVALID),
    .I_RDATA    (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RDATA7ac),
    .I_RFIFONUM (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RFIFONUM347),
    .I_RREADY   (_r_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_RREADY_1483),
    .I_RVALID   (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RVALID5d9),
    .I_WDATA    (512'b0),
    .I_WREADY   (gmem_B_m_axi_U_I_WREADY),
    .I_WSTRB    (64'b0),
    .I_WVALID   (1'b0),
    .RDATA      (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_rdata3d2),
    .RID        (_through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_rid5ce),
    .RLAST      (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_rlastc6f),
    .RREADY     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_RREADY_1f43),
    .RRESP      (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_rresp7fe),
    .RUSER      ( 1'b0),
    .RVALID     (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_rvalide45),
    .WDATA      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_WDATA_1123),
    .WID        (_hrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_WID_1e23),
    .WLAST      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_WLAST_1974),
    .WREADY     (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_wreadyf0c),
    .WSTRB      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_WSTRB_175d),
    .WUSER      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_WUSER_1396),
    .WVALID     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_WVALID_17be)
);

kernel3_gmem_C_m_axi #(
    .CONSERVATIVE           (1),
    .C_CACHE_VALUE          (3),
    .C_M_AXI_ADDR_WIDTH     (64),
    .C_M_AXI_ARUSER_WIDTH   (1),
    .C_M_AXI_AWUSER_WIDTH   (1),
    .C_M_AXI_BUSER_WIDTH    (1),
    .C_M_AXI_DATA_WIDTH     (512),
    .C_M_AXI_ID_WIDTH       (1),
    .C_M_AXI_RUSER_WIDTH    (1),
    .C_M_AXI_WUSER_WIDTH    (1),
    .C_PROT_VALUE           (0),
    .C_USER_VALUE           (0),
    .MAX_READ_BURST_LENGTH  (16),
    .MAX_WRITE_BURST_LENGTH (16),
    .NUM_READ_OUTSTANDING   (16),
    .NUM_WRITE_OUTSTANDING  (16),
    .USER_AW                (64),
    .USER_DW                (512),
    .USER_MAXREQS           (69),
    .USER_RFIFONUM_WIDTH    (9)
) gmem_C_m_axi_U /**   design_1_i/kernel3_0/inst/gmem_C_m_axi_U/design_1_i/kernel3_0/inst/gmem_C_m_axi_U   **/ (
    .ACLK       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ACLK_EN    ( 1'b1),
    .ARADDR     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARADDR_1bc7),
    .ARBURST    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARBURST_1117),
    .ARCACHE    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARCACHE_19d4),
    .ARESET     (gmem_C_m_axi_U_rs_pipelined_ARESET),
    .ARID       (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARID_10ef),
    .ARLEN      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARLEN_10a4),
    .ARLOCK     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARLOCK_1174),
    .ARPROT     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARPROT_1038),
    .ARQOS      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARQOS_1a89),
    .ARREADY    (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_arready410),
    .ARREGION   (_h_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARREGION_1a9f),
    .ARSIZE     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARSIZE_1682),
    .ARUSER     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARUSER_1743),
    .ARVALID    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARVALID_1000),
    .AWADDR     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWADDR_1f8e),
    .AWBURST    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWBURST_1428),
    .AWCACHE    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWCACHE_18b5),
    .AWID       (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWID_1084),
    .AWLEN      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWLEN_1306),
    .AWLOCK     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWLOCK_101c),
    .AWPROT     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWPROT_1368),
    .AWQOS      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWQOS_13fb),
    .AWREADY    (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_awreadycc9),
    .AWREGION   (_h_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWREGION_17be),
    .AWSIZE     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWSIZE_173c),
    .AWUSER     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWUSER_11d9),
    .AWVALID    (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWVALID_16c3),
    .BID        (_through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_bidede),
    .BREADY     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_BREADY_1413),
    .BRESP      (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_brespb14),
    .BUSER      (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_buserf9d),
    .BVALID     (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_bvalid53c),
    .I_ARADDR   (64'b0),
    .I_ARLEN    (32'b0),
    .I_ARREADY  (gmem_C_m_axi_U_I_ARREADY),
    .I_ARVALID  (1'b0),
    .I_AWADDR   (_er_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWADDR_1211),
    .I_AWLEN    (_per_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWLEN_15a3),
    .I_AWREADY  (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_AWREADY548),
    .I_AWVALID  (_r_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWVALID_1588),
    .I_BREADY   (_er_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_BREADY_1cf7),
    .I_BVALID   (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_BVALIDb4d),
    .I_RDATA    (gmem_C_m_axi_U_I_RDATA),
    .I_RFIFONUM (gmem_C_m_axi_U_I_RFIFONUM),
    .I_RREADY   (1'b0),
    .I_RVALID   (gmem_C_m_axi_U_I_RVALID),
    .I_WDATA    (_per_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WDATA_1f52),
    .I_WREADY   (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_WREADY043),
    .I_WSTRB    (_per_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WSTRB_1c93),
    .I_WVALID   (_er_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WVALID_1197),
    .RDATA      (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_rdata642),
    .RID        (_through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_rid78e),
    .RLAST      (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_rlast993),
    .RREADY     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_RREADY_1b50),
    .RRESP      (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_rresp218),
    .RUSER      ( 1'b0),
    .RVALID     (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_rvalid4ee),
    .WDATA      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_WDATA_1297),
    .WID        (_hrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_WID_1651),
    .WLAST      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_WLAST_1be3),
    .WREADY     (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_wready3c2),
    .WSTRB      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_WSTRB_166f),
    .WUSER      (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_WUSER_1586),
    .WVALID     (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_WVALID_12b9)
);

design_1_hbm_0_0 hbm_0 /**   design_1_i/hbm_0   **/ (
    .APB_0_PCLK          (_assthrough_design_1_wrapper_wrapper_inst_design_1_i_util_ds_buf_0_IBUF_OUT_17f8),
    .APB_0_PRESET_N      (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_APB_0_PRESET_N),
    .AXI_12_ACLK         (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_ACLK),
    .AXI_12_ARADDR       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_araddr3d1),
    .AXI_12_ARBURST      (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_arburst108),
    .AXI_12_ARESET_N     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_ARESET_N),
    .AXI_12_ARID         ( 0),
    .AXI_12_ARLEN        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_arlen041),
    .AXI_12_ARREADY      (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_ARREADY),
    .AXI_12_ARSIZE       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_arsize29c),
    .AXI_12_ARVALID      (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_arvalid1c6),
    .AXI_12_AWADDR       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_awaddrb72),
    .AXI_12_AWBURST      (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_awburst409),
    .AXI_12_AWID         ( 0),
    .AXI_12_AWLEN        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_awlend89),
    .AXI_12_AWREADY      (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_AWREADY),
    .AXI_12_AWSIZE       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_awsize54a),
    .AXI_12_AWVALID      (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_awvalid7de),
    .AXI_12_BREADY       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_bready44b),
    .AXI_12_BRESP        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_BRESP),
    .AXI_12_BVALID       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_BVALID),
    .AXI_12_RDATA        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_RDATA),
    .AXI_12_RDATA_PARITY (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_RDATA_PARITYdf7),
    .AXI_12_RLAST        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_RLAST),
    .AXI_12_RREADY       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_rreadyc1e),
    .AXI_12_RRESP        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_RRESP),
    .AXI_12_RVALID       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_RVALID),
    .AXI_12_WDATA        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_wdatab08),
    .AXI_12_WDATA_PARITY (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_WDATA_PARITY5c5),
    .AXI_12_WLAST        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_wlastc8f),
    .AXI_12_WREADY       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_12_WREADY),
    .AXI_12_WSTRB        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_wstrb31e),
    .AXI_12_WVALID       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_m_axi_wvalid439),
    .AXI_13_ACLK         (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_ACLK),
    .AXI_13_ARADDR       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_araddre8d),
    .AXI_13_ARBURST      (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_arburst49f),
    .AXI_13_ARESET_N     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_ARESET_N),
    .AXI_13_ARID         ( 0),
    .AXI_13_ARLEN        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_arlenfb5),
    .AXI_13_ARREADY      (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_ARREADY),
    .AXI_13_ARSIZE       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_arsizef84),
    .AXI_13_ARVALID      (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_arvalidc04),
    .AXI_13_AWADDR       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_awaddr2a3),
    .AXI_13_AWBURST      (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_awburstcc6),
    .AXI_13_AWID         ( 0),
    .AXI_13_AWLEN        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_awlen40c),
    .AXI_13_AWREADY      (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_AWREADY),
    .AXI_13_AWSIZE       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_awsize145),
    .AXI_13_AWVALID      (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_awvalid744),
    .AXI_13_BREADY       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_bready071),
    .AXI_13_BRESP        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_BRESP),
    .AXI_13_BVALID       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_BVALID),
    .AXI_13_RDATA        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_RDATA),
    .AXI_13_RDATA_PARITY (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_RDATA_PARITYbe1),
    .AXI_13_RLAST        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_RLAST),
    .AXI_13_RREADY       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_rreadydd5),
    .AXI_13_RRESP        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_RRESP),
    .AXI_13_RVALID       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_RVALID),
    .AXI_13_WDATA        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_wdata42e),
    .AXI_13_WDATA_PARITY (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_WDATA_PARITYd19),
    .AXI_13_WLAST        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_wlast61c),
    .AXI_13_WREADY       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_13_WREADY),
    .AXI_13_WSTRB        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_wstrb3a8),
    .AXI_13_WVALID       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_m_axi_wvalidd86),
    .AXI_14_ACLK         (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_ACLK),
    .AXI_14_ARADDR       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_araddr810),
    .AXI_14_ARBURST      (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_arburst91c),
    .AXI_14_ARESET_N     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_ARESET_N),
    .AXI_14_ARID         ( 0),
    .AXI_14_ARLEN        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_arlend65),
    .AXI_14_ARREADY      (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_ARREADY),
    .AXI_14_ARSIZE       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_arsize20e),
    .AXI_14_ARVALID      (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_arvalid55e),
    .AXI_14_AWADDR       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_awaddr1fc),
    .AXI_14_AWBURST      (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_awburst4b9),
    .AXI_14_AWID         ( 0),
    .AXI_14_AWLEN        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_awlen732),
    .AXI_14_AWREADY      (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_AWREADY),
    .AXI_14_AWSIZE       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_awsize919),
    .AXI_14_AWVALID      (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_awvalid353),
    .AXI_14_BREADY       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_bready8b0),
    .AXI_14_BRESP        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_BRESP),
    .AXI_14_BVALID       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_BVALID),
    .AXI_14_RDATA        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_RDATA),
    .AXI_14_RDATA_PARITY (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_RDATA_PARITYec4),
    .AXI_14_RLAST        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_RLAST),
    .AXI_14_RREADY       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_rreadya67),
    .AXI_14_RRESP        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_RRESP),
    .AXI_14_RVALID       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_RVALID),
    .AXI_14_WDATA        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_wdata748),
    .AXI_14_WDATA_PARITY (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_WDATA_PARITY5fa),
    .AXI_14_WLAST        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_wlast63b),
    .AXI_14_WREADY       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_14_WREADY),
    .AXI_14_WSTRB        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_wstrb13d),
    .AXI_14_WVALID       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_m_axi_wvalid739),
    .AXI_15_ACLK         (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_clk_out1_1),
    .AXI_15_ARADDR       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_araddrcab),
    .AXI_15_ARBURST      (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_arburste7d),
    .AXI_15_ARESET_N     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_ARESET_N),
    .AXI_15_ARID         ( 0),
    .AXI_15_ARLEN        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_arlen530),
    .AXI_15_ARREADY      (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_ARREADY),
    .AXI_15_ARSIZE       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_arsize2ed),
    .AXI_15_ARVALID      (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_arvalidff2),
    .AXI_15_AWADDR       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_awaddr029),
    .AXI_15_AWBURST      (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_awburst296),
    .AXI_15_AWID         ( 0),
    .AXI_15_AWLEN        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_awlen1d3),
    .AXI_15_AWREADY      (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_AWREADY),
    .AXI_15_AWSIZE       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_awsize0d6),
    .AXI_15_AWVALID      (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_awvalideaa),
    .AXI_15_BREADY       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_bready3e2),
    .AXI_15_BRESP        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_BRESP),
    .AXI_15_BVALID       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_BVALID),
    .AXI_15_RDATA        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_RDATA),
    .AXI_15_RDATA_PARITY (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_RDATA_PARITYf10),
    .AXI_15_RLAST        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_RLAST),
    .AXI_15_RREADY       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_rreadyf0d),
    .AXI_15_RRESP        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_RRESP),
    .AXI_15_RVALID       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_RVALID),
    .AXI_15_WDATA        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_wdatacdb),
    .AXI_15_WDATA_PARITY (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_WDATA_PARITYc70),
    .AXI_15_WLAST        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_wlast27f),
    .AXI_15_WREADY       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_AXI_15_WREADY),
    .AXI_15_WSTRB        (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_wstrbb09),
    .AXI_15_WVALID       (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_m_axi_wvalid581),
    .DRAM_0_STAT_CATTRIP (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_DRAM_0_STAT_CATTRIP0da),
    .DRAM_0_STAT_TEMP    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_DRAM_0_STAT_TEMP),
    .HBM_REF_CLK_0       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_HBM_REF_CLK_0),
    .apb_complete_0      (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_0_apb_complete_0)
);

design_1_hbm_axi_clk_0 hbm_axi_clk /**   design_1_i/hbm_axi_clk   **/ (
    .clk_in1  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_aclk_1),
    .clk_out1 (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_clk_out1_1),
    .locked   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_locked_1),
    .resetn   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_resetn)
);

design_1_hbm_sys_reset_0 hbm_sys_reset /**   design_1_i/hbm_sys_reset   **/ (
    .aux_reset_in       (1'b1),
    .dcm_locked         (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_locked_1),
    .ext_reset_in       (_sthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_sys_reset_ext_reset_in46c),
    .mb_debug_sys_rst   (1'b0),
    .peripheral_aresetn (__design_1_wrapper_wrapper_inst_design_1_i_hbm_sys_reset_peripheral_aresetn_13d8),
    .slowest_sync_clk   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_clk_out1_1)
);

__rs_kernel3_aux_split_aux_48 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_25 /**   design_1_i/kernel3_0/inst   **/ (
    .C_c_U_if_fifo_cap                     (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_if_fifo_capfd6),
    .C_c_U_if_num_data_valid               (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_if_num_data_valid7a0),
    .C_drain_IO_L3_out_U0_C_fifo_cap       (_apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_fifo_capd38),
    .C_drain_IO_L3_out_U0_C_num_data_valid (_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_num_data_valid23c),
    .entry_proc_U0_C_c_fifo_cap            (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_C_c_fifo_cap28e),
    .entry_proc_U0_C_c_num_data_valid      (_pper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_C_c_num_data_valid70e)
);

design_1_kernel_clk_0 kernel_clk /**   design_1_i/kernel_clk   **/ (
    .clk_in1  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_aclk_1),
    .clk_out1 (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .locked   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_locked_1),
    .resetn   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_resetn)
);

design_1_kernel_sys_reset_0 kernel_sys_reset /**   design_1_i/kernel_sys_reset   **/ (
    .aux_reset_in       (1'b1),
    .dcm_locked         (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_locked_1),
    .ext_reset_in       (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel_sys_reset_ext_reset_in2a1),
    .mb_debug_sys_rst   (1'b0),
    .peripheral_aresetn (_sign_1_wrapper_wrapper_inst_design_1_i_kernel_sys_reset_peripheral_aresetn_1e0e),
    .slowest_sync_clk   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1)
);

design_1_smartconnect_28_0 smartconnect_28 /**   design_1_i/smartconnect_28   **/ (
    .M00_AXI_araddr  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_araddr59c),
    .M00_AXI_arburst (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arburst525),
    .M00_AXI_arcache (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arcache27a),
    .M00_AXI_arlen   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arlen3b1),
    .M00_AXI_arlock  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arlockf18),
    .M00_AXI_arprot  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arproted7),
    .M00_AXI_arqos   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arqosf60),
    .M00_AXI_arready (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_arreadya21),
    .M00_AXI_arsize  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arsizecc0),
    .M00_AXI_aruser  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_aruser7cf),
    .M00_AXI_arvalid (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_arvalid616),
    .M00_AXI_awaddr  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awaddr9d2),
    .M00_AXI_awburst (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awburste85),
    .M00_AXI_awcache (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awcache0e1),
    .M00_AXI_awlen   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awlenee6),
    .M00_AXI_awlock  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awlockfc4),
    .M00_AXI_awprot  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awprot607),
    .M00_AXI_awqos   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awqosa97),
    .M00_AXI_awready (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_awready108),
    .M00_AXI_awsize  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awsize37d),
    .M00_AXI_awuser  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awuser463),
    .M00_AXI_awvalid (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_awvalida3f),
    .M00_AXI_bready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_breadye57),
    .M00_AXI_bresp   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_bresp49e),
    .M00_AXI_buser   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_buser3e1),
    .M00_AXI_bvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_bvalid4ba),
    .M00_AXI_rdata   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_rdataf0f),
    .M00_AXI_rlast   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_rlast340),
    .M00_AXI_rready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_rready009),
    .M00_AXI_rresp   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_rresp0ab),
    .M00_AXI_rvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_rvalida4d),
    .M00_AXI_wdata   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_wdata055),
    .M00_AXI_wlast   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_wlast14a),
    .M00_AXI_wready  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_28_s_axi_wready279),
    .M00_AXI_wstrb   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_wstrb904),
    .M00_AXI_wvalid  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_M00_AXI_wvalide16),
    .S00_AXI_araddr  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARADDR_1c34),
    .S00_AXI_arburst (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARBURST_1dcc),
    .S00_AXI_arcache (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARCACHE_1314),
    .S00_AXI_arid    (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARID_1252),
    .S00_AXI_arlen   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARLEN_1613),
    .S00_AXI_arlock  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARLOCK_11f7),
    .S00_AXI_arprot  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARPROT_1882),
    .S00_AXI_arqos   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARQOS_1b3a),
    .S00_AXI_arready (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_arready30f),
    .S00_AXI_arsize  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARSIZE_1d00),
    .S00_AXI_aruser  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARUSER_194f),
    .S00_AXI_arvalid (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_ARVALID_15e5),
    .S00_AXI_awaddr  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWADDR_1ef0),
    .S00_AXI_awburst (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWBURST_1f0b),
    .S00_AXI_awcache (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWCACHE_142b),
    .S00_AXI_awid    (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWID_1e18),
    .S00_AXI_awlen   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWLEN_13da),
    .S00_AXI_awlock  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWLOCK_1e1d),
    .S00_AXI_awprot  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWPROT_1ee5),
    .S00_AXI_awqos   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWQOS_1943),
    .S00_AXI_awready (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_awready57d),
    .S00_AXI_awsize  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWSIZE_1209),
    .S00_AXI_awuser  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWUSER_1947),
    .S00_AXI_awvalid (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_AWVALID_1e46),
    .S00_AXI_bid     (_through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_bid840),
    .S00_AXI_bready  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_BREADY_1d11),
    .S00_AXI_bresp   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_brespd41),
    .S00_AXI_buser   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_buser5b9),
    .S00_AXI_bvalid  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_bvalid8a1),
    .S00_AXI_rdata   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_rdata7bd),
    .S00_AXI_rid     (_through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_ridc63),
    .S00_AXI_rlast   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_rlast60e),
    .S00_AXI_rready  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_RREADY_1e0c),
    .S00_AXI_rresp   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_rresp263),
    .S00_AXI_rvalid  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_rvalidb89),
    .S00_AXI_wdata   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_WDATA_1d72),
    .S00_AXI_wlast   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_WLAST_147d),
    .S00_AXI_wready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_S00_AXI_wready45f),
    .S00_AXI_wstrb   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_WSTRB_1a4e),
    .S00_AXI_wvalid  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_A_WVALID_1ada),
    .aclk            (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .aclk1           (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_clk_out1_1),
    .aresetn         (_passthrough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_28_aresetn3a4)
);

design_1_smartconnect_29_0 smartconnect_29 /**   design_1_i/smartconnect_29   **/ (
    .M00_AXI_araddr  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_araddr2f9),
    .M00_AXI_arburst (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arburstd09),
    .M00_AXI_arcache (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arcache2ac),
    .M00_AXI_arlen   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arlendc1),
    .M00_AXI_arlock  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arlock971),
    .M00_AXI_arprot  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arprotb84),
    .M00_AXI_arqos   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arqosca6),
    .M00_AXI_arready (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_arreadyd55),
    .M00_AXI_arsize  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arsize3c7),
    .M00_AXI_aruser  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_aruser307),
    .M00_AXI_arvalid (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_arvalid1fd),
    .M00_AXI_awaddr  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awaddref9),
    .M00_AXI_awburst (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awburst6c6),
    .M00_AXI_awcache (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awcache67f),
    .M00_AXI_awlen   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awlena3a),
    .M00_AXI_awlock  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awlockca5),
    .M00_AXI_awprot  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awprotba0),
    .M00_AXI_awqos   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awqoscf0),
    .M00_AXI_awready (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_awready091),
    .M00_AXI_awsize  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awsize66b),
    .M00_AXI_awuser  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awusercc9),
    .M00_AXI_awvalid (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_awvalidba8),
    .M00_AXI_bready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_bready38b),
    .M00_AXI_bresp   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_bresp1b1),
    .M00_AXI_buser   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_buser167),
    .M00_AXI_bvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_bvalid7be),
    .M00_AXI_rdata   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_rdataf8c),
    .M00_AXI_rlast   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_rlasta59),
    .M00_AXI_rready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_rreadycb7),
    .M00_AXI_rresp   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_rresp7fa),
    .M00_AXI_rvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_rvalid55f),
    .M00_AXI_wdata   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_wdatafbb),
    .M00_AXI_wlast   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_wlastef8),
    .M00_AXI_wready  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_29_s_axi_wready34e),
    .M00_AXI_wstrb   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_wstrb7bf),
    .M00_AXI_wvalid  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_M00_AXI_wvalid8be),
    .S00_AXI_araddr  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARADDR_1b9f),
    .S00_AXI_arburst (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARBURST_1951),
    .S00_AXI_arcache (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARCACHE_1707),
    .S00_AXI_arid    (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARID_18c2),
    .S00_AXI_arlen   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARLEN_194c),
    .S00_AXI_arlock  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARLOCK_1a68),
    .S00_AXI_arprot  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARPROT_1aba),
    .S00_AXI_arqos   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARQOS_1b11),
    .S00_AXI_arready (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_arready5db),
    .S00_AXI_arsize  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARSIZE_1c65),
    .S00_AXI_aruser  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARUSER_1981),
    .S00_AXI_arvalid (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_ARVALID_18e3),
    .S00_AXI_awaddr  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWADDR_192f),
    .S00_AXI_awburst (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWBURST_1e7b),
    .S00_AXI_awcache (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWCACHE_1768),
    .S00_AXI_awid    (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWID_1a8d),
    .S00_AXI_awlen   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWLEN_1c2d),
    .S00_AXI_awlock  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWLOCK_1ffc),
    .S00_AXI_awprot  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWPROT_174e),
    .S00_AXI_awqos   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWQOS_1d6d),
    .S00_AXI_awready (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_awready4a7),
    .S00_AXI_awsize  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWSIZE_1604),
    .S00_AXI_awuser  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWUSER_1172),
    .S00_AXI_awvalid (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_AWVALID_195b),
    .S00_AXI_bid     (_through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_bid544),
    .S00_AXI_bready  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_BREADY_16f7),
    .S00_AXI_bresp   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_bresp91d),
    .S00_AXI_buser   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_buser28e),
    .S00_AXI_bvalid  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_bvalid6bf),
    .S00_AXI_rdata   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_rdata3d2),
    .S00_AXI_rid     (_through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_rid5ce),
    .S00_AXI_rlast   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_rlastc6f),
    .S00_AXI_rready  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_RREADY_1f43),
    .S00_AXI_rresp   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_rresp7fe),
    .S00_AXI_rvalid  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_rvalide45),
    .S00_AXI_wdata   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_WDATA_1123),
    .S00_AXI_wlast   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_WLAST_1974),
    .S00_AXI_wready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_S00_AXI_wreadyf0c),
    .S00_AXI_wstrb   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_WSTRB_175d),
    .S00_AXI_wvalid  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_B_WVALID_17be),
    .aclk            (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .aclk1           (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_clk_out1_1),
    .aresetn         (_passthrough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_29_aresetn1e0)
);

design_1_smartconnect_30_0 smartconnect_30 /**   design_1_i/smartconnect_30   **/ (
    .M00_AXI_araddr  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_araddr088),
    .M00_AXI_arburst (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arburst203),
    .M00_AXI_arcache (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arcache4e5),
    .M00_AXI_arlen   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arlen27c),
    .M00_AXI_arlock  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arlock761),
    .M00_AXI_arprot  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arprot11e),
    .M00_AXI_arqos   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arqosed5),
    .M00_AXI_arready (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_arready7fa),
    .M00_AXI_arsize  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arsize510),
    .M00_AXI_aruser  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_aruser1c5),
    .M00_AXI_arvalid (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_arvalid51c),
    .M00_AXI_awaddr  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awaddrc87),
    .M00_AXI_awburst (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awburstb71),
    .M00_AXI_awcache (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awcachecca),
    .M00_AXI_awlen   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awlen71c),
    .M00_AXI_awlock  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awlock76a),
    .M00_AXI_awprot  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awprot35c),
    .M00_AXI_awqos   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awqosef0),
    .M00_AXI_awready (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_awreadya80),
    .M00_AXI_awsize  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awsize171),
    .M00_AXI_awuser  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awuserc85),
    .M00_AXI_awvalid (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_awvalid273),
    .M00_AXI_bready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_bready711),
    .M00_AXI_bresp   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_brespefa),
    .M00_AXI_buser   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_buser8c9),
    .M00_AXI_bvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_bvalid664),
    .M00_AXI_rdata   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_rdataab5),
    .M00_AXI_rlast   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_rlastbce),
    .M00_AXI_rready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_rreadya8c),
    .M00_AXI_rresp   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_rresp70c),
    .M00_AXI_rvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_rvalid0a0),
    .M00_AXI_wdata   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_wdatad73),
    .M00_AXI_wlast   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_wlast976),
    .M00_AXI_wready  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_30_s_axi_wreadye38),
    .M00_AXI_wstrb   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_wstrb518),
    .M00_AXI_wvalid  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_M00_AXI_wvalidbb2),
    .S00_AXI_araddr  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARADDR_1bc7),
    .S00_AXI_arburst (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARBURST_1117),
    .S00_AXI_arcache (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARCACHE_19d4),
    .S00_AXI_arid    (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARID_10ef),
    .S00_AXI_arlen   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARLEN_10a4),
    .S00_AXI_arlock  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARLOCK_1174),
    .S00_AXI_arprot  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARPROT_1038),
    .S00_AXI_arqos   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARQOS_1a89),
    .S00_AXI_arready (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_arready410),
    .S00_AXI_arsize  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARSIZE_1682),
    .S00_AXI_aruser  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARUSER_1743),
    .S00_AXI_arvalid (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_ARVALID_1000),
    .S00_AXI_awaddr  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWADDR_1f8e),
    .S00_AXI_awburst (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWBURST_1428),
    .S00_AXI_awcache (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWCACHE_18b5),
    .S00_AXI_awid    (_rough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWID_1084),
    .S00_AXI_awlen   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWLEN_1306),
    .S00_AXI_awlock  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWLOCK_101c),
    .S00_AXI_awprot  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWPROT_1368),
    .S00_AXI_awqos   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWQOS_13fb),
    .S00_AXI_awready (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_awreadycc9),
    .S00_AXI_awsize  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWSIZE_173c),
    .S00_AXI_awuser  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWUSER_11d9),
    .S00_AXI_awvalid (_gh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_AWVALID_16c3),
    .S00_AXI_bid     (_through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_bidede),
    .S00_AXI_bready  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_BREADY_1413),
    .S00_AXI_bresp   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_brespb14),
    .S00_AXI_buser   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_buserf9d),
    .S00_AXI_bvalid  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_bvalid53c),
    .S00_AXI_rdata   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_rdata642),
    .S00_AXI_rid     (_through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_rid78e),
    .S00_AXI_rlast   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_rlast993),
    .S00_AXI_rready  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_RREADY_1b50),
    .S00_AXI_rresp   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_rresp218),
    .S00_AXI_rvalid  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_rvalid4ee),
    .S00_AXI_wdata   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_WDATA_1297),
    .S00_AXI_wlast   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_WLAST_1be3),
    .S00_AXI_wready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_S00_AXI_wready3c2),
    .S00_AXI_wstrb   (_ough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_WSTRB_166f),
    .S00_AXI_wvalid  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_m_axi_gmem_C_WVALID_12b9),
    .aclk            (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .aclk1           (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_clk_out1_1),
    .aresetn         (_passthrough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_30_aresetn149)
);

design_1_smartconnect_31_0 smartconnect_31 /**   design_1_i/smartconnect_31   **/ (
    .M00_AXI_araddr  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_araddr248),
    .M00_AXI_arburst (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arburst308),
    .M00_AXI_arcache (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arcache7e2),
    .M00_AXI_arlen   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arlen647),
    .M00_AXI_arlock  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arlock1fd),
    .M00_AXI_arprot  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arprot78d),
    .M00_AXI_arqos   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arqos4cb),
    .M00_AXI_arready (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_arready4c7),
    .M00_AXI_arsize  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arsize99a),
    .M00_AXI_arvalid (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_arvalid886),
    .M00_AXI_awaddr  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awaddr04f),
    .M00_AXI_awburst (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awburst061),
    .M00_AXI_awcache (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awcachea41),
    .M00_AXI_awlen   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awlend03),
    .M00_AXI_awlock  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awlock579),
    .M00_AXI_awprot  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awprot121),
    .M00_AXI_awqos   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awqos764),
    .M00_AXI_awready (_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_awreadyba5),
    .M00_AXI_awsize  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awsizea0b),
    .M00_AXI_awvalid (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_awvalid761),
    .M00_AXI_bready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_breadycae),
    .M00_AXI_bresp   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_bresp954),
    .M00_AXI_bvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_bvaliddfe),
    .M00_AXI_rdata   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_rdatab74),
    .M00_AXI_rlast   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_rlast32a),
    .M00_AXI_rready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_rready076),
    .M00_AXI_rresp   (_h_design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_rrespb7b),
    .M00_AXI_rvalid  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_rvalid012),
    .M00_AXI_wdata   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_wdata70b),
    .M00_AXI_wlast   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_wlast46d),
    .M00_AXI_wready  (__design_1_wrapper_wrapper_inst_design_1_i_axi_register_slice_31_s_axi_wready715),
    .M00_AXI_wstrb   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_wstrb4ca),
    .M00_AXI_wvalid  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_M00_AXI_wvalid8a6),
    .S00_AXI_araddr  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_araddr),
    .S00_AXI_arburst (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arburst),
    .S00_AXI_arcache (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arcache),
    .S00_AXI_arid    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arid),
    .S00_AXI_arlen   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arlen),
    .S00_AXI_arlock  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arlock),
    .S00_AXI_arprot  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arprot),
    .S00_AXI_arqos   ( 0),
    .S00_AXI_arready (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_arready3e2),
    .S00_AXI_arsize  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arsize),
    .S00_AXI_arvalid (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arvalid),
    .S00_AXI_awaddr  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awaddr),
    .S00_AXI_awburst (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awburst),
    .S00_AXI_awcache (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awcache),
    .S00_AXI_awid    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awid),
    .S00_AXI_awlen   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awlen),
    .S00_AXI_awlock  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awlock),
    .S00_AXI_awprot  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awprot),
    .S00_AXI_awqos   ( 0),
    .S00_AXI_awready (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_awready912),
    .S00_AXI_awsize  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awsize),
    .S00_AXI_awvalid (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awvalid),
    .S00_AXI_bid     (_through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_bid198),
    .S00_AXI_bready  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_bready),
    .S00_AXI_bresp   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_brespa56),
    .S00_AXI_bvalid  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_bvalidd51),
    .S00_AXI_rdata   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_rdata100),
    .S00_AXI_rid     (_through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_rid674),
    .S00_AXI_rlast   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_rlast5a9),
    .S00_AXI_rready  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_rready),
    .S00_AXI_rresp   (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_rresp76f),
    .S00_AXI_rvalid  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_rvalid2cb),
    .S00_AXI_wdata   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_wdata),
    .S00_AXI_wlast   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_wlast),
    .S00_AXI_wready  (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_wready020),
    .S00_AXI_wstrb   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_wstrb),
    .S00_AXI_wvalid  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_wvalid),
    .aclk            (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_aclk_1),
    .aclk1           (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_hbm_axi_clk_clk_out1_1),
    .aresetn         (_passthrough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_aresetnb33)
);

design_1_util_ds_buf_0 util_ds_buf /**   design_1_i/util_ds_buf   **/ (
    .IBUF_DS_N     (__rs_passthrough_pcie_refclk_clk_n),
    .IBUF_DS_ODIV2 (_through_design_1_wrapper_wrapper_inst_design_1_i_util_ds_buf_IBUF_DS_ODIV2_1cd6),
    .IBUF_DS_P     (__rs_passthrough_pcie_refclk_clk_p),
    .IBUF_OUT      (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_util_ds_buf_IBUF_OUT_1)
);

design_1_util_ds_buf_0_0 util_ds_buf_0 /**   design_1_i/util_ds_buf_0   **/ (
    .IBUF_DS_N (__rs_passthrough_hbm_clk_clk_n),
    .IBUF_DS_P (__rs_passthrough_hbm_clk_clk_p),
    .IBUF_OUT  (_assthrough_design_1_wrapper_wrapper_inst_design_1_i_util_ds_buf_0_IBUF_OUT_17f8)
);

design_1_xdma_0_0 xdma_0 /**   design_1_i/xdma_0   **/ (
    .axi_aclk       (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_aclk_1),
    .axi_aresetn    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_aresetn_1),
    .m_axi_araddr   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_araddr),
    .m_axi_arburst  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arburst),
    .m_axi_arcache  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arcache),
    .m_axi_arid     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arid),
    .m_axi_arlen    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arlen),
    .m_axi_arlock   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arlock),
    .m_axi_arprot   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arprot),
    .m_axi_arready  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_arready3e2),
    .m_axi_arsize   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arsize),
    .m_axi_arvalid  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_arvalid),
    .m_axi_awaddr   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awaddr),
    .m_axi_awburst  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awburst),
    .m_axi_awcache  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awcache),
    .m_axi_awid     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awid),
    .m_axi_awlen    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awlen),
    .m_axi_awlock   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awlock),
    .m_axi_awprot   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awprot),
    .m_axi_awready  (_ugh_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_awready912),
    .m_axi_awsize   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awsize),
    .m_axi_awvalid  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_awvalid),
    .m_axi_bid      (_through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_bid198),
    .m_axi_bready   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_bready),
    .m_axi_bresp    (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_brespa56),
    .m_axi_bvalid   (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_bvalidd51),
    .m_axi_rdata    (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_rdata100),
    .m_axi_rid      (_through_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_rid674),
    .m_axi_rlast    (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_rlast5a9),
    .m_axi_rready   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_rready),
    .m_axi_rresp    (_rough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_rresp76f),
    .m_axi_rvalid   (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_rvalid2cb),
    .m_axi_wdata    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_wdata),
    .m_axi_wlast    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_wlast),
    .m_axi_wready   (_ough_design_1_wrapper_wrapper_inst_design_1_i_smartconnect_31_S00_AXI_wready020),
    .m_axi_wstrb    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_wstrb),
    .m_axi_wvalid   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axi_wvalid),
    .m_axib_araddr  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_araddr),
    .m_axib_arburst (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arburst),
    .m_axib_arcache (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arcache),
    .m_axib_arid    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arid),
    .m_axib_arlen   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arlen),
    .m_axib_arlock  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arlock),
    .m_axib_arprot  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arprot),
    .m_axib_arready (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arready),
    .m_axib_arsize  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arsize),
    .m_axib_arvalid (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_arvalid),
    .m_axib_awaddr  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awaddr),
    .m_axib_awburst (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awburst),
    .m_axib_awcache (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awcache),
    .m_axib_awid    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awid),
    .m_axib_awlen   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awlen),
    .m_axib_awlock  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awlock),
    .m_axib_awprot  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awprot),
    .m_axib_awready (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awready),
    .m_axib_awsize  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awsize),
    .m_axib_awvalid (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_awvalid),
    .m_axib_bid     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_bid),
    .m_axib_bready  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_bready),
    .m_axib_bresp   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_bresp),
    .m_axib_bvalid  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_bvalid),
    .m_axib_rdata   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rdata),
    .m_axib_rid     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rid),
    .m_axib_rlast   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rlast),
    .m_axib_rready  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rready),
    .m_axib_rresp   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rresp),
    .m_axib_rvalid  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_rvalid),
    .m_axib_wdata   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_wdata),
    .m_axib_wlast   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_wlast),
    .m_axib_wready  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_wready),
    .m_axib_wstrb   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_wstrb),
    .m_axib_wvalid  (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_m_axib_wvalid),
    .pci_exp_rxn    (__rs_passthrough_pci_express_x1_rxn),
    .pci_exp_rxp    (__rs_passthrough_pci_express_x1_rxp),
    .pci_exp_txn    (__rs_passthrough_pci_express_x1_txn),
    .pci_exp_txp    (__rs_passthrough_pci_express_x1_txp),
    .sys_clk        (_through_design_1_wrapper_wrapper_inst_design_1_i_util_ds_buf_IBUF_DS_ODIV2_1cd6),
    .sys_clk_gt     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_util_ds_buf_IBUF_OUT_1),
    .sys_rst_n      (__rs_passthrough_pcie_perstn),
    .usr_irq_req    ( 1'b0)
);

design_1_xdma_0_axi_periph_0 xdma_0_axi_periph /**   design_1_i/xdma_0_axi_periph   **/ (
    .ACLK            (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_ACLK),
    .ARESETN         (_ssthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_ARESETN367),
    .M00_ACLK        (_sthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_ACLK696),
    .M00_ARESETN     (_rough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_ARESETN826),
    .M00_AXI_araddr  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_araddre5d),
    .M00_AXI_arready (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_arready068),
    .M00_AXI_arvalid (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_arvalid9d4),
    .M00_AXI_awaddr  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_awaddr508),
    .M00_AXI_awready (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_awready841),
    .M00_AXI_awvalid (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_awvalid9a8),
    .M00_AXI_bready  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_bready32a),
    .M00_AXI_bresp   (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_brespfde),
    .M00_AXI_bvalid  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_bvalid77b),
    .M00_AXI_rdata   (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_rdata290),
    .M00_AXI_rready  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_rready692),
    .M00_AXI_rresp   (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_rrespfe0),
    .M00_AXI_rvalid  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_rvalidca5),
    .M00_AXI_wdata   (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_wdata4f7),
    .M00_AXI_wready  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_wready269),
    .M00_AXI_wstrb   (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_wstrbca3),
    .M00_AXI_wvalid  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_M00_AXI_wvalid1e9),
    .S00_ACLK        (_sthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_ACLKa1a),
    .S00_ARESETN     (_rough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_ARESETNdd7),
    .S00_AXI_araddr  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_araddr5b4),
    .S00_AXI_arburst (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arburst036),
    .S00_AXI_arcache (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arcache014),
    .S00_AXI_arid    (_ough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arid116),
    .S00_AXI_arlen   (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arlenb77),
    .S00_AXI_arlock  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arlock4c4),
    .S00_AXI_arprot  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arprot4bb),
    .S00_AXI_arready (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arready8f6),
    .S00_AXI_arsize  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arsizeb83),
    .S00_AXI_arvalid (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_arvalid3db),
    .S00_AXI_awaddr  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awaddr179),
    .S00_AXI_awburst (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awburst354),
    .S00_AXI_awcache (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awcache7cd),
    .S00_AXI_awid    (_ough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awid567),
    .S00_AXI_awlen   (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awlen82b),
    .S00_AXI_awlock  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awlock036),
    .S00_AXI_awprot  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awprot74d),
    .S00_AXI_awready (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awreadyf42),
    .S00_AXI_awsize  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awsizea2d),
    .S00_AXI_awvalid (_h_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_awvalidd86),
    .S00_AXI_bid     (_rough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_bidf9d),
    .S00_AXI_bready  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_bready770),
    .S00_AXI_bresp   (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_bresp271),
    .S00_AXI_bvalid  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_bvalid195),
    .S00_AXI_rdata   (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rdata3bd),
    .S00_AXI_rid     (_rough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rid0bf),
    .S00_AXI_rlast   (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rlast5f7),
    .S00_AXI_rready  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rready1b5),
    .S00_AXI_rresp   (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rresp139),
    .S00_AXI_rvalid  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_rvalid7b0),
    .S00_AXI_wdata   (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_wdataac5),
    .S00_AXI_wlast   (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_wlast1f4),
    .S00_AXI_wready  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_wready92e),
    .S00_AXI_wstrb   (_ugh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_wstrba2c),
    .S00_AXI_wvalid  (_gh_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_periph_S00_AXI_wvalida9b)
);

endmodule  // SLOT_X1Y0_TO_SLOT_X1Y0_inner
