{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 20:30:08 2024 " "Info: Processing started: Fri Nov 22 20:30:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ram_mem -c ram_mem --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ram_mem -c ram_mem --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[0\]\$latch " "Warning: Node \"dbus_out\[0\]\$latch\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[6\]_15003 " "Warning: Node \"dbus_out\[6\]_15003\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[1\]\$latch " "Warning: Node \"dbus_out\[1\]\$latch\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[2\]\$latch " "Warning: Node \"dbus_out\[2\]\$latch\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[3\]\$latch " "Warning: Node \"dbus_out\[3\]\$latch\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[4\]\$latch " "Warning: Node \"dbus_out\[4\]\$latch\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[5\]\$latch " "Warning: Node \"dbus_out\[5\]\$latch\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[6\]\$latch " "Warning: Node \"dbus_out\[6\]\$latch\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[7\]\$latch " "Warning: Node \"dbus_out\[7\]\$latch\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[5\] " "Info: Assuming node \"abus_in\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[4\] " "Info: Assuming node \"abus_in\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[6\] " "Info: Assuming node \"abus_in\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[7\] " "Info: Assuming node \"abus_in\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[8\] " "Info: Assuming node \"abus_in\[8\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "LessThan1~1 " "Info: Detected gated clock \"LessThan1~1\" as buffer" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 41 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~3 " "Info: Detected gated clock \"process_0~3\" as buffer" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~1 " "Info: Detected gated clock \"process_0~1\" as buffer" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~0 " "Info: Detected gated clock \"process_0~0\" as buffer" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~4 " "Info: Detected gated clock \"process_0~4\" as buffer" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~2 " "Info: Detected gated clock \"process_0~2\" as buffer" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dbus_out\[0\]\$latch abus_in\[6\] abus_in\[5\] 16.091 ns register " "Info: tsu for register \"dbus_out\[0\]\$latch\" (data pin = \"abus_in\[6\]\", clock pin = \"abus_in\[5\]\") is 16.091 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.991 ns + Longest pin register " "Info: + Longest pin to register delay is 19.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns abus_in\[6\] 1 CLK PIN_B12 21 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B12; Fanout = 21; CLK Node = 'abus_in\[6\]'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.870 ns) + CELL(0.438 ns) 6.148 ns Selector135~0 2 COMB LCCOMB_X30_Y32_N8 576 " "Info: 2: + IC(4.870 ns) + CELL(0.438 ns) = 6.148 ns; Loc. = LCCOMB_X30_Y32_N8; Fanout = 576; COMB Node = 'Selector135~0'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.308 ns" { abus_in[6] Selector135~0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.257 ns) + CELL(0.438 ns) 9.843 ns Selector136~81 3 COMB LCCOMB_X41_Y22_N0 1 " "Info: 3: + IC(3.257 ns) + CELL(0.438 ns) = 9.843 ns; Loc. = LCCOMB_X41_Y22_N0; Fanout = 1; COMB Node = 'Selector136~81'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.695 ns" { Selector135~0 Selector136~81 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.416 ns) 10.704 ns Selector136~82 4 COMB LCCOMB_X40_Y22_N24 1 " "Info: 4: + IC(0.445 ns) + CELL(0.416 ns) = 10.704 ns; Loc. = LCCOMB_X40_Y22_N24; Fanout = 1; COMB Node = 'Selector136~82'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { Selector136~81 Selector136~82 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.437 ns) 12.941 ns Selector136~85 5 COMB LCCOMB_X32_Y22_N24 1 " "Info: 5: + IC(1.800 ns) + CELL(0.437 ns) = 12.941 ns; Loc. = LCCOMB_X32_Y22_N24; Fanout = 1; COMB Node = 'Selector136~85'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { Selector136~82 Selector136~85 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.416 ns) 14.290 ns Selector136~86 6 COMB LCCOMB_X37_Y22_N16 1 " "Info: 6: + IC(0.933 ns) + CELL(0.416 ns) = 14.290 ns; Loc. = LCCOMB_X37_Y22_N16; Fanout = 1; COMB Node = 'Selector136~86'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Selector136~85 Selector136~86 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.438 ns) 15.970 ns Selector136~87 7 COMB LCCOMB_X30_Y20_N2 1 " "Info: 7: + IC(1.242 ns) + CELL(0.438 ns) = 15.970 ns; Loc. = LCCOMB_X30_Y20_N2; Fanout = 1; COMB Node = 'Selector136~87'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { Selector136~86 Selector136~87 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.420 ns) 17.390 ns Selector136~88 8 COMB LCCOMB_X27_Y23_N0 1 " "Info: 8: + IC(1.000 ns) + CELL(0.420 ns) = 17.390 ns; Loc. = LCCOMB_X27_Y23_N0; Fanout = 1; COMB Node = 'Selector136~88'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { Selector136~87 Selector136~88 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 18.060 ns Selector136~115 9 COMB LCCOMB_X27_Y23_N2 1 " "Info: 9: + IC(0.250 ns) + CELL(0.420 ns) = 18.060 ns; Loc. = LCCOMB_X27_Y23_N2; Fanout = 1; COMB Node = 'Selector136~115'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { Selector136~88 Selector136~115 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 18.733 ns Selector136~142 10 COMB LCCOMB_X27_Y23_N8 1 " "Info: 10: + IC(0.253 ns) + CELL(0.420 ns) = 18.733 ns; Loc. = LCCOMB_X27_Y23_N8; Fanout = 1; COMB Node = 'Selector136~142'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Selector136~115 Selector136~142 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.150 ns) 19.320 ns Selector136~169 11 COMB LCCOMB_X27_Y23_N22 1 " "Info: 11: + IC(0.437 ns) + CELL(0.150 ns) = 19.320 ns; Loc. = LCCOMB_X27_Y23_N22; Fanout = 1; COMB Node = 'Selector136~169'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { Selector136~142 Selector136~169 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.419 ns) 19.991 ns dbus_out\[0\]\$latch 12 REG LCCOMB_X27_Y23_N24 1 " "Info: 12: + IC(0.252 ns) + CELL(0.419 ns) = 19.991 ns; Loc. = LCCOMB_X27_Y23_N24; Fanout = 1; REG Node = 'dbus_out\[0\]\$latch'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { Selector136~169 dbus_out[0]$latch } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.252 ns ( 26.27 % ) " "Info: Total cell delay = 5.252 ns ( 26.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.739 ns ( 73.73 % ) " "Info: Total interconnect delay = 14.739 ns ( 73.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.991 ns" { abus_in[6] Selector135~0 Selector136~81 Selector136~82 Selector136~85 Selector136~86 Selector136~87 Selector136~88 Selector136~115 Selector136~142 Selector136~169 dbus_out[0]$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.991 ns" { abus_in[6] {} abus_in[6]~combout {} Selector135~0 {} Selector136~81 {} Selector136~82 {} Selector136~85 {} Selector136~86 {} Selector136~87 {} Selector136~88 {} Selector136~115 {} Selector136~142 {} Selector136~169 {} dbus_out[0]$latch {} } { 0.000ns 0.000ns 4.870ns 3.257ns 0.445ns 1.800ns 0.933ns 1.242ns 1.000ns 0.250ns 0.253ns 0.437ns 0.252ns } { 0.000ns 0.840ns 0.438ns 0.438ns 0.416ns 0.437ns 0.416ns 0.438ns 0.420ns 0.420ns 0.420ns 0.150ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.686 ns + " "Info: + Micro setup delay of destination is 0.686 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[5\] destination 4.586 ns - Shortest register " "Info: - Shortest clock path from clock \"abus_in\[5\]\" to destination register is 4.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns abus_in\[5\] 1 CLK PIN_D13 23 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 23; CLK Node = 'abus_in\[5\]'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[5] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.150 ns) 1.817 ns LessThan1~1 2 COMB LCCOMB_X30_Y32_N4 1 " "Info: 2: + IC(0.688 ns) + CELL(0.150 ns) = 1.817 ns; Loc. = LCCOMB_X30_Y32_N4; Fanout = 1; COMB Node = 'LessThan1~1'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { abus_in[5] LessThan1~1 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.245 ns) 2.307 ns WideNor0~0 3 COMB LCCOMB_X30_Y32_N0 2 " "Info: 3: + IC(0.245 ns) + CELL(0.245 ns) = 2.307 ns; Loc. = LCCOMB_X30_Y32_N0; Fanout = 2; COMB Node = 'WideNor0~0'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.490 ns" { LessThan1~1 WideNor0~0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.000 ns) 3.074 ns WideNor0~0clkctrl 4 COMB CLKCTRL_G9 8 " "Info: 4: + IC(0.767 ns) + CELL(0.000 ns) = 3.074 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'WideNor0~0clkctrl'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { WideNor0~0 WideNor0~0clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.150 ns) 4.586 ns dbus_out\[0\]\$latch 5 REG LCCOMB_X27_Y23_N24 1 " "Info: 5: + IC(1.362 ns) + CELL(0.150 ns) = 4.586 ns; Loc. = LCCOMB_X27_Y23_N24; Fanout = 1; REG Node = 'dbus_out\[0\]\$latch'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { WideNor0~0clkctrl dbus_out[0]$latch } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.524 ns ( 33.23 % ) " "Info: Total cell delay = 1.524 ns ( 33.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.062 ns ( 66.77 % ) " "Info: Total interconnect delay = 3.062 ns ( 66.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.586 ns" { abus_in[5] LessThan1~1 WideNor0~0 WideNor0~0clkctrl dbus_out[0]$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.586 ns" { abus_in[5] {} abus_in[5]~combout {} LessThan1~1 {} WideNor0~0 {} WideNor0~0clkctrl {} dbus_out[0]$latch {} } { 0.000ns 0.000ns 0.688ns 0.245ns 0.767ns 1.362ns } { 0.000ns 0.979ns 0.150ns 0.245ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.991 ns" { abus_in[6] Selector135~0 Selector136~81 Selector136~82 Selector136~85 Selector136~86 Selector136~87 Selector136~88 Selector136~115 Selector136~142 Selector136~169 dbus_out[0]$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.991 ns" { abus_in[6] {} abus_in[6]~combout {} Selector135~0 {} Selector136~81 {} Selector136~82 {} Selector136~85 {} Selector136~86 {} Selector136~87 {} Selector136~88 {} Selector136~115 {} Selector136~142 {} Selector136~169 {} dbus_out[0]$latch {} } { 0.000ns 0.000ns 4.870ns 3.257ns 0.445ns 1.800ns 0.933ns 1.242ns 1.000ns 0.250ns 0.253ns 0.437ns 0.252ns } { 0.000ns 0.840ns 0.438ns 0.438ns 0.416ns 0.437ns 0.416ns 0.438ns 0.420ns 0.420ns 0.420ns 0.150ns 0.419ns } "" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.586 ns" { abus_in[5] LessThan1~1 WideNor0~0 WideNor0~0clkctrl dbus_out[0]$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.586 ns" { abus_in[5] {} abus_in[5]~combout {} LessThan1~1 {} WideNor0~0 {} WideNor0~0clkctrl {} dbus_out[0]$latch {} } { 0.000ns 0.000ns 0.688ns 0.245ns 0.767ns 1.362ns } { 0.000ns 0.979ns 0.150ns 0.245ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "abus_in\[6\] dbus_out\[5\] dbus_out\[5\]\$latch 10.584 ns register " "Info: tco from clock \"abus_in\[6\]\" to destination pin \"dbus_out\[5\]\" through register \"dbus_out\[5\]\$latch\" is 10.584 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[6\] source 5.721 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[6\]\" to source register is 5.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns abus_in\[6\] 1 CLK PIN_B12 21 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B12; Fanout = 21; CLK Node = 'abus_in\[6\]'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.438 ns) 2.314 ns process_0~0 2 COMB LCCOMB_X30_Y32_N12 5 " "Info: 2: + IC(1.036 ns) + CELL(0.438 ns) = 2.314 ns; Loc. = LCCOMB_X30_Y32_N12; Fanout = 5; COMB Node = 'process_0~0'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { abus_in[6] process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.150 ns) 2.747 ns process_0~3 3 COMB LCCOMB_X30_Y32_N16 20 " "Info: 3: + IC(0.283 ns) + CELL(0.150 ns) = 2.747 ns; Loc. = LCCOMB_X30_Y32_N16; Fanout = 20; COMB Node = 'process_0~3'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.433 ns" { process_0~0 process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 3.454 ns WideNor0~0 4 COMB LCCOMB_X30_Y32_N0 2 " "Info: 4: + IC(0.269 ns) + CELL(0.438 ns) = 3.454 ns; Loc. = LCCOMB_X30_Y32_N0; Fanout = 2; COMB Node = 'WideNor0~0'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { process_0~3 WideNor0~0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.000 ns) 4.221 ns WideNor0~0clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(0.767 ns) + CELL(0.000 ns) = 4.221 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'WideNor0~0clkctrl'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { WideNor0~0 WideNor0~0clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.150 ns) 5.721 ns dbus_out\[5\]\$latch 6 REG LCCOMB_X31_Y23_N14 1 " "Info: 6: + IC(1.350 ns) + CELL(0.150 ns) = 5.721 ns; Loc. = LCCOMB_X31_Y23_N14; Fanout = 1; REG Node = 'dbus_out\[5\]\$latch'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { WideNor0~0clkctrl dbus_out[5]$latch } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.016 ns ( 35.24 % ) " "Info: Total cell delay = 2.016 ns ( 35.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.705 ns ( 64.76 % ) " "Info: Total interconnect delay = 3.705 ns ( 64.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.721 ns" { abus_in[6] process_0~0 process_0~3 WideNor0~0 WideNor0~0clkctrl dbus_out[5]$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.721 ns" { abus_in[6] {} abus_in[6]~combout {} process_0~0 {} process_0~3 {} WideNor0~0 {} WideNor0~0clkctrl {} dbus_out[5]$latch {} } { 0.000ns 0.000ns 1.036ns 0.283ns 0.269ns 0.767ns 1.350ns } { 0.000ns 0.840ns 0.438ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.863 ns + Longest register pin " "Info: + Longest register to pin delay is 4.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dbus_out\[5\]\$latch 1 REG LCCOMB_X31_Y23_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y23_N14; Fanout = 1; REG Node = 'dbus_out\[5\]\$latch'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[5]$latch } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.105 ns) + CELL(2.758 ns) 4.863 ns dbus_out\[5\] 2 PIN PIN_G11 0 " "Info: 2: + IC(2.105 ns) + CELL(2.758 ns) = 4.863 ns; Loc. = PIN_G11; Fanout = 0; PIN Node = 'dbus_out\[5\]'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.863 ns" { dbus_out[5]$latch dbus_out[5] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 56.71 % ) " "Info: Total cell delay = 2.758 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.105 ns ( 43.29 % ) " "Info: Total interconnect delay = 2.105 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.863 ns" { dbus_out[5]$latch dbus_out[5] } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.863 ns" { dbus_out[5]$latch {} dbus_out[5] {} } { 0.000ns 2.105ns } { 0.000ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.721 ns" { abus_in[6] process_0~0 process_0~3 WideNor0~0 WideNor0~0clkctrl dbus_out[5]$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.721 ns" { abus_in[6] {} abus_in[6]~combout {} process_0~0 {} process_0~3 {} WideNor0~0 {} WideNor0~0clkctrl {} dbus_out[5]$latch {} } { 0.000ns 0.000ns 1.036ns 0.283ns 0.269ns 0.767ns 1.350ns } { 0.000ns 0.840ns 0.438ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.863 ns" { dbus_out[5]$latch dbus_out[5] } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.863 ns" { dbus_out[5]$latch {} dbus_out[5] {} } { 0.000ns 2.105ns } { 0.000ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dbus_out\[1\]\$latch abus_in\[5\] abus_in\[6\] 1.277 ns register " "Info: th for register \"dbus_out\[1\]\$latch\" (data pin = \"abus_in\[5\]\", clock pin = \"abus_in\[6\]\") is 1.277 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[6\] destination 5.755 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[6\]\" to destination register is 5.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns abus_in\[6\] 1 CLK PIN_B12 21 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B12; Fanout = 21; CLK Node = 'abus_in\[6\]'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.438 ns) 2.314 ns process_0~0 2 COMB LCCOMB_X30_Y32_N12 5 " "Info: 2: + IC(1.036 ns) + CELL(0.438 ns) = 2.314 ns; Loc. = LCCOMB_X30_Y32_N12; Fanout = 5; COMB Node = 'process_0~0'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { abus_in[6] process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.150 ns) 2.747 ns process_0~3 3 COMB LCCOMB_X30_Y32_N16 20 " "Info: 3: + IC(0.283 ns) + CELL(0.150 ns) = 2.747 ns; Loc. = LCCOMB_X30_Y32_N16; Fanout = 20; COMB Node = 'process_0~3'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.433 ns" { process_0~0 process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 3.454 ns WideNor0~0 4 COMB LCCOMB_X30_Y32_N0 2 " "Info: 4: + IC(0.269 ns) + CELL(0.438 ns) = 3.454 ns; Loc. = LCCOMB_X30_Y32_N0; Fanout = 2; COMB Node = 'WideNor0~0'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { process_0~3 WideNor0~0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.000 ns) 4.221 ns WideNor0~0clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(0.767 ns) + CELL(0.000 ns) = 4.221 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'WideNor0~0clkctrl'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { WideNor0~0 WideNor0~0clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.150 ns) 5.755 ns dbus_out\[1\]\$latch 6 REG LCCOMB_X29_Y23_N0 1 " "Info: 6: + IC(1.384 ns) + CELL(0.150 ns) = 5.755 ns; Loc. = LCCOMB_X29_Y23_N0; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { WideNor0~0clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.016 ns ( 35.03 % ) " "Info: Total cell delay = 2.016 ns ( 35.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.739 ns ( 64.97 % ) " "Info: Total interconnect delay = 3.739 ns ( 64.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.755 ns" { abus_in[6] process_0~0 process_0~3 WideNor0~0 WideNor0~0clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.755 ns" { abus_in[6] {} abus_in[6]~combout {} process_0~0 {} process_0~3 {} WideNor0~0 {} WideNor0~0clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.036ns 0.283ns 0.269ns 0.767ns 1.384ns } { 0.000ns 0.840ns 0.438ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.478 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns abus_in\[5\] 1 CLK PIN_D13 23 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 23; CLK Node = 'abus_in\[5\]'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[5] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.150 ns) 1.815 ns process_0~2 2 COMB LCCOMB_X30_Y32_N10 3 " "Info: 2: + IC(0.686 ns) + CELL(0.150 ns) = 1.815 ns; Loc. = LCCOMB_X30_Y32_N10; Fanout = 3; COMB Node = 'process_0~2'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { abus_in[5] process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.150 ns) 2.241 ns Selector135~2 3 COMB LCCOMB_X30_Y32_N20 13 " "Info: 3: + IC(0.276 ns) + CELL(0.150 ns) = 2.241 ns; Loc. = LCCOMB_X30_Y32_N20; Fanout = 13; COMB Node = 'Selector135~2'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { process_0~2 Selector135~2 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.150 ns) 3.947 ns Selector135~173 4 COMB LCCOMB_X29_Y23_N14 1 " "Info: 4: + IC(1.556 ns) + CELL(0.150 ns) = 3.947 ns; Loc. = LCCOMB_X29_Y23_N14; Fanout = 1; COMB Node = 'Selector135~173'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { Selector135~2 Selector135~173 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 4.478 ns dbus_out\[1\]\$latch 5 REG LCCOMB_X29_Y23_N0 1 " "Info: 5: + IC(0.256 ns) + CELL(0.275 ns) = 4.478 ns; Loc. = LCCOMB_X29_Y23_N0; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { Selector135~173 dbus_out[1]$latch } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 38.05 % ) " "Info: Total cell delay = 1.704 ns ( 38.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.774 ns ( 61.95 % ) " "Info: Total interconnect delay = 2.774 ns ( 61.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.478 ns" { abus_in[5] process_0~2 Selector135~2 Selector135~173 dbus_out[1]$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.478 ns" { abus_in[5] {} abus_in[5]~combout {} process_0~2 {} Selector135~2 {} Selector135~173 {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 0.686ns 0.276ns 1.556ns 0.256ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.150ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.755 ns" { abus_in[6] process_0~0 process_0~3 WideNor0~0 WideNor0~0clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.755 ns" { abus_in[6] {} abus_in[6]~combout {} process_0~0 {} process_0~3 {} WideNor0~0 {} WideNor0~0clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.036ns 0.283ns 0.269ns 0.767ns 1.384ns } { 0.000ns 0.840ns 0.438ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.478 ns" { abus_in[5] process_0~2 Selector135~2 Selector135~173 dbus_out[1]$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.478 ns" { abus_in[5] {} abus_in[5]~combout {} process_0~2 {} Selector135~2 {} Selector135~173 {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 0.686ns 0.276ns 1.556ns 0.256ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.150ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "94 " "Info: Peak virtual memory: 94 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 20:30:09 2024 " "Info: Processing ended: Fri Nov 22 20:30:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
