\doxysubsubsubsection{AHB3 Peripheral Clock Sleep Enable Disable}
\hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable}{}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable}\index{AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}}


Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga25525641b27c11e36b20f95dc7d83ba5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PKA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+PKA)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_gaf2244846bb0a06905a8f27bb4e29f1b0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+AES)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga03ec704e7309312630b3a572fb6f8856}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RNG)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga94b6e96c9d5058f9bf0e0c1aaf19ab37}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SRAM1)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga485ced56558657be69e01a48e5d62f6d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SRAM2)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga48733d5087a91250ee7248adc6b835b2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+FLASH)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga6cdf1d3a41fabcfd8071d374d1f282f2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PKA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+PKA)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga1c9991c4bef40b4fa677c22ba2c90cee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+AES)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_gae85e4ea41a2b365ee27c459ddcb9a3a1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RNG)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga725f14ee455c726c2a99be4714180dac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SRAM1)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga6313cca024215b6681c273ea588e2ecf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SRAM2)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga929bb0b8ae2f4da5481d73f265cacce0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+FLASH)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga1c9991c4bef40b4fa677c22ba2c90cee}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga1c9991c4bef40b4fa677c22ba2c90cee} 
\index{AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE}!AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+AES)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01431}{1431}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable_gaf2244846bb0a06905a8f27bb4e29f1b0}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable_gaf2244846bb0a06905a8f27bb4e29f1b0} 
\index{AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE}!AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+AES)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01424}{1424}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga929bb0b8ae2f4da5481d73f265cacce0}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga929bb0b8ae2f4da5481d73f265cacce0} 
\index{AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE}!AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+FLASH)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01435}{1435}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga48733d5087a91250ee7248adc6b835b2}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga48733d5087a91250ee7248adc6b835b2} 
\index{AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE}!AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+FLASH)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01428}{1428}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga6cdf1d3a41fabcfd8071d374d1f282f2}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga6cdf1d3a41fabcfd8071d374d1f282f2} 
\index{AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_DISABLE}!AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PKA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+PKA)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01430}{1430}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga25525641b27c11e36b20f95dc7d83ba5}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga25525641b27c11e36b20f95dc7d83ba5} 
\index{AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_ENABLE}!AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PKA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+PKA)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01423}{1423}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable_gae85e4ea41a2b365ee27c459ddcb9a3a1}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable_gae85e4ea41a2b365ee27c459ddcb9a3a1} 
\index{AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE}!AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RNG)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01432}{1432}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga03ec704e7309312630b3a572fb6f8856}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga03ec704e7309312630b3a572fb6f8856} 
\index{AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE}!AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RNG)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01425}{1425}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga725f14ee455c726c2a99be4714180dac}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga725f14ee455c726c2a99be4714180dac} 
\index{AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE}!AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SRAM1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01433}{1433}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga94b6e96c9d5058f9bf0e0c1aaf19ab37}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga94b6e96c9d5058f9bf0e0c1aaf19ab37} 
\index{AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE}!AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SRAM1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01426}{1426}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga6313cca024215b6681c273ea588e2ecf}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga6313cca024215b6681c273ea588e2ecf} 
\index{AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE}!AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SRAM2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01434}{1434}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga485ced56558657be69e01a48e5d62f6d}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable_ga485ced56558657be69e01a48e5d62f6d} 
\index{AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE}!AHB3 Peripheral Clock Sleep Enable Disable@{AHB3 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SRAM2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01427}{1427}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

