;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB 300, 90
	SUB 300, 90
	SUB 300, 90
	SUB -207, <-120
	ADD 240, 60
	ADD 240, 60
	SUB @124, 106
	MOV -1, <-20
	CMP -207, <-120
	SPL 10, 9
	DJN <101, #107
	MOV -11, -20
	SUB 10, @-10
	SPL 0, #2
	SUB @-127, 100
	SUB #0, -2
	SPL 10, 9
	DAT #0, <2
	ADD 240, 60
	SLT 20, @12
	SPL 0, #209
	SLT 0, @2
	SPL 0, #209
	SPL 10, 9
	SUB @-127, 100
	JMP -11, -20
	CMP @101, @107
	JMP 0, -2
	SPL <121, 103
	DJN 0, -2
	SPL <-137, @100
	SUB -207, <-120
	SLT 208, 41
	SLT 20, @12
	SUB -7, <-120
	SUB -7, <-120
	SPL 0, -2
	SLT 208, 41
	SPL 0, #209
	ADD 270, <60
	SUB @0, @2
	CMP @-127, 100
	SUB #72, @200
	CMP -207, <-120
	JMP @72, #200
	JMP @72, #200
