

================================================================
== Vivado HLS Report for 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_16_8_5_3_0_config13_s'
================================================================
* Date:           Sun Apr 23 22:34:31 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.066 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      657|      657| 3.285 us | 3.285 us |  657|  657|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputWidth  |      656|      656|         9|          -|          -|    73|    no    |
        | + ReuseLoop      |        6|        6|         4|          1|          1|     4|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|     70|        -|       -|    -|
|Expression           |        -|      -|        0|    1169|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        0|      34|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|    1368|    -|
|Register             |        0|      -|     1341|      64|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|     70|     1341|    2635|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      2|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      1|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |              Instance              |            Module            | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |alveo_hls4ml_mux_42_1120_1_1_U3808  |alveo_hls4ml_mux_42_1120_1_1  |        0|      0|  0|  17|    0|
    |alveo_hls4ml_mux_42_16_1_1_U3807    |alveo_hls4ml_mux_42_16_1_1    |        0|      0|  0|  17|    0|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |Total                               |                              |        0|      0|  0|  34|    0|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------------------------+-------------------------------------+-----------+
    |                  Instance                 |                Module               | Expression|
    +-------------------------------------------+-------------------------------------+-----------+
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3809  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3810  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3811  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3812  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3813  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3814  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3815  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3816  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3817  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3818  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3819  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3820  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3821  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3822  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3823  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3824  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3825  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3826  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3827  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3828  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3829  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3830  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3831  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3832  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3833  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3834  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3835  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3836  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3837  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3838  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3839  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3840  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3841  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3842  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3843  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3844  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3845  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3846  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3847  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3848  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3849  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3850  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3851  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3852  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3853  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3854  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3855  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3856  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3857  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3858  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3859  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3860  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3861  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3862  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3863  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3864  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3865  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3866  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3867  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3868  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3869  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3870  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3871  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3872  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3873  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3874  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3875  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3876  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3877  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    |alveo_hls4ml_mul_mul_16s_16s_24_4_1_U3878  |alveo_hls4ml_mul_mul_16s_16s_24_4_1  |  i0 * i1  |
    +-------------------------------------------+-------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_2984_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_10_V_fu_3144_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_11_V_fu_3160_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_12_V_fu_3176_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_13_V_fu_3192_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_14_V_fu_3208_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_15_V_fu_3224_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_16_V_fu_3240_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_17_V_fu_3256_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_18_V_fu_3272_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_19_V_fu_3288_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_1_V_fu_3000_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_20_V_fu_3304_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_21_V_fu_3320_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_22_V_fu_3336_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_23_V_fu_3352_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_24_V_fu_3368_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_25_V_fu_3384_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_26_V_fu_3400_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_27_V_fu_3416_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_28_V_fu_3432_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_29_V_fu_3448_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_2_V_fu_3016_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_30_V_fu_3464_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_31_V_fu_3480_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_32_V_fu_3496_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_33_V_fu_3512_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_34_V_fu_3528_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_35_V_fu_3544_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_36_V_fu_3560_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_37_V_fu_3576_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_38_V_fu_3592_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_39_V_fu_3608_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_3_V_fu_3032_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_40_V_fu_3624_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_41_V_fu_3640_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_42_V_fu_3656_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_43_V_fu_3672_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_44_V_fu_3688_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_45_V_fu_3704_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_46_V_fu_3720_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_47_V_fu_3736_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_48_V_fu_3752_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_49_V_fu_3768_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_4_V_fu_3048_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_50_V_fu_3784_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_51_V_fu_3800_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_52_V_fu_3816_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_53_V_fu_3832_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_54_V_fu_3848_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_55_V_fu_3864_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_56_V_fu_3880_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_57_V_fu_3896_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_58_V_fu_3912_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_59_V_fu_3928_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_5_V_fu_3064_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_60_V_fu_3944_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_61_V_fu_3960_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_62_V_fu_3976_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_63_V_fu_3992_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_64_V_fu_4008_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_65_V_fu_4024_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_66_V_fu_4040_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_67_V_fu_4056_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_68_V_fu_4072_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_69_V_fu_4088_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_6_V_fu_3080_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_7_V_fu_3096_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_8_V_fu_3112_p2                |     +    |      0|  0|  16|          16|          16|
    |acc_9_V_fu_3128_p2                |     +    |      0|  0|  16|          16|          16|
    |i_iw_fu_1941_p2                   |     +    |      0|  0|   7|           7|           1|
    |w_index_fu_2953_p2                |     +    |      0|  0|   4|           1|           3|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln104_fu_4095_p2             |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln64_1_fu_2963_p2            |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln64_fu_2969_p2              |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter3  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1169|        1145|        1143|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  27|          5|    1|          5|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3              |   9|          2|    1|          2|
    |ap_phi_mux_w_index72_phi_fu_1164_p4  |   9|          2|    2|          4|
    |data_0_V_V_blk_n                     |   9|          2|    1|          2|
    |data_1_V_V_blk_n                     |   9|          2|    1|          2|
    |data_2_V_V_blk_n                     |   9|          2|    1|          2|
    |data_3_V_V_blk_n                     |   9|          2|    1|          2|
    |i_iw_073_reg_1148                    |   9|          2|    7|         14|
    |res_0_V_V_blk_n                      |   9|          2|    1|          2|
    |res_10_V_V_blk_n                     |   9|          2|    1|          2|
    |res_11_V_V_blk_n                     |   9|          2|    1|          2|
    |res_12_V_V_blk_n                     |   9|          2|    1|          2|
    |res_13_V_V_blk_n                     |   9|          2|    1|          2|
    |res_14_V_V_blk_n                     |   9|          2|    1|          2|
    |res_15_V_V_blk_n                     |   9|          2|    1|          2|
    |res_16_V_V_blk_n                     |   9|          2|    1|          2|
    |res_17_V_V_blk_n                     |   9|          2|    1|          2|
    |res_18_V_V_blk_n                     |   9|          2|    1|          2|
    |res_19_V_V_blk_n                     |   9|          2|    1|          2|
    |res_1_V_V_blk_n                      |   9|          2|    1|          2|
    |res_20_V_V_blk_n                     |   9|          2|    1|          2|
    |res_21_V_V_blk_n                     |   9|          2|    1|          2|
    |res_22_V_V_blk_n                     |   9|          2|    1|          2|
    |res_23_V_V_blk_n                     |   9|          2|    1|          2|
    |res_24_V_V_blk_n                     |   9|          2|    1|          2|
    |res_25_V_V_blk_n                     |   9|          2|    1|          2|
    |res_26_V_V_blk_n                     |   9|          2|    1|          2|
    |res_27_V_V_blk_n                     |   9|          2|    1|          2|
    |res_28_V_V_blk_n                     |   9|          2|    1|          2|
    |res_29_V_V_blk_n                     |   9|          2|    1|          2|
    |res_2_V_V_blk_n                      |   9|          2|    1|          2|
    |res_30_V_V_blk_n                     |   9|          2|    1|          2|
    |res_31_V_V_blk_n                     |   9|          2|    1|          2|
    |res_32_V_V_blk_n                     |   9|          2|    1|          2|
    |res_33_V_V_blk_n                     |   9|          2|    1|          2|
    |res_34_V_V_blk_n                     |   9|          2|    1|          2|
    |res_35_V_V_blk_n                     |   9|          2|    1|          2|
    |res_36_V_V_blk_n                     |   9|          2|    1|          2|
    |res_37_V_V_blk_n                     |   9|          2|    1|          2|
    |res_38_V_V_blk_n                     |   9|          2|    1|          2|
    |res_39_V_V_blk_n                     |   9|          2|    1|          2|
    |res_3_V_V_blk_n                      |   9|          2|    1|          2|
    |res_40_V_V_blk_n                     |   9|          2|    1|          2|
    |res_41_V_V_blk_n                     |   9|          2|    1|          2|
    |res_42_V_V_blk_n                     |   9|          2|    1|          2|
    |res_43_V_V_blk_n                     |   9|          2|    1|          2|
    |res_44_V_V_blk_n                     |   9|          2|    1|          2|
    |res_45_V_V_blk_n                     |   9|          2|    1|          2|
    |res_46_V_V_blk_n                     |   9|          2|    1|          2|
    |res_47_V_V_blk_n                     |   9|          2|    1|          2|
    |res_48_V_V_blk_n                     |   9|          2|    1|          2|
    |res_49_V_V_blk_n                     |   9|          2|    1|          2|
    |res_4_V_V_blk_n                      |   9|          2|    1|          2|
    |res_50_V_V_blk_n                     |   9|          2|    1|          2|
    |res_51_V_V_blk_n                     |   9|          2|    1|          2|
    |res_52_V_V_blk_n                     |   9|          2|    1|          2|
    |res_53_V_V_blk_n                     |   9|          2|    1|          2|
    |res_54_V_V_blk_n                     |   9|          2|    1|          2|
    |res_55_V_V_blk_n                     |   9|          2|    1|          2|
    |res_56_V_V_blk_n                     |   9|          2|    1|          2|
    |res_57_V_V_blk_n                     |   9|          2|    1|          2|
    |res_58_V_V_blk_n                     |   9|          2|    1|          2|
    |res_59_V_V_blk_n                     |   9|          2|    1|          2|
    |res_5_V_V_blk_n                      |   9|          2|    1|          2|
    |res_60_V_V_blk_n                     |   9|          2|    1|          2|
    |res_61_V_V_blk_n                     |   9|          2|    1|          2|
    |res_62_V_V_blk_n                     |   9|          2|    1|          2|
    |res_63_V_V_blk_n                     |   9|          2|    1|          2|
    |res_64_V_V_blk_n                     |   9|          2|    1|          2|
    |res_65_V_V_blk_n                     |   9|          2|    1|          2|
    |res_66_V_V_blk_n                     |   9|          2|    1|          2|
    |res_67_V_V_blk_n                     |   9|          2|    1|          2|
    |res_68_V_V_blk_n                     |   9|          2|    1|          2|
    |res_69_V_V_blk_n                     |   9|          2|    1|          2|
    |res_6_V_V_blk_n                      |   9|          2|    1|          2|
    |res_7_V_V_blk_n                      |   9|          2|    1|          2|
    |res_8_V_V_blk_n                      |   9|          2|    1|          2|
    |res_9_V_V_blk_n                      |   9|          2|    1|          2|
    |tmp_V_1063_reg_1248                  |   9|          2|   16|         32|
    |tmp_V_1162_reg_1259                  |   9|          2|   16|         32|
    |tmp_V_1261_reg_1270                  |   9|          2|   16|         32|
    |tmp_V_1360_reg_1281                  |   9|          2|   16|         32|
    |tmp_V_1459_reg_1292                  |   9|          2|   16|         32|
    |tmp_V_1558_reg_1303                  |   9|          2|   16|         32|
    |tmp_V_1657_reg_1314                  |   9|          2|   16|         32|
    |tmp_V_1756_reg_1325                  |   9|          2|   16|         32|
    |tmp_V_1855_reg_1336                  |   9|          2|   16|         32|
    |tmp_V_1954_reg_1347                  |   9|          2|   16|         32|
    |tmp_V_2053_reg_1358                  |   9|          2|   16|         32|
    |tmp_V_2152_reg_1369                  |   9|          2|   16|         32|
    |tmp_V_2251_reg_1380                  |   9|          2|   16|         32|
    |tmp_V_2350_reg_1391                  |   9|          2|   16|         32|
    |tmp_V_2449_reg_1402                  |   9|          2|   16|         32|
    |tmp_V_2548_reg_1413                  |   9|          2|   16|         32|
    |tmp_V_2647_reg_1424                  |   9|          2|   16|         32|
    |tmp_V_271_reg_1171                   |   9|          2|   16|         32|
    |tmp_V_2746_reg_1435                  |   9|          2|   16|         32|
    |tmp_V_2845_reg_1446                  |   9|          2|   16|         32|
    |tmp_V_2944_reg_1457                  |   9|          2|   16|         32|
    |tmp_V_3043_reg_1468                  |   9|          2|   16|         32|
    |tmp_V_3142_reg_1479                  |   9|          2|   16|         32|
    |tmp_V_3241_reg_1490                  |   9|          2|   16|         32|
    |tmp_V_3340_reg_1501                  |   9|          2|   16|         32|
    |tmp_V_3439_reg_1512                  |   9|          2|   16|         32|
    |tmp_V_3538_reg_1523                  |   9|          2|   16|         32|
    |tmp_V_3637_reg_1534                  |   9|          2|   16|         32|
    |tmp_V_3736_reg_1545                  |   9|          2|   16|         32|
    |tmp_V_3835_reg_1556                  |   9|          2|   16|         32|
    |tmp_V_3934_reg_1567                  |   9|          2|   16|         32|
    |tmp_V_4033_reg_1578                  |   9|          2|   16|         32|
    |tmp_V_4132_reg_1589                  |   9|          2|   16|         32|
    |tmp_V_4231_reg_1600                  |   9|          2|   16|         32|
    |tmp_V_4330_reg_1611                  |   9|          2|   16|         32|
    |tmp_V_4429_reg_1622                  |   9|          2|   16|         32|
    |tmp_V_4528_reg_1633                  |   9|          2|   16|         32|
    |tmp_V_4627_reg_1644                  |   9|          2|   16|         32|
    |tmp_V_470_reg_1182                   |   9|          2|   16|         32|
    |tmp_V_4726_reg_1655                  |   9|          2|   16|         32|
    |tmp_V_4825_reg_1666                  |   9|          2|   16|         32|
    |tmp_V_4924_reg_1677                  |   9|          2|   16|         32|
    |tmp_V_5023_reg_1688                  |   9|          2|   16|         32|
    |tmp_V_5122_reg_1699                  |   9|          2|   16|         32|
    |tmp_V_5221_reg_1710                  |   9|          2|   16|         32|
    |tmp_V_5320_reg_1721                  |   9|          2|   16|         32|
    |tmp_V_5419_reg_1732                  |   9|          2|   16|         32|
    |tmp_V_5518_reg_1743                  |   9|          2|   16|         32|
    |tmp_V_5617_reg_1754                  |   9|          2|   16|         32|
    |tmp_V_569_reg_1193                   |   9|          2|   16|         32|
    |tmp_V_5716_reg_1765                  |   9|          2|   16|         32|
    |tmp_V_5815_reg_1776                  |   9|          2|   16|         32|
    |tmp_V_5914_reg_1787                  |   9|          2|   16|         32|
    |tmp_V_6013_reg_1798                  |   9|          2|   16|         32|
    |tmp_V_6112_reg_1809                  |   9|          2|   16|         32|
    |tmp_V_6211_reg_1820                  |   9|          2|   16|         32|
    |tmp_V_6310_reg_1831                  |   9|          2|   16|         32|
    |tmp_V_649_reg_1842                   |   9|          2|   16|         32|
    |tmp_V_658_reg_1853                   |   9|          2|   16|         32|
    |tmp_V_667_reg_1864                   |   9|          2|   16|         32|
    |tmp_V_668_reg_1204                   |   9|          2|   16|         32|
    |tmp_V_676_reg_1875                   |   9|          2|   16|         32|
    |tmp_V_685_reg_1886                   |   9|          2|   16|         32|
    |tmp_V_694_reg_1897                   |   9|          2|   16|         32|
    |tmp_V_703_reg_1908                   |   9|          2|   16|         32|
    |tmp_V_712_reg_1919                   |   9|          2|   16|         32|
    |tmp_V_721_reg_1930                   |   9|          2|   16|         32|
    |tmp_V_766_reg_1215                   |   9|          2|   16|         32|
    |tmp_V_865_reg_1226                   |   9|          2|   16|         32|
    |tmp_V_964_reg_1237                   |   9|          2|   16|         32|
    |w_index72_reg_1160                   |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |1368|        303| 1208|       2419|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_iw_073_reg_1148        |   7|   0|    7|          0|
    |i_iw_reg_4611            |   7|   0|    7|          0|
    |icmp_ln64_1_reg_5045     |   1|   0|    1|          0|
    |icmp_ln64_reg_5049       |   1|   0|    1|          0|
    |tmp_V_1063_reg_1248      |  16|   0|   16|          0|
    |tmp_V_1162_reg_1259      |  16|   0|   16|          0|
    |tmp_V_1261_reg_1270      |  16|   0|   16|          0|
    |tmp_V_1360_reg_1281      |  16|   0|   16|          0|
    |tmp_V_1459_reg_1292      |  16|   0|   16|          0|
    |tmp_V_1558_reg_1303      |  16|   0|   16|          0|
    |tmp_V_1657_reg_1314      |  16|   0|   16|          0|
    |tmp_V_1756_reg_1325      |  16|   0|   16|          0|
    |tmp_V_1855_reg_1336      |  16|   0|   16|          0|
    |tmp_V_1954_reg_1347      |  16|   0|   16|          0|
    |tmp_V_2053_reg_1358      |  16|   0|   16|          0|
    |tmp_V_2152_reg_1369      |  16|   0|   16|          0|
    |tmp_V_2251_reg_1380      |  16|   0|   16|          0|
    |tmp_V_2350_reg_1391      |  16|   0|   16|          0|
    |tmp_V_2449_reg_1402      |  16|   0|   16|          0|
    |tmp_V_2548_reg_1413      |  16|   0|   16|          0|
    |tmp_V_2647_reg_1424      |  16|   0|   16|          0|
    |tmp_V_271_reg_1171       |  16|   0|   16|          0|
    |tmp_V_2746_reg_1435      |  16|   0|   16|          0|
    |tmp_V_2845_reg_1446      |  16|   0|   16|          0|
    |tmp_V_2944_reg_1457      |  16|   0|   16|          0|
    |tmp_V_3043_reg_1468      |  16|   0|   16|          0|
    |tmp_V_3142_reg_1479      |  16|   0|   16|          0|
    |tmp_V_3241_reg_1490      |  16|   0|   16|          0|
    |tmp_V_3340_reg_1501      |  16|   0|   16|          0|
    |tmp_V_3439_reg_1512      |  16|   0|   16|          0|
    |tmp_V_3538_reg_1523      |  16|   0|   16|          0|
    |tmp_V_3637_reg_1534      |  16|   0|   16|          0|
    |tmp_V_3736_reg_1545      |  16|   0|   16|          0|
    |tmp_V_3835_reg_1556      |  16|   0|   16|          0|
    |tmp_V_3934_reg_1567      |  16|   0|   16|          0|
    |tmp_V_4033_reg_1578      |  16|   0|   16|          0|
    |tmp_V_4132_reg_1589      |  16|   0|   16|          0|
    |tmp_V_4231_reg_1600      |  16|   0|   16|          0|
    |tmp_V_4330_reg_1611      |  16|   0|   16|          0|
    |tmp_V_4429_reg_1622      |  16|   0|   16|          0|
    |tmp_V_4528_reg_1633      |  16|   0|   16|          0|
    |tmp_V_4627_reg_1644      |  16|   0|   16|          0|
    |tmp_V_470_reg_1182       |  16|   0|   16|          0|
    |tmp_V_4726_reg_1655      |  16|   0|   16|          0|
    |tmp_V_4825_reg_1666      |  16|   0|   16|          0|
    |tmp_V_4924_reg_1677      |  16|   0|   16|          0|
    |tmp_V_5023_reg_1688      |  16|   0|   16|          0|
    |tmp_V_5122_reg_1699      |  16|   0|   16|          0|
    |tmp_V_5221_reg_1710      |  16|   0|   16|          0|
    |tmp_V_5320_reg_1721      |  16|   0|   16|          0|
    |tmp_V_5419_reg_1732      |  16|   0|   16|          0|
    |tmp_V_5518_reg_1743      |  16|   0|   16|          0|
    |tmp_V_5617_reg_1754      |  16|   0|   16|          0|
    |tmp_V_569_reg_1193       |  16|   0|   16|          0|
    |tmp_V_5716_reg_1765      |  16|   0|   16|          0|
    |tmp_V_5815_reg_1776      |  16|   0|   16|          0|
    |tmp_V_5914_reg_1787      |  16|   0|   16|          0|
    |tmp_V_6013_reg_1798      |  16|   0|   16|          0|
    |tmp_V_6112_reg_1809      |  16|   0|   16|          0|
    |tmp_V_6211_reg_1820      |  16|   0|   16|          0|
    |tmp_V_6310_reg_1831      |  16|   0|   16|          0|
    |tmp_V_649_reg_1842       |  16|   0|   16|          0|
    |tmp_V_658_reg_1853       |  16|   0|   16|          0|
    |tmp_V_667_reg_1864       |  16|   0|   16|          0|
    |tmp_V_668_reg_1204       |  16|   0|   16|          0|
    |tmp_V_676_reg_1875       |  16|   0|   16|          0|
    |tmp_V_685_reg_1886       |  16|   0|   16|          0|
    |tmp_V_694_reg_1897       |  16|   0|   16|          0|
    |tmp_V_703_reg_1908       |  16|   0|   16|          0|
    |tmp_V_70_reg_4591        |  16|   0|   16|          0|
    |tmp_V_712_reg_1919       |  16|   0|   16|          0|
    |tmp_V_71_reg_4596        |  16|   0|   16|          0|
    |tmp_V_721_reg_1930       |  16|   0|   16|          0|
    |tmp_V_72_reg_4601        |  16|   0|   16|          0|
    |tmp_V_73_reg_4606        |  16|   0|   16|          0|
    |tmp_V_766_reg_1215       |  16|   0|   16|          0|
    |tmp_V_865_reg_1226       |  16|   0|   16|          0|
    |tmp_V_964_reg_1237       |  16|   0|   16|          0|
    |trunc_ln64_reg_5040      |   2|   0|    2|          0|
    |w_index72_reg_1160       |   2|   0|    2|          0|
    |icmp_ln64_1_reg_5045     |  64|  32|    1|          0|
    |icmp_ln64_reg_5049       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1341|  64| 1215|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config13> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config13> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config13> | return value |
|ap_done             | out |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config13> | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config13> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config13> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed<16,8,5,3,0>,config13> | return value |
|data_0_V_V_dout     |  in |   16|   ap_fifo  |                             data_0_V_V                             |    pointer   |
|data_0_V_V_empty_n  |  in |    1|   ap_fifo  |                             data_0_V_V                             |    pointer   |
|data_0_V_V_read     | out |    1|   ap_fifo  |                             data_0_V_V                             |    pointer   |
|data_1_V_V_dout     |  in |   16|   ap_fifo  |                             data_1_V_V                             |    pointer   |
|data_1_V_V_empty_n  |  in |    1|   ap_fifo  |                             data_1_V_V                             |    pointer   |
|data_1_V_V_read     | out |    1|   ap_fifo  |                             data_1_V_V                             |    pointer   |
|data_2_V_V_dout     |  in |   16|   ap_fifo  |                             data_2_V_V                             |    pointer   |
|data_2_V_V_empty_n  |  in |    1|   ap_fifo  |                             data_2_V_V                             |    pointer   |
|data_2_V_V_read     | out |    1|   ap_fifo  |                             data_2_V_V                             |    pointer   |
|data_3_V_V_dout     |  in |   16|   ap_fifo  |                             data_3_V_V                             |    pointer   |
|data_3_V_V_empty_n  |  in |    1|   ap_fifo  |                             data_3_V_V                             |    pointer   |
|data_3_V_V_read     | out |    1|   ap_fifo  |                             data_3_V_V                             |    pointer   |
|res_0_V_V_din       | out |   16|   ap_fifo  |                              res_0_V_V                             |    pointer   |
|res_0_V_V_full_n    |  in |    1|   ap_fifo  |                              res_0_V_V                             |    pointer   |
|res_0_V_V_write     | out |    1|   ap_fifo  |                              res_0_V_V                             |    pointer   |
|res_1_V_V_din       | out |   16|   ap_fifo  |                              res_1_V_V                             |    pointer   |
|res_1_V_V_full_n    |  in |    1|   ap_fifo  |                              res_1_V_V                             |    pointer   |
|res_1_V_V_write     | out |    1|   ap_fifo  |                              res_1_V_V                             |    pointer   |
|res_2_V_V_din       | out |   16|   ap_fifo  |                              res_2_V_V                             |    pointer   |
|res_2_V_V_full_n    |  in |    1|   ap_fifo  |                              res_2_V_V                             |    pointer   |
|res_2_V_V_write     | out |    1|   ap_fifo  |                              res_2_V_V                             |    pointer   |
|res_3_V_V_din       | out |   16|   ap_fifo  |                              res_3_V_V                             |    pointer   |
|res_3_V_V_full_n    |  in |    1|   ap_fifo  |                              res_3_V_V                             |    pointer   |
|res_3_V_V_write     | out |    1|   ap_fifo  |                              res_3_V_V                             |    pointer   |
|res_4_V_V_din       | out |   16|   ap_fifo  |                              res_4_V_V                             |    pointer   |
|res_4_V_V_full_n    |  in |    1|   ap_fifo  |                              res_4_V_V                             |    pointer   |
|res_4_V_V_write     | out |    1|   ap_fifo  |                              res_4_V_V                             |    pointer   |
|res_5_V_V_din       | out |   16|   ap_fifo  |                              res_5_V_V                             |    pointer   |
|res_5_V_V_full_n    |  in |    1|   ap_fifo  |                              res_5_V_V                             |    pointer   |
|res_5_V_V_write     | out |    1|   ap_fifo  |                              res_5_V_V                             |    pointer   |
|res_6_V_V_din       | out |   16|   ap_fifo  |                              res_6_V_V                             |    pointer   |
|res_6_V_V_full_n    |  in |    1|   ap_fifo  |                              res_6_V_V                             |    pointer   |
|res_6_V_V_write     | out |    1|   ap_fifo  |                              res_6_V_V                             |    pointer   |
|res_7_V_V_din       | out |   16|   ap_fifo  |                              res_7_V_V                             |    pointer   |
|res_7_V_V_full_n    |  in |    1|   ap_fifo  |                              res_7_V_V                             |    pointer   |
|res_7_V_V_write     | out |    1|   ap_fifo  |                              res_7_V_V                             |    pointer   |
|res_8_V_V_din       | out |   16|   ap_fifo  |                              res_8_V_V                             |    pointer   |
|res_8_V_V_full_n    |  in |    1|   ap_fifo  |                              res_8_V_V                             |    pointer   |
|res_8_V_V_write     | out |    1|   ap_fifo  |                              res_8_V_V                             |    pointer   |
|res_9_V_V_din       | out |   16|   ap_fifo  |                              res_9_V_V                             |    pointer   |
|res_9_V_V_full_n    |  in |    1|   ap_fifo  |                              res_9_V_V                             |    pointer   |
|res_9_V_V_write     | out |    1|   ap_fifo  |                              res_9_V_V                             |    pointer   |
|res_10_V_V_din      | out |   16|   ap_fifo  |                             res_10_V_V                             |    pointer   |
|res_10_V_V_full_n   |  in |    1|   ap_fifo  |                             res_10_V_V                             |    pointer   |
|res_10_V_V_write    | out |    1|   ap_fifo  |                             res_10_V_V                             |    pointer   |
|res_11_V_V_din      | out |   16|   ap_fifo  |                             res_11_V_V                             |    pointer   |
|res_11_V_V_full_n   |  in |    1|   ap_fifo  |                             res_11_V_V                             |    pointer   |
|res_11_V_V_write    | out |    1|   ap_fifo  |                             res_11_V_V                             |    pointer   |
|res_12_V_V_din      | out |   16|   ap_fifo  |                             res_12_V_V                             |    pointer   |
|res_12_V_V_full_n   |  in |    1|   ap_fifo  |                             res_12_V_V                             |    pointer   |
|res_12_V_V_write    | out |    1|   ap_fifo  |                             res_12_V_V                             |    pointer   |
|res_13_V_V_din      | out |   16|   ap_fifo  |                             res_13_V_V                             |    pointer   |
|res_13_V_V_full_n   |  in |    1|   ap_fifo  |                             res_13_V_V                             |    pointer   |
|res_13_V_V_write    | out |    1|   ap_fifo  |                             res_13_V_V                             |    pointer   |
|res_14_V_V_din      | out |   16|   ap_fifo  |                             res_14_V_V                             |    pointer   |
|res_14_V_V_full_n   |  in |    1|   ap_fifo  |                             res_14_V_V                             |    pointer   |
|res_14_V_V_write    | out |    1|   ap_fifo  |                             res_14_V_V                             |    pointer   |
|res_15_V_V_din      | out |   16|   ap_fifo  |                             res_15_V_V                             |    pointer   |
|res_15_V_V_full_n   |  in |    1|   ap_fifo  |                             res_15_V_V                             |    pointer   |
|res_15_V_V_write    | out |    1|   ap_fifo  |                             res_15_V_V                             |    pointer   |
|res_16_V_V_din      | out |   16|   ap_fifo  |                             res_16_V_V                             |    pointer   |
|res_16_V_V_full_n   |  in |    1|   ap_fifo  |                             res_16_V_V                             |    pointer   |
|res_16_V_V_write    | out |    1|   ap_fifo  |                             res_16_V_V                             |    pointer   |
|res_17_V_V_din      | out |   16|   ap_fifo  |                             res_17_V_V                             |    pointer   |
|res_17_V_V_full_n   |  in |    1|   ap_fifo  |                             res_17_V_V                             |    pointer   |
|res_17_V_V_write    | out |    1|   ap_fifo  |                             res_17_V_V                             |    pointer   |
|res_18_V_V_din      | out |   16|   ap_fifo  |                             res_18_V_V                             |    pointer   |
|res_18_V_V_full_n   |  in |    1|   ap_fifo  |                             res_18_V_V                             |    pointer   |
|res_18_V_V_write    | out |    1|   ap_fifo  |                             res_18_V_V                             |    pointer   |
|res_19_V_V_din      | out |   16|   ap_fifo  |                             res_19_V_V                             |    pointer   |
|res_19_V_V_full_n   |  in |    1|   ap_fifo  |                             res_19_V_V                             |    pointer   |
|res_19_V_V_write    | out |    1|   ap_fifo  |                             res_19_V_V                             |    pointer   |
|res_20_V_V_din      | out |   16|   ap_fifo  |                             res_20_V_V                             |    pointer   |
|res_20_V_V_full_n   |  in |    1|   ap_fifo  |                             res_20_V_V                             |    pointer   |
|res_20_V_V_write    | out |    1|   ap_fifo  |                             res_20_V_V                             |    pointer   |
|res_21_V_V_din      | out |   16|   ap_fifo  |                             res_21_V_V                             |    pointer   |
|res_21_V_V_full_n   |  in |    1|   ap_fifo  |                             res_21_V_V                             |    pointer   |
|res_21_V_V_write    | out |    1|   ap_fifo  |                             res_21_V_V                             |    pointer   |
|res_22_V_V_din      | out |   16|   ap_fifo  |                             res_22_V_V                             |    pointer   |
|res_22_V_V_full_n   |  in |    1|   ap_fifo  |                             res_22_V_V                             |    pointer   |
|res_22_V_V_write    | out |    1|   ap_fifo  |                             res_22_V_V                             |    pointer   |
|res_23_V_V_din      | out |   16|   ap_fifo  |                             res_23_V_V                             |    pointer   |
|res_23_V_V_full_n   |  in |    1|   ap_fifo  |                             res_23_V_V                             |    pointer   |
|res_23_V_V_write    | out |    1|   ap_fifo  |                             res_23_V_V                             |    pointer   |
|res_24_V_V_din      | out |   16|   ap_fifo  |                             res_24_V_V                             |    pointer   |
|res_24_V_V_full_n   |  in |    1|   ap_fifo  |                             res_24_V_V                             |    pointer   |
|res_24_V_V_write    | out |    1|   ap_fifo  |                             res_24_V_V                             |    pointer   |
|res_25_V_V_din      | out |   16|   ap_fifo  |                             res_25_V_V                             |    pointer   |
|res_25_V_V_full_n   |  in |    1|   ap_fifo  |                             res_25_V_V                             |    pointer   |
|res_25_V_V_write    | out |    1|   ap_fifo  |                             res_25_V_V                             |    pointer   |
|res_26_V_V_din      | out |   16|   ap_fifo  |                             res_26_V_V                             |    pointer   |
|res_26_V_V_full_n   |  in |    1|   ap_fifo  |                             res_26_V_V                             |    pointer   |
|res_26_V_V_write    | out |    1|   ap_fifo  |                             res_26_V_V                             |    pointer   |
|res_27_V_V_din      | out |   16|   ap_fifo  |                             res_27_V_V                             |    pointer   |
|res_27_V_V_full_n   |  in |    1|   ap_fifo  |                             res_27_V_V                             |    pointer   |
|res_27_V_V_write    | out |    1|   ap_fifo  |                             res_27_V_V                             |    pointer   |
|res_28_V_V_din      | out |   16|   ap_fifo  |                             res_28_V_V                             |    pointer   |
|res_28_V_V_full_n   |  in |    1|   ap_fifo  |                             res_28_V_V                             |    pointer   |
|res_28_V_V_write    | out |    1|   ap_fifo  |                             res_28_V_V                             |    pointer   |
|res_29_V_V_din      | out |   16|   ap_fifo  |                             res_29_V_V                             |    pointer   |
|res_29_V_V_full_n   |  in |    1|   ap_fifo  |                             res_29_V_V                             |    pointer   |
|res_29_V_V_write    | out |    1|   ap_fifo  |                             res_29_V_V                             |    pointer   |
|res_30_V_V_din      | out |   16|   ap_fifo  |                             res_30_V_V                             |    pointer   |
|res_30_V_V_full_n   |  in |    1|   ap_fifo  |                             res_30_V_V                             |    pointer   |
|res_30_V_V_write    | out |    1|   ap_fifo  |                             res_30_V_V                             |    pointer   |
|res_31_V_V_din      | out |   16|   ap_fifo  |                             res_31_V_V                             |    pointer   |
|res_31_V_V_full_n   |  in |    1|   ap_fifo  |                             res_31_V_V                             |    pointer   |
|res_31_V_V_write    | out |    1|   ap_fifo  |                             res_31_V_V                             |    pointer   |
|res_32_V_V_din      | out |   16|   ap_fifo  |                             res_32_V_V                             |    pointer   |
|res_32_V_V_full_n   |  in |    1|   ap_fifo  |                             res_32_V_V                             |    pointer   |
|res_32_V_V_write    | out |    1|   ap_fifo  |                             res_32_V_V                             |    pointer   |
|res_33_V_V_din      | out |   16|   ap_fifo  |                             res_33_V_V                             |    pointer   |
|res_33_V_V_full_n   |  in |    1|   ap_fifo  |                             res_33_V_V                             |    pointer   |
|res_33_V_V_write    | out |    1|   ap_fifo  |                             res_33_V_V                             |    pointer   |
|res_34_V_V_din      | out |   16|   ap_fifo  |                             res_34_V_V                             |    pointer   |
|res_34_V_V_full_n   |  in |    1|   ap_fifo  |                             res_34_V_V                             |    pointer   |
|res_34_V_V_write    | out |    1|   ap_fifo  |                             res_34_V_V                             |    pointer   |
|res_35_V_V_din      | out |   16|   ap_fifo  |                             res_35_V_V                             |    pointer   |
|res_35_V_V_full_n   |  in |    1|   ap_fifo  |                             res_35_V_V                             |    pointer   |
|res_35_V_V_write    | out |    1|   ap_fifo  |                             res_35_V_V                             |    pointer   |
|res_36_V_V_din      | out |   16|   ap_fifo  |                             res_36_V_V                             |    pointer   |
|res_36_V_V_full_n   |  in |    1|   ap_fifo  |                             res_36_V_V                             |    pointer   |
|res_36_V_V_write    | out |    1|   ap_fifo  |                             res_36_V_V                             |    pointer   |
|res_37_V_V_din      | out |   16|   ap_fifo  |                             res_37_V_V                             |    pointer   |
|res_37_V_V_full_n   |  in |    1|   ap_fifo  |                             res_37_V_V                             |    pointer   |
|res_37_V_V_write    | out |    1|   ap_fifo  |                             res_37_V_V                             |    pointer   |
|res_38_V_V_din      | out |   16|   ap_fifo  |                             res_38_V_V                             |    pointer   |
|res_38_V_V_full_n   |  in |    1|   ap_fifo  |                             res_38_V_V                             |    pointer   |
|res_38_V_V_write    | out |    1|   ap_fifo  |                             res_38_V_V                             |    pointer   |
|res_39_V_V_din      | out |   16|   ap_fifo  |                             res_39_V_V                             |    pointer   |
|res_39_V_V_full_n   |  in |    1|   ap_fifo  |                             res_39_V_V                             |    pointer   |
|res_39_V_V_write    | out |    1|   ap_fifo  |                             res_39_V_V                             |    pointer   |
|res_40_V_V_din      | out |   16|   ap_fifo  |                             res_40_V_V                             |    pointer   |
|res_40_V_V_full_n   |  in |    1|   ap_fifo  |                             res_40_V_V                             |    pointer   |
|res_40_V_V_write    | out |    1|   ap_fifo  |                             res_40_V_V                             |    pointer   |
|res_41_V_V_din      | out |   16|   ap_fifo  |                             res_41_V_V                             |    pointer   |
|res_41_V_V_full_n   |  in |    1|   ap_fifo  |                             res_41_V_V                             |    pointer   |
|res_41_V_V_write    | out |    1|   ap_fifo  |                             res_41_V_V                             |    pointer   |
|res_42_V_V_din      | out |   16|   ap_fifo  |                             res_42_V_V                             |    pointer   |
|res_42_V_V_full_n   |  in |    1|   ap_fifo  |                             res_42_V_V                             |    pointer   |
|res_42_V_V_write    | out |    1|   ap_fifo  |                             res_42_V_V                             |    pointer   |
|res_43_V_V_din      | out |   16|   ap_fifo  |                             res_43_V_V                             |    pointer   |
|res_43_V_V_full_n   |  in |    1|   ap_fifo  |                             res_43_V_V                             |    pointer   |
|res_43_V_V_write    | out |    1|   ap_fifo  |                             res_43_V_V                             |    pointer   |
|res_44_V_V_din      | out |   16|   ap_fifo  |                             res_44_V_V                             |    pointer   |
|res_44_V_V_full_n   |  in |    1|   ap_fifo  |                             res_44_V_V                             |    pointer   |
|res_44_V_V_write    | out |    1|   ap_fifo  |                             res_44_V_V                             |    pointer   |
|res_45_V_V_din      | out |   16|   ap_fifo  |                             res_45_V_V                             |    pointer   |
|res_45_V_V_full_n   |  in |    1|   ap_fifo  |                             res_45_V_V                             |    pointer   |
|res_45_V_V_write    | out |    1|   ap_fifo  |                             res_45_V_V                             |    pointer   |
|res_46_V_V_din      | out |   16|   ap_fifo  |                             res_46_V_V                             |    pointer   |
|res_46_V_V_full_n   |  in |    1|   ap_fifo  |                             res_46_V_V                             |    pointer   |
|res_46_V_V_write    | out |    1|   ap_fifo  |                             res_46_V_V                             |    pointer   |
|res_47_V_V_din      | out |   16|   ap_fifo  |                             res_47_V_V                             |    pointer   |
|res_47_V_V_full_n   |  in |    1|   ap_fifo  |                             res_47_V_V                             |    pointer   |
|res_47_V_V_write    | out |    1|   ap_fifo  |                             res_47_V_V                             |    pointer   |
|res_48_V_V_din      | out |   16|   ap_fifo  |                             res_48_V_V                             |    pointer   |
|res_48_V_V_full_n   |  in |    1|   ap_fifo  |                             res_48_V_V                             |    pointer   |
|res_48_V_V_write    | out |    1|   ap_fifo  |                             res_48_V_V                             |    pointer   |
|res_49_V_V_din      | out |   16|   ap_fifo  |                             res_49_V_V                             |    pointer   |
|res_49_V_V_full_n   |  in |    1|   ap_fifo  |                             res_49_V_V                             |    pointer   |
|res_49_V_V_write    | out |    1|   ap_fifo  |                             res_49_V_V                             |    pointer   |
|res_50_V_V_din      | out |   16|   ap_fifo  |                             res_50_V_V                             |    pointer   |
|res_50_V_V_full_n   |  in |    1|   ap_fifo  |                             res_50_V_V                             |    pointer   |
|res_50_V_V_write    | out |    1|   ap_fifo  |                             res_50_V_V                             |    pointer   |
|res_51_V_V_din      | out |   16|   ap_fifo  |                             res_51_V_V                             |    pointer   |
|res_51_V_V_full_n   |  in |    1|   ap_fifo  |                             res_51_V_V                             |    pointer   |
|res_51_V_V_write    | out |    1|   ap_fifo  |                             res_51_V_V                             |    pointer   |
|res_52_V_V_din      | out |   16|   ap_fifo  |                             res_52_V_V                             |    pointer   |
|res_52_V_V_full_n   |  in |    1|   ap_fifo  |                             res_52_V_V                             |    pointer   |
|res_52_V_V_write    | out |    1|   ap_fifo  |                             res_52_V_V                             |    pointer   |
|res_53_V_V_din      | out |   16|   ap_fifo  |                             res_53_V_V                             |    pointer   |
|res_53_V_V_full_n   |  in |    1|   ap_fifo  |                             res_53_V_V                             |    pointer   |
|res_53_V_V_write    | out |    1|   ap_fifo  |                             res_53_V_V                             |    pointer   |
|res_54_V_V_din      | out |   16|   ap_fifo  |                             res_54_V_V                             |    pointer   |
|res_54_V_V_full_n   |  in |    1|   ap_fifo  |                             res_54_V_V                             |    pointer   |
|res_54_V_V_write    | out |    1|   ap_fifo  |                             res_54_V_V                             |    pointer   |
|res_55_V_V_din      | out |   16|   ap_fifo  |                             res_55_V_V                             |    pointer   |
|res_55_V_V_full_n   |  in |    1|   ap_fifo  |                             res_55_V_V                             |    pointer   |
|res_55_V_V_write    | out |    1|   ap_fifo  |                             res_55_V_V                             |    pointer   |
|res_56_V_V_din      | out |   16|   ap_fifo  |                             res_56_V_V                             |    pointer   |
|res_56_V_V_full_n   |  in |    1|   ap_fifo  |                             res_56_V_V                             |    pointer   |
|res_56_V_V_write    | out |    1|   ap_fifo  |                             res_56_V_V                             |    pointer   |
|res_57_V_V_din      | out |   16|   ap_fifo  |                             res_57_V_V                             |    pointer   |
|res_57_V_V_full_n   |  in |    1|   ap_fifo  |                             res_57_V_V                             |    pointer   |
|res_57_V_V_write    | out |    1|   ap_fifo  |                             res_57_V_V                             |    pointer   |
|res_58_V_V_din      | out |   16|   ap_fifo  |                             res_58_V_V                             |    pointer   |
|res_58_V_V_full_n   |  in |    1|   ap_fifo  |                             res_58_V_V                             |    pointer   |
|res_58_V_V_write    | out |    1|   ap_fifo  |                             res_58_V_V                             |    pointer   |
|res_59_V_V_din      | out |   16|   ap_fifo  |                             res_59_V_V                             |    pointer   |
|res_59_V_V_full_n   |  in |    1|   ap_fifo  |                             res_59_V_V                             |    pointer   |
|res_59_V_V_write    | out |    1|   ap_fifo  |                             res_59_V_V                             |    pointer   |
|res_60_V_V_din      | out |   16|   ap_fifo  |                             res_60_V_V                             |    pointer   |
|res_60_V_V_full_n   |  in |    1|   ap_fifo  |                             res_60_V_V                             |    pointer   |
|res_60_V_V_write    | out |    1|   ap_fifo  |                             res_60_V_V                             |    pointer   |
|res_61_V_V_din      | out |   16|   ap_fifo  |                             res_61_V_V                             |    pointer   |
|res_61_V_V_full_n   |  in |    1|   ap_fifo  |                             res_61_V_V                             |    pointer   |
|res_61_V_V_write    | out |    1|   ap_fifo  |                             res_61_V_V                             |    pointer   |
|res_62_V_V_din      | out |   16|   ap_fifo  |                             res_62_V_V                             |    pointer   |
|res_62_V_V_full_n   |  in |    1|   ap_fifo  |                             res_62_V_V                             |    pointer   |
|res_62_V_V_write    | out |    1|   ap_fifo  |                             res_62_V_V                             |    pointer   |
|res_63_V_V_din      | out |   16|   ap_fifo  |                             res_63_V_V                             |    pointer   |
|res_63_V_V_full_n   |  in |    1|   ap_fifo  |                             res_63_V_V                             |    pointer   |
|res_63_V_V_write    | out |    1|   ap_fifo  |                             res_63_V_V                             |    pointer   |
|res_64_V_V_din      | out |   16|   ap_fifo  |                             res_64_V_V                             |    pointer   |
|res_64_V_V_full_n   |  in |    1|   ap_fifo  |                             res_64_V_V                             |    pointer   |
|res_64_V_V_write    | out |    1|   ap_fifo  |                             res_64_V_V                             |    pointer   |
|res_65_V_V_din      | out |   16|   ap_fifo  |                             res_65_V_V                             |    pointer   |
|res_65_V_V_full_n   |  in |    1|   ap_fifo  |                             res_65_V_V                             |    pointer   |
|res_65_V_V_write    | out |    1|   ap_fifo  |                             res_65_V_V                             |    pointer   |
|res_66_V_V_din      | out |   16|   ap_fifo  |                             res_66_V_V                             |    pointer   |
|res_66_V_V_full_n   |  in |    1|   ap_fifo  |                             res_66_V_V                             |    pointer   |
|res_66_V_V_write    | out |    1|   ap_fifo  |                             res_66_V_V                             |    pointer   |
|res_67_V_V_din      | out |   16|   ap_fifo  |                             res_67_V_V                             |    pointer   |
|res_67_V_V_full_n   |  in |    1|   ap_fifo  |                             res_67_V_V                             |    pointer   |
|res_67_V_V_write    | out |    1|   ap_fifo  |                             res_67_V_V                             |    pointer   |
|res_68_V_V_din      | out |   16|   ap_fifo  |                             res_68_V_V                             |    pointer   |
|res_68_V_V_full_n   |  in |    1|   ap_fifo  |                             res_68_V_V                             |    pointer   |
|res_68_V_V_write    | out |    1|   ap_fifo  |                             res_68_V_V                             |    pointer   |
|res_69_V_V_din      | out |   16|   ap_fifo  |                             res_69_V_V                             |    pointer   |
|res_69_V_V_full_n   |  in |    1|   ap_fifo  |                             res_69_V_V                             |    pointer   |
|res_69_V_V_write    | out |    1|   ap_fifo  |                             res_69_V_V                             |    pointer   |
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

