

================================================================
== Synthesis Summary Report of 'correlator'
================================================================
+ General Information: 
    * Date:           Wed Dec  1 09:39:05 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+---------+-----------+-----------+-----+
    |                      Modules                     |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |          |         |           |           |     |
    |                      & Loops                     |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+---------+-----------+-----------+-----+
    |+ correlator                                      |  Timing|  -2.15|   168499|  1.685e+06|         -|   168500|     -|        no|  31 (11%)|  10 (4%)|  4681 (4%)|  3387 (6%)|    -|
    | + grp_correlator_Pipeline_1_fu_523               |       -|   3.61|       33|    330.000|         -|       33|     -|        no|         -|        -|    7 (~0%)|   49 (~0%)|    -|
    |  o Loop 1                                        |       -|   7.30|       31|    310.000|         1|        1|    31|       yes|         -|        -|          -|          -|    -|
    | + grp_correlator_Pipeline_ONE_CORRELATOR_fu_528  |  Timing|  -2.15|     5065|  5.065e+04|         -|     5065|     -|        no|         -|   7 (3%)|  3388 (3%)|  2795 (5%)|    -|
    |  o ONE_CORRELATOR                                |      II|   7.30|     5063|  5.063e+04|       163|       29|   170|       yes|         -|        -|          -|          -|    -|
    | o CORRELATOR_BANK                                |       -|   7.30|   168498|  1.685e+06|      5106|        -|    33|        no|         -|        -|          -|          -|    -|
    +--------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------------+---------+----------+
| Interface       | Mode    | Bitwidth |
+-----------------+---------+----------+
| input_signal    | ap_none | 32       |
| output_signal_i | ap_none | 32       |
| output_signal_o | ap_none | 32       |
+-----------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+----------+
| Argument      | Direction | Datatype |
+---------------+-----------+----------+
| output_signal | inout     | float*   |
| input_signal  | in        | float*   |
+---------------+-----------+----------+

* SW-to-HW Mapping
+---------------+------------------------+---------+
| Argument      | HW Name                | HW Type |
+---------------+------------------------+---------+
| output_signal | output_signal_i        | port    |
| output_signal | output_signal_o        | port    |
| output_signal | output_signal_o_ap_vld | port    |
| input_signal  | input_signal           | port    |
+---------------+------------------------+---------+


================================================================
== M_AXI Burst Information
================================================================

