Time resolution is 1 ps
$finish called at time : 100 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/shift_register_multiply_subtract/shift_register_multiply_subtract.srcs/sim_1/new/shift_register_multiply_subtract_tb.v" Line 60
