$date
	Wed Feb 19 02:28:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module program_counter_tb $end
$var wire 32 ! pc_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # pc_in [31:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 % pc_in [31:0] $end
$var wire 32 & pc_out [31:0] $end
$var wire 1 $ reset $end
$var reg 32 ' pc_reg [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
1$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
b1 #
b1 %
0$
#105
b1 !
b1 &
b1 '
1"
#110
0"
b10 #
b10 %
#115
b10 !
b10 &
b10 '
1"
#120
0"
b11 #
b11 %
#125
b11 !
b11 &
b11 '
1"
#130
0"
b100 #
b100 %
#135
b100 !
b100 &
b100 '
1"
#140
0"
b101 #
b101 %
#145
b101 !
b101 &
b101 '
1"
#150
0"
b110 #
b110 %
#155
b110 !
b110 &
b110 '
1"
#160
0"
b111 #
b111 %
#165
b111 !
b111 &
b111 '
1"
#170
0"
b1000 #
b1000 %
#175
b1000 !
b1000 &
b1000 '
1"
#180
0"
b1001 #
b1001 %
#185
b1001 !
b1001 &
b1001 '
1"
#190
0"
b1010 #
b1010 %
#195
b1010 !
b1010 &
b1010 '
1"
#200
0"
b1011 #
b1011 %
#205
b1011 !
b1011 &
b1011 '
1"
#210
0"
b1100 #
b1100 %
#215
b1100 !
b1100 &
b1100 '
1"
#220
0"
b1101 #
b1101 %
#225
b1101 !
b1101 &
b1101 '
1"
#230
0"
b1110 #
b1110 %
#235
b1110 !
b1110 &
b1110 '
1"
#240
0"
b1111 #
b1111 %
#245
b1111 !
b1111 &
b1111 '
1"
#250
0"
b10000 #
b10000 %
#255
b10000 !
b10000 &
b10000 '
1"
#260
0"
b10001 #
b10001 %
#265
b10001 !
b10001 &
b10001 '
1"
#270
0"
b10010 #
b10010 %
#275
b10010 !
b10010 &
b10010 '
1"
#280
0"
b10011 #
b10011 %
#285
b10011 !
b10011 &
b10011 '
1"
#290
0"
b10100 #
b10100 %
#295
b10100 !
b10100 &
b10100 '
1"
#300
0"
b10101 #
b10101 %
#305
b10101 !
b10101 &
b10101 '
1"
#310
0"
b10110 #
b10110 %
#315
b10110 !
b10110 &
b10110 '
1"
#320
0"
b10111 #
b10111 %
#325
b10111 !
b10111 &
b10111 '
1"
#330
0"
b11000 #
b11000 %
#335
b11000 !
b11000 &
b11000 '
1"
#340
0"
b11001 #
b11001 %
#345
b11001 !
b11001 &
b11001 '
1"
#350
0"
b11010 #
b11010 %
#355
b11010 !
b11010 &
b11010 '
1"
#360
0"
b11011 #
b11011 %
#365
b11011 !
b11011 &
b11011 '
1"
#370
0"
b11100 #
b11100 %
#375
b11100 !
b11100 &
b11100 '
1"
#380
0"
b11101 #
b11101 %
#385
b11101 !
b11101 &
b11101 '
1"
#390
0"
b11110 #
b11110 %
#395
b11110 !
b11110 &
b11110 '
1"
#400
0"
