{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 22:37:46 2017 " "Info: Processing started: Sat Oct 14 22:37:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "start_order " "Warning: Node \"start_order\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|output_order " "Warning: Node \"ADC0832:u1\|output_order\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "receive_order " "Warning: Node \"receive_order\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 60 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[2\] " "Warning: Node \"ADC0832:u1\|data\[2\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[6\] " "Warning: Node \"ADC0832:u1\|data\[6\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[3\] " "Warning: Node \"ADC0832:u1\|data\[3\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[5\] " "Warning: Node \"ADC0832:u1\|data\[5\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[1\] " "Warning: Node \"ADC0832:u1\|data\[1\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[7\] " "Warning: Node \"ADC0832:u1\|data\[7\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[4\] " "Warning: Node \"ADC0832:u1\|data\[4\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[0\] " "Warning: Node \"ADC0832:u1\|data\[0\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[1\] " "Warning: Node \"temp\[1\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[2\] " "Warning: Node \"temp\[2\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[3\] " "Warning: Node \"temp\[3\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[4\] " "Warning: Node \"temp\[4\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[5\] " "Warning: Node \"temp\[5\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[6\] " "Warning: Node \"temp\[6\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[7\] " "Warning: Node \"temp\[7\]\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data_input_model\[0\] " "Warning: Node \"ADC0832:u1\|data_input_model\[0\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|DI0 " "Warning: Node \"ADC0832:u1\|DI0\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data_input_model\[1\] " "Warning: Node \"ADC0832:u1\|data_input_model\[1\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|DI1 " "Warning: Node \"ADC0832:u1\|DI1\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Parallel_Data\[0\]\$latch " "Warning: Node \"Parallel_Data\[0\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Parallel_Data\[1\]\$latch " "Warning: Node \"Parallel_Data\[1\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Parallel_Data\[2\]\$latch " "Warning: Node \"Parallel_Data\[2\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Parallel_Data\[3\]\$latch " "Warning: Node \"Parallel_Data\[3\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Parallel_Data\[4\]\$latch " "Warning: Node \"Parallel_Data\[4\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Parallel_Data\[5\]\$latch " "Warning: Node \"Parallel_Data\[5\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Parallel_Data\[6\]\$latch " "Warning: Node \"Parallel_Data\[6\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Parallel_Data\[7\]\$latch " "Warning: Node \"Parallel_Data\[7\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "D\[0\]\$latch " "Warning: Node \"D\[0\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Serial_Data\[0\]\$latch " "Warning: Node \"Serial_Data\[0\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "D\[1\]\$latch " "Warning: Node \"D\[1\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Serial_Data\[1\]\$latch " "Warning: Node \"Serial_Data\[1\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "D\[2\]\$latch " "Warning: Node \"D\[2\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Serial_Data\[2\]\$latch " "Warning: Node \"Serial_Data\[2\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "D\[3\]\$latch " "Warning: Node \"D\[3\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Serial_Data\[3\]\$latch " "Warning: Node \"Serial_Data\[3\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "D\[4\]\$latch " "Warning: Node \"D\[4\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Serial_Data\[4\]\$latch " "Warning: Node \"Serial_Data\[4\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "D\[5\]\$latch " "Warning: Node \"D\[5\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Serial_Data\[5\]\$latch " "Warning: Node \"Serial_Data\[5\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "D\[6\]\$latch " "Warning: Node \"D\[6\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Serial_Data\[6\]\$latch " "Warning: Node \"Serial_Data\[6\]\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WR1\$latch " "Warning: Node \"WR1\$latch\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_1 " "Info: Assuming node \"clk_1\" is an undefined clock" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "33 " "Warning: Found 33 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "temp\[0\]~0 " "Info: Detected gated clock \"temp\[0\]~0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "temp\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_state.ADC_START " "Info: Detected ripple clock \"current_state.ADC_START\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 56 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.ADC_START" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr0~0 " "Info: Detected gated clock \"WideOr0~0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 81 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_state.IDLE " "Info: Detected ripple clock \"current_state.IDLE\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 56 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.IDLE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_state.DAC_START " "Info: Detected ripple clock \"current_state.DAC_START\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 56 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.DAC_START" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_state.DATA_RECEIVE " "Info: Detected ripple clock \"current_state.DATA_RECEIVE\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 56 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.DATA_RECEIVE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_state.DATA_CHECK " "Info: Detected ripple clock \"current_state.DATA_CHECK\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 56 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.DATA_CHECK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~3 " "Info: Detected gated clock \"Equal0~3\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/myfiles/tools/quartus91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~2 " "Info: Detected gated clock \"Equal0~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/myfiles/tools/quartus91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/myfiles/tools/quartus91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/myfiles/tools/quartus91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ADC0832:u1\|output_order~0 " "Info: Detected gated clock \"ADC0832:u1\|output_order~0\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|output_order~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr2~0 " "Info: Detected gated clock \"WideOr2~0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 81 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataB\[7\] " "Info: Detected ripple clock \"DataB\[7\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataB\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataB\[6\] " "Info: Detected ripple clock \"DataB\[6\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataB\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataB\[5\] " "Info: Detected ripple clock \"DataB\[5\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataB\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataB\[4\] " "Info: Detected ripple clock \"DataB\[4\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataB\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataB\[3\] " "Info: Detected ripple clock \"DataB\[3\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataB\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr1~0 " "Info: Detected gated clock \"WideOr1~0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 81 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataB\[2\] " "Info: Detected ripple clock \"DataB\[2\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataB\[1\] " "Info: Detected ripple clock \"DataB\[1\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataB\[0\] " "Info: Detected ripple clock \"DataB\[0\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataA\[6\] " "Info: Detected ripple clock \"DataA\[6\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataA\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataA\[7\] " "Info: Detected ripple clock \"DataA\[7\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataA\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataA\[4\] " "Info: Detected ripple clock \"DataA\[4\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataA\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataA\[5\] " "Info: Detected ripple clock \"DataA\[5\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataA\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataA\[2\] " "Info: Detected ripple clock \"DataA\[2\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataA\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataA\[3\] " "Info: Detected ripple clock \"DataA\[3\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataA\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataA\[0\] " "Info: Detected ripple clock \"DataA\[0\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataA\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataA\[1\] " "Info: Detected ripple clock \"DataA\[1\]\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataA\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.Second_DI_Receive " "Info: Detected ripple clock \"ADC0832:u1\|current_state.Second_DI_Receive\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.Second_DI_Receive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.Data_Transform " "Info: Detected ripple clock \"ADC0832:u1\|current_state.Data_Transform\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.Data_Transform" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.First_DI_Receive " "Info: Detected ripple clock \"ADC0832:u1\|current_state.First_DI_Receive\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.First_DI_Receive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_1 register ADC0832:u1\|data\[3\] register ADC0832:u1\|DO 61.16 MHz 16.35 ns Internal " "Info: Clock \"clk_1\" has Internal fmax of 61.16 MHz between source register \"ADC0832:u1\|data\[3\]\" and destination register \"ADC0832:u1\|DO\" (period= 16.35 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.459 ns + Longest register register " "Info: + Longest register to register delay is 8.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC0832:u1\|data\[3\] 1 REG LC_X12_Y6_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y6_N1; Fanout = 2; REG Node = 'ADC0832:u1\|data\[3\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC0832:u1|data[3] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.396 ns) + CELL(0.200 ns) 2.596 ns ADC0832:u1\|Mux8~3 2 COMB LC_X13_Y6_N1 1 " "Info: 2: + IC(2.396 ns) + CELL(0.200 ns) = 2.596 ns; Loc. = LC_X13_Y6_N1; Fanout = 1; COMB Node = 'ADC0832:u1\|Mux8~3'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { ADC0832:u1|data[3] ADC0832:u1|Mux8~3 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.200 ns) 3.524 ns ADC0832:u1\|Mux8~4 3 COMB LC_X13_Y6_N0 1 " "Info: 3: + IC(0.728 ns) + CELL(0.200 ns) = 3.524 ns; Loc. = LC_X13_Y6_N0; Fanout = 1; COMB Node = 'ADC0832:u1\|Mux8~4'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { ADC0832:u1|Mux8~3 ADC0832:u1|Mux8~4 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.511 ns) 5.959 ns ADC0832:u1\|Mux8~5 4 COMB LC_X14_Y7_N5 1 " "Info: 4: + IC(1.924 ns) + CELL(0.511 ns) = 5.959 ns; Loc. = LC_X14_Y7_N5; Fanout = 1; COMB Node = 'ADC0832:u1\|Mux8~5'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.435 ns" { ADC0832:u1|Mux8~4 ADC0832:u1|Mux8~5 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.591 ns) 8.459 ns ADC0832:u1\|DO 5 REG LC_X16_Y6_N6 3 " "Info: 5: + IC(1.909 ns) + CELL(0.591 ns) = 8.459 ns; Loc. = LC_X16_Y6_N6; Fanout = 3; REG Node = 'ADC0832:u1\|DO'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ADC0832:u1|Mux8~5 ADC0832:u1|DO } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 17.76 % ) " "Info: Total cell delay = 1.502 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.957 ns ( 82.24 % ) " "Info: Total interconnect delay = 6.957 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.459 ns" { ADC0832:u1|data[3] ADC0832:u1|Mux8~3 ADC0832:u1|Mux8~4 ADC0832:u1|Mux8~5 ADC0832:u1|DO } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.459 ns" { ADC0832:u1|data[3] {} ADC0832:u1|Mux8~3 {} ADC0832:u1|Mux8~4 {} ADC0832:u1|Mux8~5 {} ADC0832:u1|DO {} } { 0.000ns 2.396ns 0.728ns 1.924ns 1.909ns } { 0.000ns 0.200ns 0.200ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.558 ns - Smallest " "Info: - Smallest clock skew is -7.558 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 3.953 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_1\" to destination register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_1 1 CLK PIN_J6 128 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 128; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns ADC0832:u1\|DO 2 REG LC_X16_Y6_N6 3 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X16_Y6_N6; Fanout = 3; REG Node = 'ADC0832:u1\|DO'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk_1 ADC0832:u1|DO } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_1 ADC0832:u1|DO } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|DO {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 11.511 ns - Longest register " "Info: - Longest clock path from clock \"clk_1\" to source register is 11.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_1 1 CLK PIN_J6 128 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 128; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(1.294 ns) 4.329 ns ADC0832:u1\|current_state.Data_Transform 2 REG LC_X11_Y12_N0 11 " "Info: 2: + IC(1.872 ns) + CELL(1.294 ns) = 4.329 ns; Loc. = LC_X11_Y12_N0; Fanout = 11; REG Node = 'ADC0832:u1\|current_state.Data_Transform'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { clk_1 ADC0832:u1|current_state.Data_Transform } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.982 ns) + CELL(0.200 ns) 11.511 ns ADC0832:u1\|data\[3\] 3 REG LC_X12_Y6_N1 2 " "Info: 3: + IC(6.982 ns) + CELL(0.200 ns) = 11.511 ns; Loc. = LC_X12_Y6_N1; Fanout = 2; REG Node = 'ADC0832:u1\|data\[3\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "7.182 ns" { ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[3] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.657 ns ( 23.08 % ) " "Info: Total cell delay = 2.657 ns ( 23.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.854 ns ( 76.92 % ) " "Info: Total interconnect delay = 8.854 ns ( 76.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "11.511 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "11.511 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[3] {} } { 0.000ns 0.000ns 1.872ns 6.982ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_1 ADC0832:u1|DO } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|DO {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "11.511 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "11.511 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[3] {} } { 0.000ns 0.000ns 1.872ns 6.982ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.459 ns" { ADC0832:u1|data[3] ADC0832:u1|Mux8~3 ADC0832:u1|Mux8~4 ADC0832:u1|Mux8~5 ADC0832:u1|DO } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.459 ns" { ADC0832:u1|data[3] {} ADC0832:u1|Mux8~3 {} ADC0832:u1|Mux8~4 {} ADC0832:u1|Mux8~5 {} ADC0832:u1|DO {} } { 0.000ns 2.396ns 0.728ns 1.924ns 1.909ns } { 0.000ns 0.200ns 0.200ns 0.511ns 0.591ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_1 ADC0832:u1|DO } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|DO {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "11.511 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "11.511 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[3] {} } { 0.000ns 0.000ns 1.872ns 6.982ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_1 21 " "Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock \"clk_1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DataA\[7\] temp\[7\] clk_1 6.212 ns " "Info: Found hold time violation between source  pin or register \"DataA\[7\]\" and destination pin or register \"temp\[7\]\" for clock \"clk_1\" (Hold time is 6.212 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.787 ns + Largest " "Info: + Largest clock skew is 8.787 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 12.740 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to destination register is 12.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_1 1 CLK PIN_J6 128 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 128; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(1.294 ns) 4.329 ns DataB\[7\] 2 REG LC_X20_Y8_N5 3 " "Info: 2: + IC(1.872 ns) + CELL(1.294 ns) = 4.329 ns; Loc. = LC_X20_Y8_N5; Fanout = 3; REG Node = 'DataB\[7\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { clk_1 DataB[7] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.914 ns) 6.166 ns Equal0~3 3 COMB LC_X20_Y8_N2 1 " "Info: 3: + IC(0.923 ns) + CELL(0.914 ns) = 6.166 ns; Loc. = LC_X20_Y8_N2; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.837 ns" { DataB[7] Equal0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/myfiles/tools/quartus91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.740 ns) 8.782 ns Equal0~4 4 COMB LC_X20_Y6_N0 9 " "Info: 4: + IC(1.876 ns) + CELL(0.740 ns) = 8.782 ns; Loc. = LC_X20_Y6_N0; Fanout = 9; COMB Node = 'Equal0~4'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/myfiles/tools/quartus91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.511 ns) 10.066 ns temp\[0\]~0 5 COMB LC_X20_Y6_N5 7 " "Info: 5: + IC(0.773 ns) + CELL(0.511 ns) = 10.066 ns; Loc. = LC_X20_Y6_N5; Fanout = 7; COMB Node = 'temp\[0\]~0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { Equal0~4 temp[0]~0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(0.740 ns) 12.740 ns temp\[7\] 6 REG LC_X20_Y8_N9 2 " "Info: 6: + IC(1.934 ns) + CELL(0.740 ns) = 12.740 ns; Loc. = LC_X20_Y8_N9; Fanout = 2; REG Node = 'temp\[7\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { temp[0]~0 temp[7] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.362 ns ( 42.09 % ) " "Info: Total cell delay = 5.362 ns ( 42.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.378 ns ( 57.91 % ) " "Info: Total interconnect delay = 7.378 ns ( 57.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "12.740 ns" { clk_1 DataB[7] Equal0~3 Equal0~4 temp[0]~0 temp[7] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "12.740 ns" { clk_1 {} clk_1~combout {} DataB[7] {} Equal0~3 {} Equal0~4 {} temp[0]~0 {} temp[7] {} } { 0.000ns 0.000ns 1.872ns 0.923ns 1.876ns 0.773ns 1.934ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.511ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 3.953 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1\" to source register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_1 1 CLK PIN_J6 128 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 128; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns DataA\[7\] 2 REG LC_X20_Y8_N3 3 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X20_Y8_N3; Fanout = 3; REG Node = 'DataA\[7\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk_1 DataA[7] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_1 DataA[7] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_1 {} clk_1~combout {} DataA[7] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "12.740 ns" { clk_1 DataB[7] Equal0~3 Equal0~4 temp[0]~0 temp[7] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "12.740 ns" { clk_1 {} clk_1~combout {} DataB[7] {} Equal0~3 {} Equal0~4 {} temp[0]~0 {} temp[7] {} } { 0.000ns 0.000ns 1.872ns 0.923ns 1.876ns 0.773ns 1.934ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.511ns 0.740ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_1 DataA[7] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_1 {} clk_1~combout {} DataA[7] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.199 ns - Shortest register register " "Info: - Shortest register to register delay is 2.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DataA\[7\] 1 REG LC_X20_Y8_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y8_N3; Fanout = 3; REG Node = 'DataA\[7\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA[7] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.914 ns) 2.199 ns temp\[7\] 2 REG LC_X20_Y8_N9 2 " "Info: 2: + IC(1.285 ns) + CELL(0.914 ns) = 2.199 ns; Loc. = LC_X20_Y8_N9; Fanout = 2; REG Node = 'temp\[7\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { DataA[7] temp[7] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.914 ns ( 41.56 % ) " "Info: Total cell delay = 0.914 ns ( 41.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.285 ns ( 58.44 % ) " "Info: Total interconnect delay = 1.285 ns ( 58.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { DataA[7] temp[7] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.199 ns" { DataA[7] {} temp[7] {} } { 0.000ns 1.285ns } { 0.000ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "12.740 ns" { clk_1 DataB[7] Equal0~3 Equal0~4 temp[0]~0 temp[7] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "12.740 ns" { clk_1 {} clk_1~combout {} DataB[7] {} Equal0~3 {} Equal0~4 {} temp[0]~0 {} temp[7] {} } { 0.000ns 0.000ns 1.872ns 0.923ns 1.876ns 0.773ns 1.934ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.511ns 0.740ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_1 DataA[7] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_1 {} clk_1~combout {} DataA[7] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { DataA[7] temp[7] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.199 ns" { DataA[7] {} temp[7] {} } { 0.000ns 1.285ns } { 0.000ns 0.914ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ADC0832:u1\|data\[5\] CH1_1\[2\] clk_1 2.659 ns register " "Info: tsu for register \"ADC0832:u1\|data\[5\]\" (data pin = \"CH1_1\[2\]\", clock pin = \"clk_1\") is 2.659 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.386 ns + Longest pin register " "Info: + Longest pin to register delay is 12.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CH1_1\[2\] 1 PIN PIN_L4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_L4; Fanout = 2; PIN Node = 'CH1_1\[2\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[2] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.185 ns) + CELL(0.511 ns) 4.828 ns ADC0832:u1\|Add0~59 2 COMB LC_X12_Y6_N5 3 " "Info: 2: + IC(3.185 ns) + CELL(0.511 ns) = 4.828 ns; Loc. = LC_X12_Y6_N5; Fanout = 3; COMB Node = 'ADC0832:u1\|Add0~59'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.696 ns" { CH1_1[2] ADC0832:u1|Add0~59 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.747 ns) 7.374 ns ADC0832:u1\|Add0~11 3 COMB LC_X14_Y6_N2 2 " "Info: 3: + IC(1.799 ns) + CELL(0.747 ns) = 7.374 ns; Loc. = LC_X14_Y6_N2; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~11'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { ADC0832:u1|Add0~59 ADC0832:u1|Add0~11 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.497 ns ADC0832:u1\|Add0~25 4 COMB LC_X14_Y6_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 7.497 ns; Loc. = LC_X14_Y6_N3; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~25'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ADC0832:u1|Add0~11 ADC0832:u1|Add0~25 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 7.758 ns ADC0832:u1\|Add0~46 5 COMB LC_X14_Y6_N4 3 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 7.758 ns; Loc. = LC_X14_Y6_N4; Fanout = 3; COMB Node = 'ADC0832:u1\|Add0~46'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { ADC0832:u1|Add0~25 ADC0832:u1|Add0~46 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 8.733 ns ADC0832:u1\|Add0~30 6 COMB LC_X14_Y6_N5 1 " "Info: 6: + IC(0.000 ns) + CELL(0.975 ns) = 8.733 ns; Loc. = LC_X14_Y6_N5; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~30'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { ADC0832:u1|Add0~46 ADC0832:u1|Add0~30 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.200 ns) 10.107 ns ADC0832:u1\|Add0~35 7 COMB LC_X15_Y6_N9 1 " "Info: 7: + IC(1.174 ns) + CELL(0.200 ns) = 10.107 ns; Loc. = LC_X15_Y6_N9; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~35'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { ADC0832:u1|Add0~30 ADC0832:u1|Add0~35 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.511 ns) 12.386 ns ADC0832:u1\|data\[5\] 8 REG LC_X13_Y6_N3 2 " "Info: 8: + IC(1.768 ns) + CELL(0.511 ns) = 12.386 ns; Loc. = LC_X13_Y6_N3; Fanout = 2; REG Node = 'ADC0832:u1\|data\[5\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { ADC0832:u1|Add0~35 ADC0832:u1|data[5] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.460 ns ( 36.01 % ) " "Info: Total cell delay = 4.460 ns ( 36.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.926 ns ( 63.99 % ) " "Info: Total interconnect delay = 7.926 ns ( 63.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "12.386 ns" { CH1_1[2] ADC0832:u1|Add0~59 ADC0832:u1|Add0~11 ADC0832:u1|Add0~25 ADC0832:u1|Add0~46 ADC0832:u1|Add0~30 ADC0832:u1|Add0~35 ADC0832:u1|data[5] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "12.386 ns" { CH1_1[2] {} CH1_1[2]~combout {} ADC0832:u1|Add0~59 {} ADC0832:u1|Add0~11 {} ADC0832:u1|Add0~25 {} ADC0832:u1|Add0~46 {} ADC0832:u1|Add0~30 {} ADC0832:u1|Add0~35 {} ADC0832:u1|data[5] {} } { 0.000ns 0.000ns 3.185ns 1.799ns 0.000ns 0.000ns 0.000ns 1.174ns 1.768ns } { 0.000ns 1.132ns 0.511ns 0.747ns 0.123ns 0.261ns 0.975ns 0.200ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.833 ns + " "Info: + Micro setup delay of destination is 1.833 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 11.560 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1\" to destination register is 11.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_1 1 CLK PIN_J6 128 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 128; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(1.294 ns) 4.329 ns ADC0832:u1\|current_state.Data_Transform 2 REG LC_X11_Y12_N0 11 " "Info: 2: + IC(1.872 ns) + CELL(1.294 ns) = 4.329 ns; Loc. = LC_X11_Y12_N0; Fanout = 11; REG Node = 'ADC0832:u1\|current_state.Data_Transform'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { clk_1 ADC0832:u1|current_state.Data_Transform } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.031 ns) + CELL(0.200 ns) 11.560 ns ADC0832:u1\|data\[5\] 3 REG LC_X13_Y6_N3 2 " "Info: 3: + IC(7.031 ns) + CELL(0.200 ns) = 11.560 ns; Loc. = LC_X13_Y6_N3; Fanout = 2; REG Node = 'ADC0832:u1\|data\[5\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "7.231 ns" { ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[5] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.657 ns ( 22.98 % ) " "Info: Total cell delay = 2.657 ns ( 22.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.903 ns ( 77.02 % ) " "Info: Total interconnect delay = 8.903 ns ( 77.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "11.560 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[5] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "11.560 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[5] {} } { 0.000ns 0.000ns 1.872ns 7.031ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "12.386 ns" { CH1_1[2] ADC0832:u1|Add0~59 ADC0832:u1|Add0~11 ADC0832:u1|Add0~25 ADC0832:u1|Add0~46 ADC0832:u1|Add0~30 ADC0832:u1|Add0~35 ADC0832:u1|data[5] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "12.386 ns" { CH1_1[2] {} CH1_1[2]~combout {} ADC0832:u1|Add0~59 {} ADC0832:u1|Add0~11 {} ADC0832:u1|Add0~25 {} ADC0832:u1|Add0~46 {} ADC0832:u1|Add0~30 {} ADC0832:u1|Add0~35 {} ADC0832:u1|data[5] {} } { 0.000ns 0.000ns 3.185ns 1.799ns 0.000ns 0.000ns 0.000ns 1.174ns 1.768ns } { 0.000ns 1.132ns 0.511ns 0.747ns 0.123ns 0.261ns 0.975ns 0.200ns 0.511ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "11.560 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[5] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "11.560 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[5] {} } { 0.000ns 0.000ns 1.872ns 7.031ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_1 Parallel_Data\[28\] Parallel_Data\[7\]\$latch 15.826 ns register " "Info: tco from clock \"clk_1\" to destination pin \"Parallel_Data\[28\]\" through register \"Parallel_Data\[7\]\$latch\" is 15.826 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 10.340 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to source register is 10.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_1 1 CLK PIN_J6 128 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 128; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(1.294 ns) 4.329 ns current_state.DATA_CHECK 2 REG LC_X12_Y7_N3 17 " "Info: 2: + IC(1.872 ns) + CELL(1.294 ns) = 4.329 ns; Loc. = LC_X12_Y7_N3; Fanout = 17; REG Node = 'current_state.DATA_CHECK'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { clk_1 current_state.DATA_CHECK } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.811 ns) + CELL(0.200 ns) 10.340 ns Parallel_Data\[7\]\$latch 3 REG LC_X8_Y4_N9 25 " "Info: 3: + IC(5.811 ns) + CELL(0.200 ns) = 10.340 ns; Loc. = LC_X8_Y4_N9; Fanout = 25; REG Node = 'Parallel_Data\[7\]\$latch'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.011 ns" { current_state.DATA_CHECK Parallel_Data[7]$latch } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.657 ns ( 25.70 % ) " "Info: Total cell delay = 2.657 ns ( 25.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.683 ns ( 74.30 % ) " "Info: Total interconnect delay = 7.683 ns ( 74.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "10.340 ns" { clk_1 current_state.DATA_CHECK Parallel_Data[7]$latch } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "10.340 ns" { clk_1 {} clk_1~combout {} current_state.DATA_CHECK {} Parallel_Data[7]$latch {} } { 0.000ns 0.000ns 1.872ns 5.811ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.486 ns + Longest register pin " "Info: + Longest register to pin delay is 5.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Parallel_Data\[7\]\$latch 1 REG LC_X8_Y4_N9 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y4_N9; Fanout = 25; REG Node = 'Parallel_Data\[7\]\$latch'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[7]$latch } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.164 ns) + CELL(2.322 ns) 5.486 ns Parallel_Data\[28\] 2 PIN PIN_N5 0 " "Info: 2: + IC(3.164 ns) + CELL(2.322 ns) = 5.486 ns; Loc. = PIN_N5; Fanout = 0; PIN Node = 'Parallel_Data\[28\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "5.486 ns" { Parallel_Data[7]$latch Parallel_Data[28] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 42.33 % ) " "Info: Total cell delay = 2.322 ns ( 42.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.164 ns ( 57.67 % ) " "Info: Total interconnect delay = 3.164 ns ( 57.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "5.486 ns" { Parallel_Data[7]$latch Parallel_Data[28] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "5.486 ns" { Parallel_Data[7]$latch {} Parallel_Data[28] {} } { 0.000ns 3.164ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "10.340 ns" { clk_1 current_state.DATA_CHECK Parallel_Data[7]$latch } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "10.340 ns" { clk_1 {} clk_1~combout {} current_state.DATA_CHECK {} Parallel_Data[7]$latch {} } { 0.000ns 0.000ns 1.872ns 5.811ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "5.486 ns" { Parallel_Data[7]$latch Parallel_Data[28] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "5.486 ns" { Parallel_Data[7]$latch {} Parallel_Data[28] {} } { 0.000ns 3.164ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ADC0832:u1\|data\[3\] CH1_1\[3\] clk_1 5.132 ns register " "Info: th for register \"ADC0832:u1\|data\[3\]\" (data pin = \"CH1_1\[3\]\", clock pin = \"clk_1\") is 5.132 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 11.511 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to destination register is 11.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_1 1 CLK PIN_J6 128 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 128; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(1.294 ns) 4.329 ns ADC0832:u1\|current_state.Data_Transform 2 REG LC_X11_Y12_N0 11 " "Info: 2: + IC(1.872 ns) + CELL(1.294 ns) = 4.329 ns; Loc. = LC_X11_Y12_N0; Fanout = 11; REG Node = 'ADC0832:u1\|current_state.Data_Transform'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { clk_1 ADC0832:u1|current_state.Data_Transform } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.982 ns) + CELL(0.200 ns) 11.511 ns ADC0832:u1\|data\[3\] 3 REG LC_X12_Y6_N1 2 " "Info: 3: + IC(6.982 ns) + CELL(0.200 ns) = 11.511 ns; Loc. = LC_X12_Y6_N1; Fanout = 2; REG Node = 'ADC0832:u1\|data\[3\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "7.182 ns" { ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[3] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.657 ns ( 23.08 % ) " "Info: Total cell delay = 2.657 ns ( 23.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.854 ns ( 76.92 % ) " "Info: Total interconnect delay = 8.854 ns ( 76.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "11.511 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "11.511 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[3] {} } { 0.000ns 0.000ns 1.872ns 6.982ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.379 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CH1_1\[3\] 1 PIN PIN_N10 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_N10; Fanout = 2; PIN Node = 'CH1_1\[3\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[3] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.173 ns) + CELL(0.200 ns) 3.505 ns ADC0832:u1\|Add0~22 2 COMB LC_X12_Y6_N7 1 " "Info: 2: + IC(2.173 ns) + CELL(0.200 ns) = 3.505 ns; Loc. = LC_X12_Y6_N7; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~22'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { CH1_1[3] ADC0832:u1|Add0~22 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.511 ns) 4.772 ns ADC0832:u1\|Add0~28 3 COMB LC_X12_Y6_N8 1 " "Info: 3: + IC(0.756 ns) + CELL(0.511 ns) = 4.772 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~28'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { ADC0832:u1|Add0~22 ADC0832:u1|Add0~28 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.914 ns) 6.379 ns ADC0832:u1\|data\[3\] 4 REG LC_X12_Y6_N1 2 " "Info: 4: + IC(0.693 ns) + CELL(0.914 ns) = 6.379 ns; Loc. = LC_X12_Y6_N1; Fanout = 2; REG Node = 'ADC0832:u1\|data\[3\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { ADC0832:u1|Add0~28 ADC0832:u1|data[3] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.757 ns ( 43.22 % ) " "Info: Total cell delay = 2.757 ns ( 43.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.622 ns ( 56.78 % ) " "Info: Total interconnect delay = 3.622 ns ( 56.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.379 ns" { CH1_1[3] ADC0832:u1|Add0~22 ADC0832:u1|Add0~28 ADC0832:u1|data[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.379 ns" { CH1_1[3] {} CH1_1[3]~combout {} ADC0832:u1|Add0~22 {} ADC0832:u1|Add0~28 {} ADC0832:u1|data[3] {} } { 0.000ns 0.000ns 2.173ns 0.756ns 0.693ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "11.511 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "11.511 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[3] {} } { 0.000ns 0.000ns 1.872ns 6.982ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.379 ns" { CH1_1[3] ADC0832:u1|Add0~22 ADC0832:u1|Add0~28 ADC0832:u1|data[3] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.379 ns" { CH1_1[3] {} CH1_1[3]~combout {} ADC0832:u1|Add0~22 {} ADC0832:u1|Add0~28 {} ADC0832:u1|data[3] {} } { 0.000ns 0.000ns 2.173ns 0.756ns 0.693ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.914ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 49 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 22:37:47 2017 " "Info: Processing ended: Sat Oct 14 22:37:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
