INFO: VHDL library search path for library "xil_defaultlib" is now "/home/alisoukarieh/Documents/ProjetCodesign/build/spectrum_analyzer_avnet_zedboard/xsim-hw_emu/build/build/xsim/xsim.dir/xil_defaultlib" (VHDL-1505)
INFO: The Verilog library search path for library "xil_defaultlib" is now "/home/alisoukarieh/Documents/ProjetCodesign/build/spectrum_analyzer_avnet_zedboard/xsim-hw_emu/build/build/xsim/xsim.dir/xil_defaultlib" (VERI-1509)
Multi-threading is on. Using 14 slave threads.
Running compilation flow/proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/tps/lnx64/gcc-6.2.0/bin/g++  -fPIC -c -Wa,-W -fPIC -m64 -B/proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/tps/lnx64/gcc-6.2.0/bin/../../binutils-2.37/bin/ -DBOOST_SYSTEM_NO_DEPRECATED -I../../ip/design_1_processing_system7_0_0/sim_tlm -I../../ip/design_1_processing_system7_0_0/sim -I/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0 -I/tools/Xilinx/Vivado/2022.2/data/xsim/ip/xtlm/include -I/tools/Xilinx/Vivado/2022.2/data/xsim/ip/remote_port_sc_v4/include -I/tools/Xilinx/Vivado/2022.2/data/xsim/ip/remote_port_c_v4/include -I/tools/Xilinx/Vivado/2022.2/data/xsim/ip/common_cpp_v1_0/include    -I"/tools/Xilinx/Vivado/2022.2/data/xsim/include" -I"/tools/Xilinx/Vivado/2022.2/data/xsim/systemc" "../../ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.cpp" -o "xsim.dir/xil_defaultlib/xsc/design_1_processing_system7_0_0.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
/proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/tps/lnx64/gcc-6.2.0/bin/g++  -fPIC -c -Wa,-W -fPIC -m64 -B/proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/tps/lnx64/gcc-6.2.0/bin/../../binutils-2.37/bin/ -DBOOST_SYSTEM_NO_DEPRECATED -I../../ip/design_1_processing_system7_0_0/sim_tlm -I../../ip/design_1_processing_system7_0_0/sim -I/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0 -I/tools/Xilinx/Vivado/2022.2/data/xsim/ip/xtlm/include -I/tools/Xilinx/Vivado/2022.2/data/xsim/ip/remote_port_sc_v4/include -I/tools/Xilinx/Vivado/2022.2/data/xsim/ip/remote_port_c_v4/include -I/tools/Xilinx/Vivado/2022.2/data/xsim/ip/common_cpp_v1_0/include    -I"/tools/Xilinx/Vivado/2022.2/data/xsim/include" -I"/tools/Xilinx/Vivado/2022.2/data/xsim/systemc" "../../ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0_sc.cpp" -o "xsim.dir/xil_defaultlib/xsc/design_1_processing_system7_0_0_sc.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
/proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/tps/lnx64/gcc-6.2.0/bin/g++  -fPIC -c -Wa,-W -fPIC -m64 -B/proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/tps/lnx64/gcc-6.2.0/bin/../../binutils-2.37/bin/ -DBOOST_SYSTEM_NO_DEPRECATED -I../../ip/design_1_processing_system7_0_0/sim_tlm -I../../ip/design_1_processing_system7_0_0/sim -I/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0 -I/tools/Xilinx/Vivado/2022.2/data/xsim/ip/xtlm/include -I/tools/Xilinx/Vivado/2022.2/data/xsim/ip/remote_port_sc_v4/include -I/tools/Xilinx/Vivado/2022.2/data/xsim/ip/remote_port_c_v4/include -I/tools/Xilinx/Vivado/2022.2/data/xsim/ip/common_cpp_v1_0/include    -I"/tools/Xilinx/Vivado/2022.2/data/xsim/include" -I"/tools/Xilinx/Vivado/2022.2/data/xsim/systemc" "../../ip/design_1_processing_system7_0_0/sim_tlm/processing_system7_v5_5_tlm.cpp" -o "xsim.dir/xil_defaultlib/xsc/processing_system7_v5_5_tlm.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
Done compilation