

================================================================
== Vivado HLS Report for 'openhab_controls'
================================================================
* Date:           Fri Mar 26 14:32:32 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        openhab_controls
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.691 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|       41| 0.410 us | 0.410 us |   41|   41|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       40|       40|         2|          -|          -|    20|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !58"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !64"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !68"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_user_V), !map !72"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !76"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_id_V), !map !80"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_dest_V), !map !84"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !88"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !92"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !96"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_user_V), !map !100"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !104"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_id_V), !map !108"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_dest_V), !map !112"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([20 x i32]* %thresholds_V), !map !116"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([20 x i32]* %outData_V), !map !122"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @openhab_controls_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([20 x i32]* %thresholds_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core.cpp:11]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([20 x i32]* %outData_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core.cpp:12]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i1* %inStream_V_user_V, i1* %inStream_V_last_V, i1* %inStream_V_id_V, i1* %inStream_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core.cpp:13]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i1* %outStream_V_user_V, i1* %outStream_V_last_V, i1* %outStream_V_id_V, i1* %outStream_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core.cpp:14]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.75ns)   --->   "br label %1" [core.cpp:16]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Eb.exit ]"   --->   Operation 26 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.87ns)   --->   "%icmp_ln16 = icmp eq i5 %i_0, -12" [core.cpp:16]   --->   Operation 27 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.87ns)   --->   "%i = add i5 %i_0, 1" [core.cpp:16]   --->   Operation 29 'add' 'i' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %2, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Eb.exit" [core.cpp:16]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_2 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i1* %inStream_V_user_V, i1* %inStream_V_last_V, i1* %inStream_V_id_V, i1* %inStream_V_dest_V)" [core.cpp:18]   --->   Operation 31 'read' 'empty_2' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_2, 0" [core.cpp:18]   --->   Operation 32 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_2, 1" [core.cpp:18]   --->   Operation 33 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_2, 2" [core.cpp:18]   --->   Operation 34 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_2, 3" [core.cpp:18]   --->   Operation 35 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_2, 4" [core.cpp:18]   --->   Operation 36 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_2, 5" [core.cpp:18]   --->   Operation 37 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_2, 6" [core.cpp:18]   --->   Operation 38 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %i_0 to i64" [core.cpp:26]   --->   Operation 39 'zext' 'zext_ln26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%thresholds_V_addr = getelementptr [20 x i32]* %thresholds_V, i64 0, i64 %zext_ln26" [core.cpp:26]   --->   Operation 40 'getelementptr' 'thresholds_V_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.79ns)   --->   "%thresholds_V_load = load i32* %thresholds_V_addr, align 4" [core.cpp:26]   --->   Operation 41 'load' 'thresholds_V_load' <Predicate = (!icmp_ln16)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 42 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i1* %outStream_V_user_V, i1* %outStream_V_last_V, i1* %outStream_V_id_V, i1* %outStream_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [core.cpp:37]   --->   Operation 42 'write' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [core.cpp:39]   --->   Operation 43 'ret' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 44 [1/2] (0.79ns)   --->   "%thresholds_V_load = load i32* %thresholds_V_addr, align 4" [core.cpp:26]   --->   Operation 44 'load' 'thresholds_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 45 [1/1] (1.11ns)   --->   "%signbit = icmp slt i32 %tmp_data_V, %thresholds_V_load" [core.cpp:26]   --->   Operation 45 'icmp' 'signbit' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 %signbit, i16 0)" [core.cpp:26]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i17 %shl_ln to i32" [core.cpp:26]   --->   Operation 47 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%outData_V_addr = getelementptr [20 x i32]* %outData_V, i64 0, i64 %zext_ln26" [core.cpp:26]   --->   Operation 48 'getelementptr' 'outData_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.79ns)   --->   "store i32 %zext_ln728, i32* %outData_V_addr, align 4" [core.cpp:26]   --->   Operation 49 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 50 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i1* %outStream_V_user_V, i1* %outStream_V_last_V, i1* %outStream_V_id_V, i1* %outStream_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [core.cpp:37]   --->   Operation 50 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [core.cpp:16]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ thresholds_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ outData_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
spectopmodule_ln0  (spectopmodule    ) [ 0000]
specinterface_ln11 (specinterface    ) [ 0000]
specinterface_ln12 (specinterface    ) [ 0000]
specinterface_ln13 (specinterface    ) [ 0000]
specinterface_ln14 (specinterface    ) [ 0000]
br_ln16            (br               ) [ 0111]
i_0                (phi              ) [ 0010]
icmp_ln16          (icmp             ) [ 0011]
empty              (speclooptripcount) [ 0000]
i                  (add              ) [ 0111]
br_ln16            (br               ) [ 0000]
empty_2            (read             ) [ 0000]
tmp_data_V         (extractvalue     ) [ 0001]
tmp_keep_V         (extractvalue     ) [ 0001]
tmp_strb_V         (extractvalue     ) [ 0001]
tmp_user_V         (extractvalue     ) [ 0001]
tmp_last_V         (extractvalue     ) [ 0001]
tmp_id_V           (extractvalue     ) [ 0001]
tmp_dest_V         (extractvalue     ) [ 0001]
zext_ln26          (zext             ) [ 0001]
thresholds_V_addr  (getelementptr    ) [ 0001]
ret_ln39           (ret              ) [ 0000]
thresholds_V_load  (load             ) [ 0000]
signbit            (icmp             ) [ 0000]
shl_ln             (bitconcatenate   ) [ 0000]
zext_ln728         (zext             ) [ 0000]
outData_V_addr     (getelementptr    ) [ 0000]
store_ln26         (store            ) [ 0000]
write_ln37         (write            ) [ 0000]
br_ln16            (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="thresholds_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresholds_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="outData_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="openhab_controls_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="empty_2_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="44" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="0" index="3" bw="4" slack="0"/>
<pin id="77" dir="0" index="4" bw="1" slack="0"/>
<pin id="78" dir="0" index="5" bw="1" slack="0"/>
<pin id="79" dir="0" index="6" bw="1" slack="0"/>
<pin id="80" dir="0" index="7" bw="1" slack="0"/>
<pin id="81" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="0" index="3" bw="4" slack="0"/>
<pin id="95" dir="0" index="4" bw="1" slack="0"/>
<pin id="96" dir="0" index="5" bw="1" slack="0"/>
<pin id="97" dir="0" index="6" bw="1" slack="0"/>
<pin id="98" dir="0" index="7" bw="1" slack="0"/>
<pin id="99" dir="0" index="8" bw="32" slack="0"/>
<pin id="100" dir="0" index="9" bw="4" slack="0"/>
<pin id="101" dir="0" index="10" bw="4" slack="0"/>
<pin id="102" dir="0" index="11" bw="1" slack="0"/>
<pin id="103" dir="0" index="12" bw="1" slack="0"/>
<pin id="104" dir="0" index="13" bw="1" slack="0"/>
<pin id="105" dir="0" index="14" bw="1" slack="0"/>
<pin id="106" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="thresholds_V_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresholds_V_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thresholds_V_load/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="outData_V_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="5" slack="1"/>
<pin id="132" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outData_V_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln26_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_0_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="1"/>
<pin id="143" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_0_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln16_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="5" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_data_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="44" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_keep_V_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="44" slack="0"/>
<pin id="171" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_strb_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="44" slack="0"/>
<pin id="176" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_user_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="44" slack="0"/>
<pin id="181" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_last_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="44" slack="0"/>
<pin id="186" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_id_V_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="44" slack="0"/>
<pin id="191" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_dest_V_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="44" slack="0"/>
<pin id="196" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln26_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="signbit_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="signbit/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="shl_ln_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="17" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln728_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="17" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="i_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="230" class="1005" name="tmp_data_V_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_keep_V_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="1"/>
<pin id="238" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="241" class="1005" name="tmp_strb_V_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="1"/>
<pin id="243" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_user_V_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_last_V_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_id_V_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_dest_V_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="266" class="1005" name="zext_ln26_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="271" class="1005" name="thresholds_V_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="1"/>
<pin id="273" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="thresholds_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="62" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="72" pin=5"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="72" pin=6"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="72" pin=7"/></net>

<net id="107"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="64" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="64" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="145" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="145" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="60" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="72" pin="8"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="90" pin=8"/></net>

<net id="172"><net_src comp="72" pin="8"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="90" pin=9"/></net>

<net id="177"><net_src comp="72" pin="8"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="90" pin=10"/></net>

<net id="182"><net_src comp="72" pin="8"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="90" pin=11"/></net>

<net id="187"><net_src comp="72" pin="8"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="90" pin=12"/></net>

<net id="192"><net_src comp="72" pin="8"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="90" pin=13"/></net>

<net id="197"><net_src comp="72" pin="8"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="90" pin=14"/></net>

<net id="202"><net_src comp="145" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="208"><net_src comp="122" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="68" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="204" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="70" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="228"><net_src comp="158" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="233"><net_src comp="164" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="90" pin=8"/></net>

<net id="239"><net_src comp="169" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="90" pin=9"/></net>

<net id="244"><net_src comp="174" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="90" pin=10"/></net>

<net id="249"><net_src comp="179" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="90" pin=11"/></net>

<net id="254"><net_src comp="184" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="90" pin=12"/></net>

<net id="259"><net_src comp="189" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="90" pin=13"/></net>

<net id="264"><net_src comp="194" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="90" pin=14"/></net>

<net id="269"><net_src comp="199" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="274"><net_src comp="115" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="122" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {3 }
	Port: outStream_V_keep_V | {3 }
	Port: outStream_V_strb_V | {3 }
	Port: outStream_V_user_V | {3 }
	Port: outStream_V_last_V | {3 }
	Port: outStream_V_id_V | {3 }
	Port: outStream_V_dest_V | {3 }
	Port: outData_V | {3 }
 - Input state : 
	Port: openhab_controls : inStream_V_data_V | {2 }
	Port: openhab_controls : inStream_V_keep_V | {2 }
	Port: openhab_controls : inStream_V_strb_V | {2 }
	Port: openhab_controls : inStream_V_user_V | {2 }
	Port: openhab_controls : inStream_V_last_V | {2 }
	Port: openhab_controls : inStream_V_id_V | {2 }
	Port: openhab_controls : inStream_V_dest_V | {2 }
	Port: openhab_controls : thresholds_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln16 : 1
		i : 1
		br_ln16 : 2
		zext_ln26 : 1
		thresholds_V_addr : 2
		thresholds_V_load : 3
		write_ln37 : 1
	State 3
		signbit : 1
		shl_ln : 2
		zext_ln728 : 3
		store_ln26 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln16_fu_152  |    0    |    11   |
|          |   signbit_fu_204   |    0    |    20   |
|----------|--------------------|---------|---------|
|    add   |      i_fu_158      |    0    |    15   |
|----------|--------------------|---------|---------|
|   read   | empty_2_read_fu_72 |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_90  |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  tmp_data_V_fu_164 |    0    |    0    |
|          |  tmp_keep_V_fu_169 |    0    |    0    |
|          |  tmp_strb_V_fu_174 |    0    |    0    |
|extractvalue|  tmp_user_V_fu_179 |    0    |    0    |
|          |  tmp_last_V_fu_184 |    0    |    0    |
|          |   tmp_id_V_fu_189  |    0    |    0    |
|          |  tmp_dest_V_fu_194 |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln26_fu_199  |    0    |    0    |
|          |  zext_ln728_fu_217 |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_209   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    46   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_0_reg_141       |    5   |
|        i_reg_225        |    5   |
|thresholds_V_addr_reg_271|    5   |
|    tmp_data_V_reg_230   |   32   |
|    tmp_dest_V_reg_261   |    1   |
|     tmp_id_V_reg_256    |    1   |
|    tmp_keep_V_reg_236   |    4   |
|    tmp_last_V_reg_251   |    1   |
|    tmp_strb_V_reg_241   |    4   |
|    tmp_user_V_reg_246   |    1   |
|    zext_ln26_reg_266    |   64   |
+-------------------------+--------+
|          Total          |   123  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_90  |  p8  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_90  |  p9  |   2  |   4  |    8   ||    9    |
|  grp_write_fu_90  |  p10 |   2  |   4  |    8   ||    9    |
|  grp_write_fu_90  |  p11 |   2  |   1  |    2   ||    9    |
|  grp_write_fu_90  |  p12 |   2  |   1  |    2   ||    9    |
|  grp_write_fu_90  |  p13 |   2  |   1  |    2   ||    9    |
|  grp_write_fu_90  |  p14 |   2  |   1  |    2   ||    9    |
| grp_access_fu_122 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   98   ||   6.04  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   46   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   72   |
|  Register |    -   |   123  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   123  |   118  |
+-----------+--------+--------+--------+
