Layer Pairs Export File for PCB: C:\Chengming_Li\GitHub\ECE266_CMOSCircuitLab\Lab5_PCB\MotherBoard_9bit_SARADC\MotherBoard_Layout.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=motherboard_layout.txt|DrillLayers=gtl,g1,g2,gbl
