{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726751722341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726751722342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 07:15:22 2024 " "Processing started: Thu Sep 19 07:15:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726751722342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1726751722342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1726751722342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1726751722550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1726751722550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writebackstage/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file writebackstage/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writebackStage/writeback.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "processor/top.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/processor/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor/processor.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemoryory " "Found entity 1: instructionMemoryory" {  } { { "memory/instruction_memory.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/memory/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "memory/data_memory.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "executeStage/execute.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/executeStage/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "executeStage/alu.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/executeStage/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchstage/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetchstage/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetchStage/fetch.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/fetchStage/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/registerfiles/vector_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/vector_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vector_reg_file " "Found entity 1: vector_reg_file" {  } { { "decoderStage/registerFiles/vector_reg_file.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/vector_reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/registerfiles/scalar_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/scalar_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scalar_reg_file " "Found entity 1: scalar_reg_file" {  } { { "decoderStage/registerFiles/scalar_reg_file.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/scalar_reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/registerfiles/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "decoderStage/registerFiles/reg_file.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoderStage/decoder.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/decoderStage/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/vector_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/vector_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vector_extender " "Found entity 1: vector_extender" {  } { { "common/vector_extender.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/common/vector_extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/register_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/register_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_en " "Found entity 1: register_en" {  } { { "common/register_en.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/common/register_en.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "common/register.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/common/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/pipe_vect.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/pipe_vect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_vect " "Found entity 1: pipe_vect" {  } { { "common/pipe_vect.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/common/pipe_vect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "common/pipe.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/common/pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/logic_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/logic_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_decoder " "Found entity 1: logic_decoder" {  } { { "common/logic_decoder.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/common/logic_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/vecregfile_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/vecregfile_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vecRegFile_test " "Found entity 1: vecRegFile_test" {  } { { "testbenches/vecRegFile_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/vecRegFile_test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/top_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/top_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_test " "Found entity 1: top_test" {  } { { "testbenches/top_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/top_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/processor_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/processor_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_test " "Found entity 1: processor_test" {  } { { "testbenches/processor_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/processor_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/stage_writeback_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/stage_writeback_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stage_writeback_test " "Found entity 1: stage_writeback_test" {  } { { "testbenches/stage_writeback_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/stage_writeback_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/stage_execute_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/stage_execute_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stage_execute_test " "Found entity 1: stage_execute_test" {  } { { "testbenches/stage_execute_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/stage_execute_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/scalarregfile_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/scalarregfile_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scalarRegFile_test " "Found entity 1: scalarRegFile_test" {  } { { "testbenches/scalarRegFile_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/scalarRegFile_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/regfile_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/regfile_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regFile_test " "Found entity 1: regFile_test" {  } { { "testbenches/regFile_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/regFile_test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/stage_fetch_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/stage_fetch_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stage_fetch_test " "Found entity 1: stage_fetch_test" {  } { { "testbenches/stage_fetch_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/stage_fetch_test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/stage_decoder_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/stage_decoder_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stage_decoder_test " "Found entity 1: stage_decoder_test" {  } { { "testbenches/stage_decoder_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/stage_decoder_test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_test " "Found entity 1: alu_test" {  } { { "testbenches/alu_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/alu_test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/data_memory_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/data_memory_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_test " "Found entity 1: data_memory_test" {  } { { "testbenches/data_memory_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726751727217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726751727217 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "data_memory data_memory.sv(12) " "Verilog HDL Parameter Declaration warning at data_memory.sv(12): Parameter Declaration in module \"data_memory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "memory/data_memory.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726751727217 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "data_memory data_memory.sv(13) " "Verilog HDL Parameter Declaration warning at data_memory.sv(13): Parameter Declaration in module \"data_memory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "memory/data_memory.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726751727217 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_memory_test " "Elaborating entity \"data_memory_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1726751727238 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DataAdr data_memory_test.sv(8) " "Verilog HDL or VHDL warning at data_memory_test.sv(8): object \"DataAdr\" assigned a value but never read" {  } { { "testbenches/data_memory_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1726751727239 "|data_memory_test"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk data_memory_test.sv(20) " "Verilog HDL warning at data_memory_test.sv(20): assignments to clk create a combinational loop" {  } { { "testbenches/data_memory_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv" 20 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1726751727239 "|data_memory_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Starting data_mem_testbench simulation... data_memory_test.sv(25) " "Verilog HDL Display System Task info at data_memory_test.sv(25): Starting data_mem_testbench simulation..." {  } { { "testbenches/data_memory_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1726751727239 "|data_memory_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Read data: 00000000 data_memory_test.sv(36) " "Verilog HDL Display System Task info at data_memory_test.sv(36): Read data: 00000000" {  } { { "testbenches/data_memory_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv" 36 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1726751727239 "|data_memory_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Read data: 00000000 data_memory_test.sv(47) " "Verilog HDL Display System Task info at data_memory_test.sv(47): Read data: 00000000" {  } { { "testbenches/data_memory_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1726751727240 "|data_memory_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Ending imem_tb simulation. data_memory_test.sv(52) " "Verilog HDL Display System Task info at data_memory_test.sv(52): Ending imem_tb simulation." {  } { { "testbenches/data_memory_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1726751727240 "|data_memory_test"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_memory_test.sv(53) " "Verilog HDL warning at data_memory_test.sv(53): ignoring unsupported system task" {  } { { "testbenches/data_memory_test.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv" 53 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1726751727240 "|data_memory_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dut " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dut\"" {  } { { "testbenches/data_memory_test.sv" "dut" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1726751727249 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10000 0 10019 data_memory.sv(18) " "Verilog HDL warning at data_memory.sv(18): number of words (10000) in memory file does not match the number of elements in the address range \[0:10019\]" {  } { { "memory/data_memory.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1726751727278 "|data_memory_test|data_memory:dut"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "RAM data_memory.sv(17) " "Verilog HDL warning at data_memory.sv(17): initial value for variable RAM should be constant" {  } { { "memory/data_memory.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 17 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1726751727283 "|data_memory_test|data_memory:dut"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_memory.sv(42) " "Verilog HDL warning at data_memory.sv(42): ignoring unsupported system task" {  } { { "memory/data_memory.sv" "" { Text "C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 42 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1726751727857 "|data_memory_test|data_memory:dut"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5644 " "Peak virtual memory: 5644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726751741278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 19 07:15:41 2024 " "Processing ended: Thu Sep 19 07:15:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726751741278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726751741278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726751741278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1726751741278 ""}
