// Seed: 1455046121
module module_0 (
    output tri0  id_0,
    output uwire id_1,
    input  tri   id_2,
    output wire  id_3,
    input  tri   id_4,
    output tri0  id_5
);
  assign id_0 = 1;
  wand id_7 = 1'b0;
  assign id_5 = id_4;
  wire id_8;
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input wor id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    input tri id_6,
    input wand id_7,
    output wire id_8,
    input wor id_9,
    output supply0 id_10
);
  id_12(
      .id_0(id_1), .id_1(1), .id_2(1 ==? id_6), .id_3(0), .id_4(id_10)
  ); module_0(
      id_10, id_4, id_9, id_8, id_6, id_4
  );
endmodule
